// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "07/18/2023 19:38:22"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module xm23_cpu (
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG,
	LEDG7,
	LEDR,
	LEDR16_17,
	KEY,
	CLOCK_50);
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[5:0] LEDG;
output 	LEDG7;
output 	[15:0] LEDR;
output 	[1:0] LEDR16_17;
input 	[3:0] KEY;
input 	CLOCK_50;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG7	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR16_17[0]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR16_17[1]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG7~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR16_17[0]~output_o ;
wire \LEDR16_17[1]~output_o ;
wire \KEY[3]~input_o ;
wire \KEY[3]~inputclkctrl_outclk ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \data_viewer|Equal1~0_combout ;
wire \data_viewer|Equal0~0_combout ;
wire \data_viewer|data[0]~12_combout ;
wire \data_viewer|data[0]~13_combout ;
wire \data_viewer|data[0]~13clkctrl_outclk ;
wire \SW[16]~input_o ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \ctrl_unit|cpucycle[0]~2_combout ;
wire \SW[1]~input_o ;
wire \SW[17]~input_o ;
wire \SW[17]~inputclkctrl_outclk ;
wire \ctrl_unit|Add8~0_combout ;
wire \ctrl_unit|cpucycle[2]~0_combout ;
wire \ctrl_unit|Add5~1 ;
wire \ctrl_unit|Add5~3 ;
wire \ctrl_unit|Add5~5 ;
wire \ctrl_unit|Add5~7 ;
wire \ctrl_unit|Add5~8_combout ;
wire \ctrl_unit|alu_op[5]~5_combout ;
wire \ctrl_unit|alu_rnum_src[1]~5_combout ;
wire \ctrl_unit|alu_op[5]~6_combout ;
wire \ctrl_unit|Add4~1 ;
wire \ctrl_unit|Add4~3 ;
wire \ctrl_unit|Add4~5 ;
wire \ctrl_unit|Add4~7 ;
wire \ctrl_unit|Add4~8_combout ;
wire \ctrl_unit|alu_op[5]~7_combout ;
wire \ctrl_unit|alu_op[5]~8_combout ;
wire \ctrl_unit|alu_op[5]~25_combout ;
wire \ctrl_unit|Mux22~0_combout ;
wire \ctrl_unit|addr_rnum_src[0]~2_combout ;
wire \ctrl_unit|alu_op[3]~9_combout ;
wire \ctrl_unit|code[3]~2_combout ;
wire \ctrl_unit|code[3]~3_combout ;
wire \ctrl_unit|Selector45~0_combout ;
wire \ctrl_unit|bm_op[1]~feeder_combout ;
wire \ctrl_unit|bm_op[1]~7_combout ;
wire \ctrl_unit|bm_op[1]~9_combout ;
wire \ctrl_unit|cpucycle[3]~1_combout ;
wire \ctrl_unit|s_bus_ctrl~0_combout ;
wire \ctrl_unit|s_bus_ctrl~1_combout ;
wire \ctrl_unit|addr_rnum_src[0]~0_combout ;
wire \ctrl_unit|bm_op[1]~6_combout ;
wire \ctrl_unit|bm_op[1]~8_combout ;
wire \ctrl_unit|Add5~6_combout ;
wire \ctrl_unit|Add4~6_combout ;
wire \ctrl_unit|Mux23~0_combout ;
wire \ctrl_unit|Add4~4_combout ;
wire \ctrl_unit|Add5~4_combout ;
wire \ctrl_unit|Mux24~0_combout ;
wire \ctrl_unit|Selector5~11_combout ;
wire \ctrl_unit|Selector23~9_combout ;
wire \ctrl_unit|Selector5~13_combout ;
wire \ctrl_unit|Selector5~4_combout ;
wire \ctrl_unit|Selector5~5_combout ;
wire \ctrl_unit|Selector5~6_combout ;
wire \ctrl_unit|Selector5~7_combout ;
wire \ctrl_unit|data_bus_ctrl~4_combout ;
wire \ctrl_unit|Selector5~14_combout ;
wire \ctrl_unit|Selector5~8_combout ;
wire \ctrl_unit|Selector5~9_combout ;
wire \ctrl_unit|Selector5~10_combout ;
wire \ctrl_unit|Selector5~12_combout ;
wire \ctrl_unit|dbus_rnum_dst[1]~4_combout ;
wire \ctrl_unit|dbus_rnum_dst[1]~8_combout ;
wire \ID|Decoder4~1_combout ;
wire \byte_manipulator|dst_val[13]~feeder_combout ;
wire \ctrl_unit|addr_rnum_src[0]~1_combout ;
wire \ctrl_unit|bm_op[2]~2_combout ;
wire \ctrl_unit|bm_op[2]~3_combout ;
wire \ctrl_unit|Selector35~0_combout ;
wire \ctrl_unit|data_bus_ctrl~21_combout ;
wire \ctrl_unit|bm_op[2]~4_combout ;
wire \ctrl_unit|bm_op[2]~5_combout ;
wire \byte_manipulator|dst_val~2_combout ;
wire \byte_manipulator|dst_val[2]~0_combout ;
wire \byte_manipulator|Mux2~0_combout ;
wire \byte_manipulator|dst_val[2]~1_combout ;
wire \byte_manipulator|dst_out[5]~feeder_combout ;
wire \byte_manipulator|dst_out[11]~0_combout ;
wire \ctrl_unit|alu_op[5]~4_combout ;
wire \ctrl_unit|Selector13~1_combout ;
wire \ctrl_unit|Decoder0~0_combout ;
wire \ctrl_unit|Selector39~18_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~5_combout ;
wire \ctrl_unit|Selector9~5_combout ;
wire \ctrl_unit|Selector9~6_combout ;
wire \ctrl_unit|Selector101~4_combout ;
wire \ctrl_unit|Selector101~5_combout ;
wire \ctrl_unit|Selector13~2_combout ;
wire \ctrl_unit|Selector9~11_combout ;
wire \ctrl_unit|Selector101~6_combout ;
wire \ctrl_unit|Selector13~0_combout ;
wire \ctrl_unit|Selector9~8_combout ;
wire \ctrl_unit|Selector9~9_combout ;
wire \ctrl_unit|Selector13~3_combout ;
wire \ctrl_unit|Selector9~7_combout ;
wire \ctrl_unit|Selector13~4_combout ;
wire \ctrl_unit|Selector9~12_combout ;
wire \ctrl_unit|Selector9~10_combout ;
wire \ctrl_unit|Selector101~7_combout ;
wire \ctrl_unit|Selector101~8_combout ;
wire \ctrl_unit|Selector101~2_combout ;
wire \ctrl_unit|Selector101~3_combout ;
wire \ctrl_unit|s_bus_ctrl~2_combout ;
wire \ctrl_unit|s_bus_ctrl~q ;
wire \ctrl_unit|Selector48~0_combout ;
wire \ctrl_unit|Selector49~0_combout ;
wire \ctrl_unit|alu_rnum_src[4]~13_combout ;
wire \ctrl_unit|Selector49~1_combout ;
wire \ctrl_unit|alu_rnum_src[4]~14_combout ;
wire \ctrl_unit|Selector33~4_combout ;
wire \ctrl_unit|alu_rnum_src[4]~15_combout ;
wire \ID|ImByte[6]~feeder_combout ;
wire \byte_manipulator|dst_val[14]~feeder_combout ;
wire \byte_manipulator|Mux1~0_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~7_combout ;
wire \ctrl_unit|data_bus_ctrl~2_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~6_combout ;
wire \ctrl_unit|data_bus_ctrl~3_combout ;
wire \ctrl_unit|data_bus_ctrl~5_combout ;
wire \ctrl_unit|data_bus_ctrl~7_combout ;
wire \ctrl_unit|data_bus_ctrl~6_combout ;
wire \ctrl_unit|data_bus_ctrl~8_combout ;
wire \ctrl_unit|data_bus_ctrl~9_combout ;
wire \ctrl_unit|dbus_rnum_src[3]~7_combout ;
wire \ctrl_unit|data_bus_ctrl~10_combout ;
wire \reg_file~0_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~7_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~8_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~34_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~13_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~14_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~15_combout ;
wire \reg_file[16][2]~q ;
wire \ctrl_unit|dbus_rnum_src[0]~0_combout ;
wire \ctrl_unit|Mux3~0_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~5_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~3_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~4_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~6_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~1_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~2_combout ;
wire \ctrl_unit|dbus_rnum_src[2]~8_combout ;
wire \byte_manipulator|Mux3~0_combout ;
wire \byte_manipulator|dst_out[4]~feeder_combout ;
wire \ctrl_unit|data_bus_ctrl~12_combout ;
wire \ctrl_unit|Selector30~0_combout ;
wire \ctrl_unit|Mux6~4_combout ;
wire \ctrl_unit|Mux6~3_combout ;
wire \ctrl_unit|Mux6~5_combout ;
wire \ctrl_unit|Mux6~6_combout ;
wire \ctrl_unit|Mux6~1_combout ;
wire \ctrl_unit|Mux6~0_combout ;
wire \ctrl_unit|Mux6~2_combout ;
wire \ctrl_unit|Mux6~7_combout ;
wire \ctrl_unit|data_bus_ctrl~24_combout ;
wire \ctrl_unit|data_bus_ctrl~19_combout ;
wire \ctrl_unit|data_bus_ctrl~23_combout ;
wire \ctrl_unit|Selector22~11_combout ;
wire \ctrl_unit|Selector40~6_combout ;
wire \ctrl_unit|Selector40~7_combout ;
wire \ctrl_unit|Selector40~8_combout ;
wire \ctrl_unit|Selector40~1_combout ;
wire \ctrl_unit|Selector40~2_combout ;
wire \ctrl_unit|Selector39~19_combout ;
wire \ctrl_unit|Selector40~3_combout ;
wire \ctrl_unit|Selector40~4_combout ;
wire \ctrl_unit|Selector40~5_combout ;
wire \ctrl_unit|Selector40~0_combout ;
wire \ctrl_unit|Selector40~10_combout ;
wire \ctrl_unit|Selector40~11_combout ;
wire \ctrl_unit|Selector40~9_combout ;
wire \ctrl_unit|data_bus_ctrl~20_combout ;
wire \ctrl_unit|ctrl_reg_bus~0_combout ;
wire \ctrl_unit|data_bus_ctrl~25_combout ;
wire \ctrl_unit|data_bus_ctrl~22_combout ;
wire \reg_file[7][7]~4_combout ;
wire \reg_file[7][7]~5_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~11_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~10_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~11_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~9_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~12_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~13_combout ;
wire \ctrl_unit|Mux33~1_combout ;
wire \ctrl_unit|Mux33~0_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~14_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~15_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~16_combout ;
wire \ctrl_unit|Selector42~2_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~17_combout ;
wire \reg_file[16][0]~feeder_combout ;
wire \reg_file[16][0]~q ;
wire \reg_file[9][0]~42_combout ;
wire \reg_file[9][0]~43_combout ;
wire \reg_file[11][0]~55_combout ;
wire \reg_file[11][0]~q ;
wire \reg_file[15][0]~feeder_combout ;
wire \ctrl_unit|Add4~0_combout ;
wire \ctrl_unit|Add5~0_combout ;
wire \ctrl_unit|Mux26~0_combout ;
wire \ctrl_unit|Add5~2_combout ;
wire \ctrl_unit|Add4~2_combout ;
wire \ctrl_unit|Selector13~12_combout ;
wire \ctrl_unit|Selector13~13_combout ;
wire \ctrl_unit|Selector13~8_combout ;
wire \ctrl_unit|Selector13~6_combout ;
wire \ctrl_unit|Selector13~9_combout ;
wire \ctrl_unit|Selector13~10_combout ;
wire \ctrl_unit|Selector13~11_combout ;
wire \ctrl_unit|Selector13~14_combout ;
wire \reg_file[7][7]~6_combout ;
wire \reg_file[7][11]~q ;
wire \ID|PSWb[3]~0_combout ;
wire \ID|SRCCON[1]~0_combout ;
wire \ID|SRCCON[1]~1_combout ;
wire \ID|SRCCON[1]~2_combout ;
wire \ctrl_unit|Mux2~0_combout ;
wire \reg_file[15][6]~q ;
wire \reg_file[7][6]~q ;
wire \reg_file[3][6]~q ;
wire \reg_file[11][6]~q ;
wire \Mux89~7_combout ;
wire \Mux89~8_combout ;
wire \ctrl_unit|Mux31~0_combout ;
wire \ctrl_unit|Mux31~1_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~feeder_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~24_combout ;
wire \ctrl_unit|ctrl_reg_bus~1_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~21_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~22_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~23_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~25_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~35_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~28_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~30_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~26_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~27_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~29_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~36_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~31_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~18_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~19_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~20_combout ;
wire \ctrl_unit|dbus_rnum_dst[2]~32_combout ;
wire \Decoder0~1_combout ;
wire \reg_file[13][0]~46_combout ;
wire \reg_file[13][6]~q ;
wire \reg_file[5][0]~41_combout ;
wire \reg_file[5][6]~q ;
wire \Decoder0~2_combout ;
wire \reg_file[9][0]~44_combout ;
wire \reg_file[9][6]~q ;
wire \reg_file[1][0]~45_combout ;
wire \reg_file[1][6]~q ;
wire \Mux89~0_combout ;
wire \Mux89~1_combout ;
wire \Decoder0~3_combout ;
wire \reg_file[10][0]~47_combout ;
wire \reg_file[10][6]~q ;
wire \Decoder0~4_combout ;
wire \reg_file[14][0]~50_combout ;
wire \reg_file[14][6]~q ;
wire \reg_file[2][0]~49_combout ;
wire \reg_file[2][6]~q ;
wire \reg_file[6][6]~feeder_combout ;
wire \reg_file[6][0]~48_combout ;
wire \reg_file[6][6]~q ;
wire \Mux89~2_combout ;
wire \Mux89~3_combout ;
wire \Decoder0~6_combout ;
wire \reg_file[8][0]~52_combout ;
wire \reg_file[8][6]~q ;
wire \Decoder0~5_combout ;
wire \reg_file[12][0]~54_combout ;
wire \reg_file[12][6]~q ;
wire \reg_file[4][0]~51_combout ;
wire \reg_file[4][6]~q ;
wire \reg_file[0][0]~53_combout ;
wire \reg_file[0][6]~q ;
wire \Mux89~4_combout ;
wire \Mux89~5_combout ;
wire \Mux89~6_combout ;
wire \Mux89~9_combout ;
wire \instr_reg[6]~14_combout ;
wire \mdr[6]~14_combout ;
wire \SW[13]~input_o ;
wire \ctrl_unit|Selector54~0_combout ;
wire \ctrl_unit|addr_rnum_src[0]~3_combout ;
wire \ctrl_unit|Selector55~0_combout ;
wire \reg_file[7][8]~23_combout ;
wire \reg_file[8][8]~61_combout ;
wire \reg_file[8][13]~q ;
wire \reg_file[9][13]~q ;
wire \ctrl_unit|Mux16~0_combout ;
wire \ctrl_unit|alu_rnum_dst[0]~feeder_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~12_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~16_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~33_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~21_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~22_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~23_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~24_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~25_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~26_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~19_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~17_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~18_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~20_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~27_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~28_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~29_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~30_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~32_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~31_combout ;
wire \Mux18~0_combout ;
wire \reg_file[12][8]~59_combout ;
wire \reg_file[12][13]~q ;
wire \reg_file[13][13]~q ;
wire \Mux18~1_combout ;
wire \reg_file[11][8]~62_combout ;
wire \reg_file[11][13]~q ;
wire \reg_file[15][13]~q ;
wire \reg_file[10][13]~feeder_combout ;
wire \reg_file[10][8]~60_combout ;
wire \reg_file[10][13]~q ;
wire \reg_file[14][8]~58_combout ;
wire \reg_file[14][13]~q ;
wire \Mux18~7_combout ;
wire \Mux18~8_combout ;
wire \reg_file[5][13]~q ;
wire \reg_file[1][13]~feeder_combout ;
wire \reg_file[1][13]~q ;
wire \reg_file[0][13]~q ;
wire \Mux18~4_combout ;
wire \reg_file[4][13]~q ;
wire \Mux18~5_combout ;
wire \reg_file[7][13]~feeder_combout ;
wire \reg_file[7][13]~q ;
wire \reg_file[3][13]~q ;
wire \reg_file[6][13]~feeder_combout ;
wire \reg_file[6][13]~q ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \Mux18~6_combout ;
wire \Mux18~9_combout ;
wire \reg_file[16][13]~feeder_combout ;
wire \reg_file[16][13]~q ;
wire \ctrl_unit|alu_rnum_src[3]~2_combout ;
wire \ID|Mux12~0_combout ;
wire \ID|RC~0_combout ;
wire \ID|RC~1_combout ;
wire \ID|RC~q ;
wire \ctrl_unit|Selector48~2_combout ;
wire \ctrl_unit|Selector48~1_combout ;
wire \ctrl_unit|Selector48~3_combout ;
wire \ctrl_unit|alu_rnum_src[3]~3_combout ;
wire \s_bus[13]~154_combout ;
wire \s_bus[13]~155_combout ;
wire \ctrl_unit|alu_rnum_src[2]~9_combout ;
wire \ctrl_unit|alu_rnum_src[2]~10_combout ;
wire \ctrl_unit|alu_rnum_src[2]~11_combout ;
wire \ctrl_unit|alu_rnum_src[2]~12_combout ;
wire \s_bus[13]~156_combout ;
wire \s_bus[13]~157_combout ;
wire \ctrl_unit|Mux21~0_combout ;
wire \ctrl_unit|alu_rnum_src[1]~6_combout ;
wire \ctrl_unit|alu_rnum_src[1]~16_combout ;
wire \ctrl_unit|alu_rnum_src[1]~7_combout ;
wire \ctrl_unit|alu_rnum_src[0]~4_combout ;
wire \ctrl_unit|alu_rnum_src[0]~8_combout ;
wire \s_bus[13]~158_combout ;
wire \s_bus[13]~159_combout ;
wire \s_bus[13]~160_combout ;
wire \s_bus[13]~161_combout ;
wire \s_bus[13]~162_combout ;
wire \s_bus[13]~163_combout ;
wire \s_bus[13]~164_combout ;
wire \arithmetic_logic_unit|Reg3[14]~51_combout ;
wire \ctrl_unit|Selector15~14_combout ;
wire \ID|INC~q ;
wire \ctrl_unit|Selector15~15_combout ;
wire \ctrl_unit|Selector15~16_combout ;
wire \ctrl_unit|Selector15~13_combout ;
wire \ctrl_unit|Selector15~17_combout ;
wire \ctrl_unit|Selector15~8_combout ;
wire \ctrl_unit|Selector15~9_combout ;
wire \ctrl_unit|Selector15~20_combout ;
wire \ctrl_unit|Selector15~12_combout ;
wire \ctrl_unit|Selector15~18_combout ;
wire \ctrl_unit|Selector15~10_combout ;
wire \ctrl_unit|alu_op~23_combout ;
wire \ctrl_unit|Selector13~5_combout ;
wire \ctrl_unit|Selector15~11_combout ;
wire \ctrl_unit|Selector15~19_combout ;
wire \arithmetic_logic_unit|Reg3[14]~70_combout ;
wire \arithmetic_logic_unit|Reg3[14]~49_combout ;
wire \arithmetic_logic_unit|Reg3[11]~15_combout ;
wire \reg_file[10][7]~q ;
wire \reg_file[14][7]~q ;
wire \reg_file[6][7]~q ;
wire \reg_file[2][7]~feeder_combout ;
wire \reg_file[2][7]~q ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \reg_file[7][7]~q ;
wire \reg_file[11][7]~feeder_combout ;
wire \reg_file[11][7]~q ;
wire \reg_file[3][7]~feeder_combout ;
wire \reg_file[3][7]~q ;
wire \Mux24~7_combout ;
wire \reg_file[15][7]~q ;
wire \Mux24~8_combout ;
wire \reg_file[13][7]~q ;
wire \reg_file[5][7]~q ;
wire \reg_file[1][7]~q ;
wire \reg_file[9][7]~q ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \reg_file[4][7]~q ;
wire \reg_file[0][7]~q ;
wire \Mux24~4_combout ;
wire \reg_file[12][7]~q ;
wire \reg_file[8][7]~q ;
wire \Mux24~5_combout ;
wire \Mux24~6_combout ;
wire \Mux24~9_combout ;
wire \reg_file[6][5]~q ;
wire \reg_file[14][5]~q ;
wire \reg_file[10][5]~feeder_combout ;
wire \reg_file[10][5]~q ;
wire \reg_file[2][5]~q ;
wire \Mux26~2_combout ;
wire \Mux26~3_combout ;
wire \reg_file[4][5]~q ;
wire \reg_file[8][5]~q ;
wire \reg_file[0][5]~q ;
wire \Mux26~4_combout ;
wire \reg_file[12][5]~feeder_combout ;
wire \reg_file[12][5]~q ;
wire \Mux26~5_combout ;
wire \Mux26~6_combout ;
wire \reg_file[9][5]~q ;
wire \reg_file[13][5]~q ;
wire \reg_file[5][5]~q ;
wire \reg_file[1][5]~q ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \reg_file[7][5]~q ;
wire \reg_file[3][5]~q ;
wire \Mux26~7_combout ;
wire \reg_file[15][5]~q ;
wire \reg_file[11][5]~q ;
wire \Mux26~8_combout ;
wire \Mux26~9_combout ;
wire \arithmetic_logic_unit|Reg3[11]~13_combout ;
wire \reg_file[11][10]~q ;
wire \reg_file[9][10]~q ;
wire \reg_file[8][10]~q ;
wire \reg_file[10][10]~q ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \reg_file[7][10]~q ;
wire \reg_file[6][10]~feeder_combout ;
wire \reg_file[6][10]~q ;
wire \reg_file[4][10]~feeder_combout ;
wire \reg_file[4][10]~q ;
wire \reg_file[5][10]~q ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire \reg_file[3][10]~feeder_combout ;
wire \reg_file[3][10]~q ;
wire \reg_file[1][10]~feeder_combout ;
wire \reg_file[1][10]~q ;
wire \reg_file[0][10]~q ;
wire \reg_file[2][10]~q ;
wire \Mux21~4_combout ;
wire \Mux21~5_combout ;
wire \Mux21~6_combout ;
wire \reg_file[15][10]~feeder_combout ;
wire \reg_file[15][10]~q ;
wire \reg_file[14][10]~q ;
wire \reg_file[13][10]~q ;
wire \reg_file[12][10]~q ;
wire \Mux21~7_combout ;
wire \Mux21~8_combout ;
wire \Mux21~9_combout ;
wire \reg_file[15][9]~q ;
wire \reg_file[11][9]~q ;
wire \reg_file[3][9]~feeder_combout ;
wire \reg_file[3][9]~q ;
wire \Mux22~7_combout ;
wire \Mux22~8_combout ;
wire \reg_file[4][9]~q ;
wire \reg_file[0][9]~q ;
wire \Mux22~4_combout ;
wire \reg_file[12][9]~q ;
wire \reg_file[8][9]~q ;
wire \Mux22~5_combout ;
wire \reg_file[10][9]~q ;
wire \reg_file[14][9]~q ;
wire \reg_file[6][9]~q ;
wire \reg_file[2][9]~q ;
wire \Mux22~2_combout ;
wire \Mux22~3_combout ;
wire \Mux22~6_combout ;
wire \reg_file[9][9]~q ;
wire \reg_file[13][9]~q ;
wire \reg_file[1][9]~q ;
wire \reg_file[5][9]~q ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \Mux22~9_combout ;
wire \reg_file[5][8]~q ;
wire \reg_file[7][8]~q ;
wire \reg_file[6][8]~q ;
wire \reg_file[4][8]~q ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \reg_file[3][8]~feeder_combout ;
wire \reg_file[3][8]~q ;
wire \reg_file[2][8]~q ;
wire \reg_file[0][8]~q ;
wire \reg_file[1][8]~q ;
wire \Mux23~4_combout ;
wire \Mux23~5_combout ;
wire \reg_file[11][8]~q ;
wire \reg_file[10][8]~q ;
wire \reg_file[9][8]~q ;
wire \reg_file[8][8]~q ;
wire \Mux23~2_combout ;
wire \Mux23~3_combout ;
wire \Mux23~6_combout ;
wire \reg_file[14][8]~q ;
wire \reg_file[12][8]~q ;
wire \Mux23~7_combout ;
wire \reg_file[15][8]~q ;
wire \reg_file[13][8]~feeder_combout ;
wire \reg_file[13][8]~q ;
wire \Mux23~8_combout ;
wire \Mux23~9_combout ;
wire \reg_file[15][11]~q ;
wire \reg_file[11][11]~q ;
wire \reg_file[3][11]~feeder_combout ;
wire \reg_file[3][11]~q ;
wire \Mux20~7_combout ;
wire \Mux20~8_combout ;
wire \reg_file[12][11]~q ;
wire \reg_file[0][11]~q ;
wire \reg_file[4][11]~q ;
wire \Mux20~4_combout ;
wire \reg_file[8][11]~q ;
wire \Mux20~5_combout ;
wire \reg_file[13][11]~q ;
wire \reg_file[5][11]~q ;
wire \reg_file[1][11]~feeder_combout ;
wire \reg_file[1][11]~q ;
wire \Mux20~2_combout ;
wire \reg_file[9][11]~q ;
wire \Mux20~3_combout ;
wire \Mux20~6_combout ;
wire \reg_file[14][11]~q ;
wire \reg_file[10][11]~q ;
wire \reg_file[2][11]~feeder_combout ;
wire \reg_file[2][11]~q ;
wire \reg_file[6][11]~q ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \Mux20~9_combout ;
wire \arithmetic_logic_unit|Reg3[11]~12_combout ;
wire \ID|ImByte[7]~feeder_combout ;
wire \byte_manipulator|dst_val[15]~feeder_combout ;
wire \byte_manipulator|Mux8~0_combout ;
wire \Equal9~0_combout ;
wire \reg_file~39_combout ;
wire \ID|PSWb[0]~feeder_combout ;
wire \ID|PSWb[3]~1_combout ;
wire \ID|PSWb[3]~2_combout ;
wire \ctrl_unit|psw[0]~0_combout ;
wire \ctrl_unit|psw[0]~feeder_combout ;
wire \reg_file[14][0]~q ;
wire \reg_file[10][0]~q ;
wire \s_bus[0]~18_combout ;
wire \s_bus[0]~19_combout ;
wire \reg_file[12][0]~q ;
wire \reg_file[13][0]~q ;
wire \reg_file[9][0]~q ;
wire \reg_file[8][0]~q ;
wire \s_bus[0]~11_combout ;
wire \s_bus[0]~12_combout ;
wire \reg_file[3][0]~q ;
wire \reg_file[2][0]~q ;
wire \reg_file[6][0]~q ;
wire \s_bus[0]~13_combout ;
wire \s_bus[0]~14_combout ;
wire \reg_file[4][0]~q ;
wire \reg_file[5][0]~q ;
wire \reg_file[0][0]~q ;
wire \reg_file[1][0]~q ;
wire \s_bus[0]~15_combout ;
wire \s_bus[0]~16_combout ;
wire \s_bus[0]~17_combout ;
wire \s_bus[0]~20_combout ;
wire \s_bus[0]~21_combout ;
wire \arithmetic_logic_unit|Mux3~4_combout ;
wire \arithmetic_logic_unit|PSW_o[0]~0_combout ;
wire \arithmetic_logic_unit|PSW_o[0]~feeder_combout ;
wire \ctrl_unit|enables~4_combout ;
wire \ctrl_unit|enables~5_combout ;
wire \ctrl_unit|psw_update~0_combout ;
wire \ctrl_unit|psw_update~1_combout ;
wire \ctrl_unit|psw_update~2_combout ;
wire \ctrl_unit|psw_update~3_combout ;
wire \ctrl_unit|psw_update~q ;
wire \reg_file[13][1]~q ;
wire \reg_file[9][1]~q ;
wire \reg_file[5][1]~q ;
wire \reg_file[1][1]~feeder_combout ;
wire \reg_file[1][1]~q ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \reg_file[15][1]~q ;
wire \reg_file[11][1]~q ;
wire \reg_file[3][1]~q ;
wire \reg_file[7][1]~q ;
wire \Mux30~7_combout ;
wire \Mux30~8_combout ;
wire \reg_file[0][1]~q ;
wire \reg_file[8][1]~q ;
wire \Mux30~4_combout ;
wire \reg_file[12][1]~q ;
wire \reg_file[4][1]~q ;
wire \Mux30~5_combout ;
wire \reg_file[14][1]~q ;
wire \reg_file[6][1]~feeder_combout ;
wire \reg_file[6][1]~q ;
wire \reg_file[10][1]~q ;
wire \reg_file[2][1]~q ;
wire \Mux30~2_combout ;
wire \Mux30~3_combout ;
wire \Mux30~6_combout ;
wire \Mux30~9_combout ;
wire \s_bus[1]~7_combout ;
wire \s_bus[1]~8_combout ;
wire \s_bus[1]~0_combout ;
wire \s_bus[1]~1_combout ;
wire \s_bus[1]~4_combout ;
wire \s_bus[1]~5_combout ;
wire \s_bus[1]~2_combout ;
wire \s_bus[1]~3_combout ;
wire \s_bus[1]~6_combout ;
wire \s_bus[1]~9_combout ;
wire \s_bus[1]~10_combout ;
wire \Mux31~0_combout ;
wire \Mux31~1_combout ;
wire \Mux31~4_combout ;
wire \Mux31~5_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \Mux31~6_combout ;
wire \Mux31~7_combout ;
wire \Mux31~8_combout ;
wire \Mux31~9_combout ;
wire \arithmetic_logic_unit|sum1[0]~1 ;
wire \arithmetic_logic_unit|sum1[1]~2_combout ;
wire \reg_file[11][2]~feeder_combout ;
wire \reg_file[11][2]~q ;
wire \reg_file[10][2]~q ;
wire \reg_file[14][2]~feeder_combout ;
wire \reg_file[14][2]~q ;
wire \s_bus[2]~29_combout ;
wire \s_bus[2]~30_combout ;
wire \reg_file[7][2]~q ;
wire \reg_file[6][2]~q ;
wire \reg_file[2][2]~q ;
wire \reg_file[3][2]~q ;
wire \s_bus[2]~22_combout ;
wire \s_bus[2]~23_combout ;
wire \reg_file[13][2]~feeder_combout ;
wire \reg_file[13][2]~q ;
wire \reg_file[9][2]~feeder_combout ;
wire \reg_file[9][2]~q ;
wire \reg_file[12][2]~q ;
wire \reg_file[8][2]~q ;
wire \s_bus[2]~24_combout ;
wire \s_bus[2]~25_combout ;
wire \reg_file[4][2]~feeder_combout ;
wire \reg_file[4][2]~q ;
wire \reg_file[5][2]~q ;
wire \reg_file[0][2]~feeder_combout ;
wire \reg_file[0][2]~q ;
wire \reg_file[1][2]~q ;
wire \s_bus[2]~26_combout ;
wire \s_bus[2]~27_combout ;
wire \s_bus[2]~28_combout ;
wire \s_bus[2]~31_combout ;
wire \s_bus[2]~32_combout ;
wire \arithmetic_logic_unit|sum1[1]~3 ;
wire \arithmetic_logic_unit|sum1[2]~4_combout ;
wire \arithmetic_logic_unit|LessThan2~0_combout ;
wire \arithmetic_logic_unit|Mux3~12_combout ;
wire \s_bus[7]~84_combout ;
wire \s_bus[7]~85_combout ;
wire \s_bus[7]~79_combout ;
wire \s_bus[7]~80_combout ;
wire \s_bus[7]~81_combout ;
wire \s_bus[7]~82_combout ;
wire \s_bus[7]~83_combout ;
wire \s_bus[7]~77_combout ;
wire \s_bus[7]~78_combout ;
wire \s_bus[7]~86_combout ;
wire \s_bus[7]~87_combout ;
wire \arithmetic_logic_unit|Mux3~7_combout ;
wire \arithmetic_logic_unit|Mux3~13_combout ;
wire \s_bus[10]~128_combout ;
wire \s_bus[10]~129_combout ;
wire \s_bus[10]~121_combout ;
wire \s_bus[10]~122_combout ;
wire \s_bus[10]~125_combout ;
wire \s_bus[10]~126_combout ;
wire \s_bus[10]~123_combout ;
wire \s_bus[10]~124_combout ;
wire \s_bus[10]~127_combout ;
wire \s_bus[10]~130_combout ;
wire \s_bus[10]~131_combout ;
wire \s_bus[9]~132_combout ;
wire \s_bus[9]~133_combout ;
wire \s_bus[9]~139_combout ;
wire \s_bus[9]~140_combout ;
wire \s_bus[9]~134_combout ;
wire \s_bus[9]~135_combout ;
wire \s_bus[9]~136_combout ;
wire \s_bus[9]~137_combout ;
wire \s_bus[9]~138_combout ;
wire \s_bus[9]~141_combout ;
wire \s_bus[9]~142_combout ;
wire \s_bus[8]~95_combout ;
wire \s_bus[8]~96_combout ;
wire \s_bus[8]~88_combout ;
wire \s_bus[8]~89_combout ;
wire \s_bus[8]~92_combout ;
wire \s_bus[8]~93_combout ;
wire \s_bus[8]~90_combout ;
wire \s_bus[8]~91_combout ;
wire \s_bus[8]~94_combout ;
wire \s_bus[8]~97_combout ;
wire \s_bus[8]~98_combout ;
wire \s_bus[5]~62_combout ;
wire \s_bus[5]~63_combout ;
wire \s_bus[5]~55_combout ;
wire \s_bus[5]~56_combout ;
wire \s_bus[5]~59_combout ;
wire \s_bus[5]~60_combout ;
wire \s_bus[5]~57_combout ;
wire \s_bus[5]~58_combout ;
wire \s_bus[5]~61_combout ;
wire \s_bus[5]~64_combout ;
wire \s_bus[5]~65_combout ;
wire \reg_file[16][4]~q ;
wire \reg_file[15][4]~q ;
wire \reg_file[14][4]~q ;
wire \reg_file[10][4]~q ;
wire \reg_file[11][4]~feeder_combout ;
wire \reg_file[11][4]~q ;
wire \s_bus[4]~51_combout ;
wire \s_bus[4]~52_combout ;
wire \reg_file[12][4]~feeder_combout ;
wire \reg_file[12][4]~q ;
wire \reg_file[13][4]~q ;
wire \reg_file[9][4]~feeder_combout ;
wire \reg_file[9][4]~q ;
wire \reg_file[8][4]~q ;
wire \s_bus[4]~44_combout ;
wire \s_bus[4]~45_combout ;
wire \reg_file[4][4]~q ;
wire \reg_file[5][4]~feeder_combout ;
wire \reg_file[5][4]~q ;
wire \reg_file[1][4]~q ;
wire \reg_file[0][4]~q ;
wire \s_bus[4]~48_combout ;
wire \s_bus[4]~49_combout ;
wire \reg_file[7][4]~q ;
wire \reg_file[6][4]~q ;
wire \s_bus[4]~46_combout ;
wire \s_bus[4]~47_combout ;
wire \s_bus[4]~50_combout ;
wire \s_bus[4]~53_combout ;
wire \s_bus[4]~54_combout ;
wire \reg_file[3][3]~q ;
wire \reg_file[1][3]~q ;
wire \reg_file[9][3]~feeder_combout ;
wire \reg_file[9][3]~q ;
wire \s_bus[3]~33_combout ;
wire \reg_file[11][3]~q ;
wire \s_bus[3]~34_combout ;
wire \reg_file[15][3]~feeder_combout ;
wire \reg_file[15][3]~q ;
wire \reg_file[5][3]~q ;
wire \reg_file[7][3]~q ;
wire \s_bus[3]~40_combout ;
wire \reg_file[13][3]~q ;
wire \s_bus[3]~41_combout ;
wire \reg_file[2][3]~feeder_combout ;
wire \reg_file[2][3]~q ;
wire \reg_file[10][3]~feeder_combout ;
wire \reg_file[10][3]~q ;
wire \reg_file[8][3]~feeder_combout ;
wire \reg_file[8][3]~q ;
wire \reg_file[0][3]~feeder_combout ;
wire \reg_file[0][3]~q ;
wire \s_bus[3]~37_combout ;
wire \s_bus[3]~38_combout ;
wire \reg_file[14][3]~feeder_combout ;
wire \reg_file[14][3]~q ;
wire \reg_file[12][3]~q ;
wire \reg_file[6][3]~q ;
wire \reg_file[4][3]~feeder_combout ;
wire \reg_file[4][3]~q ;
wire \s_bus[3]~35_combout ;
wire \s_bus[3]~36_combout ;
wire \s_bus[3]~39_combout ;
wire \s_bus[3]~42_combout ;
wire \s_bus[3]~43_combout ;
wire \arithmetic_logic_unit|sum1[2]~5 ;
wire \arithmetic_logic_unit|sum1[3]~7 ;
wire \arithmetic_logic_unit|Add0~1 ;
wire \arithmetic_logic_unit|Add0~3 ;
wire \arithmetic_logic_unit|Add0~5 ;
wire \arithmetic_logic_unit|Add0~7 ;
wire \arithmetic_logic_unit|sum1[8]~9 ;
wire \arithmetic_logic_unit|sum1[9]~11 ;
wire \arithmetic_logic_unit|sum1[10]~12_combout ;
wire \arithmetic_logic_unit|sum1[10]~13 ;
wire \arithmetic_logic_unit|sum1[11]~14_combout ;
wire \arithmetic_logic_unit|sum1[9]~10_combout ;
wire \arithmetic_logic_unit|Reg3[11]~43_combout ;
wire \reg_file[16][15]~q ;
wire \reg_file[13][15]~feeder_combout ;
wire \reg_file[13][15]~q ;
wire \reg_file[15][15]~q ;
wire \reg_file[12][15]~q ;
wire \reg_file[14][15]~feeder_combout ;
wire \reg_file[14][15]~q ;
wire \s_bus[15]~106_combout ;
wire \s_bus[15]~107_combout ;
wire \reg_file[11][15]~q ;
wire \reg_file[9][15]~q ;
wire \reg_file[8][15]~feeder_combout ;
wire \reg_file[8][15]~q ;
wire \s_bus[15]~99_combout ;
wire \s_bus[15]~100_combout ;
wire \reg_file[7][15]~q ;
wire \reg_file[5][15]~q ;
wire \reg_file[4][15]~q ;
wire \s_bus[15]~101_combout ;
wire \reg_file[6][15]~q ;
wire \s_bus[15]~102_combout ;
wire \reg_file[2][15]~feeder_combout ;
wire \reg_file[2][15]~q ;
wire \reg_file[3][15]~q ;
wire \reg_file[1][15]~q ;
wire \reg_file[0][15]~q ;
wire \s_bus[15]~103_combout ;
wire \s_bus[15]~104_combout ;
wire \s_bus[15]~105_combout ;
wire \s_bus[15]~108_combout ;
wire \s_bus[15]~109_combout ;
wire \arithmetic_logic_unit|PSW_o~1_combout ;
wire \arithmetic_logic_unit|PSW_o~2_combout ;
wire \reg_file[15][14]~q ;
wire \reg_file[13][14]~q ;
wire \reg_file[11][14]~feeder_combout ;
wire \reg_file[11][14]~q ;
wire \reg_file[9][14]~q ;
wire \Mux17~7_combout ;
wire \Mux17~8_combout ;
wire \reg_file[12][14]~q ;
wire \reg_file[8][14]~q ;
wire \reg_file[10][14]~q ;
wire \Mux17~0_combout ;
wire \reg_file[14][14]~feeder_combout ;
wire \reg_file[14][14]~q ;
wire \Mux17~1_combout ;
wire \reg_file[7][14]~q ;
wire \reg_file[5][14]~q ;
wire \reg_file[1][14]~q ;
wire \reg_file[3][14]~q ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \reg_file[4][14]~q ;
wire \reg_file[6][14]~feeder_combout ;
wire \reg_file[6][14]~q ;
wire \reg_file[2][14]~q ;
wire \reg_file[0][14]~q ;
wire \Mux17~4_combout ;
wire \Mux17~5_combout ;
wire \Mux17~6_combout ;
wire \Mux17~9_combout ;
wire \s_bus[14]~143_combout ;
wire \s_bus[14]~144_combout ;
wire \s_bus[14]~150_combout ;
wire \s_bus[14]~151_combout ;
wire \s_bus[14]~147_combout ;
wire \s_bus[14]~148_combout ;
wire \s_bus[14]~145_combout ;
wire \s_bus[14]~146_combout ;
wire \s_bus[14]~149_combout ;
wire \s_bus[14]~152_combout ;
wire \s_bus[14]~153_combout ;
wire \reg_file[15][12]~feeder_combout ;
wire \reg_file[15][12]~q ;
wire \reg_file[14][12]~q ;
wire \reg_file[10][12]~q ;
wire \reg_file[11][12]~q ;
wire \s_bus[12]~172_combout ;
wire \s_bus[12]~173_combout ;
wire \reg_file[12][12]~q ;
wire \reg_file[13][12]~q ;
wire \reg_file[8][12]~q ;
wire \reg_file[9][12]~q ;
wire \s_bus[12]~165_combout ;
wire \s_bus[12]~166_combout ;
wire \reg_file[5][12]~q ;
wire \reg_file[4][12]~q ;
wire \reg_file[1][12]~feeder_combout ;
wire \reg_file[1][12]~q ;
wire \reg_file[0][12]~q ;
wire \s_bus[12]~169_combout ;
wire \s_bus[12]~170_combout ;
wire \reg_file[6][12]~q ;
wire \reg_file[7][12]~q ;
wire \reg_file[2][12]~q ;
wire \reg_file[3][12]~q ;
wire \s_bus[12]~167_combout ;
wire \s_bus[12]~168_combout ;
wire \s_bus[12]~171_combout ;
wire \s_bus[12]~174_combout ;
wire \s_bus[12]~175_combout ;
wire \Mux19~7_combout ;
wire \Mux19~8_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \Mux19~4_combout ;
wire \Mux19~5_combout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \Mux19~6_combout ;
wire \Mux19~9_combout ;
wire \arithmetic_logic_unit|sum1[11]~15 ;
wire \arithmetic_logic_unit|sum1[12]~17 ;
wire \arithmetic_logic_unit|sum1[13]~19 ;
wire \arithmetic_logic_unit|sum1[14]~21 ;
wire \arithmetic_logic_unit|sum1[15]~22_combout ;
wire \arithmetic_logic_unit|sum1[14]~20_combout ;
wire \arithmetic_logic_unit|sum1[13]~18_combout ;
wire \arithmetic_logic_unit|sum1[12]~16_combout ;
wire \arithmetic_logic_unit|sum1[8]~8_combout ;
wire \arithmetic_logic_unit|Add6~1 ;
wire \arithmetic_logic_unit|Add6~3 ;
wire \arithmetic_logic_unit|Add6~5 ;
wire \arithmetic_logic_unit|Add6~7 ;
wire \arithmetic_logic_unit|Add6~9 ;
wire \arithmetic_logic_unit|Add6~11 ;
wire \arithmetic_logic_unit|Add6~12_combout ;
wire \arithmetic_logic_unit|Add6~13 ;
wire \arithmetic_logic_unit|Add6~14_combout ;
wire \arithmetic_logic_unit|Add6~8_combout ;
wire \arithmetic_logic_unit|Add6~0_combout ;
wire \arithmetic_logic_unit|Add6~4_combout ;
wire \arithmetic_logic_unit|Add6~2_combout ;
wire \arithmetic_logic_unit|Add6~6_combout ;
wire \arithmetic_logic_unit|LessThan0~0_combout ;
wire \arithmetic_logic_unit|Add6~10_combout ;
wire \arithmetic_logic_unit|Reg3~44_combout ;
wire \arithmetic_logic_unit|Reg3~45_combout ;
wire \arithmetic_logic_unit|Mux3~5_combout ;
wire \arithmetic_logic_unit|Mux3~11_combout ;
wire \arithmetic_logic_unit|Mux3~6_combout ;
wire \arithmetic_logic_unit|Mux3~8_combout ;
wire \arithmetic_logic_unit|Mux3~9_combout ;
wire \arithmetic_logic_unit|Mux3~10_combout ;
wire \ctrl_unit|Selector62~0_combout ;
wire \ctrl_unit|psw[0]~6_combout ;
wire \ctrl_unit|psw[0]~8_combout ;
wire \arithmetic_logic_unit|Mux4~21_combout ;
wire \arithmetic_logic_unit|Mux4~23_combout ;
wire \arithmetic_logic_unit|Mux4~22_combout ;
wire \arithmetic_logic_unit|Reg3[11]~14_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~10_combout ;
wire \arithmetic_logic_unit|Mux4~20_combout ;
wire \arithmetic_logic_unit|Mux4~24_combout ;
wire \arithmetic_logic_unit|Reg3[11]~34_combout ;
wire \arithmetic_logic_unit|LessThan4~0_combout ;
wire \arithmetic_logic_unit|Mux4~17_combout ;
wire \arithmetic_logic_unit|Mux4~18_combout ;
wire \arithmetic_logic_unit|Mux4~19_combout ;
wire \arithmetic_logic_unit|Mux4~25_combout ;
wire \arithmetic_logic_unit|Mux4~30_combout ;
wire \arithmetic_logic_unit|Add11~1 ;
wire \arithmetic_logic_unit|Add11~3 ;
wire \arithmetic_logic_unit|Add11~5 ;
wire \arithmetic_logic_unit|Add11~7 ;
wire \arithmetic_logic_unit|Add11~9 ;
wire \arithmetic_logic_unit|Add11~11 ;
wire \arithmetic_logic_unit|Add11~13 ;
wire \arithmetic_logic_unit|Add11~15 ;
wire \arithmetic_logic_unit|Add11~17 ;
wire \arithmetic_logic_unit|Add11~19 ;
wire \arithmetic_logic_unit|Add11~21 ;
wire \arithmetic_logic_unit|Add11~23 ;
wire \arithmetic_logic_unit|Add11~25 ;
wire \arithmetic_logic_unit|Add11~27 ;
wire \arithmetic_logic_unit|Add11~29 ;
wire \arithmetic_logic_unit|Add11~30_combout ;
wire \arithmetic_logic_unit|Mux4~26_combout ;
wire \arithmetic_logic_unit|Mux4~27_combout ;
wire \arithmetic_logic_unit|Add0~6_combout ;
wire \arithmetic_logic_unit|Add0~4_combout ;
wire \arithmetic_logic_unit|Add0~2_combout ;
wire \arithmetic_logic_unit|Add0~0_combout ;
wire \arithmetic_logic_unit|sum1[0]~0_combout ;
wire \arithmetic_logic_unit|Add1~1 ;
wire \arithmetic_logic_unit|Add1~3 ;
wire \arithmetic_logic_unit|Add1~5 ;
wire \arithmetic_logic_unit|Add1~7 ;
wire \arithmetic_logic_unit|Add1~9 ;
wire \arithmetic_logic_unit|Add1~11 ;
wire \arithmetic_logic_unit|Add1~13 ;
wire \arithmetic_logic_unit|Add1~15 ;
wire \arithmetic_logic_unit|Add1~17 ;
wire \arithmetic_logic_unit|Add1~19 ;
wire \arithmetic_logic_unit|Add1~21 ;
wire \arithmetic_logic_unit|Add1~23 ;
wire \arithmetic_logic_unit|Add1~25 ;
wire \arithmetic_logic_unit|Add1~27 ;
wire \arithmetic_logic_unit|Add1~29 ;
wire \arithmetic_logic_unit|Add1~30_combout ;
wire \arithmetic_logic_unit|Mux4~29_combout ;
wire \arithmetic_logic_unit|Add11~28_combout ;
wire \arithmetic_logic_unit|Add11~26_combout ;
wire \arithmetic_logic_unit|Add11~24_combout ;
wire \arithmetic_logic_unit|Add11~22_combout ;
wire \arithmetic_logic_unit|Add11~20_combout ;
wire \arithmetic_logic_unit|Add11~18_combout ;
wire \arithmetic_logic_unit|Add11~16_combout ;
wire \arithmetic_logic_unit|Add11~14_combout ;
wire \arithmetic_logic_unit|Add11~12_combout ;
wire \arithmetic_logic_unit|Add11~10_combout ;
wire \arithmetic_logic_unit|Add11~8_combout ;
wire \arithmetic_logic_unit|Add11~6_combout ;
wire \arithmetic_logic_unit|Add11~4_combout ;
wire \arithmetic_logic_unit|Add11~2_combout ;
wire \arithmetic_logic_unit|Add11~0_combout ;
wire \arithmetic_logic_unit|Add4~1 ;
wire \arithmetic_logic_unit|Add4~3 ;
wire \arithmetic_logic_unit|Add4~5 ;
wire \arithmetic_logic_unit|Add4~7 ;
wire \arithmetic_logic_unit|Add4~9 ;
wire \arithmetic_logic_unit|Add4~11 ;
wire \arithmetic_logic_unit|Add4~13 ;
wire \arithmetic_logic_unit|Add4~15 ;
wire \arithmetic_logic_unit|Add4~17 ;
wire \arithmetic_logic_unit|Add4~19 ;
wire \arithmetic_logic_unit|Add4~21 ;
wire \arithmetic_logic_unit|Add4~23 ;
wire \arithmetic_logic_unit|Add4~25 ;
wire \arithmetic_logic_unit|Add4~27 ;
wire \arithmetic_logic_unit|Add4~29 ;
wire \arithmetic_logic_unit|Add4~30_combout ;
wire \arithmetic_logic_unit|Mux4~28_combout ;
wire \arithmetic_logic_unit|Mux4~33_combout ;
wire \arithmetic_logic_unit|Mux4~34_combout ;
wire \arithmetic_logic_unit|Mux4~31_combout ;
wire \arithmetic_logic_unit|Mux4~32_combout ;
wire \arithmetic_logic_unit|Mux11~2_combout ;
wire \arithmetic_logic_unit|result[15]~feeder_combout ;
wire \mdr[15]~7_combout ;
wire \SW[12]~input_o ;
wire \ctrl_unit|psw~4_combout ;
wire \ctrl_unit|psw~5_combout ;
wire \ctrl_unit|psw~7_combout ;
wire \ctrl_unit|Selector56~0_combout ;
wire \ctrl_unit|addr_rnum_src[0]~feeder_combout ;
wire \mar~21_combout ;
wire \mar~22_combout ;
wire \mar~23_combout ;
wire \mar~24_combout ;
wire \mar[12]~12_combout ;
wire \arithmetic_logic_unit|Reg3[1]~68_combout ;
wire \arithmetic_logic_unit|Reg3[14]~69_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~8_combout ;
wire \arithmetic_logic_unit|Reg3~67_combout ;
wire \arithmetic_logic_unit|Reg3[11]~57_combout ;
wire \arithmetic_logic_unit|Mux7~3_combout ;
wire \arithmetic_logic_unit|Reg3[11]~42_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~9_combout ;
wire \arithmetic_logic_unit|Reg3[11]~56_combout ;
wire \arithmetic_logic_unit|Mux7~0_combout ;
wire \arithmetic_logic_unit|Mux7~1_combout ;
wire \arithmetic_logic_unit|Mux7~2_combout ;
wire \arithmetic_logic_unit|Reg3[11]~78_combout ;
wire \arithmetic_logic_unit|Mux7~4_combout ;
wire \arithmetic_logic_unit|Reg3~72_combout ;
wire \arithmetic_logic_unit|Reg3[14]~25_combout ;
wire \arithmetic_logic_unit|Add4~24_combout ;
wire \arithmetic_logic_unit|Mux7~5_combout ;
wire \arithmetic_logic_unit|Reg3[14]~26_combout ;
wire \arithmetic_logic_unit|Add1~24_combout ;
wire \arithmetic_logic_unit|Mux7~6_combout ;
wire \arithmetic_logic_unit|Mux7~7_combout ;
wire \arithmetic_logic_unit|Mux7~8_combout ;
wire \arithmetic_logic_unit|Reg3[11]~61_combout ;
wire \arithmetic_logic_unit|Reg3[11]~62_combout ;
wire \arithmetic_logic_unit|result[12]~feeder_combout ;
wire \ctrl_unit|WideOr18~0_combout ;
wire \ctrl_unit|addr_bus_ctrl~0_combout ;
wire \ctrl_unit|addr_bus_ctrl~1_combout ;
wire \Equal11~0_combout ;
wire \mdr[14]~16_combout ;
wire \mar[0]~20_combout ;
wire \Add0~1_combout ;
wire \SW[11]~input_o ;
wire \mar~27_combout ;
wire \mar~28_combout ;
wire \mar~25_combout ;
wire \mar~26_combout ;
wire \mar[11]~11_combout ;
wire \Add0~2_combout ;
wire \SW[10]~input_o ;
wire \mar~31_combout ;
wire \mar~32_combout ;
wire \mar~29_combout ;
wire \mar~30_combout ;
wire \mar[10]~10_combout ;
wire \Add0~3_combout ;
wire \SW[9]~input_o ;
wire \mar~33_combout ;
wire \mar~34_combout ;
wire \mar~35_combout ;
wire \mar~36_combout ;
wire \mar[9]~9_combout ;
wire \arithmetic_logic_unit|Reg3[11]~53_combout ;
wire \arithmetic_logic_unit|Reg3[11]~54_combout ;
wire \arithmetic_logic_unit|Reg3[11]~77_combout ;
wire \arithmetic_logic_unit|LessThan0~1_combout ;
wire \arithmetic_logic_unit|Reg3[11]~52_combout ;
wire \arithmetic_logic_unit|Mux10~12_combout ;
wire \arithmetic_logic_unit|Reg3[11]~48_combout ;
wire \arithmetic_logic_unit|Mux10~0_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~5_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~1_combout ;
wire \arithmetic_logic_unit|Reg3~55_combout ;
wire \arithmetic_logic_unit|Mux10~2_combout ;
wire \arithmetic_logic_unit|Mux10~3_combout ;
wire \arithmetic_logic_unit|Mux10~4_combout ;
wire \arithmetic_logic_unit|Mux10~5_combout ;
wire \arithmetic_logic_unit|Reg3[11]~59_combout ;
wire \arithmetic_logic_unit|Reg3[11]~60_combout ;
wire \arithmetic_logic_unit|Add4~18_combout ;
wire \arithmetic_logic_unit|Add1~18_combout ;
wire \arithmetic_logic_unit|Mux10~8_combout ;
wire \arithmetic_logic_unit|Reg3[11]~58_combout ;
wire \arithmetic_logic_unit|Mux10~6_combout ;
wire \arithmetic_logic_unit|Mux10~7_combout ;
wire \arithmetic_logic_unit|Mux10~9_combout ;
wire \arithmetic_logic_unit|Mux10~10_combout ;
wire \arithmetic_logic_unit|Mux10~11_combout ;
wire \arithmetic_logic_unit|Mux10~1_combout ;
wire \arithmetic_logic_unit|Mux10~13_combout ;
wire \Add0~4_combout ;
wire \SW[8]~input_o ;
wire \mar~37_combout ;
wire \mar~38_combout ;
wire \mar~39_combout ;
wire \mar~40_combout ;
wire \mar[8]~8_combout ;
wire \Add0~5_combout ;
wire \SW[7]~input_o ;
wire \mar~43_combout ;
wire \mar~44_combout ;
wire \mar~41_combout ;
wire \mar~42_combout ;
wire \mar[7]~7_combout ;
wire \Add0~6_combout ;
wire \SW[6]~input_o ;
wire \mar~47_combout ;
wire \mar~48_combout ;
wire \mar~45_combout ;
wire \mar~46_combout ;
wire \mar[6]~6_combout ;
wire \Add0~7_combout ;
wire \SW[5]~input_o ;
wire \mar~49_combout ;
wire \mar~50_combout ;
wire \mar~51_combout ;
wire \mar~52_combout ;
wire \mar[5]~5_combout ;
wire \Add0~8_combout ;
wire \SW[4]~input_o ;
wire \mar~55_combout ;
wire \mar~56_combout ;
wire \mar~53_combout ;
wire \mar~54_combout ;
wire \mar[4]~4_combout ;
wire \Add0~9_combout ;
wire \SW[3]~input_o ;
wire \mar~57_combout ;
wire \mar~58_combout ;
wire \mar~59_combout ;
wire \mar~60_combout ;
wire \mar[3]~3_combout ;
wire \Add0~10_combout ;
wire \SW[2]~input_o ;
wire \mar~63_combout ;
wire \mar~64_combout ;
wire \mar~61_combout ;
wire \mar~62_combout ;
wire \mar[2]~2_combout ;
wire \arithmetic_logic_unit|Add12~1 ;
wire \arithmetic_logic_unit|Add12~3 ;
wire \arithmetic_logic_unit|Add12~4_combout ;
wire \arithmetic_logic_unit|Add12~2_combout ;
wire \arithmetic_logic_unit|Add12~0_combout ;
wire \arithmetic_logic_unit|Add5~1 ;
wire \arithmetic_logic_unit|Add5~3 ;
wire \arithmetic_logic_unit|Add5~4_combout ;
wire \arithmetic_logic_unit|Reg3[1]~17_combout ;
wire \arithmetic_logic_unit|Reg3[1]~22_combout ;
wire \arithmetic_logic_unit|Reg3[1]~21_combout ;
wire \arithmetic_logic_unit|Mux17~2_combout ;
wire \arithmetic_logic_unit|Add4~4_combout ;
wire \arithmetic_logic_unit|Reg3[1]~18_combout ;
wire \arithmetic_logic_unit|Add2~1 ;
wire \arithmetic_logic_unit|Add2~3 ;
wire \arithmetic_logic_unit|Add2~4_combout ;
wire \arithmetic_logic_unit|Add2~2_combout ;
wire \arithmetic_logic_unit|Add2~0_combout ;
wire \arithmetic_logic_unit|Add3~1 ;
wire \arithmetic_logic_unit|Add3~3 ;
wire \arithmetic_logic_unit|Add3~4_combout ;
wire \arithmetic_logic_unit|Reg3[11]~19_combout ;
wire \arithmetic_logic_unit|Add1~4_combout ;
wire \arithmetic_logic_unit|Mux17~3_combout ;
wire \arithmetic_logic_unit|Mux17~4_combout ;
wire \arithmetic_logic_unit|Mux17~5_combout ;
wire \arithmetic_logic_unit|Mux17~12_combout ;
wire \arithmetic_logic_unit|Mux17~6_combout ;
wire \arithmetic_logic_unit|Mux17~7_combout ;
wire \arithmetic_logic_unit|Reg3[2]~1_combout ;
wire \arithmetic_logic_unit|Reg3[1]~79_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~2_combout ;
wire \arithmetic_logic_unit|Mux17~13_combout ;
wire \arithmetic_logic_unit|Reg3~30_combout ;
wire \arithmetic_logic_unit|Reg3[1]~28_combout ;
wire \arithmetic_logic_unit|Mux17~8_combout ;
wire \arithmetic_logic_unit|Mux17~9_combout ;
wire \arithmetic_logic_unit|Mux17~10_combout ;
wire \arithmetic_logic_unit|Mux17~11_combout ;
wire \arithmetic_logic_unit|Mux17~14_combout ;
wire \arithmetic_logic_unit|Reg3[1]~29_combout ;
wire \arithmetic_logic_unit|result[2]~feeder_combout ;
wire \Add0~11_combout ;
wire \mar~65_combout ;
wire \mar~66_combout ;
wire \mar~67_combout ;
wire \mar~68_combout ;
wire \mar[1]~1_combout ;
wire \Add0~12_combout ;
wire \SW[0]~input_o ;
wire \mar~69_combout ;
wire \mar~70_combout ;
wire \mar~71_combout ;
wire \mar~72_combout ;
wire \mar[0]~0_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~0_combout ;
wire \arithmetic_logic_unit|Mux19~2_combout ;
wire \arithmetic_logic_unit|Mux19~3_combout ;
wire \arithmetic_logic_unit|Mux19~0_combout ;
wire \arithmetic_logic_unit|Mux19~1_combout ;
wire \arithmetic_logic_unit|Mux19~4_combout ;
wire \arithmetic_logic_unit|Mux19~5_combout ;
wire \arithmetic_logic_unit|Mux19~8_combout ;
wire \arithmetic_logic_unit|Mux19~9_combout ;
wire \arithmetic_logic_unit|Add5~0_combout ;
wire \arithmetic_logic_unit|Add1~0_combout ;
wire \arithmetic_logic_unit|Add3~0_combout ;
wire \arithmetic_logic_unit|Mux19~6_combout ;
wire \arithmetic_logic_unit|Add4~0_combout ;
wire \arithmetic_logic_unit|Mux19~7_combout ;
wire \arithmetic_logic_unit|Mux19~10_combout ;
wire \arithmetic_logic_unit|Mux19~11_combout ;
wire \arithmetic_logic_unit|Mux19~12_combout ;
wire \arithmetic_logic_unit|Mux19~13_combout ;
wire \arithmetic_logic_unit|Mux19~14_combout ;
wire \arithmetic_logic_unit|result[0]~feeder_combout ;
wire \Add0~13_combout ;
wire \Add0~15 ;
wire \Add0~17 ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~23 ;
wire \Add0~25 ;
wire \Add0~27 ;
wire \Add0~29 ;
wire \Add0~31 ;
wire \Add0~33 ;
wire \Add0~35 ;
wire \Add0~37 ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \SW[14]~input_o ;
wire \mar~75_combout ;
wire \mar~76_combout ;
wire \mar~73_combout ;
wire \mar~74_combout ;
wire \mar[14]~14_combout ;
wire \arithmetic_logic_unit|Reg3~75_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~11_combout ;
wire \arithmetic_logic_unit|Mux5~0_combout ;
wire \arithmetic_logic_unit|Mux5~1_combout ;
wire \arithmetic_logic_unit|Mux5~2_combout ;
wire \arithmetic_logic_unit|Mux5~3_combout ;
wire \arithmetic_logic_unit|Mux5~4_combout ;
wire \arithmetic_logic_unit|Reg3~76_combout ;
wire \arithmetic_logic_unit|Add4~28_combout ;
wire \arithmetic_logic_unit|Mux5~5_combout ;
wire \arithmetic_logic_unit|Add1~28_combout ;
wire \arithmetic_logic_unit|Mux5~6_combout ;
wire \arithmetic_logic_unit|Mux5~7_combout ;
wire \arithmetic_logic_unit|Mux5~8_combout ;
wire \arithmetic_logic_unit|result[14]~feeder_combout ;
wire \Add0~42_combout ;
wire \Add0~41 ;
wire \Add0~43_combout ;
wire \ctrl_unit|ctrl_reg_bus~5_combout ;
wire \ctrl_unit|ctrl_reg_bus~6_combout ;
wire \ctrl_unit|ctrl_reg_bus~4_combout ;
wire \ctrl_unit|ctrl_reg_bus~7_combout ;
wire \ctrl_unit|ctrl_reg_bus~8_combout ;
wire \SW[15]~input_o ;
wire \mar~79_combout ;
wire \mar~80_combout ;
wire \mar~77_combout ;
wire \mar~78_combout ;
wire \mar[15]~15_combout ;
wire \Add0~45_combout ;
wire \Add0~44 ;
wire \Add0~46_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ;
wire \ctrl_unit|ctrl_reg_bus~2_combout ;
wire \ctrl_unit|ctrl_reg_bus~3_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ;
wire \Add0~14_combout ;
wire \Add0~16_combout ;
wire \Add0~18_combout ;
wire \Add0~20_combout ;
wire \Add0~22_combout ;
wire \Add0~24_combout ;
wire \Add0~26_combout ;
wire \Add0~28_combout ;
wire \Add0~30_combout ;
wire \Add0~32_combout ;
wire \Add0~34_combout ;
wire \Add0~36_combout ;
wire \Add0~38_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout ;
wire \mdr[14]~17_combout ;
wire \ctrl_unit|ctrl_reg_bus~9_combout ;
wire \reg_file[7][8]~21_combout ;
wire \reg_file[7][8]~22_combout ;
wire \reg_file~40_combout ;
wire \reg_file[10][15]~q ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux16~4_combout ;
wire \Mux16~5_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux16~6_combout ;
wire \Mux16~7_combout ;
wire \Mux16~8_combout ;
wire \Mux16~9_combout ;
wire \arithmetic_logic_unit|Reg3[11]~11_combout ;
wire \arithmetic_logic_unit|Reg3[11]~16_combout ;
wire \arithmetic_logic_unit|Reg3[14]~50_combout ;
wire \arithmetic_logic_unit|Reg3[14]~71_combout ;
wire \arithmetic_logic_unit|Reg3~73_combout ;
wire \arithmetic_logic_unit|Mux6~0_combout ;
wire \arithmetic_logic_unit|Mux6~1_combout ;
wire \arithmetic_logic_unit|Mux6~2_combout ;
wire \arithmetic_logic_unit|Mux6~3_combout ;
wire \arithmetic_logic_unit|Mux6~4_combout ;
wire \arithmetic_logic_unit|Add1~26_combout ;
wire \arithmetic_logic_unit|Reg3~74_combout ;
wire \arithmetic_logic_unit|Add4~26_combout ;
wire \arithmetic_logic_unit|Mux6~5_combout ;
wire \arithmetic_logic_unit|Mux6~6_combout ;
wire \arithmetic_logic_unit|Mux6~7_combout ;
wire \arithmetic_logic_unit|Mux6~8_combout ;
wire \arithmetic_logic_unit|result[13]~feeder_combout ;
wire \mdr[13]~5_combout ;
wire \mdr[5]~13_combout ;
wire \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout ;
wire \byte_manipulator|Mux10~0_combout ;
wire \reg_file~35_combout ;
wire \reg_file~36_combout ;
wire \reg_file[2][13]~feeder_combout ;
wire \reg_file[2][13]~q ;
wire \mar~16_combout ;
wire \mar~17_combout ;
wire \mar~18_combout ;
wire \mar~19_combout ;
wire \mar[13]~13_combout ;
wire \Add0~0_combout ;
wire \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \mdr[14]~6_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout ;
wire \instr_reg[13]~16_combout ;
wire \instr_reg[13]~17_combout ;
wire \ID|Mux43~0_combout ;
wire \ID|Mux43~1_combout ;
wire \ID|WB~0_combout ;
wire \ID|WB~q ;
wire \ctrl_unit|Mux20~0_combout ;
wire \ctrl_unit|alu_rnum_src[1]~feeder_combout ;
wire \s_bus[11]~117_combout ;
wire \s_bus[11]~118_combout ;
wire \s_bus[11]~112_combout ;
wire \s_bus[11]~113_combout ;
wire \s_bus[11]~114_combout ;
wire \s_bus[11]~115_combout ;
wire \s_bus[11]~116_combout ;
wire \s_bus[11]~110_combout ;
wire \s_bus[11]~111_combout ;
wire \s_bus[11]~119_combout ;
wire \s_bus[11]~120_combout ;
wire \arithmetic_logic_unit|Mux8~0_combout ;
wire \arithmetic_logic_unit|Mux8~1_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~6_combout ;
wire \arithmetic_logic_unit|Reg3~65_combout ;
wire \arithmetic_logic_unit|Reg3~66_combout ;
wire \arithmetic_logic_unit|Mux8~2_combout ;
wire \arithmetic_logic_unit|Mux8~3_combout ;
wire \arithmetic_logic_unit|Mux8~4_combout ;
wire \arithmetic_logic_unit|Add1~22_combout ;
wire \arithmetic_logic_unit|Add4~22_combout ;
wire \arithmetic_logic_unit|Mux8~9_combout ;
wire \arithmetic_logic_unit|Mux8~5_combout ;
wire \arithmetic_logic_unit|Mux8~6_combout ;
wire \arithmetic_logic_unit|Mux8~7_combout ;
wire \arithmetic_logic_unit|Mux8~8_combout ;
wire \arithmetic_logic_unit|Mux8~10_combout ;
wire \arithmetic_logic_unit|Mux8~11_combout ;
wire \arithmetic_logic_unit|Mux8~12_combout ;
wire \arithmetic_logic_unit|Mux8~13_combout ;
wire \mdr[11]~3_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout ;
wire \ID|ImByte[3]~feeder_combout ;
wire \byte_manipulator|dst_val[11]~feeder_combout ;
wire \byte_manipulator|Mux12~0_combout ;
wire \reg_file~31_combout ;
wire \reg_file~32_combout ;
wire \reg_file[16][11]~q ;
wire \Mux84~7_combout ;
wire \Mux84~8_combout ;
wire \Mux84~2_combout ;
wire \Mux84~3_combout ;
wire \Mux84~4_combout ;
wire \Mux84~5_combout ;
wire \Mux84~6_combout ;
wire \Mux84~0_combout ;
wire \Mux84~1_combout ;
wire \Mux84~9_combout ;
wire \instr_reg[11]~9_combout ;
wire \ID|PRPO~0_combout ;
wire \ID|DEC~q ;
wire \ctrl_unit|Selector13~21_combout ;
wire \ctrl_unit|Selector13~22_combout ;
wire \ctrl_unit|Selector13~18_combout ;
wire \ctrl_unit|Selector13~17_combout ;
wire \ctrl_unit|Selector13~15_combout ;
wire \ctrl_unit|Selector13~16_combout ;
wire \ctrl_unit|Selector13~19_combout ;
wire \ctrl_unit|Selector13~20_combout ;
wire \ctrl_unit|Selector13~23_combout ;
wire \ctrl_unit|Selector13~24_combout ;
wire \ctrl_unit|alu_op~24_combout ;
wire \ctrl_unit|Selector13~7_combout ;
wire \ctrl_unit|Selector13~25_combout ;
wire \arithmetic_logic_unit|Reg3[1]~23_combout ;
wire \arithmetic_logic_unit|Reg3[1]~24_combout ;
wire \arithmetic_logic_unit|Add5~2_combout ;
wire \arithmetic_logic_unit|Reg3[14]~20_combout ;
wire \arithmetic_logic_unit|Mux18~2_combout ;
wire \arithmetic_logic_unit|Add3~2_combout ;
wire \arithmetic_logic_unit|Add1~2_combout ;
wire \arithmetic_logic_unit|Mux18~0_combout ;
wire \arithmetic_logic_unit|Add4~2_combout ;
wire \arithmetic_logic_unit|Mux18~1_combout ;
wire \arithmetic_logic_unit|Mux18~3_combout ;
wire \arithmetic_logic_unit|Mux18~4_combout ;
wire \arithmetic_logic_unit|Mux18~5_combout ;
wire \arithmetic_logic_unit|Reg3[1]~0_combout ;
wire \arithmetic_logic_unit|Mux18~10_combout ;
wire \arithmetic_logic_unit|Reg3~27_combout ;
wire \arithmetic_logic_unit|Mux18~6_combout ;
wire \arithmetic_logic_unit|Mux18~7_combout ;
wire \arithmetic_logic_unit|Mux18~8_combout ;
wire \arithmetic_logic_unit|Mux18~9_combout ;
wire \arithmetic_logic_unit|Mux18~11_combout ;
wire \arithmetic_logic_unit|result[1]~feeder_combout ;
wire \mdr[1]~9_combout ;
wire \mdr[9]~1_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout ;
wire \ID|ImByte[1]~feeder_combout ;
wire \byte_manipulator|dst_val[9]~feeder_combout ;
wire \byte_manipulator|Mux6~0_combout ;
wire \byte_manipulator|dst_out[1]~feeder_combout ;
wire \reg_file~7_combout ;
wire \reg_file~8_combout ;
wire \reg_file[16][1]~q ;
wire \Mux94~2_combout ;
wire \Mux94~3_combout ;
wire \Mux94~4_combout ;
wire \Mux94~5_combout ;
wire \Mux94~6_combout ;
wire \Mux94~0_combout ;
wire \Mux94~1_combout ;
wire \Mux94~7_combout ;
wire \Mux94~8_combout ;
wire \Mux94~9_combout ;
wire \instr_reg[1]~12_combout ;
wire \instr_reg[1]~feeder_combout ;
wire \ID|DST[2]~0_combout ;
wire \ID|DST[2]~1_combout ;
wire \ctrl_unit|Selector42~13_combout ;
wire \ctrl_unit|Selector42~14_combout ;
wire \ctrl_unit|Selector42~15_combout ;
wire \ctrl_unit|Selector42~16_combout ;
wire \ctrl_unit|Selector42~17_combout ;
wire \ctrl_unit|Selector42~19_combout ;
wire \ctrl_unit|Selector42~18_combout ;
wire \ctrl_unit|Selector42~20_combout ;
wire \ctrl_unit|Selector42~21_combout ;
wire \ctrl_unit|Selector42~11_combout ;
wire \ctrl_unit|Selector42~12_combout ;
wire \ctrl_unit|Selector42~22_combout ;
wire \ctrl_unit|Selector42~9_combout ;
wire \ctrl_unit|Selector42~8_combout ;
wire \ctrl_unit|Selector42~10_combout ;
wire \ctrl_unit|Selector42~23_combout ;
wire \ctrl_unit|Selector39~9_combout ;
wire \ctrl_unit|Selector42~26_combout ;
wire \ctrl_unit|Selector42~6_combout ;
wire \ctrl_unit|Selector42~4_combout ;
wire \ctrl_unit|Selector42~3_combout ;
wire \ctrl_unit|Selector42~5_combout ;
wire \ctrl_unit|Selector42~7_combout ;
wire \ctrl_unit|Selector42~24_combout ;
wire \ctrl_unit|dbus_rnum_dst[1]~33_combout ;
wire \Decoder0~0_combout ;
wire \reg_file[15][0]~57_combout ;
wire \reg_file[15][0]~q ;
wire \Mux95~7_combout ;
wire \Mux95~8_combout ;
wire \Mux95~0_combout ;
wire \Mux95~1_combout ;
wire \Mux95~4_combout ;
wire \Mux95~5_combout ;
wire \Mux95~2_combout ;
wire \Mux95~3_combout ;
wire \Mux95~6_combout ;
wire \Mux95~9_combout ;
wire \instr_reg[0]~11_combout ;
wire \mdr[0]~8_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout ;
wire \ctrl_unit|Mux33~2_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~feeder_combout ;
wire \Decoder0~7_combout ;
wire \reg_file[3][0]~56_combout ;
wire \reg_file[3][4]~q ;
wire \Mux27~4_combout ;
wire \Mux27~5_combout ;
wire \Mux27~2_combout ;
wire \Mux27~3_combout ;
wire \Mux27~6_combout ;
wire \Mux27~0_combout ;
wire \Mux27~1_combout ;
wire \Mux27~7_combout ;
wire \Mux27~8_combout ;
wire \Mux27~9_combout ;
wire \arithmetic_logic_unit|Mux15~0_combout ;
wire \arithmetic_logic_unit|Mux15~1_combout ;
wire \arithmetic_logic_unit|Mux15~2_combout ;
wire \arithmetic_logic_unit|Reg3~32_combout ;
wire \arithmetic_logic_unit|Mux15~3_combout ;
wire \arithmetic_logic_unit|Mux15~4_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~3_combout ;
wire \arithmetic_logic_unit|Mux15~12_combout ;
wire \arithmetic_logic_unit|Mux15~13_combout ;
wire \arithmetic_logic_unit|Reg3~38_combout ;
wire \arithmetic_logic_unit|Reg3[6]~33_combout ;
wire \arithmetic_logic_unit|Add12~5 ;
wire \arithmetic_logic_unit|Add12~7 ;
wire \arithmetic_logic_unit|Add12~8_combout ;
wire \arithmetic_logic_unit|Add12~6_combout ;
wire \arithmetic_logic_unit|Add5~5 ;
wire \arithmetic_logic_unit|Add5~7 ;
wire \arithmetic_logic_unit|Add5~8_combout ;
wire \arithmetic_logic_unit|Add4~8_combout ;
wire \arithmetic_logic_unit|Reg3[6]~37_combout ;
wire \arithmetic_logic_unit|Reg3[6]~36_combout ;
wire \arithmetic_logic_unit|Reg3~35_combout ;
wire \arithmetic_logic_unit|Add2~5 ;
wire \arithmetic_logic_unit|Add2~7 ;
wire \arithmetic_logic_unit|Add2~8_combout ;
wire \arithmetic_logic_unit|Add1~8_combout ;
wire \arithmetic_logic_unit|Mux15~5_combout ;
wire \arithmetic_logic_unit|Add2~6_combout ;
wire \arithmetic_logic_unit|Add3~5 ;
wire \arithmetic_logic_unit|Add3~7 ;
wire \arithmetic_logic_unit|Add3~8_combout ;
wire \arithmetic_logic_unit|Mux15~6_combout ;
wire \arithmetic_logic_unit|Mux15~7_combout ;
wire \arithmetic_logic_unit|Mux15~8_combout ;
wire \arithmetic_logic_unit|Mux15~9_combout ;
wire \arithmetic_logic_unit|Mux15~10_combout ;
wire \arithmetic_logic_unit|Mux15~11_combout ;
wire \arithmetic_logic_unit|result[4]~feeder_combout ;
wire \reg_file~13_combout ;
wire \mdr[4]~12_combout ;
wire \mdr[12]~4_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout ;
wire \reg_file~14_combout ;
wire \reg_file[2][4]~q ;
wire \Mux91~0_combout ;
wire \Mux91~1_combout ;
wire \Mux91~7_combout ;
wire \Mux91~8_combout ;
wire \Mux91~4_combout ;
wire \Mux91~5_combout ;
wire \Mux91~2_combout ;
wire \Mux91~3_combout ;
wire \Mux91~6_combout ;
wire \Mux91~9_combout ;
wire \instr_reg[4]~10_combout ;
wire \ctrl_unit|Mux15~0_combout ;
wire \ctrl_unit|alu_rnum_dst[1]~feeder_combout ;
wire \Mux28~0_combout ;
wire \Mux28~1_combout ;
wire \Mux28~4_combout ;
wire \Mux28~5_combout ;
wire \Mux28~2_combout ;
wire \Mux28~3_combout ;
wire \Mux28~6_combout ;
wire \Mux28~7_combout ;
wire \Mux28~8_combout ;
wire \Mux28~9_combout ;
wire \arithmetic_logic_unit|sum1[3]~6_combout ;
wire \arithmetic_logic_unit|Add5~6_combout ;
wire \arithmetic_logic_unit|Add10~0_combout ;
wire \arithmetic_logic_unit|Add4~6_combout ;
wire \arithmetic_logic_unit|Add1~6_combout ;
wire \arithmetic_logic_unit|Mux16~0_combout ;
wire \arithmetic_logic_unit|Add3~6_combout ;
wire \arithmetic_logic_unit|Mux16~1_combout ;
wire \arithmetic_logic_unit|Mux16~2_combout ;
wire \arithmetic_logic_unit|Mux16~3_combout ;
wire \arithmetic_logic_unit|Mux16~4_combout ;
wire \arithmetic_logic_unit|Mux16~5_combout ;
wire \arithmetic_logic_unit|Reg3[3]~2_combout ;
wire \arithmetic_logic_unit|Mux16~10_combout ;
wire \arithmetic_logic_unit|Reg3~31_combout ;
wire \arithmetic_logic_unit|Mux16~6_combout ;
wire \arithmetic_logic_unit|Mux16~7_combout ;
wire \arithmetic_logic_unit|Mux16~8_combout ;
wire \arithmetic_logic_unit|Mux16~9_combout ;
wire \arithmetic_logic_unit|Mux16~11_combout ;
wire \arithmetic_logic_unit|result[3]~feeder_combout ;
wire \mdr[3]~11_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout ;
wire \byte_manipulator|Mux4~0_combout ;
wire \reg_file~11_combout ;
wire \reg_file~12_combout ;
wire \reg_file[16][3]~q ;
wire \Mux92~0_combout ;
wire \Mux92~1_combout ;
wire \Mux92~4_combout ;
wire \Mux92~5_combout ;
wire \Mux92~2_combout ;
wire \Mux92~3_combout ;
wire \Mux92~6_combout ;
wire \Mux92~7_combout ;
wire \Mux92~8_combout ;
wire \Mux92~9_combout ;
wire \instr_reg[3]~8_combout ;
wire \ctrl_unit|Mux4~0_combout ;
wire \Mux93~7_combout ;
wire \Mux93~8_combout ;
wire \Mux93~0_combout ;
wire \Mux93~1_combout ;
wire \Mux93~2_combout ;
wire \Mux93~3_combout ;
wire \Mux93~4_combout ;
wire \Mux93~5_combout ;
wire \Mux93~6_combout ;
wire \Mux93~9_combout ;
wire \instr_reg[2]~13_combout ;
wire \ID|DST[2]~feeder_combout ;
wire \ctrl_unit|Mux14~0_combout ;
wire \ctrl_unit|alu_rnum_dst[2]~feeder_combout ;
wire \Mux25~4_combout ;
wire \Mux25~5_combout ;
wire \Mux25~2_combout ;
wire \Mux25~3_combout ;
wire \Mux25~6_combout ;
wire \Mux25~7_combout ;
wire \Mux25~8_combout ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \Mux25~9_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~4_combout ;
wire \arithmetic_logic_unit|Mux13~12_combout ;
wire \arithmetic_logic_unit|Reg3~39_combout ;
wire \arithmetic_logic_unit|Mux13~0_combout ;
wire \arithmetic_logic_unit|Mux13~1_combout ;
wire \arithmetic_logic_unit|Mux13~2_combout ;
wire \arithmetic_logic_unit|Mux13~3_combout ;
wire \arithmetic_logic_unit|Mux13~4_combout ;
wire \arithmetic_logic_unit|Mux13~13_combout ;
wire \arithmetic_logic_unit|Reg3~41_combout ;
wire \arithmetic_logic_unit|Add12~9 ;
wire \arithmetic_logic_unit|Add12~11 ;
wire \arithmetic_logic_unit|Add12~12_combout ;
wire \arithmetic_logic_unit|Add4~12_combout ;
wire \arithmetic_logic_unit|Add12~10_combout ;
wire \arithmetic_logic_unit|Add5~9 ;
wire \arithmetic_logic_unit|Add5~11 ;
wire \arithmetic_logic_unit|Add5~12_combout ;
wire \arithmetic_logic_unit|Reg3~40_combout ;
wire \arithmetic_logic_unit|Add2~9 ;
wire \arithmetic_logic_unit|Add2~11 ;
wire \arithmetic_logic_unit|Add2~12_combout ;
wire \arithmetic_logic_unit|Add1~12_combout ;
wire \arithmetic_logic_unit|Mux13~5_combout ;
wire \arithmetic_logic_unit|Add2~10_combout ;
wire \arithmetic_logic_unit|Add3~9 ;
wire \arithmetic_logic_unit|Add3~11 ;
wire \arithmetic_logic_unit|Add3~12_combout ;
wire \arithmetic_logic_unit|Mux13~6_combout ;
wire \arithmetic_logic_unit|Mux13~7_combout ;
wire \arithmetic_logic_unit|Mux13~8_combout ;
wire \arithmetic_logic_unit|Mux13~9_combout ;
wire \arithmetic_logic_unit|Mux13~10_combout ;
wire \arithmetic_logic_unit|Mux13~11_combout ;
wire \arithmetic_logic_unit|result[6]~feeder_combout ;
wire \reg_file~17_combout ;
wire \reg_file~18_combout ;
wire \reg_file[16][6]~q ;
wire \s_bus[6]~73_combout ;
wire \s_bus[6]~74_combout ;
wire \s_bus[6]~66_combout ;
wire \s_bus[6]~67_combout ;
wire \s_bus[6]~68_combout ;
wire \s_bus[6]~69_combout ;
wire \s_bus[6]~70_combout ;
wire \s_bus[6]~71_combout ;
wire \s_bus[6]~72_combout ;
wire \s_bus[6]~75_combout ;
wire \s_bus[6]~76_combout ;
wire \arithmetic_logic_unit|Mux14~10_combout ;
wire \arithmetic_logic_unit|Mux14~12_combout ;
wire \arithmetic_logic_unit|Mux14~0_combout ;
wire \arithmetic_logic_unit|Mux14~2_combout ;
wire \arithmetic_logic_unit|Mux14~13_combout ;
wire \arithmetic_logic_unit|Mux14~1_combout ;
wire \arithmetic_logic_unit|Mux14~3_combout ;
wire \arithmetic_logic_unit|Mux14~5_combout ;
wire \arithmetic_logic_unit|Mux14~4_combout ;
wire \arithmetic_logic_unit|Mux14~6_combout ;
wire \arithmetic_logic_unit|Add4~10_combout ;
wire \arithmetic_logic_unit|Mux4~0_combout ;
wire \arithmetic_logic_unit|Add1~10_combout ;
wire \arithmetic_logic_unit|Mux4~2_combout ;
wire \arithmetic_logic_unit|Add3~10_combout ;
wire \arithmetic_logic_unit|Mux4~1_combout ;
wire \arithmetic_logic_unit|Mux14~7_combout ;
wire \arithmetic_logic_unit|Add5~10_combout ;
wire \arithmetic_logic_unit|Mux4~3_combout ;
wire \arithmetic_logic_unit|Mux14~8_combout ;
wire \arithmetic_logic_unit|Mux14~9_combout ;
wire \arithmetic_logic_unit|Mux14~11_combout ;
wire \arithmetic_logic_unit|result[5]~feeder_combout ;
wire \reg_file~15_combout ;
wire \reg_file~16_combout ;
wire \reg_file[16][5]~feeder_combout ;
wire \reg_file[16][5]~q ;
wire \Mux90~0_combout ;
wire \Mux90~1_combout ;
wire \Mux90~7_combout ;
wire \Mux90~8_combout ;
wire \Mux90~2_combout ;
wire \Mux90~3_combout ;
wire \Mux90~4_combout ;
wire \Mux90~5_combout ;
wire \Mux90~6_combout ;
wire \Mux90~9_combout ;
wire \instr_reg[5]~2_combout ;
wire \ID|ImByte[2]~feeder_combout ;
wire \byte_manipulator|dst_val[10]~feeder_combout ;
wire \byte_manipulator|Mux5~0_combout ;
wire \byte_manipulator|dst_out[2]~feeder_combout ;
wire \reg_file~9_combout ;
wire \reg_file~10_combout ;
wire \reg_file[15][2]~q ;
wire \Mux29~7_combout ;
wire \Mux29~8_combout ;
wire \Mux29~0_combout ;
wire \Mux29~1_combout ;
wire \Mux29~2_combout ;
wire \Mux29~3_combout ;
wire \Mux29~4_combout ;
wire \Mux29~5_combout ;
wire \Mux29~6_combout ;
wire \Mux29~9_combout ;
wire \arithmetic_logic_unit|Mux12~5_combout ;
wire \arithmetic_logic_unit|Mux12~6_combout ;
wire \arithmetic_logic_unit|Mux12~7_combout ;
wire \arithmetic_logic_unit|Mux12~8_combout ;
wire \arithmetic_logic_unit|Mux12~2_combout ;
wire \arithmetic_logic_unit|Mux12~13_combout ;
wire \arithmetic_logic_unit|Mux12~3_combout ;
wire \arithmetic_logic_unit|Mux12~4_combout ;
wire \arithmetic_logic_unit|Mux12~12_combout ;
wire \arithmetic_logic_unit|Mux12~14_combout ;
wire \arithmetic_logic_unit|Add12~13 ;
wire \arithmetic_logic_unit|Add12~14_combout ;
wire \arithmetic_logic_unit|Mux4~4_combout ;
wire \arithmetic_logic_unit|Mux4~9_combout ;
wire \arithmetic_logic_unit|Add2~13 ;
wire \arithmetic_logic_unit|Add2~14_combout ;
wire \arithmetic_logic_unit|Add3~13 ;
wire \arithmetic_logic_unit|Add3~14_combout ;
wire \arithmetic_logic_unit|Add1~14_combout ;
wire \arithmetic_logic_unit|Mux4~7_combout ;
wire \arithmetic_logic_unit|Mux4~8_combout ;
wire \arithmetic_logic_unit|Add5~13 ;
wire \arithmetic_logic_unit|Add5~14_combout ;
wire \arithmetic_logic_unit|Add4~14_combout ;
wire \arithmetic_logic_unit|Mux4~5_combout ;
wire \arithmetic_logic_unit|Mux4~6_combout ;
wire \arithmetic_logic_unit|Mux12~9_combout ;
wire \arithmetic_logic_unit|Mux12~10_combout ;
wire \arithmetic_logic_unit|Mux12~11_combout ;
wire \arithmetic_logic_unit|result[7]~feeder_combout ;
wire \mdr[7]~15_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout ;
wire \byte_manipulator|Mux0~0_combout ;
wire \byte_manipulator|dst_out[7]~feeder_combout ;
wire \reg_file~19_combout ;
wire \reg_file~20_combout ;
wire \reg_file[16][7]~feeder_combout ;
wire \reg_file[16][7]~q ;
wire \Mux88~0_combout ;
wire \Mux88~1_combout ;
wire \Mux88~7_combout ;
wire \Mux88~8_combout ;
wire \Mux88~4_combout ;
wire \Mux88~5_combout ;
wire \Mux88~2_combout ;
wire \Mux88~3_combout ;
wire \Mux88~6_combout ;
wire \Mux88~9_combout ;
wire \instr_reg[7]~3_combout ;
wire \ID|ImByte[4]~feeder_combout ;
wire \byte_manipulator|dst_val[12]~feeder_combout ;
wire \byte_manipulator|Mux11~0_combout ;
wire \reg_file~33_combout ;
wire \reg_file~34_combout ;
wire \reg_file[16][12]~feeder_combout ;
wire \reg_file[16][12]~q ;
wire \Mux83~7_combout ;
wire \Mux83~8_combout ;
wire \Mux83~0_combout ;
wire \Mux83~1_combout ;
wire \Mux83~4_combout ;
wire \Mux83~5_combout ;
wire \Mux83~2_combout ;
wire \Mux83~3_combout ;
wire \Mux83~6_combout ;
wire \Mux83~9_combout ;
wire \instr_reg[12]~7_combout ;
wire \ID|T[2]~0_combout ;
wire \ctrl_unit|code[3]~5_combout ;
wire \ctrl_unit|code[3]~4_combout ;
wire \ctrl_unit|code[3]~6_combout ;
wire \ctrl_unit|code[3]~7_combout ;
wire \ctrl_unit|code[0]~8_combout ;
wire \ctrl_unit|code[0]~9_combout ;
wire \ctrl_unit|code[0]~10_combout ;
wire \ctrl_unit|code[0]~12_combout ;
wire \ctrl_unit|Decoder0~1_combout ;
wire \ctrl_unit|code[0]~11_combout ;
wire \ctrl_unit|code[0]~13_combout ;
wire \ctrl_unit|code[0]~14_combout ;
wire \ctrl_unit|code[0]~feeder_combout ;
wire \ctrl_unit|Add2~0_combout ;
wire \ID|C[2]~feeder_combout ;
wire \ctrl_unit|Selector58~0_combout ;
wire \ctrl_unit|code[2]~1_combout ;
wire \ctrl_unit|Selector58~1_combout ;
wire \ctrl_unit|code[2]~15_combout ;
wire \ctrl_unit|code[2]~16_combout ;
wire \ID|PSWb[1]~feeder_combout ;
wire \ctrl_unit|psw[1]~1_combout ;
wire \ctrl_unit|psw[1]~feeder_combout ;
wire \arithmetic_logic_unit|Mux2~0_combout ;
wire \arithmetic_logic_unit|Mux9~0_combout ;
wire \arithmetic_logic_unit|Reg3~63_combout ;
wire \arithmetic_logic_unit|Mux9~2_combout ;
wire \arithmetic_logic_unit|Mux9~3_combout ;
wire \arithmetic_logic_unit|ShiftLeft0~7_combout ;
wire \arithmetic_logic_unit|Mux9~4_combout ;
wire \arithmetic_logic_unit|Add4~20_combout ;
wire \arithmetic_logic_unit|Reg3~64_combout ;
wire \arithmetic_logic_unit|Add8~0_combout ;
wire \arithmetic_logic_unit|Mux9~5_combout ;
wire \arithmetic_logic_unit|Mux9~6_combout ;
wire \arithmetic_logic_unit|Mux9~7_combout ;
wire \arithmetic_logic_unit|Add1~20_combout ;
wire \arithmetic_logic_unit|Mux9~8_combout ;
wire \arithmetic_logic_unit|Mux9~9_combout ;
wire \arithmetic_logic_unit|Mux9~10_combout ;
wire \arithmetic_logic_unit|Mux9~11_combout ;
wire \arithmetic_logic_unit|Mux9~1_combout ;
wire \arithmetic_logic_unit|Mux9~12_combout ;
wire \arithmetic_logic_unit|Mux2~3_combout ;
wire \arithmetic_logic_unit|Mux2~2_combout ;
wire \arithmetic_logic_unit|Mux2~1_combout ;
wire \arithmetic_logic_unit|Mux2~4_combout ;
wire \arithmetic_logic_unit|Mux2~5_combout ;
wire \arithmetic_logic_unit|PSW_o[2]~3_combout ;
wire \arithmetic_logic_unit|PSW_o[2]~4_combout ;
wire \psw_in[1]~feeder_combout ;
wire \ID|C[1]~feeder_combout ;
wire \ctrl_unit|Selector59~0_combout ;
wire \ctrl_unit|code[1]~0_combout ;
wire \ctrl_unit|Selector59~1_combout ;
wire \ID|PSWb[2]~feeder_combout ;
wire \ctrl_unit|psw[2]~2_combout ;
wire \ctrl_unit|psw[2]~feeder_combout ;
wire \arithmetic_logic_unit|Mux1~0_combout ;
wire \psw_in[2]~feeder_combout ;
wire \ID|PSWb[4]~feeder_combout ;
wire \ctrl_unit|psw[4]~3_combout ;
wire \ctrl_unit|psw[4]~feeder_combout ;
wire \arithmetic_logic_unit|PSW_o~5_combout ;
wire \arithmetic_logic_unit|Mux0~0_combout ;
wire \arithmetic_logic_unit|PSW_o~6_combout ;
wire \arithmetic_logic_unit|Mux0~5_combout ;
wire \arithmetic_logic_unit|Mux0~1_combout ;
wire \arithmetic_logic_unit|Mux0~2_combout ;
wire \arithmetic_logic_unit|Mux0~3_combout ;
wire \arithmetic_logic_unit|Mux0~4_combout ;
wire \arithmetic_logic_unit|Mux0~6_combout ;
wire \arithmetic_logic_unit|PSW_o[4]~7_combout ;
wire \psw_in[4]~feeder_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~2_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~3_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~7_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~4_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~5_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux1~6_combout ;
wire \ctrl_unit|cex_code_ctrl|Mux0~0_combout ;
wire \ctrl_unit|cex_code_ctrl|result~combout ;
wire \ctrl_unit|Selector28~3_combout ;
wire \ctrl_unit|Selector39~11_combout ;
wire \ctrl_unit|Selector39~12_combout ;
wire \ctrl_unit|Selector39~7_combout ;
wire \ctrl_unit|Selector39~6_combout ;
wire \ctrl_unit|Selector39~21_combout ;
wire \ctrl_unit|Selector39~14_combout ;
wire \ctrl_unit|Selector39~13_combout ;
wire \ctrl_unit|Selector39~15_combout ;
wire \ctrl_unit|Selector39~22_combout ;
wire \ctrl_unit|Selector39~16_combout ;
wire \ctrl_unit|Selector39~10_combout ;
wire \ctrl_unit|Selector39~20_combout ;
wire \ctrl_unit|Selector39~17_combout ;
wire \Decoder0~8_combout ;
wire \reg_file[16][0]~63_combout ;
wire \reg_file[16][9]~q ;
wire \Mux86~0_combout ;
wire \Mux86~1_combout ;
wire \Mux86~7_combout ;
wire \Mux86~8_combout ;
wire \Mux86~2_combout ;
wire \Mux86~3_combout ;
wire \Mux86~4_combout ;
wire \Mux86~5_combout ;
wire \Mux86~6_combout ;
wire \Mux86~9_combout ;
wire \instr_reg[9]~5_combout ;
wire \ID|PRPO~q ;
wire \ctrl_unit|alu_op[3]~10_combout ;
wire \ctrl_unit|alu_op[5]~14_combout ;
wire \ctrl_unit|alu_op[5]~15_combout ;
wire \ctrl_unit|alu_op[5]~16_combout ;
wire \ctrl_unit|alu_op[5]~18_combout ;
wire \ctrl_unit|alu_op[5]~17_combout ;
wire \ctrl_unit|alu_op[5]~19_combout ;
wire \ctrl_unit|alu_op[5]~26_combout ;
wire \ctrl_unit|alu_op[5]~20_combout ;
wire \ctrl_unit|alu_op[3]~11_combout ;
wire \ctrl_unit|alu_op[3]~12_combout ;
wire \ctrl_unit|alu_op[3]~13_combout ;
wire \ctrl_unit|alu_op[3]~21_combout ;
wire \ctrl_unit|alu_op[3]~22_combout ;
wire \s_bus[8]~176_combout ;
wire \arithmetic_logic_unit|Mux11~3_combout ;
wire \arithmetic_logic_unit|Mux11~4_combout ;
wire \arithmetic_logic_unit|Mux4~10_combout ;
wire \arithmetic_logic_unit|Reg3~46_combout ;
wire \arithmetic_logic_unit|Mux4~11_combout ;
wire \arithmetic_logic_unit|Mux11~5_combout ;
wire \arithmetic_logic_unit|Mux4~12_combout ;
wire \arithmetic_logic_unit|Mux4~13_combout ;
wire \arithmetic_logic_unit|Mux11~12_combout ;
wire \arithmetic_logic_unit|Mux4~16_combout ;
wire \arithmetic_logic_unit|Add4~16_combout ;
wire \arithmetic_logic_unit|Add1~16_combout ;
wire \arithmetic_logic_unit|Mux11~6_combout ;
wire \arithmetic_logic_unit|Mux11~7_combout ;
wire \arithmetic_logic_unit|Mux11~8_combout ;
wire \arithmetic_logic_unit|Mux11~9_combout ;
wire \arithmetic_logic_unit|Reg3~47_combout ;
wire \arithmetic_logic_unit|Mux4~14_combout ;
wire \arithmetic_logic_unit|Mux4~15_combout ;
wire \arithmetic_logic_unit|Mux11~10_combout ;
wire \arithmetic_logic_unit|Mux11~11_combout ;
wire \mdr[8]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout ;
wire \ID|ImByte[0]~feeder_combout ;
wire \byte_manipulator|dst_val[8]~feeder_combout ;
wire \byte_manipulator|Mux15~0_combout ;
wire \reg_file~25_combout ;
wire \reg_file~26_combout ;
wire \reg_file[16][8]~q ;
wire \Mux87~0_combout ;
wire \Mux87~1_combout ;
wire \Mux87~7_combout ;
wire \Mux87~8_combout ;
wire \Mux87~2_combout ;
wire \Mux87~3_combout ;
wire \Mux87~4_combout ;
wire \Mux87~5_combout ;
wire \Mux87~6_combout ;
wire \Mux87~9_combout ;
wire \instr_reg[8]~4_combout ;
wire \ID|Add0~5_combout ;
wire \ID|Add0~6_combout ;
wire \ID|Add0~3_combout ;
wire \ID|Add0~2_combout ;
wire \ID|Add0~1_combout ;
wire \ID|Add0~7_combout ;
wire \ID|Mux26~7_combout ;
wire \ID|Mux26~0_combout ;
wire \ID|Equal2~1_combout ;
wire \ID|Equal2~0_combout ;
wire \ID|Equal2~2_combout ;
wire \ID|Mux26~1_combout ;
wire \ID|Mux26~4_combout ;
wire \ID|Mux26~2_combout ;
wire \ID|Mux26~3_combout ;
wire \ID|Mux26~5_combout ;
wire \ID|Mux26~6_combout ;
wire \ID|Mux26~8_combout ;
wire \ctrl_unit|Selector37~9_combout ;
wire \ctrl_unit|Selector37~14_combout ;
wire \ctrl_unit|Selector37~11_combout ;
wire \ctrl_unit|Selector37~10_combout ;
wire \ctrl_unit|Selector37~12_combout ;
wire \ctrl_unit|Selector37~8_combout ;
wire \ctrl_unit|Selector37~13_combout ;
wire \ctrl_unit|enables~6_combout ;
wire \ctrl_unit|enables~9_combout ;
wire \ctrl_unit|enables[15]~clkctrl_outclk ;
wire \mdr[10]~2_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ;
wire \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout ;
wire \byte_manipulator|Mux13~0_combout ;
wire \reg_file~29_combout ;
wire \reg_file~30_combout ;
wire \reg_file[16][10]~q ;
wire \Mux85~7_combout ;
wire \Mux85~8_combout ;
wire \Mux85~4_combout ;
wire \Mux85~5_combout ;
wire \Mux85~2_combout ;
wire \Mux85~3_combout ;
wire \Mux85~6_combout ;
wire \Mux85~0_combout ;
wire \Mux85~1_combout ;
wire \Mux85~9_combout ;
wire \instr_reg[10]~6_combout ;
wire \instr_reg[10]~feeder_combout ;
wire \ID|Add0~0_combout ;
wire \ID|Add0~8_combout ;
wire \ID|Mux27~3_combout ;
wire \ID|Mux27~4_combout ;
wire \ID|Mux27~5_combout ;
wire \ID|Mux27~6_combout ;
wire \ID|Mux27~2_combout ;
wire \ID|Mux27~7_combout ;
wire \ID|Mux27~8_combout ;
wire \ID|Mux27~9_combout ;
wire \ctrl_unit|Selector23~13_combout ;
wire \ctrl_unit|Selector23~8_combout ;
wire \ctrl_unit|Selector23~10_combout ;
wire \ctrl_unit|Selector23~11_combout ;
wire \ctrl_unit|Selector23~12_combout ;
wire \ctrl_unit|Selector23~14_combout ;
wire \ctrl_unit|Selector23~16_combout ;
wire \ctrl_unit|Selector23~17_combout ;
wire \ctrl_unit|Selector23~18_combout ;
wire \ctrl_unit|Selector23~15_combout ;
wire \Mux80~0_combout ;
wire \Mux80~1_combout ;
wire \Mux80~7_combout ;
wire \Mux80~8_combout ;
wire \Mux80~2_combout ;
wire \Mux80~3_combout ;
wire \Mux80~4_combout ;
wire \Mux80~5_combout ;
wire \Mux80~6_combout ;
wire \Mux80~9_combout ;
wire \instr_reg[15]~15_combout ;
wire \instr_reg[15]~feeder_combout ;
wire \ID|Mux29~2_combout ;
wire \ID|Mux17~4_combout ;
wire \ID|Mux17~5_combout ;
wire \ID|Mux17~2_combout ;
wire \ID|Mux17~0_combout ;
wire \ID|Mux17~1_combout ;
wire \ID|Mux17~3_combout ;
wire \ID|Mux29~3_combout ;
wire \ID|Mux29~4_combout ;
wire \ctrl_unit|dbus_rnum_dst[0]~34_combout ;
wire \byte_manipulator|Mux9~0_combout ;
wire \reg_file~37_combout ;
wire \reg_file~38_combout ;
wire \reg_file[16][14]~feeder_combout ;
wire \reg_file[16][14]~q ;
wire \Mux81~7_combout ;
wire \Mux81~8_combout ;
wire \Mux81~0_combout ;
wire \Mux81~1_combout ;
wire \Mux81~4_combout ;
wire \Mux81~5_combout ;
wire \Mux81~2_combout ;
wire \Mux81~3_combout ;
wire \Mux81~6_combout ;
wire \Mux81~9_combout ;
wire \instr_reg[14]~1_combout ;
wire \instr_reg[14]~feeder_combout ;
wire \ID|Add0~4_combout ;
wire \ID|Mux28~2_combout ;
wire \ID|Mux28~5_combout ;
wire \ID|Mux28~6_combout ;
wire \ID|Mux28~3_combout ;
wire \ID|Mux28~4_combout ;
wire \ID|Mux28~7_combout ;
wire \ID|Mux28~8_combout ;
wire \ID|Mux28~9_combout ;
wire \ctrl_unit|Selector39~8_combout ;
wire \ctrl_unit|Selector28~1_combout ;
wire \ctrl_unit|Selector28~2_combout ;
wire \ctrl_unit|Selector28~0_combout ;
wire \ctrl_unit|data_bus_ctrl~11_combout ;
wire \ctrl_unit|data_bus_ctrl~13_combout ;
wire \reg_file~1_combout ;
wire \byte_manipulator|Mux7~0_combout ;
wire \byte_manipulator|dst_out[0]~feeder_combout ;
wire \reg_file~2_combout ;
wire \reg_file~3_combout ;
wire \reg_file[7][0]~q ;
wire \ctrl_unit|Equal0~0_combout ;
wire \ctrl_unit|Equal0~3_combout ;
wire \ctrl_unit|Equal0~1_combout ;
wire \ctrl_unit|Equal0~2_combout ;
wire \ctrl_unit|Equal0~4_combout ;
wire \ctrl_unit|Equal0~10_combout ;
wire \ctrl_unit|Selector22~9_combout ;
wire \ctrl_unit|Selector22~6_combout ;
wire \ctrl_unit|Selector22~12_combout ;
wire \ctrl_unit|Selector22~5_combout ;
wire \ctrl_unit|Selector22~7_combout ;
wire \ctrl_unit|Selector22~4_combout ;
wire \ctrl_unit|Selector22~8_combout ;
wire \ctrl_unit|Selector9~4_combout ;
wire \ctrl_unit|Selector22~13_combout ;
wire \ctrl_unit|Selector22~10_combout ;
wire \Mux82~0_combout ;
wire \Mux82~1_combout ;
wire \Mux82~7_combout ;
wire \Mux82~8_combout ;
wire \Mux82~4_combout ;
wire \Mux82~5_combout ;
wire \Mux82~2_combout ;
wire \Mux82~3_combout ;
wire \Mux82~6_combout ;
wire \Mux82~9_combout ;
wire \instr_reg[13]~0_combout ;
wire \instr_reg[13]~feeder_combout ;
wire \ID|Decoder4~0_combout ;
wire \ID|OP[4]~2_combout ;
wire \ID|OP[4]~0_combout ;
wire \ID|OP[4]~1_combout ;
wire \ID|OP[4]~3_combout ;
wire \ctrl_unit|Selector42~25_combout ;
wire \ctrl_unit|enables~7_combout ;
wire \ctrl_unit|enables~8_combout ;
wire \ctrl_unit|enables[12]~clkctrl_outclk ;
wire \byte_manipulator|Mux14~0_combout ;
wire \reg_file~27_combout ;
wire \reg_file~28_combout ;
wire \reg_file[7][9]~q ;
wire \ctrl_unit|Equal0~5_combout ;
wire \ctrl_unit|Equal0~8_combout ;
wire \ctrl_unit|Equal0~7_combout ;
wire \ctrl_unit|Equal0~6_combout ;
wire \ctrl_unit|Equal0~9_combout ;
wire \ctrl_unit|enables~2_combout ;
wire \ctrl_unit|cex_state[6]~10_combout ;
wire \ctrl_unit|cex_state[6]~6_combout ;
wire \ctrl_unit|cex_state[3]~7_combout ;
wire \ctrl_unit|cex_state[3]~8_combout ;
wire \ID|T[0]~feeder_combout ;
wire \ctrl_unit|cex_state[3]~9_combout ;
wire \ctrl_unit|Add0~0_combout ;
wire \ID|T[1]~feeder_combout ;
wire \ctrl_unit|Add0~1_combout ;
wire \ID|T[2]~feeder_combout ;
wire \ctrl_unit|cex_state[3]~2_combout ;
wire \ctrl_unit|cex_state[0]~3_combout ;
wire \ctrl_unit|cex_state[0]~4_combout ;
wire \ID|F[0]~feeder_combout ;
wire \ctrl_unit|cex_state[0]~5_combout ;
wire \ctrl_unit|Add1~0_combout ;
wire \ID|F[1]~feeder_combout ;
wire \ctrl_unit|Add1~1_combout ;
wire \ID|F[2]~feeder_combout ;
wire \ctrl_unit|always0~0_combout ;
wire \ctrl_unit|always0~1_combout ;
wire \ctrl_unit|enables~3_combout ;
wire \ctrl_unit|enables[14]~clkctrl_outclk ;
wire \ID|Mux25~0_combout ;
wire \ID|Mux25~1_combout ;
wire \ID|Mux25~2_combout ;
wire \ctrl_unit|Selector33~5_combout ;
wire \ctrl_unit|data_bus_ctrl~14_combout ;
wire \ctrl_unit|data_bus_ctrl~15_combout ;
wire \ctrl_unit|data_bus_ctrl~16_combout ;
wire \ctrl_unit|data_bus_ctrl~17_combout ;
wire \ctrl_unit|data_bus_ctrl~18_combout ;
wire \reg_file~24_combout ;
wire \mdr[2]~10_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ;
wire \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout ;
wire \data_viewer|Equal2~0_combout ;
wire \data_viewer|data[2]~28_combout ;
wire \data_viewer|data[2]~29_combout ;
wire \data_viewer|data[2]~26_combout ;
wire \data_viewer|data[2]~27_combout ;
wire \data_viewer|data[2]~30_combout ;
wire \data_viewer|data[2]~31_combout ;
wire \data_viewer|data[2]~32_combout ;
wire \data_viewer|data[2]~33_combout ;
wire \data_viewer|data[2]~34_combout ;
wire \data_viewer|data[2]~35_combout ;
wire \data_viewer|data[2]~36_combout ;
wire \data_viewer|data[2]~37_combout ;
wire \data_viewer|data[0]~0_combout ;
wire \data_viewer|data[0]~1_combout ;
wire \data_viewer|data[0]~7_combout ;
wire \data_viewer|data[0]~8_combout ;
wire \data_viewer|data[0]~4_combout ;
wire \data_viewer|data[0]~5_combout ;
wire \data_viewer|data[0]~2_combout ;
wire \data_viewer|data[0]~3_combout ;
wire \data_viewer|data[0]~6_combout ;
wire \data_viewer|data[0]~9_combout ;
wire \data_viewer|data[0]~10_combout ;
wire \data_viewer|data[0]~11_combout ;
wire \data_viewer|data[3]~45_combout ;
wire \data_viewer|data[3]~46_combout ;
wire \data_viewer|data[3]~38_combout ;
wire \data_viewer|data[3]~39_combout ;
wire \data_viewer|data[3]~40_combout ;
wire \data_viewer|data[3]~41_combout ;
wire \data_viewer|data[3]~42_combout ;
wire \data_viewer|data[3]~43_combout ;
wire \data_viewer|data[3]~44_combout ;
wire \data_viewer|data[3]~47_combout ;
wire \data_viewer|data[3]~48_combout ;
wire \data_viewer|data[3]~49_combout ;
wire \data_viewer|data[1]~21_combout ;
wire \data_viewer|data[1]~22_combout ;
wire \data_viewer|data[1]~16_combout ;
wire \data_viewer|data[1]~17_combout ;
wire \data_viewer|data[1]~18_combout ;
wire \data_viewer|data[1]~19_combout ;
wire \data_viewer|data[1]~20_combout ;
wire \data_viewer|data[1]~14_combout ;
wire \data_viewer|data[1]~15_combout ;
wire \data_viewer|data[1]~23_combout ;
wire \data_viewer|data[1]~24_combout ;
wire \data_viewer|data[1]~25_combout ;
wire \data_viewer|decode1|WideOr6~0_combout ;
wire \data_viewer|decode1|WideOr5~0_combout ;
wire \data_viewer|decode1|WideOr4~0_combout ;
wire \data_viewer|decode1|WideOr3~0_combout ;
wire \data_viewer|decode1|WideOr2~0_combout ;
wire \data_viewer|decode1|WideOr1~0_combout ;
wire \data_viewer|decode1|WideOr0~0_combout ;
wire \data_viewer|data[4]~52_combout ;
wire \data_viewer|data[4]~53_combout ;
wire \data_viewer|data[4]~50_combout ;
wire \data_viewer|data[4]~51_combout ;
wire \data_viewer|data[4]~56_combout ;
wire \data_viewer|data[4]~57_combout ;
wire \data_viewer|data[4]~54_combout ;
wire \data_viewer|data[4]~55_combout ;
wire \data_viewer|data[4]~58_combout ;
wire \data_viewer|data[4]~59_combout ;
wire \data_viewer|data[4]~60_combout ;
wire \data_viewer|data[4]~61_combout ;
wire \ctrl_unit|psw[5]~feeder_combout ;
wire \data_viewer|data[5]~62_combout ;
wire \data_viewer|data[5]~63_combout ;
wire \data_viewer|data[5]~69_combout ;
wire \data_viewer|data[5]~70_combout ;
wire \data_viewer|data[5]~66_combout ;
wire \data_viewer|data[5]~67_combout ;
wire \data_viewer|data[5]~64_combout ;
wire \data_viewer|data[5]~65_combout ;
wire \data_viewer|data[5]~68_combout ;
wire \data_viewer|data[5]~71_combout ;
wire \data_viewer|data[5]~72_combout ;
wire \data_viewer|data[5]~73_combout ;
wire \data_viewer|data[7]~85_combout ;
wire \data_viewer|data[7]~86_combout ;
wire \data_viewer|data[7]~89_combout ;
wire \data_viewer|data[7]~90_combout ;
wire \data_viewer|data[7]~87_combout ;
wire \data_viewer|data[7]~88_combout ;
wire \data_viewer|data[7]~91_combout ;
wire \data_viewer|data[7]~92_combout ;
wire \data_viewer|data[7]~93_combout ;
wire \data_viewer|data[7]~94_combout ;
wire \data_viewer|data[7]~95_combout ;
wire \data_viewer|data[7]~96_combout ;
wire \data_viewer|data[6]~74_combout ;
wire \data_viewer|data[6]~75_combout ;
wire \data_viewer|data[6]~76_combout ;
wire \data_viewer|data[6]~77_combout ;
wire \data_viewer|data[6]~78_combout ;
wire \data_viewer|data[6]~81_combout ;
wire \data_viewer|data[6]~82_combout ;
wire \data_viewer|data[6]~79_combout ;
wire \data_viewer|data[6]~80_combout ;
wire \data_viewer|data[6]~188_combout ;
wire \data_viewer|data[6]~189_combout ;
wire \data_viewer|data[6]~83_combout ;
wire \data_viewer|data[6]~84_combout ;
wire \data_viewer|decode2|WideOr6~0_combout ;
wire \data_viewer|decode2|WideOr5~0_combout ;
wire \data_viewer|decode2|WideOr4~0_combout ;
wire \data_viewer|decode2|WideOr3~0_combout ;
wire \data_viewer|decode2|WideOr2~0_combout ;
wire \data_viewer|decode2|WideOr1~0_combout ;
wire \data_viewer|decode2|WideOr0~0_combout ;
wire \data_viewer|data[8]~97_combout ;
wire \data_viewer|data[11]~133_combout ;
wire \data_viewer|data[11]~134_combout ;
wire \data_viewer|data[11]~131_combout ;
wire \data_viewer|data[11]~132_combout ;
wire \data_viewer|data[11]~135_combout ;
wire \data_viewer|data[11]~136_combout ;
wire \data_viewer|data[11]~137_combout ;
wire \data_viewer|data[11]~138_combout ;
wire \data_viewer|data[11]~139_combout ;
wire \data_viewer|data[11]~140_combout ;
wire \data_viewer|data[11]~141_combout ;
wire \data_viewer|data[8]~98_combout ;
wire \data_viewer|data[8]~99_combout ;
wire \data_viewer|data[8]~100_combout ;
wire \data_viewer|data[8]~101_combout ;
wire \data_viewer|data[8]~102_combout ;
wire \data_viewer|data[8]~103_combout ;
wire \data_viewer|data[8]~104_combout ;
wire \data_viewer|data[8]~105_combout ;
wire \data_viewer|data[8]~106_combout ;
wire \data_viewer|data[8]~107_combout ;
wire \data_viewer|data[8]~108_combout ;
wire \data_viewer|data[9]~109_combout ;
wire \data_viewer|data[9]~110_combout ;
wire \data_viewer|data[9]~111_combout ;
wire \data_viewer|data[9]~112_combout ;
wire \data_viewer|data[9]~113_combout ;
wire \data_viewer|data[9]~116_combout ;
wire \data_viewer|data[9]~117_combout ;
wire \data_viewer|data[9]~114_combout ;
wire \data_viewer|data[9]~115_combout ;
wire \data_viewer|data[9]~118_combout ;
wire \data_viewer|data[9]~119_combout ;
wire \data_viewer|data[10]~120_combout ;
wire \data_viewer|data[10]~121_combout ;
wire \data_viewer|data[10]~122_combout ;
wire \data_viewer|data[10]~123_combout ;
wire \data_viewer|data[10]~124_combout ;
wire \data_viewer|data[10]~127_combout ;
wire \data_viewer|data[10]~128_combout ;
wire \data_viewer|data[10]~125_combout ;
wire \data_viewer|data[10]~126_combout ;
wire \data_viewer|data[10]~129_combout ;
wire \data_viewer|data[10]~130_combout ;
wire \data_viewer|decode3|WideOr6~0_combout ;
wire \data_viewer|decode3|WideOr5~0_combout ;
wire \data_viewer|decode3|WideOr4~0_combout ;
wire \data_viewer|decode3|WideOr3~0_combout ;
wire \data_viewer|decode3|WideOr2~0_combout ;
wire \data_viewer|decode3|WideOr1~0_combout ;
wire \data_viewer|decode3|WideOr0~0_combout ;
wire \data_viewer|data[15]~179_combout ;
wire \data_viewer|data[15]~180_combout ;
wire \data_viewer|data[15]~177_combout ;
wire \data_viewer|data[15]~178_combout ;
wire \data_viewer|data[15]~181_combout ;
wire \data_viewer|data[15]~182_combout ;
wire \data_viewer|data[15]~183_combout ;
wire \data_viewer|data[15]~184_combout ;
wire \data_viewer|data[15]~185_combout ;
wire \data_viewer|data[15]~186_combout ;
wire \data_viewer|data[15]~187_combout ;
wire \data_viewer|data[14]~172_combout ;
wire \data_viewer|data[14]~173_combout ;
wire \data_viewer|data[14]~169_combout ;
wire \data_viewer|data[14]~170_combout ;
wire \data_viewer|data[14]~167_combout ;
wire \data_viewer|data[14]~168_combout ;
wire \data_viewer|data[14]~171_combout ;
wire \data_viewer|data[14]~165_combout ;
wire \data_viewer|data[14]~166_combout ;
wire \data_viewer|data[14]~174_combout ;
wire \data_viewer|data[14]~175_combout ;
wire \data_viewer|data[14]~176_combout ;
wire \data_viewer|data[12]~142_combout ;
wire \data_viewer|data[12]~143_combout ;
wire \data_viewer|data[12]~144_combout ;
wire \data_viewer|data[12]~145_combout ;
wire \data_viewer|data[12]~146_combout ;
wire \data_viewer|data[12]~149_combout ;
wire \data_viewer|data[12]~150_combout ;
wire \data_viewer|data[12]~147_combout ;
wire \data_viewer|data[12]~148_combout ;
wire \data_viewer|data[12]~151_combout ;
wire \data_viewer|data[12]~152_combout ;
wire \data_viewer|data[13]~153_combout ;
wire \data_viewer|data[13]~154_combout ;
wire \data_viewer|data[13]~160_combout ;
wire \data_viewer|data[13]~161_combout ;
wire \data_viewer|data[13]~157_combout ;
wire \data_viewer|data[13]~158_combout ;
wire \data_viewer|data[13]~155_combout ;
wire \data_viewer|data[13]~156_combout ;
wire \data_viewer|data[13]~159_combout ;
wire \data_viewer|data[13]~162_combout ;
wire \data_viewer|data[13]~163_combout ;
wire \data_viewer|data[13]~164_combout ;
wire \data_viewer|decode4|WideOr6~0_combout ;
wire \data_viewer|decode4|WideOr5~0_combout ;
wire \data_viewer|decode4|WideOr4~0_combout ;
wire \data_viewer|decode4|WideOr3~0_combout ;
wire \data_viewer|decode4|WideOr2~0_combout ;
wire \data_viewer|decode4|WideOr1~0_combout ;
wire \data_viewer|decode4|WideOr0~0_combout ;
wire \data_viewer|LEDG[5]~1_combout ;
wire \data_viewer|LEDG[5]~0_combout ;
wire \data_viewer|LEDG[5]~0clkctrl_outclk ;
wire \data_viewer|LEDR[0]~0_combout ;
wire \data_viewer|LEDR[15]~1_combout ;
wire \data_viewer|LEDR[15]~1clkctrl_outclk ;
wire \data_viewer|LEDR[1]~2_combout ;
wire \data_viewer|LEDR[2]~3_combout ;
wire \data_viewer|LEDR[3]~4_combout ;
wire \data_viewer|LEDR[4]~5_combout ;
wire \data_viewer|LEDR[5]~6_combout ;
wire \data_viewer|LEDR[6]~7_combout ;
wire \data_viewer|LEDR[7]~8_combout ;
wire \data_viewer|LEDR[8]~9_combout ;
wire \data_viewer|LEDR[9]~10_combout ;
wire \data_viewer|LEDR[10]~11_combout ;
wire \data_viewer|LEDR[11]~12_combout ;
wire \data_viewer|LEDR[12]~13_combout ;
wire \data_viewer|LEDR[13]~14_combout ;
wire \data_viewer|LEDR[14]~15_combout ;
wire \data_viewer|LEDR[15]~16_combout ;
wire [15:0] \arithmetic_logic_unit|PSW_o ;
wire [2:0] \ID|F ;
wire [7:0] \ctrl_unit|cex_state ;
wire [15:0] instr_reg;
wire [15:0] \ctrl_unit|psw ;
wire [15:0] mdr;
wire [2:0] \ram|memory_rtl_0|auto_generated|address_reg_b ;
wire [4:0] \ctrl_unit|dbus_rnum_src ;
wire [2:0] \ID|T ;
wire [2:0] \ram|memory_rtl_0|auto_generated|address_reg_a ;
wire [4:0] \ctrl_unit|dbus_rnum_dst ;
wire [6:0] \data_viewer|decode2|HEX0 ;
wire [15:0] mar;
wire [15:0] \arithmetic_logic_unit|Reg3 ;
wire [7:0] \ID|ImByte ;
wire [3:0] \ctrl_unit|code ;
wire [3:0] \ID|C ;
wire [4:0] \ctrl_unit|alu_rnum_src ;
wire [4:0] \ctrl_unit|alu_rnum_dst ;
wire [15:0] \data_viewer|data ;
wire [5:0] \ctrl_unit|alu_op ;
wire [15:0] psw_in;
wire [6:0] \data_viewer|decode1|HEX0 ;
wire [6:0] \data_viewer|decode3|HEX0 ;
wire [6:0] \data_viewer|decode4|HEX0 ;
wire [2:0] \ctrl_unit|ctrl_reg_bus ;
wire [4:0] \ID|PSWb ;
wire [3:0] \ctrl_unit|cpucycle ;
wire [6:0] \ID|OP ;
wire [15:0] \ctrl_unit|enables ;
wire [2:0] \ID|SRCCON ;
wire [6:0] \ctrl_unit|data_bus_ctrl ;
wire [15:0] \arithmetic_logic_unit|result ;
wire [15:0] \byte_manipulator|dst_out ;
wire [2:0] ctrl_reg;
wire [5:0] \data_viewer|LEDG ;
wire [6:0] \ctrl_unit|addr_bus_ctrl ;
wire [15:0] \byte_manipulator|dst_val ;
wire [2:0] \ID|DST ;
wire [2:0] \ctrl_unit|bm_op ;
wire [15:0] \data_viewer|LEDR ;
wire [4:0] \ctrl_unit|addr_rnum_src ;
wire [15:0] bkpnt;

wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;

assign \ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout  = \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \ram|memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \HEX0[0]~output (
	.i(\data_viewer|decode1|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\data_viewer|decode1|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \HEX0[2]~output (
	.i(\data_viewer|decode1|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX0[3]~output (
	.i(\data_viewer|decode1|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \HEX0[4]~output (
	.i(\data_viewer|decode1|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \HEX0[5]~output (
	.i(\data_viewer|decode1|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \HEX0[6]~output (
	.i(\data_viewer|decode1|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \HEX1[0]~output (
	.i(\data_viewer|decode2|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \HEX1[1]~output (
	.i(\data_viewer|decode2|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \HEX1[2]~output (
	.i(\data_viewer|decode2|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \HEX1[3]~output (
	.i(\data_viewer|decode2|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\data_viewer|decode2|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \HEX1[5]~output (
	.i(\data_viewer|decode2|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \HEX1[6]~output (
	.i(\data_viewer|decode2|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \HEX2[0]~output (
	.i(\data_viewer|decode3|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX2[1]~output (
	.i(\data_viewer|decode3|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX2[2]~output (
	.i(\data_viewer|decode3|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \HEX2[3]~output (
	.i(\data_viewer|decode3|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \HEX2[4]~output (
	.i(\data_viewer|decode3|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \HEX2[5]~output (
	.i(\data_viewer|decode3|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \HEX2[6]~output (
	.i(\data_viewer|decode3|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \HEX3[0]~output (
	.i(\data_viewer|decode4|HEX0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\data_viewer|decode4|HEX0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\data_viewer|decode4|HEX0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \HEX3[3]~output (
	.i(\data_viewer|decode4|HEX0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \HEX3[4]~output (
	.i(\data_viewer|decode4|HEX0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \HEX3[5]~output (
	.i(\data_viewer|decode4|HEX0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \HEX3[6]~output (
	.i(\data_viewer|decode4|HEX0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LEDG[0]~output (
	.i(\data_viewer|LEDG [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \LEDG[1]~output (
	.i(\data_viewer|LEDG [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \LEDG[2]~output (
	.i(\data_viewer|LEDG [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \LEDG[3]~output (
	.i(\data_viewer|LEDG [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \LEDG[4]~output (
	.i(\data_viewer|LEDG [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDG[5]~output (
	.i(\data_viewer|LEDG [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \LEDG7~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG7~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG7~output .bus_hold = "false";
defparam \LEDG7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \LEDR[0]~output (
	.i(\data_viewer|LEDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\data_viewer|LEDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\data_viewer|LEDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \LEDR[3]~output (
	.i(\data_viewer|LEDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\data_viewer|LEDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \LEDR[5]~output (
	.i(\data_viewer|LEDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \LEDR[6]~output (
	.i(\data_viewer|LEDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \LEDR[7]~output (
	.i(\data_viewer|LEDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \LEDR[8]~output (
	.i(\data_viewer|LEDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \LEDR[9]~output (
	.i(\data_viewer|LEDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \LEDR[10]~output (
	.i(\data_viewer|LEDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \LEDR[11]~output (
	.i(\data_viewer|LEDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \LEDR[12]~output (
	.i(\data_viewer|LEDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \LEDR[13]~output (
	.i(\data_viewer|LEDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \LEDR[14]~output (
	.i(\data_viewer|LEDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \LEDR[15]~output (
	.i(\data_viewer|LEDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \LEDR16_17[0]~output (
	.i(!\ctrl_unit|psw [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR16_17[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR16_17[0]~output .bus_hold = "false";
defparam \LEDR16_17[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \LEDR16_17[1]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR16_17[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR16_17[1]~output .bus_hold = "false";
defparam \LEDR16_17[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \KEY[3]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\KEY[3]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[3]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \KEY[3]~inputclkctrl .clock_type = "global clock";
defparam \KEY[3]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneive_lcell_comb \data_viewer|Equal1~0 (
// Equation(s):
// \data_viewer|Equal1~0_combout  = (!\KEY[2]~input_o  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|Equal1~0 .lut_mask = 16'h0F00;
defparam \data_viewer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N4
cycloneive_lcell_comb \data_viewer|Equal0~0 (
// Equation(s):
// \data_viewer|Equal0~0_combout  = (\KEY[2]~input_o  & !\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|Equal0~0 .lut_mask = 16'h00F0;
defparam \data_viewer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneive_lcell_comb \data_viewer|LEDG[0] (
// Equation(s):
// \data_viewer|LEDG [0] = (!\data_viewer|Equal1~0_combout  & ((\data_viewer|Equal0~0_combout ) # (\data_viewer|LEDG [0])))

	.dataa(\data_viewer|Equal1~0_combout ),
	.datab(gnd),
	.datac(\data_viewer|Equal0~0_combout ),
	.datad(\data_viewer|LEDG [0]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [0]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[0] .lut_mask = 16'h5550;
defparam \data_viewer|LEDG[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N2
cycloneive_lcell_comb \data_viewer|LEDG[1] (
// Equation(s):
// \data_viewer|LEDG [1] = (!\data_viewer|Equal0~0_combout  & ((\data_viewer|Equal1~0_combout ) # (\data_viewer|LEDG [1])))

	.dataa(\data_viewer|Equal1~0_combout ),
	.datab(gnd),
	.datac(\data_viewer|Equal0~0_combout ),
	.datad(\data_viewer|LEDG [1]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [1]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[1] .lut_mask = 16'h0F0A;
defparam \data_viewer|LEDG[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N22
cycloneive_lcell_comb \data_viewer|data[0]~12 (
// Equation(s):
// \data_viewer|data[0]~12_combout  = (\data_viewer|LEDG [0] & (\KEY[1]~input_o  $ ((!\KEY[2]~input_o )))) # (!\data_viewer|LEDG [0] & (\data_viewer|LEDG [1] & (\KEY[1]~input_o  $ (!\KEY[2]~input_o ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\KEY[2]~input_o ),
	.datad(\data_viewer|LEDG [1]),
	.cin(gnd),
	.combout(\data_viewer|data[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~12 .lut_mask = 16'hC382;
defparam \data_viewer|data[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \data_viewer|data[0]~13 (
// Equation(s):
// \data_viewer|data[0]~13_combout  = (\data_viewer|data[0]~12_combout  & !\KEY[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_viewer|data[0]~12_combout ),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~13 .lut_mask = 16'h00F0;
defparam \data_viewer|data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \data_viewer|data[0]~13clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_viewer|data[0]~13_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_viewer|data[0]~13clkctrl_outclk ));
// synopsys translate_off
defparam \data_viewer|data[0]~13clkctrl .clock_type = "global clock";
defparam \data_viewer|data[0]~13clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N8
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N15
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb Clock(
// Equation(s):
// \Clock~combout  = LCELL((\SW[16]~input_o  & ((\CLOCK_50~input_o ))) # (!\SW[16]~input_o  & (\KEY[0]~input_o )))

	.dataa(\SW[16]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\CLOCK_50~input_o ),
	.cin(gnd),
	.combout(\Clock~combout ),
	.cout());
// synopsys translate_off
defparam Clock.lut_mask = 16'hEE44;
defparam Clock.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \ctrl_unit|cpucycle[0]~2 (
// Equation(s):
// \ctrl_unit|cpucycle[0]~2_combout  = !\ctrl_unit|cpucycle [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|cpucycle[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cpucycle[0]~2 .lut_mask = 16'h0F0F;
defparam \ctrl_unit|cpucycle[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \SW[17]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SW[17]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SW[17]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SW[17]~inputclkctrl .clock_type = "global clock";
defparam \SW[17]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \bkpnt[1] (
// Equation(s):
// bkpnt[1] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[1]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[1]))

	.dataa(bkpnt[1]),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[1]),
	.cout());
// synopsys translate_off
defparam \bkpnt[1] .lut_mask = 16'hCCAA;
defparam \bkpnt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \ctrl_unit|Add8~0 (
// Equation(s):
// \ctrl_unit|Add8~0_combout  = \ctrl_unit|cpucycle [0] $ (!\ctrl_unit|cpucycle [1])

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add8~0 .lut_mask = 16'hC3C3;
defparam \ctrl_unit|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \ctrl_unit|cpucycle[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[1] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \ctrl_unit|cpucycle[2]~0 (
// Equation(s):
// \ctrl_unit|cpucycle[2]~0_combout  = \ctrl_unit|cpucycle [2] $ (((\ctrl_unit|Equal0~10_combout  & (\ctrl_unit|cpucycle [1] & !\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Equal0~10_combout ),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|cpucycle[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cpucycle[2]~0 .lut_mask = 16'hF078;
defparam \ctrl_unit|cpucycle[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \ctrl_unit|cpucycle[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cpucycle[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[2] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \ctrl_unit|Add5~0 (
// Equation(s):
// \ctrl_unit|Add5~0_combout  = \ID|OP [0] $ (VCC)
// \ctrl_unit|Add5~1  = CARRY(\ID|OP [0])

	.dataa(\ID|OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl_unit|Add5~0_combout ),
	.cout(\ctrl_unit|Add5~1 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~0 .lut_mask = 16'h55AA;
defparam \ctrl_unit|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \ctrl_unit|Add5~2 (
// Equation(s):
// \ctrl_unit|Add5~2_combout  = (\ID|OP [1] & (!\ctrl_unit|Add5~1 )) # (!\ID|OP [1] & ((\ctrl_unit|Add5~1 ) # (GND)))
// \ctrl_unit|Add5~3  = CARRY((!\ctrl_unit|Add5~1 ) # (!\ID|OP [1]))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add5~1 ),
	.combout(\ctrl_unit|Add5~2_combout ),
	.cout(\ctrl_unit|Add5~3 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~2 .lut_mask = 16'h3C3F;
defparam \ctrl_unit|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \ctrl_unit|Add5~4 (
// Equation(s):
// \ctrl_unit|Add5~4_combout  = (\ID|OP [2] & ((GND) # (!\ctrl_unit|Add5~3 ))) # (!\ID|OP [2] & (\ctrl_unit|Add5~3  $ (GND)))
// \ctrl_unit|Add5~5  = CARRY((\ID|OP [2]) # (!\ctrl_unit|Add5~3 ))

	.dataa(\ID|OP [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add5~3 ),
	.combout(\ctrl_unit|Add5~4_combout ),
	.cout(\ctrl_unit|Add5~5 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~4 .lut_mask = 16'h5AAF;
defparam \ctrl_unit|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \ctrl_unit|Add5~6 (
// Equation(s):
// \ctrl_unit|Add5~6_combout  = (\ID|OP [3] & (!\ctrl_unit|Add5~5 )) # (!\ID|OP [3] & ((\ctrl_unit|Add5~5 ) # (GND)))
// \ctrl_unit|Add5~7  = CARRY((!\ctrl_unit|Add5~5 ) # (!\ID|OP [3]))

	.dataa(\ID|OP [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add5~5 ),
	.combout(\ctrl_unit|Add5~6_combout ),
	.cout(\ctrl_unit|Add5~7 ));
// synopsys translate_off
defparam \ctrl_unit|Add5~6 .lut_mask = 16'h5A5F;
defparam \ctrl_unit|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \ctrl_unit|Add5~8 (
// Equation(s):
// \ctrl_unit|Add5~8_combout  = \ID|OP [4] $ (\ctrl_unit|Add5~7 )

	.dataa(\ID|OP [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ctrl_unit|Add5~7 ),
	.combout(\ctrl_unit|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add5~8 .lut_mask = 16'h5A5A;
defparam \ctrl_unit|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~5 (
// Equation(s):
// \ctrl_unit|alu_op[5]~5_combout  = (\ID|OP [4] & ((\ID|OP [0] $ (!\ID|OP [1])) # (!\ID|OP [2])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~5 .lut_mask = 16'hD700;
defparam \ctrl_unit|alu_op[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[1]~5 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[1]~5_combout  = ((!\ID|OP [0] & (!\ID|OP [2] & !\ID|OP [1]))) # (!\ID|OP [3])

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1]~5 .lut_mask = 16'h01FF;
defparam \ctrl_unit|alu_rnum_src[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~6 (
// Equation(s):
// \ctrl_unit|alu_op[5]~6_combout  = (!\ctrl_unit|cpucycle [1] & (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|alu_op[5]~5_combout ) # (!\ctrl_unit|alu_rnum_src[1]~5_combout ))))

	.dataa(\ctrl_unit|cpucycle [1]),
	.datab(\ctrl_unit|alu_op[5]~5_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|alu_rnum_src[1]~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~6 .lut_mask = 16'h4050;
defparam \ctrl_unit|alu_op[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \ctrl_unit|Add4~0 (
// Equation(s):
// \ctrl_unit|Add4~0_combout  = \ID|OP [0] $ (VCC)
// \ctrl_unit|Add4~1  = CARRY(\ID|OP [0])

	.dataa(\ID|OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl_unit|Add4~0_combout ),
	.cout(\ctrl_unit|Add4~1 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~0 .lut_mask = 16'h55AA;
defparam \ctrl_unit|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \ctrl_unit|Add4~2 (
// Equation(s):
// \ctrl_unit|Add4~2_combout  = (\ID|OP [1] & (\ctrl_unit|Add4~1  & VCC)) # (!\ID|OP [1] & (!\ctrl_unit|Add4~1 ))
// \ctrl_unit|Add4~3  = CARRY((!\ID|OP [1] & !\ctrl_unit|Add4~1 ))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add4~1 ),
	.combout(\ctrl_unit|Add4~2_combout ),
	.cout(\ctrl_unit|Add4~3 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~2 .lut_mask = 16'hC303;
defparam \ctrl_unit|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \ctrl_unit|Add4~4 (
// Equation(s):
// \ctrl_unit|Add4~4_combout  = (\ID|OP [2] & ((GND) # (!\ctrl_unit|Add4~3 ))) # (!\ID|OP [2] & (\ctrl_unit|Add4~3  $ (GND)))
// \ctrl_unit|Add4~5  = CARRY((\ID|OP [2]) # (!\ctrl_unit|Add4~3 ))

	.dataa(\ID|OP [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add4~3 ),
	.combout(\ctrl_unit|Add4~4_combout ),
	.cout(\ctrl_unit|Add4~5 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~4 .lut_mask = 16'h5AAF;
defparam \ctrl_unit|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \ctrl_unit|Add4~6 (
// Equation(s):
// \ctrl_unit|Add4~6_combout  = (\ID|OP [3] & (!\ctrl_unit|Add4~5 )) # (!\ID|OP [3] & ((\ctrl_unit|Add4~5 ) # (GND)))
// \ctrl_unit|Add4~7  = CARRY((!\ctrl_unit|Add4~5 ) # (!\ID|OP [3]))

	.dataa(\ID|OP [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ctrl_unit|Add4~5 ),
	.combout(\ctrl_unit|Add4~6_combout ),
	.cout(\ctrl_unit|Add4~7 ));
// synopsys translate_off
defparam \ctrl_unit|Add4~6 .lut_mask = 16'h5A5F;
defparam \ctrl_unit|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \ctrl_unit|Add4~8 (
// Equation(s):
// \ctrl_unit|Add4~8_combout  = \ID|OP [4] $ (\ctrl_unit|Add4~7 )

	.dataa(\ID|OP [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ctrl_unit|Add4~7 ),
	.combout(\ctrl_unit|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add4~8 .lut_mask = 16'h5A5A;
defparam \ctrl_unit|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~7 (
// Equation(s):
// \ctrl_unit|alu_op[5]~7_combout  = (\ID|OP [1] & (\ID|OP [3] & ((!\ID|OP [4]) # (!\ID|OP [0]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~7 .lut_mask = 16'h4C00;
defparam \ctrl_unit|alu_op[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~8 (
// Equation(s):
// \ctrl_unit|alu_op[5]~8_combout  = (\ID|OP [0]) # (!\ID|OP [3])

	.dataa(gnd),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~8 .lut_mask = 16'hFF33;
defparam \ctrl_unit|alu_op[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~25 (
// Equation(s):
// \ctrl_unit|alu_op[5]~25_combout  = (\ctrl_unit|alu_op[5]~7_combout ) # ((\ID|OP [2] & ((!\ID|OP [1]))) # (!\ID|OP [2] & ((\ctrl_unit|alu_op[5]~8_combout ) # (\ID|OP [1]))))

	.dataa(\ctrl_unit|alu_op[5]~7_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|alu_op[5]~8_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~25 .lut_mask = 16'hBBFE;
defparam \ctrl_unit|alu_op[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \ctrl_unit|Mux22~0 (
// Equation(s):
// \ctrl_unit|Mux22~0_combout  = (\ctrl_unit|alu_op[5]~6_combout  & ((\ctrl_unit|alu_op[5]~25_combout  & ((\ctrl_unit|Add4~8_combout ))) # (!\ctrl_unit|alu_op[5]~25_combout  & (\ctrl_unit|Add5~8_combout ))))

	.dataa(\ctrl_unit|Add5~8_combout ),
	.datab(\ctrl_unit|alu_op[5]~6_combout ),
	.datac(\ctrl_unit|Add4~8_combout ),
	.datad(\ctrl_unit|alu_op[5]~25_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux22~0 .lut_mask = 16'hC088;
defparam \ctrl_unit|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~2 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~2_combout  = (!\ID|OP [1] & (!\ID|OP [2] & (!\ID|OP [4] & !\ID|OP [3])))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~2 .lut_mask = 16'h0001;
defparam \ctrl_unit|addr_rnum_src[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~9 (
// Equation(s):
// \ctrl_unit|alu_op[3]~9_combout  = (!\ctrl_unit|cpucycle [1] & (\ctrl_unit|addr_rnum_src[0]~2_combout  & ((\ID|OP [5]) # (!\ID|OP [0]))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ID|OP [0]),
	.datad(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~9 .lut_mask = 16'h2300;
defparam \ctrl_unit|alu_op[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \ctrl_unit|code[3]~2 (
// Equation(s):
// \ctrl_unit|code[3]~2_combout  = (\ID|OP [2] & (\ID|OP [4] $ (((!\ID|OP [0]) # (!\ID|OP [1]))))) # (!\ID|OP [2] & (!\ID|OP [4] & ((\ID|OP [1]) # (\ID|OP [0]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~2 .lut_mask = 16'h870E;
defparam \ctrl_unit|code[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \ctrl_unit|code[3]~3 (
// Equation(s):
// \ctrl_unit|code[3]~3_combout  = (\ID|OP [5]) # (\ID|OP [4] $ (((\ctrl_unit|code[3]~2_combout  & \ID|OP [3]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|code[3]~2_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~3 .lut_mask = 16'hDEEE;
defparam \ctrl_unit|code[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneive_lcell_comb \ctrl_unit|Selector45~0 (
// Equation(s):
// \ctrl_unit|Selector45~0_combout  = (!\ID|OP [4] & \ID|OP [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector45~0 .lut_mask = 16'h0F00;
defparam \ctrl_unit|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~feeder (
// Equation(s):
// \ctrl_unit|bm_op[1]~feeder_combout  = \ctrl_unit|Selector45~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|Selector45~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~feeder .lut_mask = 16'hFF00;
defparam \ctrl_unit|bm_op[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N0
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~7 (
// Equation(s):
// \ctrl_unit|bm_op[1]~7_combout  = (!\ID|OP [1] & (!\ID|OP [2] & \ID|OP [3]))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~7 .lut_mask = 16'h0300;
defparam \ctrl_unit|bm_op[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N18
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~9 (
// Equation(s):
// \ctrl_unit|bm_op[1]~9_combout  = (\ID|OP [4] & (\ID|OP [0] & (!\ID|OP [5] & \ctrl_unit|bm_op[1]~7_combout )))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|bm_op[1]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~9 .lut_mask = 16'h0800;
defparam \ctrl_unit|bm_op[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \ctrl_unit|cpucycle[3]~1 (
// Equation(s):
// \ctrl_unit|cpucycle[3]~1_combout  = \ctrl_unit|cpucycle [3] $ (((\ctrl_unit|enables~2_combout  & \ctrl_unit|cpucycle [2])))

	.dataa(gnd),
	.datab(\ctrl_unit|enables~2_combout ),
	.datac(\ctrl_unit|cpucycle [3]),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|cpucycle[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cpucycle[3]~1 .lut_mask = 16'h3CF0;
defparam \ctrl_unit|cpucycle[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \ctrl_unit|cpucycle[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cpucycle[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[3] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \ctrl_unit|s_bus_ctrl~0 (
// Equation(s):
// \ctrl_unit|s_bus_ctrl~0_combout  = (!\ctrl_unit|cpucycle [1] & !\ctrl_unit|cpucycle [3])

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(gnd),
	.datad(\ctrl_unit|cpucycle [3]),
	.cin(gnd),
	.combout(\ctrl_unit|s_bus_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|s_bus_ctrl~0 .lut_mask = 16'h0033;
defparam \ctrl_unit|s_bus_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \ctrl_unit|s_bus_ctrl~1 (
// Equation(s):
// \ctrl_unit|s_bus_ctrl~1_combout  = (\ctrl_unit|s_bus_ctrl~0_combout  & (\ctrl_unit|cpucycle [2] & ((!\ctrl_unit|Equal0~9_combout ) # (!\ctrl_unit|Equal0~4_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~0_combout ),
	.datab(\ctrl_unit|Equal0~4_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|s_bus_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|s_bus_ctrl~1 .lut_mask = 16'h20A0;
defparam \ctrl_unit|s_bus_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~0 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~0_combout  = (!\ID|OP [4] & !\ID|OP [3])

	.dataa(\ID|OP [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~0 .lut_mask = 16'h0055;
defparam \ctrl_unit|addr_rnum_src[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~6 (
// Equation(s):
// \ctrl_unit|bm_op[1]~6_combout  = (\ctrl_unit|addr_rnum_src[0]~0_combout  & (\ID|OP [5] & (\ID|OP [2] $ (\ID|OP [1]))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~6 .lut_mask = 16'h4800;
defparam \ctrl_unit|bm_op[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \ctrl_unit|bm_op[1]~8 (
// Equation(s):
// \ctrl_unit|bm_op[1]~8_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|s_bus_ctrl~1_combout  & ((\ctrl_unit|bm_op[1]~9_combout ) # (\ctrl_unit|bm_op[1]~6_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|bm_op[1]~9_combout ),
	.datac(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datad(\ctrl_unit|bm_op[1]~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[1]~8 .lut_mask = 16'hA080;
defparam \ctrl_unit|bm_op[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N27
dffeas \ctrl_unit|bm_op[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|bm_op[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|bm_op[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|bm_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|bm_op[1] .is_wysiwyg = "true";
defparam \ctrl_unit|bm_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \ctrl_unit|Mux23~0 (
// Equation(s):
// \ctrl_unit|Mux23~0_combout  = (\ctrl_unit|alu_op[5]~6_combout  & ((\ctrl_unit|alu_op[5]~25_combout  & ((\ctrl_unit|Add4~6_combout ))) # (!\ctrl_unit|alu_op[5]~25_combout  & (\ctrl_unit|Add5~6_combout ))))

	.dataa(\ctrl_unit|Add5~6_combout ),
	.datab(\ctrl_unit|Add4~6_combout ),
	.datac(\ctrl_unit|alu_op[5]~6_combout ),
	.datad(\ctrl_unit|alu_op[5]~25_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux23~0 .lut_mask = 16'hC0A0;
defparam \ctrl_unit|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \ctrl_unit|alu_op[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[4] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \ctrl_unit|Mux24~0 (
// Equation(s):
// \ctrl_unit|Mux24~0_combout  = (\ctrl_unit|alu_op[5]~6_combout  & ((\ctrl_unit|alu_op[5]~25_combout  & (\ctrl_unit|Add4~4_combout )) # (!\ctrl_unit|alu_op[5]~25_combout  & ((\ctrl_unit|Add5~4_combout )))))

	.dataa(\ctrl_unit|Add4~4_combout ),
	.datab(\ctrl_unit|Add5~4_combout ),
	.datac(\ctrl_unit|alu_op[5]~6_combout ),
	.datad(\ctrl_unit|alu_op[5]~25_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux24~0 .lut_mask = 16'hA0C0;
defparam \ctrl_unit|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \ctrl_unit|alu_op[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[3] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \ctrl_unit|Selector5~11 (
// Equation(s):
// \ctrl_unit|Selector5~11_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ID|PRPO~q ) # (!\ctrl_unit|addr_rnum_src[0]~2_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~11 .lut_mask = 16'hF030;
defparam \ctrl_unit|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \ctrl_unit|Selector23~9 (
// Equation(s):
// \ctrl_unit|Selector23~9_combout  = (!\ID|OP [4] & (!\ID|OP [3] & !\ID|OP [2]))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(gnd),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~9 .lut_mask = 16'h0011;
defparam \ctrl_unit|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \ctrl_unit|Selector5~13 (
// Equation(s):
// \ctrl_unit|Selector5~13_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ID|OP [0]) # ((\ID|OP [1]) # (!\ctrl_unit|Selector23~9_combout ))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector23~9_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~13 .lut_mask = 16'hFB00;
defparam \ctrl_unit|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \ctrl_unit|Selector5~4 (
// Equation(s):
// \ctrl_unit|Selector5~4_combout  = (((\ID|OP [4]) # (\ID|OP [3])) # (!\ID|OP [1])) # (!\ID|OP [2])

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~4 .lut_mask = 16'hFFF7;
defparam \ctrl_unit|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \ctrl_unit|Selector5~5 (
// Equation(s):
// \ctrl_unit|Selector5~5_combout  = (\ctrl_unit|alu_rnum_dst [3] & (\ctrl_unit|Selector5~4_combout  & ((!\ctrl_unit|addr_rnum_src[0]~2_combout ) # (!\ID|PRPO~q ))))

	.dataa(\ID|PRPO~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\ctrl_unit|Selector5~4_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~5 .lut_mask = 16'h40C0;
defparam \ctrl_unit|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \ctrl_unit|Selector5~6 (
// Equation(s):
// \ctrl_unit|Selector5~6_combout  = (\ID|OP [2] & (!\ID|OP [4] & ((!\ID|OP [0]) # (!\ID|OP [1]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~6 .lut_mask = 16'h040C;
defparam \ctrl_unit|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \ctrl_unit|Selector5~7 (
// Equation(s):
// \ctrl_unit|Selector5~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((!\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [3])) # (!\ctrl_unit|Selector5~6_combout )))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|Selector5~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~7 .lut_mask = 16'h04CC;
defparam \ctrl_unit|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N26
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~4 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~4_combout  = (!\ID|OP [1] & !\ID|OP [0])

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~4 .lut_mask = 16'h0033;
defparam \ctrl_unit|data_bus_ctrl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \ctrl_unit|Selector5~14 (
// Equation(s):
// \ctrl_unit|Selector5~14_combout  = ((\ID|OP [2] & ((!\ID|OP [0]) # (!\ID|OP [1]))) # (!\ID|OP [2] & (!\ID|OP [1] & !\ID|OP [0]))) # (!\ctrl_unit|Selector37~9_combout )

	.dataa(\ctrl_unit|Selector37~9_combout ),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~14 .lut_mask = 16'h5DDF;
defparam \ctrl_unit|Selector5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \ctrl_unit|Selector5~8 (
// Equation(s):
// \ctrl_unit|Selector5~8_combout  = (\ID|OP [3] & (!\ID|OP [2] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [4])))) # (!\ID|OP [3] & (((\ID|OP [4]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~8 .lut_mask = 16'h7720;
defparam \ctrl_unit|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \ctrl_unit|Selector5~9 (
// Equation(s):
// \ctrl_unit|Selector5~9_combout  = (\ctrl_unit|Selector5~7_combout  & (\ctrl_unit|Selector5~14_combout  & ((!\ctrl_unit|Selector5~8_combout ) # (!\ctrl_unit|data_bus_ctrl~4_combout ))))

	.dataa(\ctrl_unit|Selector5~7_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~4_combout ),
	.datac(\ctrl_unit|Selector5~14_combout ),
	.datad(\ctrl_unit|Selector5~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~9 .lut_mask = 16'h20A0;
defparam \ctrl_unit|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \ctrl_unit|Selector5~10 (
// Equation(s):
// \ctrl_unit|Selector5~10_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [5] & (\ctrl_unit|Selector5~5_combout )) # (!\ID|OP [5] & ((\ctrl_unit|Selector5~9_combout ))))) # (!\ctrl_unit|cpucycle [0] & (\ID|OP [5]))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|Selector5~5_combout ),
	.datad(\ctrl_unit|Selector5~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~10 .lut_mask = 16'hE6C4;
defparam \ctrl_unit|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \ctrl_unit|Selector5~12 (
// Equation(s):
// \ctrl_unit|Selector5~12_combout  = (\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector5~10_combout )))) # (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector5~10_combout  & (\ctrl_unit|Selector5~11_combout )) # (!\ctrl_unit|Selector5~10_combout  & 
// ((\ctrl_unit|Selector5~13_combout )))))

	.dataa(\ctrl_unit|Selector5~11_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|Selector5~13_combout ),
	.datad(\ctrl_unit|Selector5~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector5~12 .lut_mask = 16'hEE30;
defparam \ctrl_unit|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[1]~4 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[1]~4_combout  = (!\ctrl_unit|cpucycle [3] & ((!\ctrl_unit|Equal0~9_combout ) # (!\ctrl_unit|Equal0~4_combout )))

	.dataa(\ctrl_unit|cpucycle [3]),
	.datab(\ctrl_unit|Equal0~4_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[1]~4 .lut_mask = 16'h1155;
defparam \ctrl_unit|dbus_rnum_dst[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[1]~8 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[1]~8_combout  = (\ctrl_unit|dbus_rnum_dst[1]~4_combout  & ((\ctrl_unit|cpucycle [1] & (!\ctrl_unit|cpucycle [2] & \ctrl_unit|cpucycle [0])) # (!\ctrl_unit|cpucycle [1] & (\ctrl_unit|cpucycle [2]))))

	.dataa(\ctrl_unit|cpucycle [1]),
	.datab(\ctrl_unit|cpucycle [2]),
	.datac(\ctrl_unit|dbus_rnum_dst[1]~4_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[1]~8 .lut_mask = 16'h6040;
defparam \ctrl_unit|dbus_rnum_dst[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \ctrl_unit|alu_rnum_dst[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[3] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \ID|Decoder4~1 (
// Equation(s):
// \ID|Decoder4~1_combout  = (!instr_reg[15] & (instr_reg[14] & instr_reg[13]))

	.dataa(instr_reg[15]),
	.datab(instr_reg[14]),
	.datac(gnd),
	.datad(instr_reg[13]),
	.cin(gnd),
	.combout(\ID|Decoder4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Decoder4~1 .lut_mask = 16'h4400;
defparam \ID|Decoder4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \ID|ImByte[5] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[5] .is_wysiwyg = "true";
defparam \ID|ImByte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \byte_manipulator|dst_val[13]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[13]~feeder_combout  = \ID|ImByte [5]

	.dataa(gnd),
	.datab(\ID|ImByte [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[13]~feeder .lut_mask = 16'hCCCC;
defparam \byte_manipulator|dst_val[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~1 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~1_combout  = (!\ID|OP [1] & !\ID|OP [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~1 .lut_mask = 16'h000F;
defparam \ctrl_unit|addr_rnum_src[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~2 (
// Equation(s):
// \ctrl_unit|bm_op[2]~2_combout  = (!\ID|OP [5] & (\ID|OP [0] & (\ctrl_unit|addr_rnum_src[0]~1_combout  & \ID|OP [3])))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~2 .lut_mask = 16'h4000;
defparam \ctrl_unit|bm_op[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~3 (
// Equation(s):
// \ctrl_unit|bm_op[2]~3_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|s_bus_ctrl~1_combout  & (\ctrl_unit|bm_op[2]~2_combout  & \ctrl_unit|Selector42~25_combout )))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datac(\ctrl_unit|bm_op[2]~2_combout ),
	.datad(\ctrl_unit|Selector42~25_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~3 .lut_mask = 16'h8000;
defparam \ctrl_unit|bm_op[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N28
cycloneive_lcell_comb \ctrl_unit|Selector35~0 (
// Equation(s):
// \ctrl_unit|Selector35~0_combout  = \ID|OP [1] $ (\ID|OP [2])

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector35~0 .lut_mask = 16'h33CC;
defparam \ctrl_unit|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~21 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~21_combout  = (\ctrl_unit|s_bus_ctrl~1_combout  & (\ctrl_unit|cpucycle [0] & \ID|OP [5]))

	.dataa(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~21 .lut_mask = 16'hA000;
defparam \ctrl_unit|data_bus_ctrl~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~4 (
// Equation(s):
// \ctrl_unit|bm_op[2]~4_combout  = (\ID|OP [3]) # (((!\ctrl_unit|data_bus_ctrl~21_combout ) # (!\ctrl_unit|Selector42~25_combout )) # (!\ctrl_unit|Selector35~0_combout ))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector35~0_combout ),
	.datac(\ctrl_unit|Selector42~25_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~21_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~4 .lut_mask = 16'hBFFF;
defparam \ctrl_unit|bm_op[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \ctrl_unit|bm_op[2]~5 (
// Equation(s):
// \ctrl_unit|bm_op[2]~5_combout  = (\ctrl_unit|bm_op[2]~3_combout ) # ((\ctrl_unit|bm_op[2]~4_combout  & \ctrl_unit|bm_op [2]))

	.dataa(\ctrl_unit|bm_op[2]~3_combout ),
	.datab(\ctrl_unit|bm_op[2]~4_combout ),
	.datac(\ctrl_unit|bm_op [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|bm_op[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|bm_op[2]~5 .lut_mask = 16'hEAEA;
defparam \ctrl_unit|bm_op[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \ctrl_unit|bm_op[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|bm_op[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|bm_op [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|bm_op[2] .is_wysiwyg = "true";
defparam \ctrl_unit|bm_op[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \byte_manipulator|dst_val~2 (
// Equation(s):
// \byte_manipulator|dst_val~2_combout  = (\ctrl_unit|bm_op [0] & (\ctrl_unit|bm_op [1] & !\ctrl_unit|bm_op [2])) # (!\ctrl_unit|bm_op [0] & (!\ctrl_unit|bm_op [1] & \ctrl_unit|bm_op [2]))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [1]),
	.datad(\ctrl_unit|bm_op [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val~2_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val~2 .lut_mask = 16'h05A0;
defparam \byte_manipulator|dst_val~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N31
dffeas \byte_manipulator|dst_val[13] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [13]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[13] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \byte_manipulator|dst_val[2]~0 (
// Equation(s):
// \byte_manipulator|dst_val[2]~0_combout  = (\ctrl_unit|bm_op [0]) # ((\ctrl_unit|bm_op [1]) # (!\ctrl_unit|bm_op [2]))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [0]),
	.datac(\ctrl_unit|bm_op [1]),
	.datad(\ctrl_unit|bm_op [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[2]~0 .lut_mask = 16'hFCFF;
defparam \byte_manipulator|dst_val[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \byte_manipulator|Mux2~0 (
// Equation(s):
// \byte_manipulator|Mux2~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [5])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [13])))

	.dataa(\ID|ImByte [5]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val [13]),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux2~0 .lut_mask = 16'hAAF0;
defparam \byte_manipulator|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \byte_manipulator|dst_val[2]~1 (
// Equation(s):
// \byte_manipulator|dst_val[2]~1_combout  = (\ctrl_unit|bm_op [0] & (!\ctrl_unit|bm_op [1] & !\ctrl_unit|bm_op [2])) # (!\ctrl_unit|bm_op [0] & ((!\ctrl_unit|bm_op [2]) # (!\ctrl_unit|bm_op [1])))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [1]),
	.datad(\ctrl_unit|bm_op [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[2]~1 .lut_mask = 16'h055F;
defparam \byte_manipulator|dst_val[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N29
dffeas \byte_manipulator|dst_val[5] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[5] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \byte_manipulator|dst_out[5]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[5]~feeder_combout  = \byte_manipulator|dst_val [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [5]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[5]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \byte_manipulator|dst_out[11]~0 (
// Equation(s):
// \byte_manipulator|dst_out[11]~0_combout  = ((!\ctrl_unit|bm_op [1] & !\ctrl_unit|bm_op [0])) # (!\ctrl_unit|bm_op [2])

	.dataa(\ctrl_unit|bm_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\ctrl_unit|bm_op [2]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[11]~0 .lut_mask = 16'h05FF;
defparam \byte_manipulator|dst_out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \byte_manipulator|dst_out[5] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[5] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~4 (
// Equation(s):
// \ctrl_unit|alu_op[5]~4_combout  = (\ID|OP [5] & ((!\ID|PRPO~q ))) # (!\ID|OP [5] & (!\ctrl_unit|cex_code_ctrl|result~combout ))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|PRPO~q ),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~4 .lut_mask = 16'h3355;
defparam \ctrl_unit|alu_op[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \ctrl_unit|Selector13~1 (
// Equation(s):
// \ctrl_unit|Selector13~1_combout  = (\ID|OP [3] & (((!\ID|OP [4] & !\ID|OP [5])))) # (!\ID|OP [3] & ((\ID|OP [4] & ((!\ID|OP [5]))) # (!\ID|OP [4] & (!\ctrl_unit|alu_op[5]~4_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|alu_op[5]~4_combout ),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~1 .lut_mask = 16'h015B;
defparam \ctrl_unit|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \ctrl_unit|Decoder0~0 (
// Equation(s):
// \ctrl_unit|Decoder0~0_combout  = (!\ID|OP [5] & \ID|OP [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Decoder0~0 .lut_mask = 16'h0F00;
defparam \ctrl_unit|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \ctrl_unit|Selector39~18 (
// Equation(s):
// \ctrl_unit|Selector39~18_combout  = (\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [5])

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~18 .lut_mask = 16'h00AA;
defparam \ctrl_unit|Selector39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~5 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~5_combout  = (\ID|OP [5] & \ID|PRPO~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [5]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~5 .lut_mask = 16'hF000;
defparam \ctrl_unit|dbus_rnum_dst[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \ctrl_unit|Selector9~5 (
// Equation(s):
// \ctrl_unit|Selector9~5_combout  = (!\ID|OP [4] & ((\ID|OP [3] & (\ctrl_unit|Selector39~18_combout )) # (!\ID|OP [3] & ((\ctrl_unit|dbus_rnum_dst[0]~5_combout )))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector39~18_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~5 .lut_mask = 16'h0D08;
defparam \ctrl_unit|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \ctrl_unit|Selector9~6 (
// Equation(s):
// \ctrl_unit|Selector9~6_combout  = (\ID|OP [0] & (\ctrl_unit|Selector13~1_combout )) # (!\ID|OP [0] & (((\ctrl_unit|Decoder0~0_combout ) # (\ctrl_unit|Selector9~5_combout ))))

	.dataa(\ctrl_unit|Selector13~1_combout ),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|Decoder0~0_combout ),
	.datad(\ctrl_unit|Selector9~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~6 .lut_mask = 16'hBBB8;
defparam \ctrl_unit|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \ctrl_unit|Selector101~4 (
// Equation(s):
// \ctrl_unit|Selector101~4_combout  = (!\ID|OP [4] & ((\ID|OP [3] & (!\ID|OP [0])) # (!\ID|OP [3] & (\ID|OP [0] & !\ID|OP [5]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector101~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector101~4 .lut_mask = 16'h0206;
defparam \ctrl_unit|Selector101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \ctrl_unit|Selector101~5 (
// Equation(s):
// \ctrl_unit|Selector101~5_combout  = (!\ID|OP [1] & ((\ctrl_unit|Selector9~6_combout  & ((\ctrl_unit|Selector101~4_combout ))) # (!\ctrl_unit|Selector9~6_combout  & (\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|Selector9~6_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|Selector101~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector101~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector101~5 .lut_mask = 16'h0E02;
defparam \ctrl_unit|Selector101~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \ctrl_unit|Selector13~2 (
// Equation(s):
// \ctrl_unit|Selector13~2_combout  = (!\ID|OP [5] & ((\ID|OP [3] & ((!\ID|OP [4]))) # (!\ID|OP [3] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [4])))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~2 .lut_mask = 16'h0332;
defparam \ctrl_unit|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \ctrl_unit|Selector9~11 (
// Equation(s):
// \ctrl_unit|Selector9~11_combout  = (\ctrl_unit|Selector13~2_combout  & (!\ID|OP [3] & (!\ID|OP [4]))) # (!\ctrl_unit|Selector13~2_combout  & (((\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector13~2_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|s_bus_ctrl~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~11 .lut_mask = 16'h3704;
defparam \ctrl_unit|Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \ctrl_unit|Selector101~6 (
// Equation(s):
// \ctrl_unit|Selector101~6_combout  = (!\ID|OP [2] & ((\ctrl_unit|Selector101~5_combout ) # ((\ID|OP [1] & \ctrl_unit|Selector9~11_combout ))))

	.dataa(\ctrl_unit|Selector101~5_combout ),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|Selector9~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector101~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector101~6 .lut_mask = 16'h3222;
defparam \ctrl_unit|Selector101~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \ctrl_unit|Selector13~0 (
// Equation(s):
// \ctrl_unit|Selector13~0_combout  = (!\ID|OP [4] & !\ID|OP [5])

	.dataa(gnd),
	.datab(\ID|OP [4]),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~0 .lut_mask = 16'h0033;
defparam \ctrl_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \ctrl_unit|Selector9~8 (
// Equation(s):
// \ctrl_unit|Selector9~8_combout  = (\ctrl_unit|Selector13~0_combout  & (!\ID|OP [3] & ((\ctrl_unit|s_bus_ctrl~q ) # (\ctrl_unit|cex_code_ctrl|result~combout )))) # (!\ctrl_unit|Selector13~0_combout  & (((\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ctrl_unit|Selector13~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~8 .lut_mask = 16'h54CC;
defparam \ctrl_unit|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \ctrl_unit|Selector9~9 (
// Equation(s):
// \ctrl_unit|Selector9~9_combout  = (\ID|OP [1] & (((\ID|OP [0])))) # (!\ID|OP [1] & ((\ID|OP [0] & (\ctrl_unit|Selector9~8_combout )) # (!\ID|OP [0] & ((\ctrl_unit|Selector9~11_combout )))))

	.dataa(\ctrl_unit|Selector9~8_combout ),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|Selector9~11_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~9 .lut_mask = 16'hEE30;
defparam \ctrl_unit|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \ctrl_unit|Selector13~3 (
// Equation(s):
// \ctrl_unit|Selector13~3_combout  = (!\ID|OP [4] & ((\ID|OP [5] & ((!\ID|OP [3]))) # (!\ID|OP [5] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [3])))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~3 .lut_mask = 16'h003E;
defparam \ctrl_unit|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \ctrl_unit|Selector9~7 (
// Equation(s):
// \ctrl_unit|Selector9~7_combout  = (\ctrl_unit|Selector13~3_combout  & ((!\ID|OP [3]))) # (!\ctrl_unit|Selector13~3_combout  & (\ctrl_unit|s_bus_ctrl~q ))

	.dataa(\ctrl_unit|Selector13~3_combout ),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(gnd),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~7 .lut_mask = 16'h44EE;
defparam \ctrl_unit|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \ctrl_unit|Selector13~4 (
// Equation(s):
// \ctrl_unit|Selector13~4_combout  = (\ID|OP [5] & (((!\ID|OP [3] & !\ID|OP [4])))) # (!\ID|OP [5] & ((\ID|OP [3] & ((!\ID|OP [4]))) # (!\ID|OP [3] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [4])))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~4 .lut_mask = 16'h033E;
defparam \ctrl_unit|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \ctrl_unit|Selector9~12 (
// Equation(s):
// \ctrl_unit|Selector9~12_combout  = (\ctrl_unit|Selector13~4_combout  & (!\ID|OP [3] & (!\ID|OP [4]))) # (!\ctrl_unit|Selector13~4_combout  & (((\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|Selector13~4_combout ),
	.datad(\ctrl_unit|s_bus_ctrl~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~12 .lut_mask = 16'h1F10;
defparam \ctrl_unit|Selector9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \ctrl_unit|Selector9~10 (
// Equation(s):
// \ctrl_unit|Selector9~10_combout  = (\ctrl_unit|Selector9~9_combout  & (((\ctrl_unit|Selector9~12_combout )) # (!\ID|OP [1]))) # (!\ctrl_unit|Selector9~9_combout  & (\ID|OP [1] & (\ctrl_unit|Selector9~7_combout )))

	.dataa(\ctrl_unit|Selector9~9_combout ),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|Selector9~7_combout ),
	.datad(\ctrl_unit|Selector9~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~10 .lut_mask = 16'hEA62;
defparam \ctrl_unit|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \ctrl_unit|Selector101~7 (
// Equation(s):
// \ctrl_unit|Selector101~7_combout  = (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector101~6_combout ) # ((\ID|OP [2] & \ctrl_unit|Selector9~10_combout ))))

	.dataa(\ctrl_unit|Selector101~6_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector9~10_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector101~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector101~7 .lut_mask = 16'hEA00;
defparam \ctrl_unit|Selector101~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \ctrl_unit|Selector101~8 (
// Equation(s):
// \ctrl_unit|Selector101~8_combout  = (!\ID|OP [4] & (!\ID|OP [5] & (!\ID|OP [3] & \ctrl_unit|Selector39~8_combout )))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|Selector39~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector101~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector101~8 .lut_mask = 16'h0100;
defparam \ctrl_unit|Selector101~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \ctrl_unit|Selector101~2 (
// Equation(s):
// \ctrl_unit|Selector101~2_combout  = ((\ID|PRPO~q ) # ((\ID|OP [0] & !\ID|OP [5]))) # (!\ctrl_unit|addr_rnum_src[0]~2_combout )

	.dataa(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datab(\ID|OP [0]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector101~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector101~2 .lut_mask = 16'hF5FD;
defparam \ctrl_unit|Selector101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \ctrl_unit|Selector101~3 (
// Equation(s):
// \ctrl_unit|Selector101~3_combout  = (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector101~8_combout ) # ((\ctrl_unit|Selector101~2_combout  & \ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ctrl_unit|Selector101~8_combout ),
	.datab(\ctrl_unit|Selector101~2_combout ),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector101~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector101~3 .lut_mask = 16'h00EA;
defparam \ctrl_unit|Selector101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \ctrl_unit|s_bus_ctrl~2 (
// Equation(s):
// \ctrl_unit|s_bus_ctrl~2_combout  = (\ctrl_unit|s_bus_ctrl~1_combout  & ((\ctrl_unit|Selector101~7_combout ) # ((\ctrl_unit|Selector101~3_combout )))) # (!\ctrl_unit|s_bus_ctrl~1_combout  & (((\ctrl_unit|s_bus_ctrl~q ))))

	.dataa(\ctrl_unit|Selector101~7_combout ),
	.datab(\ctrl_unit|Selector101~3_combout ),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\ctrl_unit|s_bus_ctrl~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|s_bus_ctrl~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|s_bus_ctrl~2 .lut_mask = 16'hEEF0;
defparam \ctrl_unit|s_bus_ctrl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \ctrl_unit|s_bus_ctrl (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|s_bus_ctrl~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|s_bus_ctrl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|s_bus_ctrl .is_wysiwyg = "true";
defparam \ctrl_unit|s_bus_ctrl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N16
cycloneive_lcell_comb \ctrl_unit|Selector48~0 (
// Equation(s):
// \ctrl_unit|Selector48~0_combout  = (\ID|PRPO~q  & !\ID|OP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~0 .lut_mask = 16'h00F0;
defparam \ctrl_unit|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \ctrl_unit|Selector49~0 (
// Equation(s):
// \ctrl_unit|Selector49~0_combout  = (\ID|OP [3] & (((!\ID|OP [4])))) # (!\ID|OP [3] & (\ID|OP [4] & (\ID|OP [1] $ (!\ID|OP [0]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector49~0 .lut_mask = 16'h21CC;
defparam \ctrl_unit|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[4]~13 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[4]~13_combout  = (\ID|OP [5] & (\ctrl_unit|Selector48~0_combout  & ((\ctrl_unit|addr_rnum_src[0]~0_combout )))) # (!\ID|OP [5] & (((\ctrl_unit|Selector49~0_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Selector48~0_combout ),
	.datac(\ctrl_unit|Selector49~0_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4]~13 .lut_mask = 16'hD850;
defparam \ctrl_unit|alu_rnum_src[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \ctrl_unit|Selector49~1 (
// Equation(s):
// \ctrl_unit|Selector49~1_combout  = \ID|OP [4] $ (((\ID|OP [3] & ((\ID|OP [1]) # (\ID|OP [0])))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector49~1 .lut_mask = 16'h37C8;
defparam \ctrl_unit|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[4]~14 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[4]~14_combout  = (\ID|OP [5] & (\ctrl_unit|alu_rnum_src[4]~13_combout  & (!\ID|OP [2]))) # (!\ID|OP [5] & ((\ID|OP [2] & (\ctrl_unit|alu_rnum_src[4]~13_combout )) # (!\ID|OP [2] & ((\ctrl_unit|Selector49~1_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src[4]~13_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector49~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4]~14 .lut_mask = 16'h2B28;
defparam \ctrl_unit|alu_rnum_src[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \ctrl_unit|Selector33~4 (
// Equation(s):
// \ctrl_unit|Selector33~4_combout  = ((\ID|PRPO~q ) # ((!\ctrl_unit|addr_rnum_src[0]~1_combout ) # (!\ctrl_unit|addr_rnum_src[0]~0_combout ))) # (!\ID|OP [5])

	.dataa(\ID|OP [5]),
	.datab(\ID|PRPO~q ),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector33~4 .lut_mask = 16'hDFFF;
defparam \ctrl_unit|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[4]~15 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[4]~15_combout  = (\ctrl_unit|alu_rnum_src [4] & ((\ctrl_unit|cpucycle [0] & (!\ctrl_unit|alu_rnum_src[4]~14_combout )) # (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector33~4_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src[4]~14_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\ctrl_unit|Selector33~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4]~15 .lut_mask = 16'h7040;
defparam \ctrl_unit|alu_rnum_src[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \ctrl_unit|alu_rnum_src[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[4] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \ID|ImByte[6]~feeder (
// Equation(s):
// \ID|ImByte[6]~feeder_combout  = instr_reg[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|ImByte[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[6]~feeder .lut_mask = 16'hF0F0;
defparam \ID|ImByte[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \ID|ImByte[6] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[6] .is_wysiwyg = "true";
defparam \ID|ImByte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \byte_manipulator|dst_val[14]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[14]~feeder_combout  = \ID|ImByte [6]

	.dataa(\ID|ImByte [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[14]~feeder .lut_mask = 16'hAAAA;
defparam \byte_manipulator|dst_val[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N5
dffeas \byte_manipulator|dst_val[14] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [14]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[14] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \byte_manipulator|Mux1~0 (
// Equation(s):
// \byte_manipulator|Mux1~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & ((\ID|ImByte [6]))) # (!\byte_manipulator|dst_val[2]~0_combout  & (\byte_manipulator|dst_val [14]))

	.dataa(\byte_manipulator|dst_val [14]),
	.datab(gnd),
	.datac(\ID|ImByte [6]),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux1~0 .lut_mask = 16'hF0AA;
defparam \byte_manipulator|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N31
dffeas \byte_manipulator|dst_val[6] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[6] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N19
dffeas \byte_manipulator|dst_out[6] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\byte_manipulator|dst_val [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[6] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~7 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~7_combout  = (!\ctrl_unit|cpucycle [0] & !\ID|OP [1])

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~7 .lut_mask = 16'h0033;
defparam \ctrl_unit|dbus_rnum_dst[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~2 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~2_combout  = (\ID|OP [4] & (\ID|OP [0] & ((\ID|OP [1])))) # (!\ID|OP [4] & ((\ID|OP [0]) # ((\ID|OP [2]) # (\ID|OP [1]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~2 .lut_mask = 16'hDD54;
defparam \ctrl_unit|data_bus_ctrl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~6 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~6_combout  = (\ID|OP [4]) # ((!\ctrl_unit|cpucycle [0] & \ID|OP [2]))

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~6 .lut_mask = 16'hF3F0;
defparam \ctrl_unit|dbus_rnum_dst[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~3 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~3_combout  = (\ID|OP [5] & (((\ctrl_unit|dbus_rnum_dst[0]~6_combout )))) # (!\ID|OP [5] & ((\ctrl_unit|dbus_rnum_dst[0]~7_combout ) # ((\ctrl_unit|data_bus_ctrl~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_dst[0]~7_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~2_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~6_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~3 .lut_mask = 16'hF0EE;
defparam \ctrl_unit|data_bus_ctrl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~5 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~5_combout  = (\ID|OP [4] & ((\ctrl_unit|data_bus_ctrl~4_combout ) # ((\ID|OP [3] & \ID|OP [2])))) # (!\ID|OP [4] & (\ID|OP [3]))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|data_bus_ctrl~4_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~5 .lut_mask = 16'hEAE2;
defparam \ctrl_unit|data_bus_ctrl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~7 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~7_combout  = (!\ctrl_unit|cpucycle [0] & ((\ID|OP [1]) # ((!\ID|OP [0] & !\ID|PRPO~q ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~7 .lut_mask = 16'h5051;
defparam \ctrl_unit|data_bus_ctrl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~6 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~6_combout  = (\ID|PRPO~q  & (\ID|OP [5] & (!\ID|OP [1] & \ctrl_unit|cpucycle [0])))

	.dataa(\ID|PRPO~q ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~6 .lut_mask = 16'h0800;
defparam \ctrl_unit|data_bus_ctrl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~8 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~8_combout  = (\ctrl_unit|data_bus_ctrl~7_combout ) # ((\ctrl_unit|data_bus_ctrl~6_combout ) # ((\ID|OP [4] & !\ID|OP [3])))

	.dataa(\ctrl_unit|data_bus_ctrl~7_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~6_combout ),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~8 .lut_mask = 16'hEEFE;
defparam \ctrl_unit|data_bus_ctrl~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~9 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~9_combout  = (\ctrl_unit|data_bus_ctrl~3_combout ) # ((\ctrl_unit|data_bus_ctrl~5_combout ) # ((\ctrl_unit|data_bus_ctrl~8_combout  & !\ID|OP [2])))

	.dataa(\ctrl_unit|data_bus_ctrl~3_combout ),
	.datab(\ctrl_unit|data_bus_ctrl~5_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~8_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~9 .lut_mask = 16'hEEFE;
defparam \ctrl_unit|data_bus_ctrl~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[3]~7 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[3]~7_combout  = (!\ctrl_unit|cpucycle [1] & (\ctrl_unit|dbus_rnum_dst[1]~4_combout  & ((\ctrl_unit|cpucycle [2]) # (!\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|dbus_rnum_dst[1]~4_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[3]~7 .lut_mask = 16'h2030;
defparam \ctrl_unit|dbus_rnum_src[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~10 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~10_combout  = ((\ctrl_unit|data_bus_ctrl~9_combout  & \ctrl_unit|cpucycle [2])) # (!\ctrl_unit|dbus_rnum_src[3]~7_combout )

	.dataa(\ctrl_unit|data_bus_ctrl~9_combout ),
	.datab(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~10 .lut_mask = 16'hB3B3;
defparam \ctrl_unit|data_bus_ctrl~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \ctrl_unit|data_bus_ctrl[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[4] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \reg_file~0 (
// Equation(s):
// \reg_file~0_combout  = (\ctrl_unit|data_bus_ctrl [4]) # ((\ctrl_unit|data_bus_ctrl [5] & \ctrl_unit|data_bus_ctrl [3]))

	.dataa(\ctrl_unit|data_bus_ctrl [5]),
	.datab(\ctrl_unit|data_bus_ctrl [3]),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~0 .lut_mask = 16'hFF88;
defparam \reg_file~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~7 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~7_combout  = (\ID|OP [5] & ((\ID|OP [1] $ (\ID|OP [2])))) # (!\ID|OP [5] & ((\ID|OP [0]) # ((\ID|OP [1]) # (\ID|OP [2]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~7 .lut_mask = 16'h3FF2;
defparam \ctrl_unit|alu_rnum_dst[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~8 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~8_combout  = (!\ID|OP [0] & (!\ID|OP [1] & !\ID|OP [2]))

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~8 .lut_mask = 16'h0003;
defparam \ctrl_unit|alu_rnum_dst[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~34 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~34_combout  = (!\ID|OP [4] & ((\ID|OP [3] & ((\ctrl_unit|alu_rnum_dst[1]~8_combout ))) # (!\ID|OP [3] & (\ctrl_unit|alu_rnum_dst[1]~7_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|alu_rnum_dst[1]~7_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[1]~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~34 .lut_mask = 16'h3210;
defparam \ctrl_unit|alu_rnum_dst[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~13 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~13_combout  = (\ctrl_unit|cpucycle [0] & (!\ID|OP [0] & ((!\ctrl_unit|alu_rnum_dst[1]~34_combout )))) # (!\ctrl_unit|cpucycle [0] & (((\ID|OP [5]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|alu_rnum_dst[1]~34_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~13 .lut_mask = 16'h3074;
defparam \ctrl_unit|alu_rnum_dst[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~14 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~14_combout  = (\ID|OP [4]) # ((\ID|OP [3]) # (\ID|OP [1] $ (\ID|OP [2])))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~14 .lut_mask = 16'hEFFE;
defparam \ctrl_unit|alu_rnum_dst[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~15 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~15_combout  = (\ctrl_unit|cpucycle [0] & (!\ctrl_unit|alu_rnum_dst[1]~34_combout  & ((\ID|OP [0]) # (\ctrl_unit|alu_rnum_dst[1]~14_combout )))) # (!\ctrl_unit|cpucycle [0] & (\ID|OP [0]))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_rnum_dst[1]~14_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|alu_rnum_dst[1]~34_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~15 .lut_mask = 16'h0AEA;
defparam \ctrl_unit|alu_rnum_dst[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \reg_file[16][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][2] .is_wysiwyg = "true";
defparam \reg_file[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[0]~0 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[0]~0_combout  = (\ctrl_unit|cpucycle [2] & ((\ID|OP [1] & (\ctrl_unit|cpucycle [0])) # (!\ID|OP [1] & ((\ID|OP [0]) # (!\ctrl_unit|cpucycle [0])))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[0]~0 .lut_mask = 16'hD090;
defparam \ctrl_unit|dbus_rnum_src[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \ctrl_unit|Mux3~0 (
// Equation(s):
// \ctrl_unit|Mux3~0_combout  = (\ctrl_unit|dbus_rnum_src[0]~0_combout  & (((\ID|SRCCON [1])))) # (!\ctrl_unit|dbus_rnum_src[0]~0_combout  & ((\ctrl_unit|cpucycle [0]) # ((!\ctrl_unit|cpucycle [2]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|SRCCON [1]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|dbus_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux3~0 .lut_mask = 16'hCCAF;
defparam \ctrl_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~5 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~5_combout  = (\ID|OP [0] & ((\ID|OP [5] & ((\ID|OP [4]))) # (!\ID|OP [5] & (\ID|OP [1])))) # (!\ID|OP [0] & ((\ID|OP [5]) # ((!\ID|OP [1] & \ID|OP [4]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~5 .lut_mask = 16'hCFA4;
defparam \ctrl_unit|dbus_rnum_src[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~3 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~3_combout  = (\ID|OP [0] & (((\ID|PRPO~q  & \ctrl_unit|cpucycle [0])) # (!\ID|OP [5])))

	.dataa(\ID|OP [0]),
	.datab(\ID|PRPO~q ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~3 .lut_mask = 16'h80AA;
defparam \ctrl_unit|dbus_rnum_src[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~4 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~4_combout  = (!\ID|OP [2] & ((\ctrl_unit|dbus_rnum_src[2]~3_combout ) # (\ID|OP [1])))

	.dataa(\ID|OP [2]),
	.datab(gnd),
	.datac(\ctrl_unit|dbus_rnum_src[2]~3_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~4 .lut_mask = 16'h5550;
defparam \ctrl_unit|dbus_rnum_src[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~6 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~6_combout  = (\ctrl_unit|dbus_rnum_src[2]~5_combout ) # ((\ctrl_unit|dbus_rnum_src[2]~4_combout ) # (\ID|OP [3]))

	.dataa(gnd),
	.datab(\ctrl_unit|dbus_rnum_src[2]~5_combout ),
	.datac(\ctrl_unit|dbus_rnum_src[2]~4_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~6 .lut_mask = 16'hFFFC;
defparam \ctrl_unit|dbus_rnum_src[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~1 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~1_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector45~0_combout  & ((!\ID|OP [5]) # (!\ID|OP [1])))) # (!\ctrl_unit|cpucycle [0] & (!\ctrl_unit|Selector45~0_combout  & ((\ID|OP [1]) # (\ID|OP [5]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|Selector45~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~1 .lut_mask = 16'h700E;
defparam \ctrl_unit|dbus_rnum_src[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~2 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~2_combout  = (\ctrl_unit|dbus_rnum_src[2]~1_combout  & ((\ctrl_unit|cpucycle [0]) # ((!\ID|OP [4] & !\ID|PRPO~q )))) # (!\ctrl_unit|dbus_rnum_src[2]~1_combout  & (((!\ctrl_unit|cpucycle [0]))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|dbus_rnum_src[2]~1_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~2 .lut_mask = 16'hC3C7;
defparam \ctrl_unit|dbus_rnum_src[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_src[2]~8 (
// Equation(s):
// \ctrl_unit|dbus_rnum_src[2]~8_combout  = (\ctrl_unit|dbus_rnum_src[3]~7_combout  & (((!\ctrl_unit|dbus_rnum_src[2]~6_combout  & !\ctrl_unit|dbus_rnum_src[2]~2_combout )) # (!\ctrl_unit|cpucycle [2])))

	.dataa(\ctrl_unit|dbus_rnum_src[2]~6_combout ),
	.datab(\ctrl_unit|cpucycle [2]),
	.datac(\ctrl_unit|dbus_rnum_src[2]~2_combout ),
	.datad(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_src[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2]~8 .lut_mask = 16'h3700;
defparam \ctrl_unit|dbus_rnum_src[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \ctrl_unit|dbus_rnum_src[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[1] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \byte_manipulator|Mux3~0 (
// Equation(s):
// \byte_manipulator|Mux3~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [4])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [12])))

	.dataa(gnd),
	.datab(\ID|ImByte [4]),
	.datac(\byte_manipulator|dst_val [12]),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux3~0 .lut_mask = 16'hCCF0;
defparam \byte_manipulator|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N11
dffeas \byte_manipulator|dst_val[4] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[4] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \byte_manipulator|dst_out[4]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[4]~feeder_combout  = \byte_manipulator|dst_val [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [4]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[4]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N9
dffeas \byte_manipulator|dst_out[4] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[4] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~12 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~12_combout  = (\ctrl_unit|dbus_rnum_dst[1]~4_combout  & ((\ctrl_unit|cpucycle [2]) # (\ctrl_unit|cpucycle [0] $ (!\ctrl_unit|cpucycle [1]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|dbus_rnum_dst[1]~4_combout ),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~12 .lut_mask = 16'hF090;
defparam \ctrl_unit|data_bus_ctrl~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \ctrl_unit|Selector30~0 (
// Equation(s):
// \ctrl_unit|Selector30~0_combout  = (\ID|OP [4] & (\ID|OP [3])) # (!\ID|OP [4] & (!\ID|OP [3] & !\ctrl_unit|cex_code_ctrl|result~combout ))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector30~0 .lut_mask = 16'h8989;
defparam \ctrl_unit|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \ctrl_unit|Mux6~4 (
// Equation(s):
// \ctrl_unit|Mux6~4_combout  = (!\ID|OP [2] & ((\ID|OP [1] & (!\ID|OP [0] & !\ID|OP [3])) # (!\ID|OP [1] & (\ID|OP [0] $ (\ID|OP [3])))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~4 .lut_mask = 16'h0114;
defparam \ctrl_unit|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \ctrl_unit|Mux6~3 (
// Equation(s):
// \ctrl_unit|Mux6~3_combout  = (!\ID|OP [2] & ((!\ID|OP [1]) # (!\ID|OP [0])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~3 .lut_mask = 16'h1515;
defparam \ctrl_unit|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \ctrl_unit|Mux6~5 (
// Equation(s):
// \ctrl_unit|Mux6~5_combout  = (\ctrl_unit|Selector30~0_combout  & (((\ctrl_unit|Mux6~4_combout  & \ctrl_unit|Selector28~3_combout )) # (!\ctrl_unit|Mux6~3_combout ))) # (!\ctrl_unit|Selector30~0_combout  & (\ctrl_unit|Mux6~4_combout  & 
// (\ctrl_unit|Selector28~3_combout )))

	.dataa(\ctrl_unit|Selector30~0_combout ),
	.datab(\ctrl_unit|Mux6~4_combout ),
	.datac(\ctrl_unit|Selector28~3_combout ),
	.datad(\ctrl_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~5 .lut_mask = 16'hC0EA;
defparam \ctrl_unit|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \ctrl_unit|Mux6~6 (
// Equation(s):
// \ctrl_unit|Mux6~6_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [5] & ((!\ctrl_unit|addr_rnum_src[0]~0_combout ))) # (!\ID|OP [5] & (\ctrl_unit|Mux6~5_combout ))))

	.dataa(\ctrl_unit|Mux6~5_combout ),
	.datab(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~6 .lut_mask = 16'h30A0;
defparam \ctrl_unit|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \ctrl_unit|Mux6~1 (
// Equation(s):
// \ctrl_unit|Mux6~1_combout  = (\ID|OP [5] & (!\ID|OP [2] & (\ID|OP [1]))) # (!\ID|OP [5] & ((\ID|OP [0] & (!\ID|OP [2])) # (!\ID|OP [0] & ((\ID|OP [1])))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~1 .lut_mask = 16'h445C;
defparam \ctrl_unit|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \ctrl_unit|Mux6~0 (
// Equation(s):
// \ctrl_unit|Mux6~0_combout  = (\ID|OP [3] & ((!\ID|OP [1]))) # (!\ID|OP [3] & (\ID|OP [4]))

	.dataa(\ID|OP [4]),
	.datab(gnd),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~0 .lut_mask = 16'h0FAA;
defparam \ctrl_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \ctrl_unit|Mux6~2 (
// Equation(s):
// \ctrl_unit|Mux6~2_combout  = (!\ctrl_unit|cpucycle [0] & ((\ID|OP [2] & ((!\ctrl_unit|Mux6~0_combout ) # (!\ctrl_unit|Mux6~1_combout ))) # (!\ID|OP [2] & ((\ctrl_unit|Mux6~1_combout ) # (\ctrl_unit|Mux6~0_combout )))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|Mux6~1_combout ),
	.datad(\ctrl_unit|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~2 .lut_mask = 16'h1332;
defparam \ctrl_unit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \ctrl_unit|Mux6~7 (
// Equation(s):
// \ctrl_unit|Mux6~7_combout  = (\ctrl_unit|Mux6~6_combout ) # (\ctrl_unit|Mux6~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|Mux6~6_combout ),
	.datad(\ctrl_unit|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux6~7 .lut_mask = 16'hFFF0;
defparam \ctrl_unit|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~24 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~24_combout  = ((\ctrl_unit|cpucycle [2] & ((\ctrl_unit|Mux6~7_combout ) # (\ctrl_unit|cpucycle [1])))) # (!\ctrl_unit|data_bus_ctrl~12_combout )

	.dataa(\ctrl_unit|data_bus_ctrl~12_combout ),
	.datab(\ctrl_unit|cpucycle [2]),
	.datac(\ctrl_unit|Mux6~7_combout ),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~24 .lut_mask = 16'hDDD5;
defparam \ctrl_unit|data_bus_ctrl~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N13
dffeas \ctrl_unit|data_bus_ctrl[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[2] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~19 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~19_combout  = (\ctrl_unit|dbus_rnum_dst[1]~4_combout  & (\ctrl_unit|cpucycle [2] $ (\ctrl_unit|cpucycle [1])))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(gnd),
	.datad(\ctrl_unit|dbus_rnum_dst[1]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~19 .lut_mask = 16'h6600;
defparam \ctrl_unit|data_bus_ctrl~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~23 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~23_combout  = ((\ctrl_unit|cpucycle [2] & ((\ctrl_unit|Mux6~7_combout ))) # (!\ctrl_unit|cpucycle [2] & (!\ctrl_unit|cpucycle [0]))) # (!\ctrl_unit|data_bus_ctrl~19_combout )

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|cpucycle [2]),
	.datac(\ctrl_unit|Mux6~7_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~19_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~23 .lut_mask = 16'hD1FF;
defparam \ctrl_unit|data_bus_ctrl~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N3
dffeas \ctrl_unit|data_bus_ctrl[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[1] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \ctrl_unit|Selector22~11 (
// Equation(s):
// \ctrl_unit|Selector22~11_combout  = (\ID|OP [0] & ((\ID|PRPO~q ) # (!\ID|OP [5])))

	.dataa(\ID|OP [0]),
	.datab(\ID|PRPO~q ),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~11 .lut_mask = 16'h88AA;
defparam \ctrl_unit|Selector22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \ctrl_unit|Selector40~6 (
// Equation(s):
// \ctrl_unit|Selector40~6_combout  = (!\ID|OP [2] & ((\ID|OP [4]) # ((\ctrl_unit|Selector22~11_combout ) # (\ID|OP [1]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|Selector22~11_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~6 .lut_mask = 16'h5554;
defparam \ctrl_unit|Selector40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \ctrl_unit|Selector40~7 (
// Equation(s):
// \ctrl_unit|Selector40~7_combout  = (\ID|OP [1] & (!\ID|OP [5] & (!\ID|OP [0] & \ID|OP [4])))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~7 .lut_mask = 16'h0200;
defparam \ctrl_unit|Selector40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \ctrl_unit|Selector40~8 (
// Equation(s):
// \ctrl_unit|Selector40~8_combout  = (\ctrl_unit|Selector40~6_combout ) # ((\ID|OP [3]) # ((\ID|OP [2] & !\ctrl_unit|Selector40~7_combout )))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector40~6_combout ),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|Selector40~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~8 .lut_mask = 16'hFCFE;
defparam \ctrl_unit|Selector40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \ctrl_unit|Selector40~1 (
// Equation(s):
// \ctrl_unit|Selector40~1_combout  = (\ID|OP [1] & (((\ID|OP [4] & \ID|OP [0])))) # (!\ID|OP [1] & (!\ctrl_unit|cex_code_ctrl|result~combout  & (!\ID|OP [4] & !\ID|OP [0])))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~1 .lut_mask = 16'hA001;
defparam \ctrl_unit|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \ctrl_unit|Selector40~2 (
// Equation(s):
// \ctrl_unit|Selector40~2_combout  = (\ctrl_unit|dbus_rnum_dst [3] & ((\ctrl_unit|Selector40~1_combout ) # (\ID|OP [5])))

	.dataa(\ctrl_unit|dbus_rnum_dst [3]),
	.datab(\ctrl_unit|Selector40~1_combout ),
	.datac(\ID|OP [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~2 .lut_mask = 16'hA8A8;
defparam \ctrl_unit|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \ctrl_unit|Selector39~19 (
// Equation(s):
// \ctrl_unit|Selector39~19_combout  = (\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [5])

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~19 .lut_mask = 16'hFFAA;
defparam \ctrl_unit|Selector39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \ctrl_unit|Selector40~3 (
// Equation(s):
// \ctrl_unit|Selector40~3_combout  = (\ID|OP [1] & (!\ctrl_unit|Selector39~19_combout )) # (!\ID|OP [1] & (((\ctrl_unit|alu_op[5]~4_combout  & \ID|OP [0]))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|Selector39~19_combout ),
	.datac(\ctrl_unit|alu_op[5]~4_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~3 .lut_mask = 16'h7222;
defparam \ctrl_unit|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Selector40~4 (
// Equation(s):
// \ctrl_unit|Selector40~4_combout  = (\ctrl_unit|dbus_rnum_dst [3] & ((\ID|OP [4] & ((\ID|OP [5]))) # (!\ID|OP [4] & (\ctrl_unit|Selector40~3_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_dst [3]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|Selector40~3_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~4 .lut_mask = 16'hA820;
defparam \ctrl_unit|Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Selector40~5 (
// Equation(s):
// \ctrl_unit|Selector40~5_combout  = (\ID|OP [2] & (((\ID|OP [3])))) # (!\ID|OP [2] & ((\ID|OP [3] & (\ctrl_unit|Selector40~2_combout )) # (!\ID|OP [3] & ((\ctrl_unit|Selector40~4_combout )))))

	.dataa(\ctrl_unit|Selector40~2_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector40~4_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~5 .lut_mask = 16'hEE30;
defparam \ctrl_unit|Selector40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneive_lcell_comb \ctrl_unit|Selector40~0 (
// Equation(s):
// \ctrl_unit|Selector40~0_combout  = (\ID|OP [5] & (\ID|OP [1] & (\ID|OP [0]))) # (!\ID|OP [5] & (((!\ctrl_unit|cex_code_ctrl|result~combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~0 .lut_mask = 16'h808F;
defparam \ctrl_unit|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \ctrl_unit|Selector40~10 (
// Equation(s):
// \ctrl_unit|Selector40~10_combout  = (\ID|OP [4] & ((\ID|OP [5]) # ((\ctrl_unit|Selector40~5_combout )))) # (!\ID|OP [4] & ((\ctrl_unit|Selector40~5_combout  & (\ID|OP [5])) # (!\ctrl_unit|Selector40~5_combout  & ((\ctrl_unit|Selector40~0_combout )))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Selector40~0_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Selector40~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~10 .lut_mask = 16'hFAAC;
defparam \ctrl_unit|Selector40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \ctrl_unit|Selector40~11 (
// Equation(s):
// \ctrl_unit|Selector40~11_combout  = (\ID|OP [2] & (((\ctrl_unit|dbus_rnum_dst [3] & \ctrl_unit|Selector40~10_combout )))) # (!\ID|OP [2] & (\ctrl_unit|Selector40~5_combout ))

	.dataa(\ctrl_unit|Selector40~5_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst [3]),
	.datac(\ctrl_unit|Selector40~10_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~11 .lut_mask = 16'hC0AA;
defparam \ctrl_unit|Selector40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \ctrl_unit|Selector40~9 (
// Equation(s):
// \ctrl_unit|Selector40~9_combout  = (\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector40~11_combout )))) # (!\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector40~8_combout  & (\ctrl_unit|dbus_rnum_dst [3])))

	.dataa(\ctrl_unit|Selector40~8_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [3]),
	.datad(\ctrl_unit|Selector40~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector40~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector40~9 .lut_mask = 16'hEC20;
defparam \ctrl_unit|Selector40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \ctrl_unit|dbus_rnum_dst[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector40~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[3] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~20 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~20_combout  = (\ctrl_unit|cpucycle [0]) # ((\ctrl_unit|cpucycle [1]) # ((\ctrl_unit|cpucycle [2]) # (!\ctrl_unit|dbus_rnum_dst[1]~4_combout )))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|dbus_rnum_dst[1]~4_combout ),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~20 .lut_mask = 16'hFFEF;
defparam \ctrl_unit|data_bus_ctrl~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~0 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~0_combout  = (!\ID|OP [4] & (!\ID|OP [3] & (\ID|OP [2] $ (!\ID|OP [1]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~0 .lut_mask = 16'h0041;
defparam \ctrl_unit|ctrl_reg_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~25 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~25_combout  = (((\ID|PRPO~q  & !\ID|OP [1])) # (!\ID|OP [0])) # (!\ctrl_unit|ctrl_reg_bus~0_combout )

	.dataa(\ID|PRPO~q ),
	.datab(\ctrl_unit|ctrl_reg_bus~0_combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~25 .lut_mask = 16'h3BFF;
defparam \ctrl_unit|data_bus_ctrl~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~22 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~22_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & ((\ctrl_unit|data_bus_ctrl~25_combout ) # (!\ctrl_unit|data_bus_ctrl~21_combout )))

	.dataa(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl~25_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~21_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~22 .lut_mask = 16'hA0AA;
defparam \ctrl_unit|data_bus_ctrl~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N29
dffeas \ctrl_unit|data_bus_ctrl[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[0] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \reg_file[7][7]~4 (
// Equation(s):
// \reg_file[7][7]~4_combout  = (!\ctrl_unit|data_bus_ctrl [2] & (!\ctrl_unit|data_bus_ctrl [1] & (!\ctrl_unit|dbus_rnum_dst [3] & \ctrl_unit|data_bus_ctrl [0])))

	.dataa(\ctrl_unit|data_bus_ctrl [2]),
	.datab(\ctrl_unit|data_bus_ctrl [1]),
	.datac(\ctrl_unit|dbus_rnum_dst [3]),
	.datad(\ctrl_unit|data_bus_ctrl [0]),
	.cin(gnd),
	.combout(\reg_file[7][7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][7]~4 .lut_mask = 16'h0100;
defparam \reg_file[7][7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \reg_file[7][7]~5 (
// Equation(s):
// \reg_file[7][7]~5_combout  = (\reg_file[7][7]~4_combout  & (((!\ctrl_unit|data_bus_ctrl [5] & \ctrl_unit|data_bus_ctrl [3])) # (!\ctrl_unit|data_bus_ctrl [4])))

	.dataa(\ctrl_unit|data_bus_ctrl [5]),
	.datab(\ctrl_unit|data_bus_ctrl [3]),
	.datac(\reg_file[7][7]~4_combout ),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file[7][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][7]~5 .lut_mask = 16'h40F0;
defparam \reg_file[7][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~11 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~11_combout  = (!\ID|OP [2] & (\ID|OP [3] & (!\ID|OP [1] & !\ID|OP [4])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~11 .lut_mask = 16'h0004;
defparam \ctrl_unit|alu_rnum_dst[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~10 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~10_combout  = (\ID|OP [0] & (((\ID|OP [1] & \ID|OP [2])) # (!\ID|OP [5]))) # (!\ID|OP [0] & (!\ID|OP [5] & ((\ID|OP [1]) # (\ID|OP [2]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~10 .lut_mask = 16'hB332;
defparam \ctrl_unit|dbus_rnum_dst[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~11 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~11_combout  = (\ctrl_unit|alu_rnum_dst[1]~11_combout  & (((\ctrl_unit|dbus_rnum_dst[0]~10_combout  & \ctrl_unit|addr_rnum_src[0]~0_combout )) # (!\ID|OP [0]))) # (!\ctrl_unit|alu_rnum_dst[1]~11_combout  & 
// (\ctrl_unit|dbus_rnum_dst[0]~10_combout  & ((\ctrl_unit|addr_rnum_src[0]~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst[1]~11_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~10_combout ),
	.datac(\ID|OP [0]),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~11 .lut_mask = 16'hCE0A;
defparam \ctrl_unit|dbus_rnum_dst[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~9 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~9_combout  = (\ctrl_unit|cpucycle [0] & (!\ID|OP [2] & ((\ID|OP [5]) # (\ID|OP [0]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~9 .lut_mask = 16'h0A08;
defparam \ctrl_unit|dbus_rnum_dst[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~12 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~12_combout  = (\ctrl_unit|cpucycle [0] & (!\ctrl_unit|dbus_rnum_dst[0]~11_combout  & (\ctrl_unit|dbus_rnum_dst[0]~9_combout ))) # (!\ctrl_unit|cpucycle [0] & ((\ID|OP [5]) # ((!\ctrl_unit|dbus_rnum_dst[0]~11_combout  & 
// \ctrl_unit|dbus_rnum_dst[0]~9_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~11_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~9_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~12 .lut_mask = 16'h7530;
defparam \ctrl_unit|dbus_rnum_dst[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~13 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~13_combout  = (\ID|OP [5]) # ((\ctrl_unit|cpucycle [0] & ((\ID|OP [2]) # (\ID|OP [0]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [0]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~13 .lut_mask = 16'hFECC;
defparam \ctrl_unit|dbus_rnum_dst[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \ctrl_unit|Mux33~1 (
// Equation(s):
// \ctrl_unit|Mux33~1_combout  = (\ctrl_unit|dbus_rnum_dst[0]~12_combout ) # ((\ctrl_unit|dbus_rnum_dst[0]~11_combout ) # (!\ctrl_unit|dbus_rnum_dst[0]~13_combout ))

	.dataa(\ctrl_unit|dbus_rnum_dst[0]~12_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~13_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux33~1 .lut_mask = 16'hFFBB;
defparam \ctrl_unit|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneive_lcell_comb \ctrl_unit|Mux33~0 (
// Equation(s):
// \ctrl_unit|Mux33~0_combout  = (\ID|SRCCON [0]) # (!\ctrl_unit|dbus_rnum_dst[0]~12_combout )

	.dataa(\ctrl_unit|dbus_rnum_dst[0]~12_combout ),
	.datab(gnd),
	.datac(\ID|SRCCON [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux33~0 .lut_mask = 16'hF5F5;
defparam \ctrl_unit|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~14 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~14_combout  = (\ID|OP [4] & (((!\ID|OP [2])))) # (!\ID|OP [4] & (!\ID|PRPO~q  & ((\ID|OP [5]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~14 .lut_mask = 16'h1B0A;
defparam \ctrl_unit|dbus_rnum_dst[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~15 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~15_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [3]) # ((\ctrl_unit|dbus_rnum_dst[0]~14_combout ) # (\ctrl_unit|Selector35~0_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~14_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|Selector35~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~15 .lut_mask = 16'hF0E0;
defparam \ctrl_unit|dbus_rnum_dst[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~16 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~16_combout  = (!\ctrl_unit|dbus_rnum_dst[0]~11_combout  & ((\ctrl_unit|Selector45~0_combout ) # ((\ctrl_unit|dbus_rnum_dst[0]~15_combout ) # (\ID|OP [0]))))

	.dataa(\ctrl_unit|Selector45~0_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~15_combout ),
	.datac(\ID|OP [0]),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~16 .lut_mask = 16'h00FE;
defparam \ctrl_unit|dbus_rnum_dst[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \ctrl_unit|Selector42~2 (
// Equation(s):
// \ctrl_unit|Selector42~2_combout  = (!\ID|OP [2] & !\ID|OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~2 .lut_mask = 16'h000F;
defparam \ctrl_unit|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~17 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~17_combout  = (\ctrl_unit|dbus_rnum_dst[0]~16_combout ) # ((!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|dbus_rnum_dst[0]~5_combout ) # (!\ctrl_unit|Selector42~2_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~5_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~16_combout ),
	.datad(\ctrl_unit|Selector42~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~17 .lut_mask = 16'hF4F5;
defparam \ctrl_unit|dbus_rnum_dst[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \reg_file[16][0]~feeder (
// Equation(s):
// \reg_file[16][0]~feeder_combout  = \reg_file~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N7
dffeas \reg_file[16][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][0] .is_wysiwyg = "true";
defparam \reg_file[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \reg_file[9][0]~42 (
// Equation(s):
// \reg_file[9][0]~42_combout  = (!\ctrl_unit|data_bus_ctrl [2] & (!\ctrl_unit|data_bus_ctrl [1] & (\ctrl_unit|dbus_rnum_dst [3] & \ctrl_unit|data_bus_ctrl [0])))

	.dataa(\ctrl_unit|data_bus_ctrl [2]),
	.datab(\ctrl_unit|data_bus_ctrl [1]),
	.datac(\ctrl_unit|dbus_rnum_dst [3]),
	.datad(\ctrl_unit|data_bus_ctrl [0]),
	.cin(gnd),
	.combout(\reg_file[9][0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][0]~42 .lut_mask = 16'h1000;
defparam \reg_file[9][0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \reg_file[9][0]~43 (
// Equation(s):
// \reg_file[9][0]~43_combout  = (\reg_file[9][0]~42_combout  & (((!\ctrl_unit|data_bus_ctrl [5] & \ctrl_unit|data_bus_ctrl [3])) # (!\ctrl_unit|data_bus_ctrl [4])))

	.dataa(\ctrl_unit|data_bus_ctrl [5]),
	.datab(\ctrl_unit|data_bus_ctrl [3]),
	.datac(\reg_file[9][0]~42_combout ),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file[9][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][0]~43 .lut_mask = 16'h40F0;
defparam \reg_file[9][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \reg_file[11][0]~55 (
// Equation(s):
// \reg_file[11][0]~55_combout  = (\Decoder0~7_combout  & \reg_file[9][0]~43_combout )

	.dataa(\Decoder0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[11][0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][0]~55 .lut_mask = 16'hAA00;
defparam \reg_file[11][0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \reg_file[11][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][0] .is_wysiwyg = "true";
defparam \reg_file[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \reg_file[15][0]~feeder (
// Equation(s):
// \reg_file[15][0]~feeder_combout  = \reg_file~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \ctrl_unit|Mux26~0 (
// Equation(s):
// \ctrl_unit|Mux26~0_combout  = (\ctrl_unit|alu_op[5]~6_combout  & ((\ctrl_unit|alu_op[5]~25_combout  & (\ctrl_unit|Add4~0_combout )) # (!\ctrl_unit|alu_op[5]~25_combout  & ((\ctrl_unit|Add5~0_combout )))))

	.dataa(\ctrl_unit|Add4~0_combout ),
	.datab(\ctrl_unit|Add5~0_combout ),
	.datac(\ctrl_unit|alu_op[5]~6_combout ),
	.datad(\ctrl_unit|alu_op[5]~25_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux26~0 .lut_mask = 16'hA0C0;
defparam \ctrl_unit|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \ctrl_unit|alu_op[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[1] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \ctrl_unit|Selector13~12 (
// Equation(s):
// \ctrl_unit|Selector13~12_combout  = (\ID|OP [4] & (\ctrl_unit|Add5~2_combout )) # (!\ID|OP [4] & (((\ID|OP [3] & \ctrl_unit|Add4~2_combout ))))

	.dataa(\ctrl_unit|Add5~2_combout ),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~12 .lut_mask = 16'hACA0;
defparam \ctrl_unit|Selector13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \ctrl_unit|Selector13~13 (
// Equation(s):
// \ctrl_unit|Selector13~13_combout  = (\ctrl_unit|Selector13~4_combout  & ((\ctrl_unit|Selector13~12_combout ))) # (!\ctrl_unit|Selector13~4_combout  & (\ctrl_unit|alu_op [2]))

	.dataa(\ctrl_unit|Selector13~4_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|Selector13~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~13 .lut_mask = 16'hFA50;
defparam \ctrl_unit|Selector13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneive_lcell_comb \ctrl_unit|Selector13~8 (
// Equation(s):
// \ctrl_unit|Selector13~8_combout  = (\ctrl_unit|Selector13~3_combout  & (((\ID|OP [3] & \ctrl_unit|Add4~2_combout )))) # (!\ctrl_unit|Selector13~3_combout  & (\ctrl_unit|alu_op [2]))

	.dataa(\ctrl_unit|Selector13~3_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~8 .lut_mask = 16'hE444;
defparam \ctrl_unit|Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \ctrl_unit|Selector13~6 (
// Equation(s):
// \ctrl_unit|Selector13~6_combout  = (!\ID|OP [5] & (!\ID|OP [4] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [3]))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~6 .lut_mask = 16'h0032;
defparam \ctrl_unit|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \ctrl_unit|Selector13~9 (
// Equation(s):
// \ctrl_unit|Selector13~9_combout  = (\ctrl_unit|Selector13~6_combout  & (\ID|OP [3] & ((\ctrl_unit|Add4~2_combout )))) # (!\ctrl_unit|Selector13~6_combout  & (((\ctrl_unit|alu_op [2]))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|Selector13~6_combout ),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~9 .lut_mask = 16'hAC0C;
defparam \ctrl_unit|Selector13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N18
cycloneive_lcell_comb \ctrl_unit|Selector13~10 (
// Equation(s):
// \ctrl_unit|Selector13~10_combout  = (\ctrl_unit|Selector13~2_combout  & (((!\ctrl_unit|addr_rnum_src[0]~0_combout  & \ctrl_unit|Add4~2_combout )))) # (!\ctrl_unit|Selector13~2_combout  & (\ctrl_unit|alu_op [2]))

	.dataa(\ctrl_unit|Selector13~2_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~10 .lut_mask = 16'h4E44;
defparam \ctrl_unit|Selector13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneive_lcell_comb \ctrl_unit|Selector13~11 (
// Equation(s):
// \ctrl_unit|Selector13~11_combout  = (\ID|OP [0] & ((\ctrl_unit|Selector13~9_combout ) # ((\ID|OP [1])))) # (!\ID|OP [0] & (((\ctrl_unit|Selector13~10_combout  & !\ID|OP [1]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector13~9_combout ),
	.datac(\ctrl_unit|Selector13~10_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~11 .lut_mask = 16'hAAD8;
defparam \ctrl_unit|Selector13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N2
cycloneive_lcell_comb \ctrl_unit|Selector13~14 (
// Equation(s):
// \ctrl_unit|Selector13~14_combout  = (\ID|OP [1] & ((\ctrl_unit|Selector13~11_combout  & (\ctrl_unit|Selector13~13_combout )) # (!\ctrl_unit|Selector13~11_combout  & ((\ctrl_unit|Selector13~8_combout ))))) # (!\ID|OP [1] & 
// (((\ctrl_unit|Selector13~11_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|Selector13~13_combout ),
	.datac(\ctrl_unit|Selector13~8_combout ),
	.datad(\ctrl_unit|Selector13~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~14 .lut_mask = 16'hDDA0;
defparam \ctrl_unit|Selector13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \reg_file[7][7]~6 (
// Equation(s):
// \reg_file[7][7]~6_combout  = (\Decoder0~0_combout  & \reg_file[7][7]~5_combout )

	.dataa(gnd),
	.datab(\Decoder0~0_combout ),
	.datac(gnd),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[7][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][7]~6 .lut_mask = 16'hCC00;
defparam \reg_file[7][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N9
dffeas \reg_file[7][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][11] .is_wysiwyg = "true";
defparam \reg_file[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \ID|PSWb[3]~0 (
// Equation(s):
// \ID|PSWb[3]~0_combout  = (instr_reg[11] & (!instr_reg[12] & instr_reg[10]))

	.dataa(instr_reg[11]),
	.datab(gnd),
	.datac(instr_reg[12]),
	.datad(instr_reg[10]),
	.cin(gnd),
	.combout(\ID|PSWb[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[3]~0 .lut_mask = 16'h0A00;
defparam \ID|PSWb[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \ID|SRCCON[1]~0 (
// Equation(s):
// \ID|SRCCON[1]~0_combout  = (instr_reg[9]) # (instr_reg[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[9]),
	.datad(instr_reg[8]),
	.cin(gnd),
	.combout(\ID|SRCCON[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|SRCCON[1]~0 .lut_mask = 16'hFFF0;
defparam \ID|SRCCON[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \ID|SRCCON[1]~1 (
// Equation(s):
// \ID|SRCCON[1]~1_combout  = (!instr_reg[13] & (instr_reg[14] & ((instr_reg[11]) # (!instr_reg[12]))))

	.dataa(instr_reg[11]),
	.datab(instr_reg[12]),
	.datac(instr_reg[13]),
	.datad(instr_reg[14]),
	.cin(gnd),
	.combout(\ID|SRCCON[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|SRCCON[1]~1 .lut_mask = 16'h0B00;
defparam \ID|SRCCON[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \ID|SRCCON[1]~2 (
// Equation(s):
// \ID|SRCCON[1]~2_combout  = (instr_reg[15]) # ((\ID|SRCCON[1]~1_combout  & ((!\ID|SRCCON[1]~0_combout ) # (!\ID|PSWb[3]~0_combout ))))

	.dataa(\ID|PSWb[3]~0_combout ),
	.datab(instr_reg[15]),
	.datac(\ID|SRCCON[1]~0_combout ),
	.datad(\ID|SRCCON[1]~1_combout ),
	.cin(gnd),
	.combout(\ID|SRCCON[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|SRCCON[1]~2 .lut_mask = 16'hDFCC;
defparam \ID|SRCCON[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \ID|SRCCON[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|SRCCON[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|SRCCON [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|SRCCON[2] .is_wysiwyg = "true";
defparam \ID|SRCCON[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \ctrl_unit|Mux2~0 (
// Equation(s):
// \ctrl_unit|Mux2~0_combout  = (\ctrl_unit|dbus_rnum_src[0]~0_combout  & (((\ID|SRCCON [2])))) # (!\ctrl_unit|dbus_rnum_src[0]~0_combout  & ((\ctrl_unit|cpucycle [0]) # ((!\ctrl_unit|cpucycle [2]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|SRCCON [2]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|dbus_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux2~0 .lut_mask = 16'hCCAF;
defparam \ctrl_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \ctrl_unit|dbus_rnum_src[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[2] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \reg_file[15][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][6] .is_wysiwyg = "true";
defparam \reg_file[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \reg_file[7][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][6] .is_wysiwyg = "true";
defparam \reg_file[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \reg_file[3][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][6] .is_wysiwyg = "true";
defparam \reg_file[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \reg_file[11][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][6] .is_wysiwyg = "true";
defparam \reg_file[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \Mux89~7 (
// Equation(s):
// \Mux89~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[11][6]~q ))) # (!\ctrl_unit|dbus_rnum_src [3] & (\reg_file[3][6]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[3][6]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\reg_file[11][6]~q ),
	.cin(gnd),
	.combout(\Mux89~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~7 .lut_mask = 16'hF4A4;
defparam \Mux89~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \Mux89~8 (
// Equation(s):
// \Mux89~8_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux89~7_combout  & (\reg_file[15][6]~q )) # (!\Mux89~7_combout  & ((\reg_file[7][6]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux89~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[15][6]~q ),
	.datac(\reg_file[7][6]~q ),
	.datad(\Mux89~7_combout ),
	.cin(gnd),
	.combout(\Mux89~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~8 .lut_mask = 16'hDDA0;
defparam \Mux89~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneive_lcell_comb \ctrl_unit|Mux31~0 (
// Equation(s):
// \ctrl_unit|Mux31~0_combout  = (\ID|SRCCON [2]) # (!\ctrl_unit|dbus_rnum_dst[0]~12_combout )

	.dataa(\ctrl_unit|dbus_rnum_dst[0]~12_combout ),
	.datab(\ID|SRCCON [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux31~0 .lut_mask = 16'hDDDD;
defparam \ctrl_unit|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N16
cycloneive_lcell_comb \ctrl_unit|Mux31~1 (
// Equation(s):
// \ctrl_unit|Mux31~1_combout  = (\ctrl_unit|dbus_rnum_dst[0]~17_combout  & (((\ID|DST [2])))) # (!\ctrl_unit|dbus_rnum_dst[0]~17_combout  & (\ctrl_unit|Mux33~1_combout  & (\ctrl_unit|Mux31~0_combout )))

	.dataa(\ctrl_unit|Mux33~1_combout ),
	.datab(\ctrl_unit|Mux31~0_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~17_combout ),
	.datad(\ID|DST [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux31~1 .lut_mask = 16'hF808;
defparam \ctrl_unit|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~feeder (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~feeder_combout  = \ctrl_unit|Mux31~1_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|Mux31~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|dbus_rnum_dst[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~24 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~24_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [5]) # ((\ID|OP [4] & \ID|OP [2]))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~24 .lut_mask = 16'hCC80;
defparam \ctrl_unit|dbus_rnum_dst[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~1 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~1_combout  = (!\ctrl_unit|cpucycle [0] & (!\ID|OP [1] & \ID|PRPO~q ))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(gnd),
	.datac(\ID|OP [1]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~1 .lut_mask = 16'h0500;
defparam \ctrl_unit|ctrl_reg_bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~21 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~21_combout  = (!\ID|OP [0] & ((\ID|OP [5]) # ((!\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [1]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~21 .lut_mask = 16'h2223;
defparam \ctrl_unit|dbus_rnum_dst[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~22 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~22_combout  = (!\ID|OP [2] & ((\ID|OP [4] & (\ctrl_unit|ctrl_reg_bus~1_combout )) # (!\ID|OP [4] & ((\ctrl_unit|dbus_rnum_dst[0]~21_combout )))))

	.dataa(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~21_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~22 .lut_mask = 16'h2230;
defparam \ctrl_unit|dbus_rnum_dst[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~23 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~23_combout  = (\ID|OP [1] & ((\ID|OP [5]) # ((\ID|OP [0] & \ctrl_unit|dbus_rnum_dst[0]~6_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~23 .lut_mask = 16'hA8A0;
defparam \ctrl_unit|dbus_rnum_dst[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~25 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~25_combout  = (\ID|OP [3] & ((\ctrl_unit|dbus_rnum_dst[0]~24_combout ) # ((\ctrl_unit|dbus_rnum_dst[0]~22_combout ) # (\ctrl_unit|dbus_rnum_dst[0]~23_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~24_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~22_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~23_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~25 .lut_mask = 16'hAAA8;
defparam \ctrl_unit|dbus_rnum_dst[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~35 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~35_combout  = (\ctrl_unit|Selector35~0_combout  & ((\ID|OP [4] & ((\ID|OP [5]))) # (!\ID|OP [4] & (!\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [5]))))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|Selector35~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~35 .lut_mask = 16'hC100;
defparam \ctrl_unit|dbus_rnum_dst[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~28 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~28_combout  = (\ID|OP [1] & (((\ID|OP [5])))) # (!\ID|OP [1] & ((\ctrl_unit|cpucycle [0] & ((\ID|OP [5]))) # (!\ctrl_unit|cpucycle [0] & (\ID|PRPO~q ))))

	.dataa(\ID|PRPO~q ),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~28 .lut_mask = 16'hFE02;
defparam \ctrl_unit|dbus_rnum_dst[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~30 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~30_combout  = (\ID|OP [4] & (((\ctrl_unit|dbus_rnum_dst[0]~28_combout )))) # (!\ID|OP [4] & (\ID|OP [0] & (\ctrl_unit|alu_op[5]~4_combout )))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_op[5]~4_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~28_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~30 .lut_mask = 16'hF088;
defparam \ctrl_unit|dbus_rnum_dst[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~26 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~26_combout  = (\ID|OP [5] & ((\ctrl_unit|ctrl_reg_bus~1_combout ))) # (!\ID|OP [5] & (!\ctrl_unit|cex_code_ctrl|result~combout ))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(gnd),
	.datac(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~26 .lut_mask = 16'hF055;
defparam \ctrl_unit|dbus_rnum_dst[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~27 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~27_combout  = (\ID|OP [0] & (((\ID|OP [4])))) # (!\ID|OP [0] & ((\ID|OP [4] & ((\ID|OP [5]))) # (!\ID|OP [4] & (\ctrl_unit|dbus_rnum_dst[0]~26_combout ))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~26_combout ),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~27 .lut_mask = 16'hF4A4;
defparam \ctrl_unit|dbus_rnum_dst[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~29 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~29_combout  = (\ctrl_unit|dbus_rnum_dst[0]~27_combout  & (((\ctrl_unit|dbus_rnum_dst[0]~28_combout ) # (!\ID|OP [0])))) # (!\ctrl_unit|dbus_rnum_dst[0]~27_combout  & (!\ctrl_unit|Selector39~18_combout  & ((\ID|OP [0]))))

	.dataa(\ctrl_unit|Selector39~18_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~27_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~28_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~29 .lut_mask = 16'hD1CC;
defparam \ctrl_unit|dbus_rnum_dst[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~36 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~36_combout  = (\ID|OP [2] & (\ID|OP [1] & ((\ctrl_unit|dbus_rnum_dst[0]~29_combout )))) # (!\ID|OP [2] & (!\ID|OP [1] & (\ctrl_unit|dbus_rnum_dst[0]~30_combout )))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~30_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~29_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~36 .lut_mask = 16'h9810;
defparam \ctrl_unit|dbus_rnum_dst[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N22
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~31 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~31_combout  = (!\ID|OP [3] & (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|dbus_rnum_dst[0]~35_combout ) # (\ctrl_unit|dbus_rnum_dst[0]~36_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~35_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~36_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~31 .lut_mask = 16'h4440;
defparam \ctrl_unit|dbus_rnum_dst[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~18 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~18_combout  = (\ID|OP [1] & (((\ID|OP [5]) # (!\ID|OP [2])) # (!\ID|OP [4]))) # (!\ID|OP [1] & ((\ID|OP [4]) # ((\ID|OP [2]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~18 .lut_mask = 16'hFE7E;
defparam \ctrl_unit|dbus_rnum_dst[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~19 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~19_combout  = (\ctrl_unit|dbus_rnum_dst[2]~18_combout ) # ((\ctrl_unit|cpucycle [1]) # ((\ctrl_unit|Selector22~11_combout ) # (\ID|OP [3])))

	.dataa(\ctrl_unit|dbus_rnum_dst[2]~18_combout ),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|Selector22~11_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~19 .lut_mask = 16'hFFFE;
defparam \ctrl_unit|dbus_rnum_dst[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~20 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~20_combout  = ((!\ctrl_unit|cpucycle [0] & \ctrl_unit|dbus_rnum_dst[2]~19_combout )) # (!\ctrl_unit|data_bus_ctrl~19_combout )

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~19_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~20 .lut_mask = 16'h4F4F;
defparam \ctrl_unit|dbus_rnum_dst[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[2]~32 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[2]~32_combout  = (!\ctrl_unit|dbus_rnum_dst[2]~20_combout  & ((\ctrl_unit|cpucycle [1]) # ((!\ctrl_unit|dbus_rnum_dst[2]~25_combout  & !\ctrl_unit|dbus_rnum_dst[2]~31_combout ))))

	.dataa(\ctrl_unit|cpucycle [1]),
	.datab(\ctrl_unit|dbus_rnum_dst[2]~25_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[2]~31_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[2]~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2]~32 .lut_mask = 16'h00AB;
defparam \ctrl_unit|dbus_rnum_dst[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N15
dffeas \ctrl_unit|dbus_rnum_dst[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|dbus_rnum_dst[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|dbus_rnum_dst[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[2] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [4] & (!\ctrl_unit|dbus_rnum_dst [1] & \ctrl_unit|dbus_rnum_dst [2])))

	.dataa(\ctrl_unit|dbus_rnum_dst [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [2]),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0200;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \reg_file[13][0]~46 (
// Equation(s):
// \reg_file[13][0]~46_combout  = (\Decoder0~1_combout  & \reg_file[9][0]~43_combout )

	.dataa(\Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[13][0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][0]~46 .lut_mask = 16'hAA00;
defparam \reg_file[13][0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \reg_file[13][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][6] .is_wysiwyg = "true";
defparam \reg_file[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \reg_file[5][0]~41 (
// Equation(s):
// \reg_file[5][0]~41_combout  = (\Decoder0~1_combout  & \reg_file[7][7]~5_combout )

	.dataa(\Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[5][0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][0]~41 .lut_mask = 16'hAA00;
defparam \reg_file[5][0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \reg_file[5][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][6] .is_wysiwyg = "true";
defparam \reg_file[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [4] & (!\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [2])))

	.dataa(\ctrl_unit|dbus_rnum_dst [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [2]),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0002;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \reg_file[9][0]~44 (
// Equation(s):
// \reg_file[9][0]~44_combout  = (\reg_file[9][0]~43_combout  & \Decoder0~2_combout )

	.dataa(gnd),
	.datab(\reg_file[9][0]~43_combout ),
	.datac(gnd),
	.datad(\Decoder0~2_combout ),
	.cin(gnd),
	.combout(\reg_file[9][0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][0]~44 .lut_mask = 16'hCC00;
defparam \reg_file[9][0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \reg_file[9][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][6] .is_wysiwyg = "true";
defparam \reg_file[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \reg_file[1][0]~45 (
// Equation(s):
// \reg_file[1][0]~45_combout  = (\Decoder0~2_combout  & \reg_file[7][7]~5_combout )

	.dataa(\Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[1][0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][0]~45 .lut_mask = 16'hAA00;
defparam \reg_file[1][0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \reg_file[1][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][6] .is_wysiwyg = "true";
defparam \reg_file[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \Mux89~0 (
// Equation(s):
// \Mux89~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & (\reg_file[9][6]~q )) # (!\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[1][6]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[9][6]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\reg_file[1][6]~q ),
	.cin(gnd),
	.combout(\Mux89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~0 .lut_mask = 16'hE5E0;
defparam \Mux89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \Mux89~1 (
// Equation(s):
// \Mux89~1_combout  = (\Mux89~0_combout  & ((\reg_file[13][6]~q ) # ((!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux89~0_combout  & (((\reg_file[5][6]~q  & \ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[13][6]~q ),
	.datab(\reg_file[5][6]~q ),
	.datac(\Mux89~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux89~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~1 .lut_mask = 16'hACF0;
defparam \Mux89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [4] & (\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [2])))

	.dataa(\ctrl_unit|dbus_rnum_dst [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [2]),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h0010;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \reg_file[10][0]~47 (
// Equation(s):
// \reg_file[10][0]~47_combout  = (\Decoder0~3_combout  & \reg_file[9][0]~43_combout )

	.dataa(\Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[10][0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][0]~47 .lut_mask = 16'hAA00;
defparam \reg_file[10][0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \reg_file[10][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][6] .is_wysiwyg = "true";
defparam \reg_file[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (!\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [4] & (\ctrl_unit|dbus_rnum_dst [1] & \ctrl_unit|dbus_rnum_dst [2])))

	.dataa(\ctrl_unit|dbus_rnum_dst [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [2]),
	.cin(gnd),
	.combout(\Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = 16'h1000;
defparam \Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \reg_file[14][0]~50 (
// Equation(s):
// \reg_file[14][0]~50_combout  = (\Decoder0~4_combout  & \reg_file[9][0]~43_combout )

	.dataa(gnd),
	.datab(\Decoder0~4_combout ),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[14][0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][0]~50 .lut_mask = 16'hCC00;
defparam \reg_file[14][0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \reg_file[14][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][6] .is_wysiwyg = "true";
defparam \reg_file[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \reg_file[2][0]~49 (
// Equation(s):
// \reg_file[2][0]~49_combout  = (\reg_file[7][7]~5_combout  & \Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file[7][7]~5_combout ),
	.datad(\Decoder0~3_combout ),
	.cin(gnd),
	.combout(\reg_file[2][0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][0]~49 .lut_mask = 16'hF000;
defparam \reg_file[2][0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \reg_file[2][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][6] .is_wysiwyg = "true";
defparam \reg_file[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \reg_file[6][6]~feeder (
// Equation(s):
// \reg_file[6][6]~feeder_combout  = \reg_file~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~18_combout ),
	.cin(gnd),
	.combout(\reg_file[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][6]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \reg_file[6][0]~48 (
// Equation(s):
// \reg_file[6][0]~48_combout  = (\Decoder0~4_combout  & \reg_file[7][7]~5_combout )

	.dataa(gnd),
	.datab(\Decoder0~4_combout ),
	.datac(gnd),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[6][0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][0]~48 .lut_mask = 16'hCC00;
defparam \reg_file[6][0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \reg_file[6][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][6] .is_wysiwyg = "true";
defparam \reg_file[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \Mux89~2 (
// Equation(s):
// \Mux89~2_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[6][6]~q ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[2][6]~q ))))

	.dataa(\reg_file[2][6]~q ),
	.datab(\reg_file[6][6]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux89~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~2 .lut_mask = 16'hFC0A;
defparam \Mux89~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \Mux89~3 (
// Equation(s):
// \Mux89~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux89~2_combout  & ((\reg_file[14][6]~q ))) # (!\Mux89~2_combout  & (\reg_file[10][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux89~2_combout ))))

	.dataa(\reg_file[10][6]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[14][6]~q ),
	.datad(\Mux89~2_combout ),
	.cin(gnd),
	.combout(\Mux89~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~3 .lut_mask = 16'hF388;
defparam \Mux89~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = (!\ctrl_unit|dbus_rnum_dst [4] & (!\ctrl_unit|dbus_rnum_dst [1] & (!\ctrl_unit|dbus_rnum_dst [2] & !\ctrl_unit|dbus_rnum_dst [0])))

	.dataa(\ctrl_unit|dbus_rnum_dst [4]),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|dbus_rnum_dst [2]),
	.datad(\ctrl_unit|dbus_rnum_dst [0]),
	.cin(gnd),
	.combout(\Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = 16'h0001;
defparam \Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \reg_file[8][0]~52 (
// Equation(s):
// \reg_file[8][0]~52_combout  = (\Decoder0~6_combout  & \reg_file[9][0]~43_combout )

	.dataa(\Decoder0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[8][0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][0]~52 .lut_mask = 16'hAA00;
defparam \reg_file[8][0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \reg_file[8][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][6] .is_wysiwyg = "true";
defparam \reg_file[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (!\ctrl_unit|dbus_rnum_dst [4] & (!\ctrl_unit|dbus_rnum_dst [1] & (\ctrl_unit|dbus_rnum_dst [2] & !\ctrl_unit|dbus_rnum_dst [0])))

	.dataa(\ctrl_unit|dbus_rnum_dst [4]),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|dbus_rnum_dst [2]),
	.datad(\ctrl_unit|dbus_rnum_dst [0]),
	.cin(gnd),
	.combout(\Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = 16'h0010;
defparam \Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \reg_file[12][0]~54 (
// Equation(s):
// \reg_file[12][0]~54_combout  = (\Decoder0~5_combout  & \reg_file[9][0]~43_combout )

	.dataa(gnd),
	.datab(\Decoder0~5_combout ),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[12][0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][0]~54 .lut_mask = 16'hCC00;
defparam \reg_file[12][0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \reg_file[12][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][6] .is_wysiwyg = "true";
defparam \reg_file[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \reg_file[4][0]~51 (
// Equation(s):
// \reg_file[4][0]~51_combout  = (\Decoder0~5_combout  & \reg_file[7][7]~5_combout )

	.dataa(gnd),
	.datab(\Decoder0~5_combout ),
	.datac(gnd),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[4][0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[4][0]~51 .lut_mask = 16'hCC00;
defparam \reg_file[4][0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \reg_file[4][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][6] .is_wysiwyg = "true";
defparam \reg_file[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \reg_file[0][0]~53 (
// Equation(s):
// \reg_file[0][0]~53_combout  = (\Decoder0~6_combout  & \reg_file[7][7]~5_combout )

	.dataa(gnd),
	.datab(\Decoder0~6_combout ),
	.datac(gnd),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[0][0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][0]~53 .lut_mask = 16'hCC00;
defparam \reg_file[0][0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \reg_file[0][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][6] .is_wysiwyg = "true";
defparam \reg_file[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \Mux89~4 (
// Equation(s):
// \Mux89~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\reg_file[4][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (!\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[0][6]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[4][6]~q ),
	.datad(\reg_file[0][6]~q ),
	.cin(gnd),
	.combout(\Mux89~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~4 .lut_mask = 16'hB9A8;
defparam \Mux89~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \Mux89~5 (
// Equation(s):
// \Mux89~5_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux89~4_combout  & ((\reg_file[12][6]~q ))) # (!\Mux89~4_combout  & (\reg_file[8][6]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux89~4_combout ))))

	.dataa(\reg_file[8][6]~q ),
	.datab(\reg_file[12][6]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\Mux89~4_combout ),
	.cin(gnd),
	.combout(\Mux89~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~5 .lut_mask = 16'hCFA0;
defparam \Mux89~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \Mux89~6 (
// Equation(s):
// \Mux89~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux89~3_combout ) # ((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (((!\ctrl_unit|dbus_rnum_src [0] & \Mux89~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\Mux89~3_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\Mux89~5_combout ),
	.cin(gnd),
	.combout(\Mux89~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~6 .lut_mask = 16'hADA8;
defparam \Mux89~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \Mux89~9 (
// Equation(s):
// \Mux89~9_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux89~6_combout  & (\Mux89~8_combout )) # (!\Mux89~6_combout  & ((\Mux89~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux89~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\Mux89~8_combout ),
	.datac(\Mux89~1_combout ),
	.datad(\Mux89~6_combout ),
	.cin(gnd),
	.combout(\Mux89~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~9 .lut_mask = 16'hDDA0;
defparam \Mux89~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \instr_reg[6]~14 (
// Equation(s):
// \instr_reg[6]~14_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][6]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux89~9_combout )))

	.dataa(\reg_file[16][6]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux89~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[6]~14 .lut_mask = 16'hBB88;
defparam \instr_reg[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \mdr[6]~14 (
// Equation(s):
// \mdr[6]~14_combout  = (\reg_file~24_combout  & (\instr_reg[6]~14_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [6])))

	.dataa(\reg_file~24_combout ),
	.datab(\instr_reg[6]~14_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [6]),
	.cin(gnd),
	.combout(\mdr[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[6]~14 .lut_mask = 16'hDD88;
defparam \mdr[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \ctrl_unit|Selector54~0 (
// Equation(s):
// \ctrl_unit|Selector54~0_combout  = (\ID|OP [0] & (\ID|DST [2])) # (!\ID|OP [0] & ((\ID|SRCCON [2])))

	.dataa(\ID|DST [2]),
	.datab(\ID|OP [0]),
	.datac(gnd),
	.datad(\ID|SRCCON [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector54~0 .lut_mask = 16'hBB88;
defparam \ctrl_unit|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~3 (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~3_combout  = (\ctrl_unit|addr_rnum_src[0]~2_combout  & (!\ID|PRPO~q  & \ctrl_unit|data_bus_ctrl~21_combout ))

	.dataa(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datab(\ID|PRPO~q ),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl~21_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~3 .lut_mask = 16'h2200;
defparam \ctrl_unit|addr_rnum_src[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N27
dffeas \ctrl_unit|addr_rnum_src[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Selector54~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_rnum_src [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[2] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_rnum_src[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \ctrl_unit|Selector55~0 (
// Equation(s):
// \ctrl_unit|Selector55~0_combout  = (\ID|OP [0] & (\ID|DST [1])) # (!\ID|OP [0] & ((\ID|SRCCON [1])))

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(\ID|DST [1]),
	.datad(\ID|SRCCON [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector55~0 .lut_mask = 16'hF3C0;
defparam \ctrl_unit|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N23
dffeas \ctrl_unit|addr_rnum_src[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Selector55~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_rnum_src [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[1] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_rnum_src[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \reg_file[7][8]~23 (
// Equation(s):
// \reg_file[7][8]~23_combout  = (\ctrl_unit|data_bus_ctrl [5]) # (\ctrl_unit|data_bus_ctrl [3] $ (\ctrl_unit|data_bus_ctrl [4]))

	.dataa(\ctrl_unit|data_bus_ctrl [5]),
	.datab(\ctrl_unit|data_bus_ctrl [3]),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file[7][8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][8]~23 .lut_mask = 16'hBBEE;
defparam \reg_file[7][8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \reg_file[8][8]~61 (
// Equation(s):
// \reg_file[8][8]~61_combout  = (\Decoder0~6_combout  & \reg_file[9][0]~43_combout )

	.dataa(gnd),
	.datab(\Decoder0~6_combout ),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[8][8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][8]~61 .lut_mask = 16'hCC00;
defparam \reg_file[8][8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \reg_file[8][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][13] .is_wysiwyg = "true";
defparam \reg_file[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \reg_file[9][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][13] .is_wysiwyg = "true";
defparam \reg_file[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneive_lcell_comb \ctrl_unit|Mux16~0 (
// Equation(s):
// \ctrl_unit|Mux16~0_combout  = (\ctrl_unit|alu_rnum_dst[1]~15_combout  & (((\ID|DST [0])))) # (!\ctrl_unit|alu_rnum_dst[1]~15_combout  & (((\ID|SRCCON [0])) # (!\ctrl_unit|alu_rnum_dst[1]~13_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst[1]~13_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[1]~15_combout ),
	.datac(\ID|DST [0]),
	.datad(\ID|SRCCON [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux16~0 .lut_mask = 16'hF3D1;
defparam \ctrl_unit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[0]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[0]~feeder_combout  = \ctrl_unit|Mux16~0_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|Mux16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[0]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|alu_rnum_dst[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~12 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~12_combout  = (!\ctrl_unit|cpucycle [1] & \ctrl_unit|cpucycle [0])

	.dataa(\ctrl_unit|cpucycle [1]),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~12 .lut_mask = 16'h5050;
defparam \ctrl_unit|alu_rnum_dst[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~16 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~16_combout  = (\ID|OP [3] & ((\ID|OP [2]) # (\ID|OP [0]))) # (!\ID|OP [3] & (\ID|OP [2] & \ID|OP [0]))

	.dataa(\ID|OP [3]),
	.datab(gnd),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~16 .lut_mask = 16'hFAA0;
defparam \ctrl_unit|alu_rnum_dst[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~33 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~33_combout  = (\ID|OP [1]) # ((\ID|OP [4] & ((\ctrl_unit|alu_rnum_dst[1]~16_combout ))) # (!\ID|OP [4] & (\ID|OP [0])))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|alu_rnum_dst[1]~16_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~33 .lut_mask = 16'hFEAE;
defparam \ctrl_unit|alu_rnum_dst[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~21 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~21_combout  = (\ID|OP [4] & (((!\ctrl_unit|alu_rnum_dst[1]~33_combout  & !\ctrl_unit|ctrl_reg_bus~1_combout )))) # (!\ID|OP [4] & ((\ctrl_unit|alu_rnum_dst[1]~33_combout  & ((!\ctrl_unit|ctrl_reg_bus~1_combout ))) # 
// (!\ctrl_unit|alu_rnum_dst[1]~33_combout  & (\ctrl_unit|Selector39~18_combout ))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|Selector39~18_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[1]~33_combout ),
	.datad(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~21 .lut_mask = 16'h045E;
defparam \ctrl_unit|alu_rnum_dst[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~22 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~22_combout  = ((\ctrl_unit|cpucycle [0] & \ID|OP [5])) # (!\ctrl_unit|alu_rnum_dst[1]~21_combout )

	.dataa(\ctrl_unit|alu_rnum_dst[1]~21_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~22 .lut_mask = 16'hF555;
defparam \ctrl_unit|alu_rnum_dst[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N6
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~23 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~23_combout  = (\ID|OP [5] & (((!\ctrl_unit|Selector48~0_combout )))) # (!\ID|OP [5] & (((\ctrl_unit|data_bus_ctrl~4_combout )) # (!\ctrl_unit|cex_code_ctrl|result~combout )))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ctrl_unit|data_bus_ctrl~4_combout ),
	.datad(\ctrl_unit|Selector48~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~23 .lut_mask = 16'h51FB;
defparam \ctrl_unit|alu_rnum_dst[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~24 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~24_combout  = (\ctrl_unit|cpucycle [0] & \ID|OP [5])

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~24 .lut_mask = 16'hAA00;
defparam \ctrl_unit|alu_rnum_dst[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~25 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~25_combout  = (\ID|OP [4] & (((\ctrl_unit|ctrl_reg_bus~1_combout ) # (\ctrl_unit|alu_rnum_dst[1]~24_combout )))) # (!\ID|OP [4] & (\ctrl_unit|alu_rnum_dst[1]~23_combout ))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|alu_rnum_dst[1]~23_combout ),
	.datac(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[1]~24_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~25 .lut_mask = 16'hEEE4;
defparam \ctrl_unit|alu_rnum_dst[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~26 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~26_combout  = (\ID|OP [3] & ((\ctrl_unit|alu_rnum_dst[1]~22_combout ) # ((\ID|OP [2])))) # (!\ID|OP [3] & (((\ctrl_unit|alu_rnum_dst[1]~25_combout  & !\ID|OP [2]))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|alu_rnum_dst[1]~22_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[1]~25_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~26 .lut_mask = 16'hAAD8;
defparam \ctrl_unit|alu_rnum_dst[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~19 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~19_combout  = (\ID|OP [0] & (\ctrl_unit|cpucycle [0] & !\ID|OP [5]))

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~19 .lut_mask = 16'h00C0;
defparam \ctrl_unit|alu_rnum_dst[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~17 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~17_combout  = (\ctrl_unit|alu_rnum_dst[1]~16_combout ) # ((\ctrl_unit|ctrl_reg_bus~1_combout ) # ((\ID|OP [5] & \ctrl_unit|cpucycle [0])))

	.dataa(\ctrl_unit|alu_rnum_dst[1]~16_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~17 .lut_mask = 16'hFFEA;
defparam \ctrl_unit|alu_rnum_dst[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~18 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~18_combout  = (\ID|OP [1] & (((\ID|OP [4])))) # (!\ID|OP [1] & ((\ID|OP [4] & ((\ctrl_unit|alu_rnum_dst[1]~17_combout ))) # (!\ID|OP [4] & (!\ctrl_unit|Selector39~18_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|Selector39~18_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|alu_rnum_dst[1]~17_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~18 .lut_mask = 16'hF1A1;
defparam \ctrl_unit|alu_rnum_dst[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~20 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~20_combout  = (\ID|OP [1] & ((\ctrl_unit|alu_rnum_dst[1]~18_combout  & (!\ctrl_unit|alu_rnum_dst[1]~19_combout )) # (!\ctrl_unit|alu_rnum_dst[1]~18_combout  & ((\ctrl_unit|dbus_rnum_dst[0]~26_combout ))))) # (!\ID|OP [1] & 
// (((\ctrl_unit|alu_rnum_dst[1]~18_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|alu_rnum_dst[1]~19_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[1]~18_combout ),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~26_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~20 .lut_mask = 16'h7A70;
defparam \ctrl_unit|alu_rnum_dst[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~27 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~27_combout  = (\ID|OP [3] & ((\ID|OP [2] & ((\ID|OP [4]))) # (!\ID|OP [2] & (\ID|OP [0])))) # (!\ID|OP [3] & (\ID|OP [0] & ((\ID|OP [2]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~27 .lut_mask = 16'hCAA0;
defparam \ctrl_unit|alu_rnum_dst[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~28 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~28_combout  = (!\ctrl_unit|ctrl_reg_bus~1_combout  & ((\ID|OP [1] & (!\ID|OP [4])) # (!\ID|OP [1] & ((!\ctrl_unit|alu_rnum_dst[1]~27_combout )))))

	.dataa(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|alu_rnum_dst[1]~27_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~28 .lut_mask = 16'h1015;
defparam \ctrl_unit|alu_rnum_dst[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~29 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~29_combout  = ((\ID|OP [5] & \ctrl_unit|cpucycle [0])) # (!\ctrl_unit|alu_rnum_dst[1]~28_combout )

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|alu_rnum_dst[1]~28_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~29 .lut_mask = 16'hA0FF;
defparam \ctrl_unit|alu_rnum_dst[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~30 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~30_combout  = (\ctrl_unit|alu_rnum_dst[1]~26_combout  & (((\ctrl_unit|alu_rnum_dst[1]~29_combout )) # (!\ID|OP [2]))) # (!\ctrl_unit|alu_rnum_dst[1]~26_combout  & (\ID|OP [2] & (\ctrl_unit|alu_rnum_dst[1]~20_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst[1]~26_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|alu_rnum_dst[1]~20_combout ),
	.datad(\ctrl_unit|alu_rnum_dst[1]~29_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~30 .lut_mask = 16'hEA62;
defparam \ctrl_unit|alu_rnum_dst[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~32 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~32_combout  = (!\ctrl_unit|cpucycle [0] & (((\ID|PRPO~q  & \ID|OP [5])) # (!\ctrl_unit|alu_op[3]~9_combout )))

	.dataa(\ID|PRPO~q ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|alu_op[3]~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~32 .lut_mask = 16'h2033;
defparam \ctrl_unit|alu_rnum_dst[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~31 (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~31_combout  = (!\ctrl_unit|alu_rnum_dst[2]~32_combout  & (\ctrl_unit|data_bus_ctrl~19_combout  & ((!\ctrl_unit|alu_rnum_dst[1]~30_combout ) # (!\ctrl_unit|alu_rnum_dst[1]~12_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst[1]~12_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[1]~30_combout ),
	.datac(\ctrl_unit|alu_rnum_dst[2]~32_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~19_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~31 .lut_mask = 16'h0700;
defparam \ctrl_unit|alu_rnum_dst[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \ctrl_unit|alu_rnum_dst[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_dst[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_dst[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[0] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[9][13]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[8][13]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[8][13]~q ),
	.datac(\reg_file[9][13]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hFA44;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \reg_file[12][8]~59 (
// Equation(s):
// \reg_file[12][8]~59_combout  = (\reg_file[9][0]~43_combout  & \Decoder0~5_combout )

	.dataa(gnd),
	.datab(\reg_file[9][0]~43_combout ),
	.datac(gnd),
	.datad(\Decoder0~5_combout ),
	.cin(gnd),
	.combout(\reg_file[12][8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][8]~59 .lut_mask = 16'hCC00;
defparam \reg_file[12][8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N31
dffeas \reg_file[12][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][13] .is_wysiwyg = "true";
defparam \reg_file[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \reg_file[13][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][13] .is_wysiwyg = "true";
defparam \reg_file[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout  & (((\reg_file[13][13]~q ) # (!\ctrl_unit|alu_rnum_dst [2])))) # (!\Mux18~0_combout  & (\reg_file[12][13]~q  & (\ctrl_unit|alu_rnum_dst [2])))

	.dataa(\Mux18~0_combout ),
	.datab(\reg_file[12][13]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[13][13]~q ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hEA4A;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \reg_file[11][8]~62 (
// Equation(s):
// \reg_file[11][8]~62_combout  = (\reg_file[9][0]~43_combout  & \Decoder0~7_combout )

	.dataa(\reg_file[9][0]~43_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder0~7_combout ),
	.cin(gnd),
	.combout(\reg_file[11][8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][8]~62 .lut_mask = 16'hAA00;
defparam \reg_file[11][8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N7
dffeas \reg_file[11][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][13] .is_wysiwyg = "true";
defparam \reg_file[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N9
dffeas \reg_file[15][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][13] .is_wysiwyg = "true";
defparam \reg_file[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \reg_file[10][13]~feeder (
// Equation(s):
// \reg_file[10][13]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(\reg_file~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][13]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \reg_file[10][8]~60 (
// Equation(s):
// \reg_file[10][8]~60_combout  = (\Decoder0~3_combout  & \reg_file[9][0]~43_combout )

	.dataa(gnd),
	.datab(\Decoder0~3_combout ),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[10][8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][8]~60 .lut_mask = 16'hCC00;
defparam \reg_file[10][8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N31
dffeas \reg_file[10][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][13] .is_wysiwyg = "true";
defparam \reg_file[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \reg_file[14][8]~58 (
// Equation(s):
// \reg_file[14][8]~58_combout  = (\Decoder0~4_combout  & \reg_file[9][0]~43_combout )

	.dataa(gnd),
	.datab(\Decoder0~4_combout ),
	.datac(gnd),
	.datad(\reg_file[9][0]~43_combout ),
	.cin(gnd),
	.combout(\reg_file[14][8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][8]~58 .lut_mask = 16'hCC00;
defparam \reg_file[14][8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \reg_file[14][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][13] .is_wysiwyg = "true";
defparam \reg_file[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \Mux18~7 (
// Equation(s):
// \Mux18~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[14][13]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[10][13]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[10][13]~q ),
	.datac(\reg_file[14][13]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~7 .lut_mask = 16'hFA44;
defparam \Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \Mux18~8 (
// Equation(s):
// \Mux18~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux18~7_combout  & ((\reg_file[15][13]~q ))) # (!\Mux18~7_combout  & (\reg_file[11][13]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux18~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[11][13]~q ),
	.datac(\reg_file[15][13]~q ),
	.datad(\Mux18~7_combout ),
	.cin(gnd),
	.combout(\Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~8 .lut_mask = 16'hF588;
defparam \Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \reg_file[5][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][13] .is_wysiwyg = "true";
defparam \reg_file[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \reg_file[1][13]~feeder (
// Equation(s):
// \reg_file[1][13]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \reg_file[1][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][13] .is_wysiwyg = "true";
defparam \reg_file[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \reg_file[0][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][13] .is_wysiwyg = "true";
defparam \reg_file[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[1][13]~q ) # ((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[0][13]~q  & !\ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\reg_file[1][13]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[0][13]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = 16'hCCB8;
defparam \Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \reg_file[4][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][13] .is_wysiwyg = "true";
defparam \reg_file[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \Mux18~5 (
// Equation(s):
// \Mux18~5_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux18~4_combout  & (\reg_file[5][13]~q )) # (!\Mux18~4_combout  & ((\reg_file[4][13]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux18~4_combout ))))

	.dataa(\reg_file[5][13]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux18~4_combout ),
	.datad(\reg_file[4][13]~q ),
	.cin(gnd),
	.combout(\Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~5 .lut_mask = 16'hBCB0;
defparam \Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \reg_file[7][13]~feeder (
// Equation(s):
// \reg_file[7][13]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(\reg_file~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][13]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N1
dffeas \reg_file[7][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][13] .is_wysiwyg = "true";
defparam \reg_file[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \reg_file[3][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][13] .is_wysiwyg = "true";
defparam \reg_file[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \reg_file[6][13]~feeder (
// Equation(s):
// \reg_file[6][13]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(\reg_file~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][13]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N23
dffeas \reg_file[6][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][13] .is_wysiwyg = "true";
defparam \reg_file[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[6][13]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[2][13]~q )))))

	.dataa(\reg_file[6][13]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[2][13]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hEE30;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux18~2_combout  & (\reg_file[7][13]~q )) # (!\Mux18~2_combout  & ((\reg_file[3][13]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux18~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[7][13]~q ),
	.datac(\reg_file[3][13]~q ),
	.datad(\Mux18~2_combout ),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hDDA0;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \Mux18~6 (
// Equation(s):
// \Mux18~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [1] & ((\Mux18~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\Mux18~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\Mux18~5_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux18~3_combout ),
	.cin(gnd),
	.combout(\Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~6 .lut_mask = 16'hF4A4;
defparam \Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \Mux18~9 (
// Equation(s):
// \Mux18~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux18~6_combout  & ((\Mux18~8_combout ))) # (!\Mux18~6_combout  & (\Mux18~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux18~6_combout ))))

	.dataa(\Mux18~1_combout ),
	.datab(\Mux18~8_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux18~6_combout ),
	.cin(gnd),
	.combout(\Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~9 .lut_mask = 16'hCFA0;
defparam \Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \reg_file[16][13]~feeder (
// Equation(s):
// \reg_file[16][13]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N27
dffeas \reg_file[16][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][13] .is_wysiwyg = "true";
defparam \reg_file[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[3]~2 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[3]~2_combout  = (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|alu_rnum_src [3]) # (!\ctrl_unit|Selector33~4_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\ctrl_unit|Selector33~4_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[3]~2 .lut_mask = 16'h00CF;
defparam \ctrl_unit|alu_rnum_src[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \ID|Mux12~0 (
// Equation(s):
// \ID|Mux12~0_combout  = (instr_reg[10] & instr_reg[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[10]),
	.datad(instr_reg[11]),
	.cin(gnd),
	.combout(\ID|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux12~0 .lut_mask = 16'hF000;
defparam \ID|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \ID|RC~0 (
// Equation(s):
// \ID|RC~0_combout  = (!instr_reg[12] & (instr_reg[14] & (!instr_reg[13] & !instr_reg[15])))

	.dataa(instr_reg[12]),
	.datab(instr_reg[14]),
	.datac(instr_reg[13]),
	.datad(instr_reg[15]),
	.cin(gnd),
	.combout(\ID|RC~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|RC~0 .lut_mask = 16'h0004;
defparam \ID|RC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \ID|RC~1 (
// Equation(s):
// \ID|RC~1_combout  = (\ID|Mux12~0_combout  & (((\ID|RC~q )))) # (!\ID|Mux12~0_combout  & ((\ID|RC~0_combout  & (instr_reg[7])) # (!\ID|RC~0_combout  & ((\ID|RC~q )))))

	.dataa(\ID|Mux12~0_combout ),
	.datab(instr_reg[7]),
	.datac(\ID|RC~q ),
	.datad(\ID|RC~0_combout ),
	.cin(gnd),
	.combout(\ID|RC~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|RC~1 .lut_mask = 16'hE4F0;
defparam \ID|RC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N23
dffeas \ID|RC (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|RC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|RC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|RC .is_wysiwyg = "true";
defparam \ID|RC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \ctrl_unit|Selector48~2 (
// Equation(s):
// \ctrl_unit|Selector48~2_combout  = (\ID|OP [5] & (\ctrl_unit|Selector48~0_combout  & ((\ctrl_unit|addr_rnum_src[0]~0_combout )))) # (!\ID|OP [5] & (((\ID|RC~q ))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Selector48~0_combout ),
	.datac(\ID|RC~q ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~2 .lut_mask = 16'hD850;
defparam \ctrl_unit|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \ctrl_unit|Selector48~1 (
// Equation(s):
// \ctrl_unit|Selector48~1_combout  = (\ID|OP [2] & (((\ctrl_unit|Selector49~0_combout ) # (\ID|OP [5])))) # (!\ID|OP [2] & (\ctrl_unit|Selector49~1_combout  & ((!\ID|OP [5]))))

	.dataa(\ctrl_unit|Selector49~1_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector49~0_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~1 .lut_mask = 16'hCCE2;
defparam \ctrl_unit|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \ctrl_unit|Selector48~3 (
// Equation(s):
// \ctrl_unit|Selector48~3_combout  = (\ctrl_unit|Selector48~2_combout  & ((\ctrl_unit|alu_rnum_src [3]) # (\ctrl_unit|Selector48~1_combout  $ (\ID|OP [5])))) # (!\ctrl_unit|Selector48~2_combout  & (\ctrl_unit|alu_rnum_src [3] & ((\ID|OP [5]) # 
// (!\ctrl_unit|Selector48~1_combout ))))

	.dataa(\ctrl_unit|Selector48~2_combout ),
	.datab(\ctrl_unit|Selector48~1_combout ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector48~3 .lut_mask = 16'hF2B8;
defparam \ctrl_unit|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[3]~3 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[3]~3_combout  = ((\ctrl_unit|alu_rnum_src[3]~2_combout ) # ((\ctrl_unit|cpucycle [0] & \ctrl_unit|Selector48~3_combout ))) # (!\ctrl_unit|cpucycle [2])

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|alu_rnum_src[3]~2_combout ),
	.datad(\ctrl_unit|Selector48~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[3]~3 .lut_mask = 16'hFDF5;
defparam \ctrl_unit|alu_rnum_src[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \ctrl_unit|alu_rnum_src[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[3] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \s_bus[13]~154 (
// Equation(s):
// \s_bus[13]~154_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[6][13]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[4][13]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[4][13]~q ),
	.datad(\reg_file[6][13]~q ),
	.cin(gnd),
	.combout(\s_bus[13]~154_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~154 .lut_mask = 16'hDC98;
defparam \s_bus[13]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \s_bus[13]~155 (
// Equation(s):
// \s_bus[13]~155_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~154_combout  & (\reg_file[14][13]~q )) # (!\s_bus[13]~154_combout  & ((\reg_file[12][13]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~154_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[14][13]~q ),
	.datac(\reg_file[12][13]~q ),
	.datad(\s_bus[13]~154_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~155_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~155 .lut_mask = 16'hDDA0;
defparam \s_bus[13]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~9 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~9_combout  = (\ID|OP [2] & (((!\ID|OP [5])))) # (!\ID|OP [2] & (\ctrl_unit|Selector48~0_combout  & (\ID|OP [5] & \ctrl_unit|addr_rnum_src[0]~0_combout )))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|Selector48~0_combout ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~9 .lut_mask = 16'h4A0A;
defparam \ctrl_unit|alu_rnum_src[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~10 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~10_combout  = (\ctrl_unit|alu_rnum_src[2]~9_combout  & (((\ctrl_unit|Selector49~0_combout ) # (\ID|OP [5])))) # (!\ctrl_unit|alu_rnum_src[2]~9_combout  & (\ctrl_unit|Selector49~1_combout  & ((!\ID|OP [5]))))

	.dataa(\ctrl_unit|Selector49~1_combout ),
	.datab(\ctrl_unit|alu_rnum_src[2]~9_combout ),
	.datac(\ctrl_unit|Selector49~0_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~10 .lut_mask = 16'hCCE2;
defparam \ctrl_unit|alu_rnum_src[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~11 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~11_combout  = (\ctrl_unit|cpucycle [0] & (((!\ID|OP [5] & \ID|SRCCON [2])))) # (!\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector33~4_combout ))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector33~4_combout ),
	.datac(\ID|OP [5]),
	.datad(\ID|SRCCON [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~11 .lut_mask = 16'h4E44;
defparam \ctrl_unit|alu_rnum_src[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[2]~12 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[2]~12_combout  = (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|alu_rnum_src[2]~10_combout  & ((\ctrl_unit|alu_rnum_src[2]~11_combout ))) # (!\ctrl_unit|alu_rnum_src[2]~10_combout  & (\ctrl_unit|alu_rnum_src [2])))) # 
// (!\ctrl_unit|cpucycle [0] & (((\ctrl_unit|alu_rnum_src [2] & \ctrl_unit|alu_rnum_src[2]~11_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src[2]~10_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|alu_rnum_src[2]~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2]~12 .lut_mask = 16'hF840;
defparam \ctrl_unit|alu_rnum_src[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \ctrl_unit|alu_rnum_src[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[2] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \s_bus[13]~156 (
// Equation(s):
// \s_bus[13]~156_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[3][13]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[1][13]~q )))))

	.dataa(\reg_file[3][13]~q ),
	.datab(\reg_file[1][13]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[13]~156_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~156 .lut_mask = 16'hFA0C;
defparam \s_bus[13]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \s_bus[13]~157 (
// Equation(s):
// \s_bus[13]~157_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~156_combout  & (\reg_file[11][13]~q )) # (!\s_bus[13]~156_combout  & ((\reg_file[9][13]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~156_combout ))))

	.dataa(\reg_file[11][13]~q ),
	.datab(\reg_file[9][13]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[13]~156_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~157_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~157 .lut_mask = 16'hAFC0;
defparam \s_bus[13]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \ctrl_unit|Mux21~0 (
// Equation(s):
// \ctrl_unit|Mux21~0_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [5] & (\ID|WB~q )) # (!\ID|OP [5] & ((\ID|SRCCON [0]))))) # (!\ctrl_unit|cpucycle [0] & (\ID|WB~q ))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|WB~q ),
	.datac(\ID|SRCCON [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux21~0 .lut_mask = 16'hCCE4;
defparam \ctrl_unit|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[1]~6 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[1]~6_combout  = (\ID|OP [2] & ((\ID|OP [3]) # (\ID|OP [1] $ (\ID|OP [0])))) # (!\ID|OP [2] & (\ID|OP [3] & ((\ID|OP [1]) # (\ID|OP [0]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1]~6 .lut_mask = 16'hFE60;
defparam \ctrl_unit|alu_rnum_src[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[1]~16 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[1]~16_combout  = (\ID|OP [4] & (((\ctrl_unit|alu_rnum_src[1]~6_combout )))) # (!\ID|OP [4] & (!\ID|OP [5] & ((\ctrl_unit|alu_rnum_src[1]~5_combout ))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|alu_rnum_src[1]~6_combout ),
	.datad(\ctrl_unit|alu_rnum_src[1]~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1]~16 .lut_mask = 16'hD1C0;
defparam \ctrl_unit|alu_rnum_src[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[1]~7 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[1]~7_combout  = (\ctrl_unit|alu_rnum_src[1]~16_combout ) # ((\ID|OP [5] & ((!\ID|PRPO~q ) # (!\ctrl_unit|addr_rnum_src[0]~2_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src[0]~2_combout ),
	.datab(\ctrl_unit|alu_rnum_src[1]~16_combout ),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1]~7 .lut_mask = 16'hDFCC;
defparam \ctrl_unit|alu_rnum_src[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~4 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~4_combout  = (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|cpucycle [1]) # (\ctrl_unit|Selector33~4_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|Selector33~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~4 .lut_mask = 16'h3330;
defparam \ctrl_unit|alu_rnum_src[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[0]~8 (
// Equation(s):
// \ctrl_unit|alu_rnum_src[0]~8_combout  = (\ctrl_unit|data_bus_ctrl~19_combout  & (!\ctrl_unit|alu_rnum_src[0]~4_combout  & ((!\ctrl_unit|alu_rnum_dst[1]~12_combout ) # (!\ctrl_unit|alu_rnum_src[1]~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src[1]~7_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[1]~12_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~19_combout ),
	.datad(\ctrl_unit|alu_rnum_src[0]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0]~8 .lut_mask = 16'h0070;
defparam \ctrl_unit|alu_rnum_src[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \ctrl_unit|alu_rnum_src[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_unit|cpucycle [1]),
	.sload(vcc),
	.ena(\ctrl_unit|alu_rnum_src[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[0] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \s_bus[13]~158 (
// Equation(s):
// \s_bus[13]~158_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[2][13]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[0][13]~q ))))

	.dataa(\reg_file[0][13]~q ),
	.datab(\reg_file[2][13]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[13]~158_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~158 .lut_mask = 16'hFC0A;
defparam \s_bus[13]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \s_bus[13]~159 (
// Equation(s):
// \s_bus[13]~159_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~158_combout  & ((\reg_file[10][13]~q ))) # (!\s_bus[13]~158_combout  & (\reg_file[8][13]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~158_combout ))))

	.dataa(\reg_file[8][13]~q ),
	.datab(\reg_file[10][13]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[13]~158_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~159_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~159 .lut_mask = 16'hCFA0;
defparam \s_bus[13]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \s_bus[13]~160 (
// Equation(s):
// \s_bus[13]~160_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\s_bus[13]~157_combout )) # (!\ctrl_unit|alu_rnum_src [0] & ((\s_bus[13]~159_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\s_bus[13]~157_combout ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\s_bus[13]~159_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~160_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~160 .lut_mask = 16'hE5E0;
defparam \s_bus[13]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \s_bus[13]~161 (
// Equation(s):
// \s_bus[13]~161_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3]) # (\reg_file[7][13]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[5][13]~q  & (!\ctrl_unit|alu_rnum_src [3])))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[5][13]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\reg_file[7][13]~q ),
	.cin(gnd),
	.combout(\s_bus[13]~161_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~161 .lut_mask = 16'hAEA4;
defparam \s_bus[13]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \s_bus[13]~162 (
// Equation(s):
// \s_bus[13]~162_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[13]~161_combout  & (\reg_file[15][13]~q )) # (!\s_bus[13]~161_combout  & ((\reg_file[13][13]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[13]~161_combout ))))

	.dataa(\reg_file[15][13]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[13][13]~q ),
	.datad(\s_bus[13]~161_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~162_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~162 .lut_mask = 16'hBBC0;
defparam \s_bus[13]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \s_bus[13]~163 (
// Equation(s):
// \s_bus[13]~163_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[13]~160_combout  & ((\s_bus[13]~162_combout ))) # (!\s_bus[13]~160_combout  & (\s_bus[13]~155_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[13]~160_combout ))))

	.dataa(\s_bus[13]~155_combout ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[13]~160_combout ),
	.datad(\s_bus[13]~162_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~163_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~163 .lut_mask = 16'hF838;
defparam \s_bus[13]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \s_bus[13]~164 (
// Equation(s):
// \s_bus[13]~164_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][13]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[13]~163_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\reg_file[16][13]~q ),
	.datad(\s_bus[13]~163_combout ),
	.cin(gnd),
	.combout(\s_bus[13]~164_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[13]~164 .lut_mask = 16'hFDEC;
defparam \s_bus[13]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~51 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~51_combout  = (\ctrl_unit|alu_op [4] & !\ctrl_unit|alu_op [3])

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~51 .lut_mask = 16'h0C0C;
defparam \arithmetic_logic_unit|Reg3[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \ctrl_unit|Selector15~14 (
// Equation(s):
// \ctrl_unit|Selector15~14_combout  = (\ID|WB~q  & ((\ID|OP [4]) # ((\ID|OP [0] & \ID|OP [3]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|WB~q ),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~14 .lut_mask = 16'hCC80;
defparam \ctrl_unit|Selector15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \ID|INC (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|PRPO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|INC .is_wysiwyg = "true";
defparam \ID|INC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \ctrl_unit|Selector15~15 (
// Equation(s):
// \ctrl_unit|Selector15~15_combout  = (\ID|INC~q  & (\ctrl_unit|addr_rnum_src[0]~0_combout  & ((\ID|OP [5]) # (!\ID|OP [0]))))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [5]),
	.datac(\ID|INC~q ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~15 .lut_mask = 16'hD000;
defparam \ctrl_unit|Selector15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \ctrl_unit|Selector15~16 (
// Equation(s):
// \ctrl_unit|Selector15~16_combout  = (\ctrl_unit|Selector9~6_combout  & ((\ctrl_unit|Selector15~14_combout ) # ((\ctrl_unit|Selector15~15_combout )))) # (!\ctrl_unit|Selector9~6_combout  & (((\ctrl_unit|alu_op [0]))))

	.dataa(\ctrl_unit|Selector15~14_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|Selector15~15_combout ),
	.datad(\ctrl_unit|Selector9~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~16 .lut_mask = 16'hFACC;
defparam \ctrl_unit|Selector15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \ctrl_unit|Selector15~13 (
// Equation(s):
// \ctrl_unit|Selector15~13_combout  = (\ctrl_unit|Selector13~2_combout  & (\ID|WB~q  & ((!\ctrl_unit|addr_rnum_src[0]~0_combout )))) # (!\ctrl_unit|Selector13~2_combout  & (((\ctrl_unit|alu_op [0]))))

	.dataa(\ID|WB~q ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|Selector13~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~13 .lut_mask = 16'h0ACC;
defparam \ctrl_unit|Selector15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \ctrl_unit|Selector15~17 (
// Equation(s):
// \ctrl_unit|Selector15~17_combout  = (\ID|OP [1] & ((\ctrl_unit|Selector15~13_combout ))) # (!\ID|OP [1] & (\ctrl_unit|Selector15~16_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|Selector15~16_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|Selector15~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~17 .lut_mask = 16'hFC0C;
defparam \ctrl_unit|Selector15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \ctrl_unit|Selector15~8 (
// Equation(s):
// \ctrl_unit|Selector15~8_combout  = (\ID|OP [1] & (((\ID|OP [0])))) # (!\ID|OP [1] & ((\ID|OP [0] & ((\ctrl_unit|Selector13~6_combout ))) # (!\ID|OP [0] & (\ctrl_unit|Selector13~2_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|Selector13~2_combout ),
	.datac(\ctrl_unit|Selector13~6_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~8 .lut_mask = 16'hFA44;
defparam \ctrl_unit|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \ctrl_unit|Selector15~9 (
// Equation(s):
// \ctrl_unit|Selector15~9_combout  = (\ctrl_unit|Selector15~8_combout  & ((\ctrl_unit|Selector13~4_combout ) # ((!\ID|OP [1])))) # (!\ctrl_unit|Selector15~8_combout  & (((\ID|OP [1] & \ctrl_unit|Selector13~3_combout ))))

	.dataa(\ctrl_unit|Selector13~4_combout ),
	.datab(\ctrl_unit|Selector15~8_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|Selector13~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~9 .lut_mask = 16'hBC8C;
defparam \ctrl_unit|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \ctrl_unit|Selector15~20 (
// Equation(s):
// \ctrl_unit|Selector15~20_combout  = (!\ID|OP [3] & ((\ID|OP [1] $ (\ID|OP [0])) # (!\ID|OP [4])))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~20 .lut_mask = 16'h1331;
defparam \ctrl_unit|Selector15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \ctrl_unit|Selector15~12 (
// Equation(s):
// \ctrl_unit|Selector15~12_combout  = (\ctrl_unit|Selector15~9_combout  & (((\ID|WB~q  & !\ctrl_unit|Selector15~20_combout )))) # (!\ctrl_unit|Selector15~9_combout  & (\ctrl_unit|alu_op [0]))

	.dataa(\ctrl_unit|Selector15~9_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ID|WB~q ),
	.datad(\ctrl_unit|Selector15~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~12 .lut_mask = 16'h44E4;
defparam \ctrl_unit|Selector15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \ctrl_unit|Selector15~18 (
// Equation(s):
// \ctrl_unit|Selector15~18_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [2] & ((\ctrl_unit|Selector15~12_combout ))) # (!\ID|OP [2] & (\ctrl_unit|Selector15~17_combout )))) # (!\ctrl_unit|cpucycle [0] & (((\ID|OP [2]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector15~17_combout ),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector15~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~18 .lut_mask = 16'hF858;
defparam \ctrl_unit|Selector15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N16
cycloneive_lcell_comb \ctrl_unit|Selector15~10 (
// Equation(s):
// \ctrl_unit|Selector15~10_combout  = (\ID|OP [1]) # (((\ID|OP [0] & !\ID|OP [5])) # (!\ctrl_unit|addr_rnum_src[0]~0_combout ))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~10 .lut_mask = 16'hCFEF;
defparam \ctrl_unit|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N30
cycloneive_lcell_comb \ctrl_unit|alu_op~23 (
// Equation(s):
// \ctrl_unit|alu_op~23_combout  = (\ID|PRPO~q  & ((\ctrl_unit|alu_op [0]))) # (!\ID|PRPO~q  & (\ID|INC~q ))

	.dataa(\ID|INC~q ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(gnd),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op~23 .lut_mask = 16'hCCAA;
defparam \ctrl_unit|alu_op~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \ctrl_unit|Selector13~5 (
// Equation(s):
// \ctrl_unit|Selector13~5_combout  = (\ID|OP [5] & (!\ID|OP [3] & (!\ID|OP [1] & !\ID|OP [4])))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~5 .lut_mask = 16'h0002;
defparam \ctrl_unit|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N22
cycloneive_lcell_comb \ctrl_unit|Selector15~11 (
// Equation(s):
// \ctrl_unit|Selector15~11_combout  = (\ctrl_unit|Selector15~10_combout  & ((\ctrl_unit|alu_op [0]) # ((\ctrl_unit|alu_op~23_combout  & \ctrl_unit|Selector13~5_combout )))) # (!\ctrl_unit|Selector15~10_combout  & (\ctrl_unit|alu_op~23_combout  & 
// ((\ctrl_unit|Selector13~5_combout ))))

	.dataa(\ctrl_unit|Selector15~10_combout ),
	.datab(\ctrl_unit|alu_op~23_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|Selector13~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~11 .lut_mask = 16'hECA0;
defparam \ctrl_unit|Selector15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \ctrl_unit|Selector15~19 (
// Equation(s):
// \ctrl_unit|Selector15~19_combout  = (\ctrl_unit|Selector15~18_combout  & ((\ctrl_unit|cpucycle [0]) # ((\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|Selector15~18_combout  & (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector15~11_combout ))))

	.dataa(\ctrl_unit|Selector15~18_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|Selector15~11_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector15~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector15~19 .lut_mask = 16'hB9A8;
defparam \ctrl_unit|Selector15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \ctrl_unit|alu_op[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector15~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[0] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~70 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~70_combout  = (\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [4] & (\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1])))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~70 .lut_mask = 16'h2000;
defparam \arithmetic_logic_unit|Reg3[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~49 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~49_combout  = (!\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [4] & !\ctrl_unit|alu_op [1]))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~49 .lut_mask = 16'h0050;
defparam \arithmetic_logic_unit|Reg3[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~15 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~15_combout  = (\ctrl_unit|alu_op [0] & !\Mux28~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\Mux28~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~15 .lut_mask = 16'h00F0;
defparam \arithmetic_logic_unit|Reg3[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \reg_file[10][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][7] .is_wysiwyg = "true";
defparam \reg_file[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \reg_file[14][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][7] .is_wysiwyg = "true";
defparam \reg_file[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \reg_file[6][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][7] .is_wysiwyg = "true";
defparam \reg_file[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \reg_file[2][7]~feeder (
// Equation(s):
// \reg_file[2][7]~feeder_combout  = \reg_file~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~20_combout ),
	.cin(gnd),
	.combout(\reg_file[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \reg_file[2][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][7] .is_wysiwyg = "true";
defparam \reg_file[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\reg_file[6][7]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[2][7]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[6][7]~q ),
	.datad(\reg_file[2][7]~q ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hB9A8;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux24~0_combout  & ((\reg_file[14][7]~q ))) # (!\Mux24~0_combout  & (\reg_file[10][7]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux24~0_combout ))))

	.dataa(\reg_file[10][7]~q ),
	.datab(\reg_file[14][7]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux24~0_combout ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hCFA0;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \reg_file[7][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][7] .is_wysiwyg = "true";
defparam \reg_file[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \reg_file[11][7]~feeder (
// Equation(s):
// \reg_file[11][7]~feeder_combout  = \reg_file~20_combout 

	.dataa(\reg_file~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][7]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \reg_file[11][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][7] .is_wysiwyg = "true";
defparam \reg_file[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \reg_file[3][7]~feeder (
// Equation(s):
// \reg_file[3][7]~feeder_combout  = \reg_file~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \reg_file[3][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][7] .is_wysiwyg = "true";
defparam \reg_file[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \Mux24~7 (
// Equation(s):
// \Mux24~7_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (\reg_file[11][7]~q )) # (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[3][7]~q )))))

	.dataa(\reg_file[11][7]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[3][7]~q ),
	.cin(gnd),
	.combout(\Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~7 .lut_mask = 16'hE3E0;
defparam \Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N17
dffeas \reg_file[15][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][7] .is_wysiwyg = "true";
defparam \reg_file[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \Mux24~8 (
// Equation(s):
// \Mux24~8_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux24~7_combout  & ((\reg_file[15][7]~q ))) # (!\Mux24~7_combout  & (\reg_file[7][7]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux24~7_combout ))))

	.dataa(\reg_file[7][7]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux24~7_combout ),
	.datad(\reg_file[15][7]~q ),
	.cin(gnd),
	.combout(\Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~8 .lut_mask = 16'hF838;
defparam \Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \reg_file[13][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][7] .is_wysiwyg = "true";
defparam \reg_file[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \reg_file[5][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][7] .is_wysiwyg = "true";
defparam \reg_file[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \reg_file[1][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][7] .is_wysiwyg = "true";
defparam \reg_file[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \reg_file[9][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][7] .is_wysiwyg = "true";
defparam \reg_file[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[9][7]~q ))) # (!\ctrl_unit|alu_rnum_dst [3] & (\reg_file[1][7]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[1][7]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[9][7]~q ),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hF4A4;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux24~2_combout  & (\reg_file[13][7]~q )) # (!\Mux24~2_combout  & ((\reg_file[5][7]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux24~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[13][7]~q ),
	.datac(\reg_file[5][7]~q ),
	.datad(\Mux24~2_combout ),
	.cin(gnd),
	.combout(\Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = 16'hDDA0;
defparam \Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \reg_file[4][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][7] .is_wysiwyg = "true";
defparam \reg_file[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \reg_file[0][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][7] .is_wysiwyg = "true";
defparam \reg_file[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\reg_file[4][7]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[0][7]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[4][7]~q ),
	.datad(\reg_file[0][7]~q ),
	.cin(gnd),
	.combout(\Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = 16'hB9A8;
defparam \Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \reg_file[12][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][7] .is_wysiwyg = "true";
defparam \reg_file[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \reg_file[8][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][7] .is_wysiwyg = "true";
defparam \reg_file[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \Mux24~5 (
// Equation(s):
// \Mux24~5_combout  = (\Mux24~4_combout  & (((\reg_file[12][7]~q )) # (!\ctrl_unit|alu_rnum_dst [3]))) # (!\Mux24~4_combout  & (\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[8][7]~q ))))

	.dataa(\Mux24~4_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[12][7]~q ),
	.datad(\reg_file[8][7]~q ),
	.cin(gnd),
	.combout(\Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~5 .lut_mask = 16'hE6A2;
defparam \Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \Mux24~6 (
// Equation(s):
// \Mux24~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1]) # ((\Mux24~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [0] & (!\ctrl_unit|alu_rnum_dst [1] & ((\Mux24~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux24~3_combout ),
	.datad(\Mux24~5_combout ),
	.cin(gnd),
	.combout(\Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~6 .lut_mask = 16'hB9A8;
defparam \Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \Mux24~9 (
// Equation(s):
// \Mux24~9_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux24~6_combout  & ((\Mux24~8_combout ))) # (!\Mux24~6_combout  & (\Mux24~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux24~6_combout ))))

	.dataa(\Mux24~1_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\Mux24~8_combout ),
	.datad(\Mux24~6_combout ),
	.cin(gnd),
	.combout(\Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~9 .lut_mask = 16'hF388;
defparam \Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \reg_file[6][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][5] .is_wysiwyg = "true";
defparam \reg_file[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \reg_file[14][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][5] .is_wysiwyg = "true";
defparam \reg_file[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \reg_file[10][5]~feeder (
// Equation(s):
// \reg_file[10][5]~feeder_combout  = \reg_file~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \reg_file[10][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][5] .is_wysiwyg = "true";
defparam \reg_file[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \reg_file[2][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][5] .is_wysiwyg = "true";
defparam \reg_file[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[10][5]~q ) # ((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\reg_file[2][5]~q  & !\ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[10][5]~q ),
	.datac(\reg_file[2][5]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hAAD8;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux26~2_combout  & ((\reg_file[14][5]~q ))) # (!\Mux26~2_combout  & (\reg_file[6][5]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux26~2_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[6][5]~q ),
	.datac(\reg_file[14][5]~q ),
	.datad(\Mux26~2_combout ),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hF588;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \reg_file[4][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][5] .is_wysiwyg = "true";
defparam \reg_file[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \reg_file[8][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][5] .is_wysiwyg = "true";
defparam \reg_file[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \reg_file[0][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][5] .is_wysiwyg = "true";
defparam \reg_file[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & (\reg_file[8][5]~q )) # (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[0][5]~q )))))

	.dataa(\reg_file[8][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[0][5]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = 16'hEE30;
defparam \Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \reg_file[12][5]~feeder (
// Equation(s):
// \reg_file[12][5]~feeder_combout  = \reg_file~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \reg_file[12][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][5] .is_wysiwyg = "true";
defparam \reg_file[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \Mux26~5 (
// Equation(s):
// \Mux26~5_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux26~4_combout  & ((\reg_file[12][5]~q ))) # (!\Mux26~4_combout  & (\reg_file[4][5]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux26~4_combout ))))

	.dataa(\reg_file[4][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux26~4_combout ),
	.datad(\reg_file[12][5]~q ),
	.cin(gnd),
	.combout(\Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~5 .lut_mask = 16'hF838;
defparam \Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \Mux26~6 (
// Equation(s):
// \Mux26~6_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0]) # ((\Mux26~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [0] & ((\Mux26~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux26~3_combout ),
	.datad(\Mux26~5_combout ),
	.cin(gnd),
	.combout(\Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~6 .lut_mask = 16'hB9A8;
defparam \Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \reg_file[9][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][5] .is_wysiwyg = "true";
defparam \reg_file[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \reg_file[13][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][5] .is_wysiwyg = "true";
defparam \reg_file[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \reg_file[5][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][5] .is_wysiwyg = "true";
defparam \reg_file[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \reg_file[1][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][5] .is_wysiwyg = "true";
defparam \reg_file[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[5][5]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[1][5]~q  & !\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[5][5]~q ),
	.datab(\reg_file[1][5]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hF0AC;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux26~0_combout  & ((\reg_file[13][5]~q ))) # (!\Mux26~0_combout  & (\reg_file[9][5]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux26~0_combout ))))

	.dataa(\reg_file[9][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[13][5]~q ),
	.datad(\Mux26~0_combout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hF388;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \reg_file[7][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][5] .is_wysiwyg = "true";
defparam \reg_file[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \reg_file[3][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][5] .is_wysiwyg = "true";
defparam \reg_file[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \Mux26~7 (
// Equation(s):
// \Mux26~7_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[7][5]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((!\ctrl_unit|alu_rnum_dst [3] & \reg_file[3][5]~q ))))

	.dataa(\reg_file[7][5]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[3][5]~q ),
	.cin(gnd),
	.combout(\Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~7 .lut_mask = 16'hCBC8;
defparam \Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \reg_file[15][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][5] .is_wysiwyg = "true";
defparam \reg_file[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N1
dffeas \reg_file[11][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][5] .is_wysiwyg = "true";
defparam \reg_file[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \Mux26~8 (
// Equation(s):
// \Mux26~8_combout  = (\Mux26~7_combout  & (((\reg_file[15][5]~q )) # (!\ctrl_unit|alu_rnum_dst [3]))) # (!\Mux26~7_combout  & (\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[11][5]~q ))))

	.dataa(\Mux26~7_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[15][5]~q ),
	.datad(\reg_file[11][5]~q ),
	.cin(gnd),
	.combout(\Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~8 .lut_mask = 16'hE6A2;
defparam \Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \Mux26~9 (
// Equation(s):
// \Mux26~9_combout  = (\Mux26~6_combout  & (((\Mux26~8_combout )) # (!\ctrl_unit|alu_rnum_dst [0]))) # (!\Mux26~6_combout  & (\ctrl_unit|alu_rnum_dst [0] & (\Mux26~1_combout )))

	.dataa(\Mux26~6_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux26~1_combout ),
	.datad(\Mux26~8_combout ),
	.cin(gnd),
	.combout(\Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~9 .lut_mask = 16'hEA62;
defparam \Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~13 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~13_combout  = (!\Mux24~9_combout  & (!\Mux25~9_combout  & (!\Mux26~9_combout  & !\Mux27~9_combout )))

	.dataa(\Mux24~9_combout ),
	.datab(\Mux25~9_combout ),
	.datac(\Mux26~9_combout ),
	.datad(\Mux27~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~13 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Reg3[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \reg_file[11][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][10] .is_wysiwyg = "true";
defparam \reg_file[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \reg_file[9][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][10] .is_wysiwyg = "true";
defparam \reg_file[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \reg_file[8][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][10] .is_wysiwyg = "true";
defparam \reg_file[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N3
dffeas \reg_file[10][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][10] .is_wysiwyg = "true";
defparam \reg_file[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[10][10]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[8][10]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[8][10]~q ),
	.datac(\reg_file[10][10]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hFA44;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux21~0_combout  & (\reg_file[11][10]~q )) # (!\Mux21~0_combout  & ((\reg_file[9][10]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux21~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[11][10]~q ),
	.datac(\reg_file[9][10]~q ),
	.datad(\Mux21~0_combout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hDDA0;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \reg_file[7][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][10] .is_wysiwyg = "true";
defparam \reg_file[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \reg_file[6][10]~feeder (
// Equation(s):
// \reg_file[6][10]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N23
dffeas \reg_file[6][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][10] .is_wysiwyg = "true";
defparam \reg_file[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \reg_file[4][10]~feeder (
// Equation(s):
// \reg_file[4][10]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(\reg_file~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[4][10]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \reg_file[4][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][10] .is_wysiwyg = "true";
defparam \reg_file[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \reg_file[5][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][10] .is_wysiwyg = "true";
defparam \reg_file[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[5][10]~q ) # (\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[4][10]~q  & ((!\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\reg_file[4][10]~q ),
	.datab(\reg_file[5][10]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'hF0CA;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (\Mux21~2_combout  & ((\reg_file[7][10]~q ) # ((!\ctrl_unit|alu_rnum_dst [1])))) # (!\Mux21~2_combout  & (((\reg_file[6][10]~q  & \ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\reg_file[7][10]~q ),
	.datab(\reg_file[6][10]~q ),
	.datac(\Mux21~2_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = 16'hACF0;
defparam \Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \reg_file[3][10]~feeder (
// Equation(s):
// \reg_file[3][10]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \reg_file[3][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][10] .is_wysiwyg = "true";
defparam \reg_file[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \reg_file[1][10]~feeder (
// Equation(s):
// \reg_file[1][10]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(\reg_file~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][10]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \reg_file[1][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][10] .is_wysiwyg = "true";
defparam \reg_file[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \reg_file[0][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][10] .is_wysiwyg = "true";
defparam \reg_file[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \reg_file[2][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][10] .is_wysiwyg = "true";
defparam \reg_file[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0]) # ((\reg_file[2][10]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[0][10]~q )))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[0][10]~q ),
	.datad(\reg_file[2][10]~q ),
	.cin(gnd),
	.combout(\Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = 16'hBA98;
defparam \Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \Mux21~5 (
// Equation(s):
// \Mux21~5_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux21~4_combout  & (\reg_file[3][10]~q )) # (!\Mux21~4_combout  & ((\reg_file[1][10]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux21~4_combout ))))

	.dataa(\reg_file[3][10]~q ),
	.datab(\reg_file[1][10]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux21~4_combout ),
	.cin(gnd),
	.combout(\Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~5 .lut_mask = 16'hAFC0;
defparam \Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \Mux21~6 (
// Equation(s):
// \Mux21~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (\ctrl_unit|alu_rnum_dst [2])) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\Mux21~3_combout )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\Mux21~5_combout )))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux21~3_combout ),
	.datad(\Mux21~5_combout ),
	.cin(gnd),
	.combout(\Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~6 .lut_mask = 16'hD9C8;
defparam \Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \reg_file[15][10]~feeder (
// Equation(s):
// \reg_file[15][10]~feeder_combout  = \reg_file~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~30_combout ),
	.cin(gnd),
	.combout(\reg_file[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \reg_file[15][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][10] .is_wysiwyg = "true";
defparam \reg_file[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N1
dffeas \reg_file[14][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][10] .is_wysiwyg = "true";
defparam \reg_file[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \reg_file[13][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][10] .is_wysiwyg = "true";
defparam \reg_file[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N29
dffeas \reg_file[12][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][10] .is_wysiwyg = "true";
defparam \reg_file[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \Mux21~7 (
// Equation(s):
// \Mux21~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & (\reg_file[13][10]~q )) # (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[12][10]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[13][10]~q ),
	.datac(\reg_file[12][10]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~7 .lut_mask = 16'hEE50;
defparam \Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \Mux21~8 (
// Equation(s):
// \Mux21~8_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux21~7_combout  & (\reg_file[15][10]~q )) # (!\Mux21~7_combout  & ((\reg_file[14][10]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux21~7_combout ))))

	.dataa(\reg_file[15][10]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[14][10]~q ),
	.datad(\Mux21~7_combout ),
	.cin(gnd),
	.combout(\Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~8 .lut_mask = 16'hBBC0;
defparam \Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \Mux21~9 (
// Equation(s):
// \Mux21~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux21~6_combout  & ((\Mux21~8_combout ))) # (!\Mux21~6_combout  & (\Mux21~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux21~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\Mux21~1_combout ),
	.datac(\Mux21~6_combout ),
	.datad(\Mux21~8_combout ),
	.cin(gnd),
	.combout(\Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~9 .lut_mask = 16'hF858;
defparam \Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N31
dffeas \reg_file[15][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][9] .is_wysiwyg = "true";
defparam \reg_file[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N1
dffeas \reg_file[11][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][9] .is_wysiwyg = "true";
defparam \reg_file[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \reg_file[3][9]~feeder (
// Equation(s):
// \reg_file[3][9]~feeder_combout  = \reg_file~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~28_combout ),
	.cin(gnd),
	.combout(\reg_file[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \reg_file[3][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][9] .is_wysiwyg = "true";
defparam \reg_file[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \Mux22~7 (
// Equation(s):
// \Mux22~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[7][9]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[3][9]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[7][9]~q ),
	.datac(\reg_file[3][9]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~7 .lut_mask = 16'hEE50;
defparam \Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \Mux22~8 (
// Equation(s):
// \Mux22~8_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux22~7_combout  & (\reg_file[15][9]~q )) # (!\Mux22~7_combout  & ((\reg_file[11][9]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux22~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[15][9]~q ),
	.datac(\reg_file[11][9]~q ),
	.datad(\Mux22~7_combout ),
	.cin(gnd),
	.combout(\Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~8 .lut_mask = 16'hDDA0;
defparam \Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \reg_file[4][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][9] .is_wysiwyg = "true";
defparam \reg_file[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \reg_file[0][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][9] .is_wysiwyg = "true";
defparam \reg_file[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\reg_file[4][9]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[0][9]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[4][9]~q ),
	.datad(\reg_file[0][9]~q ),
	.cin(gnd),
	.combout(\Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~4 .lut_mask = 16'hB9A8;
defparam \Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N13
dffeas \reg_file[12][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][9] .is_wysiwyg = "true";
defparam \reg_file[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \reg_file[8][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][9] .is_wysiwyg = "true";
defparam \reg_file[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \Mux22~5 (
// Equation(s):
// \Mux22~5_combout  = (\Mux22~4_combout  & ((\reg_file[12][9]~q ) # ((!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux22~4_combout  & (((\ctrl_unit|alu_rnum_dst [3] & \reg_file[8][9]~q ))))

	.dataa(\Mux22~4_combout ),
	.datab(\reg_file[12][9]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[8][9]~q ),
	.cin(gnd),
	.combout(\Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~5 .lut_mask = 16'hDA8A;
defparam \Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \reg_file[10][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][9] .is_wysiwyg = "true";
defparam \reg_file[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \reg_file[14][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][9] .is_wysiwyg = "true";
defparam \reg_file[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \reg_file[6][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][9] .is_wysiwyg = "true";
defparam \reg_file[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \reg_file[2][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][9] .is_wysiwyg = "true";
defparam \reg_file[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[6][9]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((!\ctrl_unit|alu_rnum_dst [3] & \reg_file[2][9]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[6][9]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[2][9]~q ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'hADA8;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux22~2_combout  & ((\reg_file[14][9]~q ))) # (!\Mux22~2_combout  & (\reg_file[10][9]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux22~2_combout ))))

	.dataa(\reg_file[10][9]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[14][9]~q ),
	.datad(\Mux22~2_combout ),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'hF388;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \Mux22~6 (
// Equation(s):
// \Mux22~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\Mux22~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\Mux22~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\Mux22~5_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux22~3_combout ),
	.cin(gnd),
	.combout(\Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~6 .lut_mask = 16'hF4A4;
defparam \Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \reg_file[9][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][9] .is_wysiwyg = "true";
defparam \reg_file[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N11
dffeas \reg_file[13][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][9] .is_wysiwyg = "true";
defparam \reg_file[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \reg_file[1][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][9] .is_wysiwyg = "true";
defparam \reg_file[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \reg_file[5][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][9] .is_wysiwyg = "true";
defparam \reg_file[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[5][9]~q ) # (\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[1][9]~q  & ((!\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[1][9]~q ),
	.datab(\reg_file[5][9]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hF0CA;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux22~0_combout  & ((\reg_file[13][9]~q ))) # (!\Mux22~0_combout  & (\reg_file[9][9]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux22~0_combout ))))

	.dataa(\reg_file[9][9]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[13][9]~q ),
	.datad(\Mux22~0_combout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hF388;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \Mux22~9 (
// Equation(s):
// \Mux22~9_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux22~6_combout  & (\Mux22~8_combout )) # (!\Mux22~6_combout  & ((\Mux22~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux22~6_combout ))))

	.dataa(\Mux22~8_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux22~6_combout ),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~9 .lut_mask = 16'hBCB0;
defparam \Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \reg_file[5][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][8] .is_wysiwyg = "true";
defparam \reg_file[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \reg_file[7][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][8] .is_wysiwyg = "true";
defparam \reg_file[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \reg_file[6][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][8] .is_wysiwyg = "true";
defparam \reg_file[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \reg_file[4][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][8] .is_wysiwyg = "true";
defparam \reg_file[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[6][8]~q ) # ((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[4][8]~q  & !\ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[6][8]~q ),
	.datac(\reg_file[4][8]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hAAD8;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux23~0_combout  & ((\reg_file[7][8]~q ))) # (!\Mux23~0_combout  & (\reg_file[5][8]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux23~0_combout ))))

	.dataa(\reg_file[5][8]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[7][8]~q ),
	.datad(\Mux23~0_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hF388;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \reg_file[3][8]~feeder (
// Equation(s):
// \reg_file[3][8]~feeder_combout  = \reg_file~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~26_combout ),
	.cin(gnd),
	.combout(\reg_file[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \reg_file[3][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][8] .is_wysiwyg = "true";
defparam \reg_file[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \reg_file[2][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][8] .is_wysiwyg = "true";
defparam \reg_file[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \reg_file[0][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][8] .is_wysiwyg = "true";
defparam \reg_file[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \reg_file[1][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][8] .is_wysiwyg = "true";
defparam \reg_file[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[1][8]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[0][8]~q ))))

	.dataa(\reg_file[0][8]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[1][8]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = 16'hFC22;
defparam \Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \Mux23~5 (
// Equation(s):
// \Mux23~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux23~4_combout  & (\reg_file[3][8]~q )) # (!\Mux23~4_combout  & ((\reg_file[2][8]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux23~4_combout ))))

	.dataa(\reg_file[3][8]~q ),
	.datab(\reg_file[2][8]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux23~4_combout ),
	.cin(gnd),
	.combout(\Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~5 .lut_mask = 16'hAFC0;
defparam \Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \reg_file[11][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][8] .is_wysiwyg = "true";
defparam \reg_file[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N7
dffeas \reg_file[10][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][8] .is_wysiwyg = "true";
defparam \reg_file[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \reg_file[9][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][8] .is_wysiwyg = "true";
defparam \reg_file[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \reg_file[8][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][8] .is_wysiwyg = "true";
defparam \reg_file[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[9][8]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((!\ctrl_unit|alu_rnum_dst [1] & \reg_file[8][8]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[9][8]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[8][8]~q ),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'hADA8;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux23~2_combout  & (\reg_file[11][8]~q )) # (!\Mux23~2_combout  & ((\reg_file[10][8]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux23~2_combout ))))

	.dataa(\reg_file[11][8]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[10][8]~q ),
	.datad(\Mux23~2_combout ),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'hBBC0;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \Mux23~6 (
// Equation(s):
// \Mux23~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2]) # ((\Mux23~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (!\ctrl_unit|alu_rnum_dst [2] & (\Mux23~5_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux23~5_combout ),
	.datad(\Mux23~3_combout ),
	.cin(gnd),
	.combout(\Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~6 .lut_mask = 16'hBA98;
defparam \Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N25
dffeas \reg_file[14][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][8] .is_wysiwyg = "true";
defparam \reg_file[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \reg_file[12][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][8] .is_wysiwyg = "true";
defparam \reg_file[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \Mux23~7 (
// Equation(s):
// \Mux23~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0]) # ((\reg_file[14][8]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[12][8]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[14][8]~q ),
	.datad(\reg_file[12][8]~q ),
	.cin(gnd),
	.combout(\Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~7 .lut_mask = 16'hB9A8;
defparam \Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N27
dffeas \reg_file[15][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][8] .is_wysiwyg = "true";
defparam \reg_file[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \reg_file[13][8]~feeder (
// Equation(s):
// \reg_file[13][8]~feeder_combout  = \reg_file~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~26_combout ),
	.cin(gnd),
	.combout(\reg_file[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \reg_file[13][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][8] .is_wysiwyg = "true";
defparam \reg_file[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \Mux23~8 (
// Equation(s):
// \Mux23~8_combout  = (\Mux23~7_combout  & ((\reg_file[15][8]~q ) # ((!\ctrl_unit|alu_rnum_dst [0])))) # (!\Mux23~7_combout  & (((\reg_file[13][8]~q  & \ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\Mux23~7_combout ),
	.datab(\reg_file[15][8]~q ),
	.datac(\reg_file[13][8]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~8 .lut_mask = 16'hD8AA;
defparam \Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \Mux23~9 (
// Equation(s):
// \Mux23~9_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux23~6_combout  & ((\Mux23~8_combout ))) # (!\Mux23~6_combout  & (\Mux23~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux23~6_combout ))))

	.dataa(\Mux23~1_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux23~6_combout ),
	.datad(\Mux23~8_combout ),
	.cin(gnd),
	.combout(\Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~9 .lut_mask = 16'hF838;
defparam \Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \reg_file[15][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][11] .is_wysiwyg = "true";
defparam \reg_file[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \reg_file[11][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][11] .is_wysiwyg = "true";
defparam \reg_file[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \reg_file[3][11]~feeder (
// Equation(s):
// \reg_file[3][11]~feeder_combout  = \reg_file~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N19
dffeas \reg_file[3][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][11] .is_wysiwyg = "true";
defparam \reg_file[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \Mux20~7 (
// Equation(s):
// \Mux20~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[7][11]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[3][11]~q )))))

	.dataa(\reg_file[7][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[3][11]~q ),
	.cin(gnd),
	.combout(\Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~7 .lut_mask = 16'hE3E0;
defparam \Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \Mux20~8 (
// Equation(s):
// \Mux20~8_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux20~7_combout  & (\reg_file[15][11]~q )) # (!\Mux20~7_combout  & ((\reg_file[11][11]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux20~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[15][11]~q ),
	.datac(\reg_file[11][11]~q ),
	.datad(\Mux20~7_combout ),
	.cin(gnd),
	.combout(\Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~8 .lut_mask = 16'hDDA0;
defparam \Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N21
dffeas \reg_file[12][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][11] .is_wysiwyg = "true";
defparam \reg_file[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \reg_file[0][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][11] .is_wysiwyg = "true";
defparam \reg_file[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \reg_file[4][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][11] .is_wysiwyg = "true";
defparam \reg_file[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = (\ctrl_unit|alu_rnum_dst [3] & (\ctrl_unit|alu_rnum_dst [2])) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[4][11]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[0][11]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[0][11]~q ),
	.datad(\reg_file[4][11]~q ),
	.cin(gnd),
	.combout(\Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~4 .lut_mask = 16'hDC98;
defparam \Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \reg_file[8][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][11] .is_wysiwyg = "true";
defparam \reg_file[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \Mux20~5 (
// Equation(s):
// \Mux20~5_combout  = (\Mux20~4_combout  & ((\reg_file[12][11]~q ) # ((!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux20~4_combout  & (((\reg_file[8][11]~q  & \ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[12][11]~q ),
	.datab(\Mux20~4_combout ),
	.datac(\reg_file[8][11]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~5 .lut_mask = 16'hB8CC;
defparam \Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \reg_file[13][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][11] .is_wysiwyg = "true";
defparam \reg_file[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \reg_file[5][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][11] .is_wysiwyg = "true";
defparam \reg_file[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \reg_file[1][11]~feeder (
// Equation(s):
// \reg_file[1][11]~feeder_combout  = \reg_file~32_combout 

	.dataa(gnd),
	.datab(\reg_file~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][11]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \reg_file[1][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][11] .is_wysiwyg = "true";
defparam \reg_file[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\reg_file[5][11]~q )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[1][11]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[5][11]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[1][11]~q ),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'hE5E0;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N7
dffeas \reg_file[9][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][11] .is_wysiwyg = "true";
defparam \reg_file[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux20~2_combout  & (\reg_file[13][11]~q )) # (!\Mux20~2_combout  & ((\reg_file[9][11]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux20~2_combout ))))

	.dataa(\reg_file[13][11]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux20~2_combout ),
	.datad(\reg_file[9][11]~q ),
	.cin(gnd),
	.combout(\Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = 16'hBCB0;
defparam \Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \Mux20~6 (
// Equation(s):
// \Mux20~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1]) # (\Mux20~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [0] & (\Mux20~5_combout  & (!\ctrl_unit|alu_rnum_dst [1])))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\Mux20~5_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux20~3_combout ),
	.cin(gnd),
	.combout(\Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~6 .lut_mask = 16'hAEA4;
defparam \Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N5
dffeas \reg_file[14][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][11] .is_wysiwyg = "true";
defparam \reg_file[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \reg_file[10][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][11] .is_wysiwyg = "true";
defparam \reg_file[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \reg_file[2][11]~feeder (
// Equation(s):
// \reg_file[2][11]~feeder_combout  = \reg_file~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~32_combout ),
	.cin(gnd),
	.combout(\reg_file[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \reg_file[2][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][11] .is_wysiwyg = "true";
defparam \reg_file[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \reg_file[6][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][11] .is_wysiwyg = "true";
defparam \reg_file[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\reg_file[6][11]~q ) # (\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[2][11]~q  & ((!\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[2][11]~q ),
	.datab(\reg_file[6][11]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hF0CA;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux20~0_combout  & (\reg_file[14][11]~q )) # (!\Mux20~0_combout  & ((\reg_file[10][11]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux20~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[14][11]~q ),
	.datac(\reg_file[10][11]~q ),
	.datad(\Mux20~0_combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hDDA0;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \Mux20~9 (
// Equation(s):
// \Mux20~9_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux20~6_combout  & (\Mux20~8_combout )) # (!\Mux20~6_combout  & ((\Mux20~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux20~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\Mux20~8_combout ),
	.datac(\Mux20~6_combout ),
	.datad(\Mux20~1_combout ),
	.cin(gnd),
	.combout(\Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~9 .lut_mask = 16'hDAD0;
defparam \Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~12 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~12_combout  = (!\Mux21~9_combout  & (!\Mux22~9_combout  & (!\Mux23~9_combout  & !\Mux20~9_combout )))

	.dataa(\Mux21~9_combout ),
	.datab(\Mux22~9_combout ),
	.datac(\Mux23~9_combout ),
	.datad(\Mux20~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~12 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Reg3[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \ID|ImByte[7]~feeder (
// Equation(s):
// \ID|ImByte[7]~feeder_combout  = instr_reg[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|ImByte[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[7]~feeder .lut_mask = 16'hF0F0;
defparam \ID|ImByte[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \ID|ImByte[7] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[7] .is_wysiwyg = "true";
defparam \ID|ImByte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \byte_manipulator|dst_val[15]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[15]~feeder_combout  = \ID|ImByte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|ImByte [7]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[15]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_val[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N27
dffeas \byte_manipulator|dst_val[15] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [15]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[15] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \byte_manipulator|Mux8~0 (
// Equation(s):
// \byte_manipulator|Mux8~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [15]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [15]))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [15]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux8~0 .lut_mask = 16'hCF0C;
defparam \byte_manipulator|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N31
dffeas \byte_manipulator|dst_out[15] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[15] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (\ctrl_unit|data_bus_ctrl [5] & (!\ctrl_unit|data_bus_ctrl [3] & !\ctrl_unit|data_bus_ctrl [4]))

	.dataa(\ctrl_unit|data_bus_ctrl [5]),
	.datab(\ctrl_unit|data_bus_ctrl [3]),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h0022;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \reg_file~39 (
// Equation(s):
// \reg_file~39_combout  = (\reg_file~24_combout  & (((\instr_reg[15]~15_combout )))) # (!\reg_file~24_combout  & ((\byte_manipulator|dst_out [15]) # ((\Equal9~0_combout ))))

	.dataa(\byte_manipulator|dst_out [15]),
	.datab(\reg_file~24_combout ),
	.datac(\Equal9~0_combout ),
	.datad(\instr_reg[15]~15_combout ),
	.cin(gnd),
	.combout(\reg_file~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~39 .lut_mask = 16'hFE32;
defparam \reg_file~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \ID|PSWb[0]~feeder (
// Equation(s):
// \ID|PSWb[0]~feeder_combout  = instr_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[0]),
	.cin(gnd),
	.combout(\ID|PSWb[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[0]~feeder .lut_mask = 16'hFF00;
defparam \ID|PSWb[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \ID|PSWb[3]~1 (
// Equation(s):
// \ID|PSWb[3]~1_combout  = (instr_reg[6] & (instr_reg[8] & (instr_reg[7] & \ID|PSWb[3]~0_combout )))

	.dataa(instr_reg[6]),
	.datab(instr_reg[8]),
	.datac(instr_reg[7]),
	.datad(\ID|PSWb[3]~0_combout ),
	.cin(gnd),
	.combout(\ID|PSWb[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[3]~1 .lut_mask = 16'h8000;
defparam \ID|PSWb[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \ID|PSWb[3]~2 (
// Equation(s):
// \ID|PSWb[3]~2_combout  = (\ID|Decoder4~0_combout  & (!instr_reg[9] & \ID|PSWb[3]~1_combout ))

	.dataa(\ID|Decoder4~0_combout ),
	.datab(instr_reg[9]),
	.datac(gnd),
	.datad(\ID|PSWb[3]~1_combout ),
	.cin(gnd),
	.combout(\ID|PSWb[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[3]~2 .lut_mask = 16'h2200;
defparam \ID|PSWb[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N11
dffeas \ID|PSWb[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[0] .is_wysiwyg = "true";
defparam \ID|PSWb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \ctrl_unit|psw[0]~0 (
// Equation(s):
// \ctrl_unit|psw[0]~0_combout  = (\ID|PSWb [0] & (!\ID|OP [1])) # (!\ID|PSWb [0] & ((\ctrl_unit|psw [0])))

	.dataa(\ID|PSWb [0]),
	.datab(\ID|OP [1]),
	.datac(gnd),
	.datad(\ctrl_unit|psw [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[0]~0 .lut_mask = 16'h7722;
defparam \ctrl_unit|psw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \ctrl_unit|psw[0]~feeder (
// Equation(s):
// \ctrl_unit|psw[0]~feeder_combout  = \ctrl_unit|psw[0]~0_combout 

	.dataa(\ctrl_unit|psw[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[0]~feeder .lut_mask = 16'hAAAA;
defparam \ctrl_unit|psw[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \reg_file[14][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][0] .is_wysiwyg = "true";
defparam \reg_file[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \reg_file[10][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][0] .is_wysiwyg = "true";
defparam \reg_file[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \s_bus[0]~18 (
// Equation(s):
// \s_bus[0]~18_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[11][0]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[10][0]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[10][0]~q ),
	.datad(\reg_file[11][0]~q ),
	.cin(gnd),
	.combout(\s_bus[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~18 .lut_mask = 16'hDC98;
defparam \s_bus[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \s_bus[0]~19 (
// Equation(s):
// \s_bus[0]~19_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[0]~18_combout  & ((\reg_file[15][0]~q ))) # (!\s_bus[0]~18_combout  & (\reg_file[14][0]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[0]~18_combout ))))

	.dataa(\reg_file[14][0]~q ),
	.datab(\reg_file[15][0]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\s_bus[0]~18_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~19 .lut_mask = 16'hCFA0;
defparam \s_bus[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \reg_file[12][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][0] .is_wysiwyg = "true";
defparam \reg_file[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \reg_file[13][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][0] .is_wysiwyg = "true";
defparam \reg_file[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \reg_file[9][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][0] .is_wysiwyg = "true";
defparam \reg_file[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \reg_file[8][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][0] .is_wysiwyg = "true";
defparam \reg_file[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \s_bus[0]~11 (
// Equation(s):
// \s_bus[0]~11_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2]) # ((\reg_file[9][0]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (!\ctrl_unit|alu_rnum_src [2] & ((\reg_file[8][0]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[9][0]~q ),
	.datad(\reg_file[8][0]~q ),
	.cin(gnd),
	.combout(\s_bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~11 .lut_mask = 16'hB9A8;
defparam \s_bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \s_bus[0]~12 (
// Equation(s):
// \s_bus[0]~12_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[0]~11_combout  & ((\reg_file[13][0]~q ))) # (!\s_bus[0]~11_combout  & (\reg_file[12][0]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[0]~11_combout ))))

	.dataa(\reg_file[12][0]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[13][0]~q ),
	.datad(\s_bus[0]~11_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~12 .lut_mask = 16'hF388;
defparam \s_bus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \reg_file[3][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][0] .is_wysiwyg = "true";
defparam \reg_file[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \reg_file[2][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][0] .is_wysiwyg = "true";
defparam \reg_file[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \reg_file[6][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][0] .is_wysiwyg = "true";
defparam \reg_file[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \s_bus[0]~13 (
// Equation(s):
// \s_bus[0]~13_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0]) # (\reg_file[6][0]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[2][0]~q  & (!\ctrl_unit|alu_rnum_src [0])))

	.dataa(\reg_file[2][0]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\reg_file[6][0]~q ),
	.cin(gnd),
	.combout(\s_bus[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~13 .lut_mask = 16'hCEC2;
defparam \s_bus[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \s_bus[0]~14 (
// Equation(s):
// \s_bus[0]~14_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[0]~13_combout  & ((\reg_file[7][0]~q ))) # (!\s_bus[0]~13_combout  & (\reg_file[3][0]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[0]~13_combout ))))

	.dataa(\reg_file[3][0]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[7][0]~q ),
	.datad(\s_bus[0]~13_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~14 .lut_mask = 16'hF388;
defparam \s_bus[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \reg_file[4][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][0] .is_wysiwyg = "true";
defparam \reg_file[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \reg_file[5][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][0] .is_wysiwyg = "true";
defparam \reg_file[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \reg_file[0][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][0] .is_wysiwyg = "true";
defparam \reg_file[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \reg_file[1][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][0] .is_wysiwyg = "true";
defparam \reg_file[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \s_bus[0]~15 (
// Equation(s):
// \s_bus[0]~15_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2]) # ((\reg_file[1][0]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[0][0]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[0][0]~q ),
	.datad(\reg_file[1][0]~q ),
	.cin(gnd),
	.combout(\s_bus[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~15 .lut_mask = 16'hBA98;
defparam \s_bus[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \s_bus[0]~16 (
// Equation(s):
// \s_bus[0]~16_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[0]~15_combout  & ((\reg_file[5][0]~q ))) # (!\s_bus[0]~15_combout  & (\reg_file[4][0]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[0]~15_combout ))))

	.dataa(\reg_file[4][0]~q ),
	.datab(\reg_file[5][0]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\s_bus[0]~15_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~16 .lut_mask = 16'hCFA0;
defparam \s_bus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \s_bus[0]~17 (
// Equation(s):
// \s_bus[0]~17_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\s_bus[0]~14_combout )) # (!\ctrl_unit|alu_rnum_src [1] & ((\s_bus[0]~16_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[0]~14_combout ),
	.datad(\s_bus[0]~16_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~17 .lut_mask = 16'hD9C8;
defparam \s_bus[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \s_bus[0]~20 (
// Equation(s):
// \s_bus[0]~20_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[0]~17_combout  & (\s_bus[0]~19_combout )) # (!\s_bus[0]~17_combout  & ((\s_bus[0]~12_combout ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[0]~17_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\s_bus[0]~19_combout ),
	.datac(\s_bus[0]~12_combout ),
	.datad(\s_bus[0]~17_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~20 .lut_mask = 16'hDDA0;
defparam \s_bus[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \s_bus[0]~21 (
// Equation(s):
// \s_bus[0]~21_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][0]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[0]~20_combout ))))

	.dataa(\reg_file[16][0]~q ),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\s_bus[0]~20_combout ),
	.cin(gnd),
	.combout(\s_bus[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[0]~21 .lut_mask = 16'hEFEC;
defparam \s_bus[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~4_combout  = (\ctrl_unit|alu_op [1] & (\ctrl_unit|alu_op [3] & !\ctrl_unit|alu_op [2]))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~4 .lut_mask = 16'h0088;
defparam \arithmetic_logic_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[0]~0 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[0]~0_combout  = (\arithmetic_logic_unit|Mux3~4_combout  & ((\s_bus[0]~21_combout ))) # (!\arithmetic_logic_unit|Mux3~4_combout  & (\arithmetic_logic_unit|PSW_o [0]))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|PSW_o [0]),
	.datac(\s_bus[0]~21_combout ),
	.datad(\arithmetic_logic_unit|Mux3~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[0]~0 .lut_mask = 16'hF0CC;
defparam \arithmetic_logic_unit|PSW_o[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[0]~feeder (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[0]~feeder_combout  = \arithmetic_logic_unit|PSW_o[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|PSW_o[0]~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[0]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|PSW_o[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \ctrl_unit|enables~4 (
// Equation(s):
// \ctrl_unit|enables~4_combout  = (\ctrl_unit|dbus_rnum_dst[0]~7_combout  & ((\ID|OP [5]) # ((\ctrl_unit|Selector23~9_combout  & !\ID|OP [0]))))

	.dataa(\ctrl_unit|dbus_rnum_dst[0]~7_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|Selector23~9_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|enables~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~4 .lut_mask = 16'h88A8;
defparam \ctrl_unit|enables~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \ctrl_unit|enables~5 (
// Equation(s):
// \ctrl_unit|enables~5_combout  = (\ctrl_unit|enables~4_combout  & (((!\ID|PRPO~q  & \ctrl_unit|Selector23~9_combout )) # (!\ID|OP [5])))

	.dataa(\ctrl_unit|enables~4_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|PRPO~q ),
	.datad(\ctrl_unit|Selector23~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~5 .lut_mask = 16'h2A22;
defparam \ctrl_unit|enables~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \ctrl_unit|psw_update~0 (
// Equation(s):
// \ctrl_unit|psw_update~0_combout  = (\ID|OP [2] & ((\ID|OP [3]) # (\ID|OP [0] $ (\ID|OP [1])))) # (!\ID|OP [2] & (\ID|OP [3] & ((\ID|OP [0]) # (\ID|OP [1]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~0 .lut_mask = 16'hF2E8;
defparam \ctrl_unit|psw_update~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \ctrl_unit|psw_update~1 (
// Equation(s):
// \ctrl_unit|psw_update~1_combout  = (\ctrl_unit|psw_update~0_combout  & (!\ID|OP [4] & \ID|OP [3])) # (!\ctrl_unit|psw_update~0_combout  & (\ID|OP [4]))

	.dataa(\ctrl_unit|psw_update~0_combout ),
	.datab(\ID|OP [4]),
	.datac(gnd),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~1 .lut_mask = 16'h6644;
defparam \ctrl_unit|psw_update~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \ctrl_unit|psw_update~2 (
// Equation(s):
// \ctrl_unit|psw_update~2_combout  = (\ctrl_unit|cpucycle [2] & (((\ID|OP [5]) # (!\ctrl_unit|cpucycle [0])) # (!\ctrl_unit|psw_update~1_combout )))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|psw_update~1_combout ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~2 .lut_mask = 16'hA2AA;
defparam \ctrl_unit|psw_update~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \ctrl_unit|psw_update~3 (
// Equation(s):
// \ctrl_unit|psw_update~3_combout  = (\ctrl_unit|data_bus_ctrl~19_combout  & ((\ctrl_unit|psw_update~2_combout  & (\ctrl_unit|enables~5_combout )) # (!\ctrl_unit|psw_update~2_combout  & ((\ctrl_unit|cpucycle [0])))))

	.dataa(\ctrl_unit|enables~5_combout ),
	.datab(\ctrl_unit|psw_update~2_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~19_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw_update~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw_update~3 .lut_mask = 16'hB080;
defparam \ctrl_unit|psw_update~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \ctrl_unit|psw_update (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw_update~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw_update~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw_update .is_wysiwyg = "true";
defparam \ctrl_unit|psw_update .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \reg_file[13][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][1] .is_wysiwyg = "true";
defparam \reg_file[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \reg_file[9][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][1] .is_wysiwyg = "true";
defparam \reg_file[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \reg_file[5][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][1] .is_wysiwyg = "true";
defparam \reg_file[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \reg_file[1][1]~feeder (
// Equation(s):
// \reg_file[1][1]~feeder_combout  = \reg_file~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \reg_file[1][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][1] .is_wysiwyg = "true";
defparam \reg_file[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[5][1]~q ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & (((!\ctrl_unit|alu_rnum_dst [3] & \reg_file[1][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[5][1]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[1][1]~q ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hADA8;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux30~0_combout  & (\reg_file[13][1]~q )) # (!\Mux30~0_combout  & ((\reg_file[9][1]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux30~0_combout ))))

	.dataa(\reg_file[13][1]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\reg_file[9][1]~q ),
	.datad(\Mux30~0_combout ),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hBBC0;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \reg_file[15][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][1] .is_wysiwyg = "true";
defparam \reg_file[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \reg_file[11][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][1] .is_wysiwyg = "true";
defparam \reg_file[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \reg_file[3][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][1] .is_wysiwyg = "true";
defparam \reg_file[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \reg_file[7][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][1] .is_wysiwyg = "true";
defparam \reg_file[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \Mux30~7 (
// Equation(s):
// \Mux30~7_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((\reg_file[7][1]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\reg_file[3][1]~q ))))

	.dataa(\reg_file[3][1]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[7][1]~q ),
	.cin(gnd),
	.combout(\Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~7 .lut_mask = 16'hF2C2;
defparam \Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \Mux30~8 (
// Equation(s):
// \Mux30~8_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux30~7_combout  & (\reg_file[15][1]~q )) # (!\Mux30~7_combout  & ((\reg_file[11][1]~q ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux30~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[15][1]~q ),
	.datac(\reg_file[11][1]~q ),
	.datad(\Mux30~7_combout ),
	.cin(gnd),
	.combout(\Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~8 .lut_mask = 16'hDDA0;
defparam \Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \reg_file[0][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][1] .is_wysiwyg = "true";
defparam \reg_file[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \reg_file[8][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][1] .is_wysiwyg = "true";
defparam \reg_file[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[8][1]~q ))) # (!\ctrl_unit|alu_rnum_dst [3] & (\reg_file[0][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[0][1]~q ),
	.datac(\reg_file[8][1]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = 16'hFA44;
defparam \Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \reg_file[12][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][1] .is_wysiwyg = "true";
defparam \reg_file[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \reg_file[4][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][1] .is_wysiwyg = "true";
defparam \reg_file[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \Mux30~5 (
// Equation(s):
// \Mux30~5_combout  = (\Mux30~4_combout  & ((\reg_file[12][1]~q ) # ((!\ctrl_unit|alu_rnum_dst [2])))) # (!\Mux30~4_combout  & (((\reg_file[4][1]~q  & \ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\Mux30~4_combout ),
	.datab(\reg_file[12][1]~q ),
	.datac(\reg_file[4][1]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~5 .lut_mask = 16'hD8AA;
defparam \Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \reg_file[14][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][1] .is_wysiwyg = "true";
defparam \reg_file[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \reg_file[6][1]~feeder (
// Equation(s):
// \reg_file[6][1]~feeder_combout  = \reg_file~8_combout 

	.dataa(gnd),
	.datab(\reg_file~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][1]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \reg_file[6][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][1] .is_wysiwyg = "true";
defparam \reg_file[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \reg_file[10][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][1] .is_wysiwyg = "true";
defparam \reg_file[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \reg_file[2][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][1] .is_wysiwyg = "true";
defparam \reg_file[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\reg_file[10][1]~q ) # ((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & (((!\ctrl_unit|alu_rnum_dst [2] & \reg_file[2][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[10][1]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[2][1]~q ),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hADA8;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux30~2_combout  & (\reg_file[14][1]~q )) # (!\Mux30~2_combout  & ((\reg_file[6][1]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux30~2_combout ))))

	.dataa(\reg_file[14][1]~q ),
	.datab(\reg_file[6][1]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\Mux30~2_combout ),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'hAFC0;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \Mux30~6 (
// Equation(s):
// \Mux30~6_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0]) # ((\Mux30~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [0] & (\Mux30~5_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux30~5_combout ),
	.datad(\Mux30~3_combout ),
	.cin(gnd),
	.combout(\Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~6 .lut_mask = 16'hBA98;
defparam \Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \Mux30~9 (
// Equation(s):
// \Mux30~9_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux30~6_combout  & ((\Mux30~8_combout ))) # (!\Mux30~6_combout  & (\Mux30~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux30~6_combout ))))

	.dataa(\Mux30~1_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux30~8_combout ),
	.datad(\Mux30~6_combout ),
	.cin(gnd),
	.combout(\Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~9 .lut_mask = 16'hF388;
defparam \Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \s_bus[1]~7 (
// Equation(s):
// \s_bus[1]~7_combout  = (\ctrl_unit|alu_rnum_src [1] & (\ctrl_unit|alu_rnum_src [3])) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & ((\reg_file[13][1]~q ))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[5][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[5][1]~q ),
	.datad(\reg_file[13][1]~q ),
	.cin(gnd),
	.combout(\s_bus[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~7 .lut_mask = 16'hDC98;
defparam \s_bus[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \s_bus[1]~8 (
// Equation(s):
// \s_bus[1]~8_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[1]~7_combout  & ((\reg_file[15][1]~q ))) # (!\s_bus[1]~7_combout  & (\reg_file[7][1]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[1]~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[7][1]~q ),
	.datac(\reg_file[15][1]~q ),
	.datad(\s_bus[1]~7_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~8 .lut_mask = 16'hF588;
defparam \s_bus[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \s_bus[1]~0 (
// Equation(s):
// \s_bus[1]~0_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[3][1]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[1][1]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[3][1]~q ),
	.datac(\reg_file[1][1]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~0 .lut_mask = 16'hEE50;
defparam \s_bus[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \s_bus[1]~1 (
// Equation(s):
// \s_bus[1]~1_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[1]~0_combout  & (\reg_file[11][1]~q )) # (!\s_bus[1]~0_combout  & ((\reg_file[9][1]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[1]~0_combout ))))

	.dataa(\reg_file[11][1]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[9][1]~q ),
	.datad(\s_bus[1]~0_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~1 .lut_mask = 16'hBBC0;
defparam \s_bus[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \s_bus[1]~4 (
// Equation(s):
// \s_bus[1]~4_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3]) # ((\reg_file[2][1]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (!\ctrl_unit|alu_rnum_src [3] & ((\reg_file[0][1]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[2][1]~q ),
	.datad(\reg_file[0][1]~q ),
	.cin(gnd),
	.combout(\s_bus[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~4 .lut_mask = 16'hB9A8;
defparam \s_bus[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \s_bus[1]~5 (
// Equation(s):
// \s_bus[1]~5_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[1]~4_combout  & (\reg_file[10][1]~q )) # (!\s_bus[1]~4_combout  & ((\reg_file[8][1]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[1]~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[10][1]~q ),
	.datac(\reg_file[8][1]~q ),
	.datad(\s_bus[1]~4_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~5 .lut_mask = 16'hDDA0;
defparam \s_bus[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \s_bus[1]~2 (
// Equation(s):
// \s_bus[1]~2_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\reg_file[12][1]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[4][1]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[4][1]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[12][1]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~2 .lut_mask = 16'hCCE2;
defparam \s_bus[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \s_bus[1]~3 (
// Equation(s):
// \s_bus[1]~3_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[1]~2_combout  & (\reg_file[14][1]~q )) # (!\s_bus[1]~2_combout  & ((\reg_file[6][1]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[1]~2_combout ))))

	.dataa(\reg_file[14][1]~q ),
	.datab(\reg_file[6][1]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\s_bus[1]~2_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~3 .lut_mask = 16'hAFC0;
defparam \s_bus[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \s_bus[1]~6 (
// Equation(s):
// \s_bus[1]~6_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\s_bus[1]~3_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & (\s_bus[1]~5_combout )))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[1]~5_combout ),
	.datad(\s_bus[1]~3_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~6 .lut_mask = 16'hBA98;
defparam \s_bus[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \s_bus[1]~9 (
// Equation(s):
// \s_bus[1]~9_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[1]~6_combout  & (\s_bus[1]~8_combout )) # (!\s_bus[1]~6_combout  & ((\s_bus[1]~1_combout ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[1]~6_combout ))))

	.dataa(\s_bus[1]~8_combout ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[1]~1_combout ),
	.datad(\s_bus[1]~6_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~9 .lut_mask = 16'hBBC0;
defparam \s_bus[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \s_bus[1]~10 (
// Equation(s):
// \s_bus[1]~10_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][1]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[1]~9_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][1]~q ),
	.datad(\s_bus[1]~9_combout ),
	.cin(gnd),
	.combout(\s_bus[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[1]~10 .lut_mask = 16'hFBEA;
defparam \s_bus[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[6][0]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[4][0]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[6][0]~q ),
	.datac(\reg_file[4][0]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hEE50;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux31~0_combout  & (\reg_file[7][0]~q )) # (!\Mux31~0_combout  & ((\reg_file[5][0]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux31~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[7][0]~q ),
	.datac(\Mux31~0_combout ),
	.datad(\reg_file[5][0]~q ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hDAD0;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[1][0]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((!\ctrl_unit|alu_rnum_dst [1] & \reg_file[0][0]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[1][0]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[0][0]~q ),
	.cin(gnd),
	.combout(\Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = 16'hADA8;
defparam \Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \Mux31~5 (
// Equation(s):
// \Mux31~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux31~4_combout  & (\reg_file[3][0]~q )) # (!\Mux31~4_combout  & ((\reg_file[2][0]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux31~4_combout ))))

	.dataa(\reg_file[3][0]~q ),
	.datab(\reg_file[2][0]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux31~4_combout ),
	.cin(gnd),
	.combout(\Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~5 .lut_mask = 16'hAFC0;
defparam \Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & (\reg_file[9][0]~q )) # (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[8][0]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[9][0]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[8][0]~q ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hE5E0;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux31~2_combout  & (\reg_file[11][0]~q )) # (!\Mux31~2_combout  & ((\reg_file[10][0]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux31~2_combout ))))

	.dataa(\reg_file[11][0]~q ),
	.datab(\reg_file[10][0]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux31~2_combout ),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'hAFC0;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \Mux31~6 (
// Equation(s):
// \Mux31~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2]) # (\Mux31~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (\Mux31~5_combout  & (!\ctrl_unit|alu_rnum_dst [2])))

	.dataa(\Mux31~5_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\Mux31~3_combout ),
	.cin(gnd),
	.combout(\Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~6 .lut_mask = 16'hCEC2;
defparam \Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \Mux31~7 (
// Equation(s):
// \Mux31~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[14][0]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[12][0]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[14][0]~q ),
	.datac(\reg_file[12][0]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~7 .lut_mask = 16'hEE50;
defparam \Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \Mux31~8 (
// Equation(s):
// \Mux31~8_combout  = (\Mux31~7_combout  & ((\reg_file[15][0]~q ) # ((!\ctrl_unit|alu_rnum_dst [0])))) # (!\Mux31~7_combout  & (((\reg_file[13][0]~q  & \ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\reg_file[15][0]~q ),
	.datab(\Mux31~7_combout ),
	.datac(\reg_file[13][0]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~8 .lut_mask = 16'hB8CC;
defparam \Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \Mux31~9 (
// Equation(s):
// \Mux31~9_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux31~6_combout  & ((\Mux31~8_combout ))) # (!\Mux31~6_combout  & (\Mux31~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux31~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\Mux31~1_combout ),
	.datac(\Mux31~6_combout ),
	.datad(\Mux31~8_combout ),
	.cin(gnd),
	.combout(\Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~9 .lut_mask = 16'hF858;
defparam \Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[0]~0 (
// Equation(s):
// \arithmetic_logic_unit|sum1[0]~0_combout  = (\s_bus[0]~21_combout  & (\Mux31~9_combout  $ (VCC))) # (!\s_bus[0]~21_combout  & (\Mux31~9_combout  & VCC))
// \arithmetic_logic_unit|sum1[0]~1  = CARRY((\s_bus[0]~21_combout  & \Mux31~9_combout ))

	.dataa(\s_bus[0]~21_combout ),
	.datab(\Mux31~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.cout(\arithmetic_logic_unit|sum1[0]~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[0]~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|sum1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[1]~2 (
// Equation(s):
// \arithmetic_logic_unit|sum1[1]~2_combout  = (\Mux30~9_combout  & ((\s_bus[1]~10_combout  & (\arithmetic_logic_unit|sum1[0]~1  & VCC)) # (!\s_bus[1]~10_combout  & (!\arithmetic_logic_unit|sum1[0]~1 )))) # (!\Mux30~9_combout  & ((\s_bus[1]~10_combout  & 
// (!\arithmetic_logic_unit|sum1[0]~1 )) # (!\s_bus[1]~10_combout  & ((\arithmetic_logic_unit|sum1[0]~1 ) # (GND)))))
// \arithmetic_logic_unit|sum1[1]~3  = CARRY((\Mux30~9_combout  & (!\s_bus[1]~10_combout  & !\arithmetic_logic_unit|sum1[0]~1 )) # (!\Mux30~9_combout  & ((!\arithmetic_logic_unit|sum1[0]~1 ) # (!\s_bus[1]~10_combout ))))

	.dataa(\Mux30~9_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[0]~1 ),
	.combout(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.cout(\arithmetic_logic_unit|sum1[1]~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[1]~2 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \reg_file[11][2]~feeder (
// Equation(s):
// \reg_file[11][2]~feeder_combout  = \reg_file~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~10_combout ),
	.cin(gnd),
	.combout(\reg_file[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][2]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \reg_file[11][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][2] .is_wysiwyg = "true";
defparam \reg_file[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \reg_file[10][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][2] .is_wysiwyg = "true";
defparam \reg_file[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \reg_file[14][2]~feeder (
// Equation(s):
// \reg_file[14][2]~feeder_combout  = \reg_file~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~10_combout ),
	.cin(gnd),
	.combout(\reg_file[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][2]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \reg_file[14][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][2] .is_wysiwyg = "true";
defparam \reg_file[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \s_bus[2]~29 (
// Equation(s):
// \s_bus[2]~29_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\reg_file[14][2]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[10][2]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[10][2]~q ),
	.datad(\reg_file[14][2]~q ),
	.cin(gnd),
	.combout(\s_bus[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~29 .lut_mask = 16'hBA98;
defparam \s_bus[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \s_bus[2]~30 (
// Equation(s):
// \s_bus[2]~30_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[2]~29_combout  & ((\reg_file[15][2]~q ))) # (!\s_bus[2]~29_combout  & (\reg_file[11][2]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[2]~29_combout ))))

	.dataa(\reg_file[11][2]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[15][2]~q ),
	.datad(\s_bus[2]~29_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~30 .lut_mask = 16'hF388;
defparam \s_bus[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \reg_file[7][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][2] .is_wysiwyg = "true";
defparam \reg_file[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \reg_file[6][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][2] .is_wysiwyg = "true";
defparam \reg_file[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \reg_file[2][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][2] .is_wysiwyg = "true";
defparam \reg_file[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \reg_file[3][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][2] .is_wysiwyg = "true";
defparam \reg_file[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \s_bus[2]~22 (
// Equation(s):
// \s_bus[2]~22_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[3][2]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[2][2]~q ))))

	.dataa(\reg_file[2][2]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\reg_file[3][2]~q ),
	.cin(gnd),
	.combout(\s_bus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~22 .lut_mask = 16'hF2C2;
defparam \s_bus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \s_bus[2]~23 (
// Equation(s):
// \s_bus[2]~23_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[2]~22_combout  & (\reg_file[7][2]~q )) # (!\s_bus[2]~22_combout  & ((\reg_file[6][2]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[2]~22_combout ))))

	.dataa(\reg_file[7][2]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[6][2]~q ),
	.datad(\s_bus[2]~22_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~23 .lut_mask = 16'hBBC0;
defparam \s_bus[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \reg_file[13][2]~feeder (
// Equation(s):
// \reg_file[13][2]~feeder_combout  = \reg_file~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \reg_file[13][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][2] .is_wysiwyg = "true";
defparam \reg_file[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \reg_file[9][2]~feeder (
// Equation(s):
// \reg_file[9][2]~feeder_combout  = \reg_file~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \reg_file[9][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][2] .is_wysiwyg = "true";
defparam \reg_file[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \reg_file[12][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][2] .is_wysiwyg = "true";
defparam \reg_file[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \reg_file[8][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][2] .is_wysiwyg = "true";
defparam \reg_file[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \s_bus[2]~24 (
// Equation(s):
// \s_bus[2]~24_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\reg_file[12][2]~q ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (((\reg_file[8][2]~q  & !\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[12][2]~q ),
	.datab(\reg_file[8][2]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~24 .lut_mask = 16'hF0AC;
defparam \s_bus[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \s_bus[2]~25 (
// Equation(s):
// \s_bus[2]~25_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[2]~24_combout  & (\reg_file[13][2]~q )) # (!\s_bus[2]~24_combout  & ((\reg_file[9][2]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[2]~24_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[13][2]~q ),
	.datac(\reg_file[9][2]~q ),
	.datad(\s_bus[2]~24_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~25 .lut_mask = 16'hDDA0;
defparam \s_bus[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \reg_file[4][2]~feeder (
// Equation(s):
// \reg_file[4][2]~feeder_combout  = \reg_file~10_combout 

	.dataa(\reg_file~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[4][2]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \reg_file[4][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][2] .is_wysiwyg = "true";
defparam \reg_file[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N23
dffeas \reg_file[5][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][2] .is_wysiwyg = "true";
defparam \reg_file[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \reg_file[0][2]~feeder (
// Equation(s):
// \reg_file[0][2]~feeder_combout  = \reg_file~10_combout 

	.dataa(\reg_file~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][2]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \reg_file[0][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][2] .is_wysiwyg = "true";
defparam \reg_file[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \reg_file[1][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][2] .is_wysiwyg = "true";
defparam \reg_file[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \s_bus[2]~26 (
// Equation(s):
// \s_bus[2]~26_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [2]) # (\reg_file[1][2]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][2]~q  & (!\ctrl_unit|alu_rnum_src [2])))

	.dataa(\reg_file[0][2]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\reg_file[1][2]~q ),
	.cin(gnd),
	.combout(\s_bus[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~26 .lut_mask = 16'hCEC2;
defparam \s_bus[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \s_bus[2]~27 (
// Equation(s):
// \s_bus[2]~27_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[2]~26_combout  & ((\reg_file[5][2]~q ))) # (!\s_bus[2]~26_combout  & (\reg_file[4][2]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[2]~26_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[4][2]~q ),
	.datac(\reg_file[5][2]~q ),
	.datad(\s_bus[2]~26_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~27 .lut_mask = 16'hF588;
defparam \s_bus[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \s_bus[2]~28 (
// Equation(s):
// \s_bus[2]~28_combout  = (\ctrl_unit|alu_rnum_src [1] & (\ctrl_unit|alu_rnum_src [3])) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & (\s_bus[2]~25_combout )) # (!\ctrl_unit|alu_rnum_src [3] & ((\s_bus[2]~27_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[2]~25_combout ),
	.datad(\s_bus[2]~27_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~28 .lut_mask = 16'hD9C8;
defparam \s_bus[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \s_bus[2]~31 (
// Equation(s):
// \s_bus[2]~31_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[2]~28_combout  & (\s_bus[2]~30_combout )) # (!\s_bus[2]~28_combout  & ((\s_bus[2]~23_combout ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[2]~28_combout ))))

	.dataa(\s_bus[2]~30_combout ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[2]~23_combout ),
	.datad(\s_bus[2]~28_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~31 .lut_mask = 16'hBBC0;
defparam \s_bus[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \s_bus[2]~32 (
// Equation(s):
// \s_bus[2]~32_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][2]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[2]~31_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][2]~q ),
	.datad(\s_bus[2]~31_combout ),
	.cin(gnd),
	.combout(\s_bus[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[2]~32 .lut_mask = 16'hFBEA;
defparam \s_bus[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[2]~4 (
// Equation(s):
// \arithmetic_logic_unit|sum1[2]~4_combout  = ((\Mux29~9_combout  $ (\s_bus[2]~32_combout  $ (!\arithmetic_logic_unit|sum1[1]~3 )))) # (GND)
// \arithmetic_logic_unit|sum1[2]~5  = CARRY((\Mux29~9_combout  & ((\s_bus[2]~32_combout ) # (!\arithmetic_logic_unit|sum1[1]~3 ))) # (!\Mux29~9_combout  & (\s_bus[2]~32_combout  & !\arithmetic_logic_unit|sum1[1]~3 )))

	.dataa(\Mux29~9_combout ),
	.datab(\s_bus[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[1]~3 ),
	.combout(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.cout(\arithmetic_logic_unit|sum1[2]~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[2]~4 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan2~0 (
// Equation(s):
// \arithmetic_logic_unit|LessThan2~0_combout  = ((!\arithmetic_logic_unit|sum1[1]~2_combout  & !\arithmetic_logic_unit|sum1[2]~4_combout )) # (!\arithmetic_logic_unit|sum1[3]~6_combout )

	.dataa(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.datad(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan2~0 .lut_mask = 16'h0F5F;
defparam \arithmetic_logic_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~12_combout  = (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [1] & (\ctrl_unit|psw_update~q )) # (!\ctrl_unit|alu_op [1] & ((!\arithmetic_logic_unit|LessThan2~0_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~12 .lut_mask = 16'h080D;
defparam \arithmetic_logic_unit|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \s_bus[7]~84 (
// Equation(s):
// \s_bus[7]~84_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[7][7]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[5][7]~q  & !\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[7][7]~q ),
	.datac(\reg_file[5][7]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~84 .lut_mask = 16'hAAD8;
defparam \s_bus[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \s_bus[7]~85 (
// Equation(s):
// \s_bus[7]~85_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[7]~84_combout  & (\reg_file[15][7]~q )) # (!\s_bus[7]~84_combout  & ((\reg_file[13][7]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[7]~84_combout ))))

	.dataa(\reg_file[15][7]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[13][7]~q ),
	.datad(\s_bus[7]~84_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~85 .lut_mask = 16'hBBC0;
defparam \s_bus[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \s_bus[7]~79 (
// Equation(s):
// \s_bus[7]~79_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[6][7]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[4][7]~q )))))

	.dataa(\reg_file[6][7]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[4][7]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~79 .lut_mask = 16'hEE30;
defparam \s_bus[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \s_bus[7]~80 (
// Equation(s):
// \s_bus[7]~80_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[7]~79_combout  & ((\reg_file[14][7]~q ))) # (!\s_bus[7]~79_combout  & (\reg_file[12][7]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[7]~79_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[12][7]~q ),
	.datac(\reg_file[14][7]~q ),
	.datad(\s_bus[7]~79_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~80 .lut_mask = 16'hF588;
defparam \s_bus[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \s_bus[7]~81 (
// Equation(s):
// \s_bus[7]~81_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\reg_file[8][7]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[0][7]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[0][7]~q ),
	.datac(\reg_file[8][7]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~81 .lut_mask = 16'hAAE4;
defparam \s_bus[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \s_bus[7]~82 (
// Equation(s):
// \s_bus[7]~82_combout  = (\s_bus[7]~81_combout  & ((\reg_file[10][7]~q ) # ((!\ctrl_unit|alu_rnum_src [1])))) # (!\s_bus[7]~81_combout  & (((\reg_file[2][7]~q  & \ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[10][7]~q ),
	.datab(\reg_file[2][7]~q ),
	.datac(\s_bus[7]~81_combout ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~82 .lut_mask = 16'hACF0;
defparam \s_bus[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \s_bus[7]~83 (
// Equation(s):
// \s_bus[7]~83_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\s_bus[7]~80_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & ((\s_bus[7]~82_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[7]~80_combout ),
	.datad(\s_bus[7]~82_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~83 .lut_mask = 16'hB9A8;
defparam \s_bus[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \s_bus[7]~77 (
// Equation(s):
// \s_bus[7]~77_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1]) # ((\reg_file[9][7]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[1][7]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[9][7]~q ),
	.datad(\reg_file[1][7]~q ),
	.cin(gnd),
	.combout(\s_bus[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~77 .lut_mask = 16'hB9A8;
defparam \s_bus[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \s_bus[7]~78 (
// Equation(s):
// \s_bus[7]~78_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[7]~77_combout  & ((\reg_file[11][7]~q ))) # (!\s_bus[7]~77_combout  & (\reg_file[3][7]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[7]~77_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[3][7]~q ),
	.datac(\reg_file[11][7]~q ),
	.datad(\s_bus[7]~77_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~78 .lut_mask = 16'hF588;
defparam \s_bus[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \s_bus[7]~86 (
// Equation(s):
// \s_bus[7]~86_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[7]~83_combout  & (\s_bus[7]~85_combout )) # (!\s_bus[7]~83_combout  & ((\s_bus[7]~78_combout ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[7]~83_combout ))))

	.dataa(\s_bus[7]~85_combout ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[7]~83_combout ),
	.datad(\s_bus[7]~78_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~86 .lut_mask = 16'hBCB0;
defparam \s_bus[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \s_bus[7]~87 (
// Equation(s):
// \s_bus[7]~87_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][7]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[7]~86_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][7]~q ),
	.datad(\s_bus[7]~86_combout ),
	.cin(gnd),
	.combout(\s_bus[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[7]~87 .lut_mask = 16'hFBEA;
defparam \s_bus[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~7_combout  = (\s_bus[7]~87_combout  & ((\Mux24~9_combout ) # (!\arithmetic_logic_unit|Reg3 [7]))) # (!\s_bus[7]~87_combout  & (\Mux24~9_combout  & !\arithmetic_logic_unit|Reg3 [7]))

	.dataa(gnd),
	.datab(\s_bus[7]~87_combout ),
	.datac(\Mux24~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~7 .lut_mask = 16'hC0FC;
defparam \arithmetic_logic_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~13_combout  = (\arithmetic_logic_unit|Mux3~12_combout  & (((\arithmetic_logic_unit|Mux3~7_combout )) # (!\ctrl_unit|alu_op [1]))) # (!\arithmetic_logic_unit|Mux3~12_combout  & (((\arithmetic_logic_unit|PSW_o [0]))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|Mux3~12_combout ),
	.datac(\arithmetic_logic_unit|PSW_o [0]),
	.datad(\arithmetic_logic_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~13 .lut_mask = 16'hFC74;
defparam \arithmetic_logic_unit|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \s_bus[10]~128 (
// Equation(s):
// \s_bus[10]~128_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & ((\reg_file[14][10]~q ))) # (!\ctrl_unit|alu_rnum_src [2] & (\reg_file[10][10]~q ))))

	.dataa(\reg_file[10][10]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\reg_file[14][10]~q ),
	.cin(gnd),
	.combout(\s_bus[10]~128_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~128 .lut_mask = 16'hF2C2;
defparam \s_bus[10]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \s_bus[10]~129 (
// Equation(s):
// \s_bus[10]~129_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[10]~128_combout  & ((\reg_file[15][10]~q ))) # (!\s_bus[10]~128_combout  & (\reg_file[11][10]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[10]~128_combout ))))

	.dataa(\reg_file[11][10]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[10]~128_combout ),
	.datad(\reg_file[15][10]~q ),
	.cin(gnd),
	.combout(\s_bus[10]~129_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~129 .lut_mask = 16'hF838;
defparam \s_bus[10]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \s_bus[10]~121 (
// Equation(s):
// \s_bus[10]~121_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[3][10]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[2][10]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[3][10]~q ),
	.datad(\reg_file[2][10]~q ),
	.cin(gnd),
	.combout(\s_bus[10]~121_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~121 .lut_mask = 16'hD9C8;
defparam \s_bus[10]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \s_bus[10]~122 (
// Equation(s):
// \s_bus[10]~122_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[10]~121_combout  & ((\reg_file[7][10]~q ))) # (!\s_bus[10]~121_combout  & (\reg_file[6][10]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[10]~121_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[6][10]~q ),
	.datac(\reg_file[7][10]~q ),
	.datad(\s_bus[10]~121_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~122_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~122 .lut_mask = 16'hF588;
defparam \s_bus[10]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \s_bus[10]~125 (
// Equation(s):
// \s_bus[10]~125_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[1][10]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[0][10]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[1][10]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\reg_file[0][10]~q ),
	.cin(gnd),
	.combout(\s_bus[10]~125_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~125 .lut_mask = 16'hE5E0;
defparam \s_bus[10]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \s_bus[10]~126 (
// Equation(s):
// \s_bus[10]~126_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[10]~125_combout  & (\reg_file[5][10]~q )) # (!\s_bus[10]~125_combout  & ((\reg_file[4][10]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[10]~125_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[5][10]~q ),
	.datac(\s_bus[10]~125_combout ),
	.datad(\reg_file[4][10]~q ),
	.cin(gnd),
	.combout(\s_bus[10]~126_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~126 .lut_mask = 16'hDAD0;
defparam \s_bus[10]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \s_bus[10]~123 (
// Equation(s):
// \s_bus[10]~123_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[9][10]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[8][10]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[8][10]~q ),
	.datac(\reg_file[9][10]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[10]~123_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~123 .lut_mask = 16'hFA44;
defparam \s_bus[10]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \s_bus[10]~124 (
// Equation(s):
// \s_bus[10]~124_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[10]~123_combout  & ((\reg_file[13][10]~q ))) # (!\s_bus[10]~123_combout  & (\reg_file[12][10]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[10]~123_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[12][10]~q ),
	.datac(\reg_file[13][10]~q ),
	.datad(\s_bus[10]~123_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~124_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~124 .lut_mask = 16'hF588;
defparam \s_bus[10]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \s_bus[10]~127 (
// Equation(s):
// \s_bus[10]~127_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & ((\s_bus[10]~124_combout ))) # (!\ctrl_unit|alu_rnum_src [3] & (\s_bus[10]~126_combout ))))

	.dataa(\s_bus[10]~126_combout ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[10]~124_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~127_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~127 .lut_mask = 16'hF2C2;
defparam \s_bus[10]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \s_bus[10]~130 (
// Equation(s):
// \s_bus[10]~130_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[10]~127_combout  & (\s_bus[10]~129_combout )) # (!\s_bus[10]~127_combout  & ((\s_bus[10]~122_combout ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[10]~127_combout ))))

	.dataa(\s_bus[10]~129_combout ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[10]~122_combout ),
	.datad(\s_bus[10]~127_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~130_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~130 .lut_mask = 16'hBBC0;
defparam \s_bus[10]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \s_bus[10]~131 (
// Equation(s):
// \s_bus[10]~131_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][10]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[10]~130_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][10]~q ),
	.datad(\s_bus[10]~130_combout ),
	.cin(gnd),
	.combout(\s_bus[10]~131_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[10]~131 .lut_mask = 16'hFBEA;
defparam \s_bus[10]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \s_bus[9]~132 (
// Equation(s):
// \s_bus[9]~132_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[3][9]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[1][9]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[3][9]~q ),
	.datac(\reg_file[1][9]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[9]~132_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~132 .lut_mask = 16'hEE50;
defparam \s_bus[9]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \s_bus[9]~133 (
// Equation(s):
// \s_bus[9]~133_combout  = (\s_bus[9]~132_combout  & (((\reg_file[11][9]~q )) # (!\ctrl_unit|alu_rnum_src [3]))) # (!\s_bus[9]~132_combout  & (\ctrl_unit|alu_rnum_src [3] & (\reg_file[9][9]~q )))

	.dataa(\s_bus[9]~132_combout ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[9][9]~q ),
	.datad(\reg_file[11][9]~q ),
	.cin(gnd),
	.combout(\s_bus[9]~133_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~133 .lut_mask = 16'hEA62;
defparam \s_bus[9]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \s_bus[9]~139 (
// Equation(s):
// \s_bus[9]~139_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & (\reg_file[13][9]~q )) # (!\ctrl_unit|alu_rnum_src [3] & ((\reg_file[5][9]~q )))))

	.dataa(\reg_file[13][9]~q ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[5][9]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~139 .lut_mask = 16'hEE30;
defparam \s_bus[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \s_bus[9]~140 (
// Equation(s):
// \s_bus[9]~140_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[9]~139_combout  & (\reg_file[15][9]~q )) # (!\s_bus[9]~139_combout  & ((\reg_file[7][9]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[9]~139_combout ))))

	.dataa(\reg_file[15][9]~q ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[7][9]~q ),
	.datad(\s_bus[9]~139_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~140 .lut_mask = 16'hBBC0;
defparam \s_bus[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \s_bus[9]~134 (
// Equation(s):
// \s_bus[9]~134_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & (\reg_file[12][9]~q )) # (!\ctrl_unit|alu_rnum_src [3] & ((\reg_file[4][9]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[12][9]~q ),
	.datac(\reg_file[4][9]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[9]~134_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~134 .lut_mask = 16'hEE50;
defparam \s_bus[9]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \s_bus[9]~135 (
// Equation(s):
// \s_bus[9]~135_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[9]~134_combout  & ((\reg_file[14][9]~q ))) # (!\s_bus[9]~134_combout  & (\reg_file[6][9]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[9]~134_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[6][9]~q ),
	.datac(\reg_file[14][9]~q ),
	.datad(\s_bus[9]~134_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~135_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~135 .lut_mask = 16'hF588;
defparam \s_bus[9]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \s_bus[9]~136 (
// Equation(s):
// \s_bus[9]~136_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3]) # ((\reg_file[2][9]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[0][9]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[0][9]~q ),
	.datad(\reg_file[2][9]~q ),
	.cin(gnd),
	.combout(\s_bus[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~136 .lut_mask = 16'hBA98;
defparam \s_bus[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \s_bus[9]~137 (
// Equation(s):
// \s_bus[9]~137_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[9]~136_combout  & ((\reg_file[10][9]~q ))) # (!\s_bus[9]~136_combout  & (\reg_file[8][9]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[9]~136_combout ))))

	.dataa(\reg_file[8][9]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[10][9]~q ),
	.datad(\s_bus[9]~136_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~137 .lut_mask = 16'hF388;
defparam \s_bus[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \s_bus[9]~138 (
// Equation(s):
// \s_bus[9]~138_combout  = (\ctrl_unit|alu_rnum_src [0] & (\ctrl_unit|alu_rnum_src [2])) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & (\s_bus[9]~135_combout )) # (!\ctrl_unit|alu_rnum_src [2] & ((\s_bus[9]~137_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[9]~135_combout ),
	.datad(\s_bus[9]~137_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~138 .lut_mask = 16'hD9C8;
defparam \s_bus[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \s_bus[9]~141 (
// Equation(s):
// \s_bus[9]~141_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[9]~138_combout  & ((\s_bus[9]~140_combout ))) # (!\s_bus[9]~138_combout  & (\s_bus[9]~133_combout )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[9]~138_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\s_bus[9]~133_combout ),
	.datac(\s_bus[9]~140_combout ),
	.datad(\s_bus[9]~138_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~141 .lut_mask = 16'hF588;
defparam \s_bus[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \s_bus[9]~142 (
// Equation(s):
// \s_bus[9]~142_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][9]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[9]~141_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][9]~q ),
	.datad(\s_bus[9]~141_combout ),
	.cin(gnd),
	.combout(\s_bus[9]~142_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[9]~142 .lut_mask = 16'hFBEA;
defparam \s_bus[9]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \s_bus[8]~95 (
// Equation(s):
// \s_bus[8]~95_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[11][8]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[10][8]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[11][8]~q ),
	.datad(\reg_file[10][8]~q ),
	.cin(gnd),
	.combout(\s_bus[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~95 .lut_mask = 16'hD9C8;
defparam \s_bus[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \s_bus[8]~96 (
// Equation(s):
// \s_bus[8]~96_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[8]~95_combout  & (\reg_file[15][8]~q )) # (!\s_bus[8]~95_combout  & ((\reg_file[14][8]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[8]~95_combout ))))

	.dataa(\reg_file[15][8]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[14][8]~q ),
	.datad(\s_bus[8]~95_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~96 .lut_mask = 16'hBBC0;
defparam \s_bus[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \s_bus[8]~88 (
// Equation(s):
// \s_bus[8]~88_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[9][8]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[8][8]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[8][8]~q ),
	.datac(\reg_file[9][8]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~88 .lut_mask = 16'hFA44;
defparam \s_bus[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \s_bus[8]~89 (
// Equation(s):
// \s_bus[8]~89_combout  = (\s_bus[8]~88_combout  & (((\reg_file[13][8]~q ) # (!\ctrl_unit|alu_rnum_src [2])))) # (!\s_bus[8]~88_combout  & (\reg_file[12][8]~q  & ((\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\reg_file[12][8]~q ),
	.datab(\reg_file[13][8]~q ),
	.datac(\s_bus[8]~88_combout ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~89 .lut_mask = 16'hCAF0;
defparam \s_bus[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \s_bus[8]~92 (
// Equation(s):
// \s_bus[8]~92_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[1][8]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[0][8]~q ))))

	.dataa(\reg_file[0][8]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[1][8]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[8]~92_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~92 .lut_mask = 16'hFC22;
defparam \s_bus[8]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \s_bus[8]~93 (
// Equation(s):
// \s_bus[8]~93_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[8]~92_combout  & (\reg_file[5][8]~q )) # (!\s_bus[8]~92_combout  & ((\reg_file[4][8]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[8]~92_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[5][8]~q ),
	.datac(\reg_file[4][8]~q ),
	.datad(\s_bus[8]~92_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~93_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~93 .lut_mask = 16'hDDA0;
defparam \s_bus[8]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \s_bus[8]~90 (
// Equation(s):
// \s_bus[8]~90_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\reg_file[6][8]~q ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (((\reg_file[2][8]~q  & !\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[6][8]~q ),
	.datab(\reg_file[2][8]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~90 .lut_mask = 16'hF0AC;
defparam \s_bus[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \s_bus[8]~91 (
// Equation(s):
// \s_bus[8]~91_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[8]~90_combout  & (\reg_file[7][8]~q )) # (!\s_bus[8]~90_combout  & ((\reg_file[3][8]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[8]~90_combout ))))

	.dataa(\reg_file[7][8]~q ),
	.datab(\reg_file[3][8]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\s_bus[8]~90_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~91 .lut_mask = 16'hAFC0;
defparam \s_bus[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \s_bus[8]~94 (
// Equation(s):
// \s_bus[8]~94_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3]) # ((\s_bus[8]~91_combout )))) # (!\ctrl_unit|alu_rnum_src [1] & (!\ctrl_unit|alu_rnum_src [3] & (\s_bus[8]~93_combout )))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\s_bus[8]~93_combout ),
	.datad(\s_bus[8]~91_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~94_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~94 .lut_mask = 16'hBA98;
defparam \s_bus[8]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \s_bus[8]~97 (
// Equation(s):
// \s_bus[8]~97_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[8]~94_combout  & (\s_bus[8]~96_combout )) # (!\s_bus[8]~94_combout  & ((\s_bus[8]~89_combout ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[8]~94_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\s_bus[8]~96_combout ),
	.datac(\s_bus[8]~89_combout ),
	.datad(\s_bus[8]~94_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~97 .lut_mask = 16'hDDA0;
defparam \s_bus[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \s_bus[8]~98 (
// Equation(s):
// \s_bus[8]~98_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][8]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[8]~97_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\reg_file[16][8]~q ),
	.datad(\s_bus[8]~97_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~98 .lut_mask = 16'hFDEC;
defparam \s_bus[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \s_bus[5]~62 (
// Equation(s):
// \s_bus[5]~62_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\reg_file[13][5]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[5][5]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[5][5]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[13][5]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~62 .lut_mask = 16'hCCE2;
defparam \s_bus[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \s_bus[5]~63 (
// Equation(s):
// \s_bus[5]~63_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[5]~62_combout  & (\reg_file[15][5]~q )) # (!\s_bus[5]~62_combout  & ((\reg_file[7][5]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[5]~62_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[15][5]~q ),
	.datac(\reg_file[7][5]~q ),
	.datad(\s_bus[5]~62_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~63 .lut_mask = 16'hDDA0;
defparam \s_bus[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \s_bus[5]~55 (
// Equation(s):
// \s_bus[5]~55_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[3][5]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[1][5]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[1][5]~q ),
	.datad(\reg_file[3][5]~q ),
	.cin(gnd),
	.combout(\s_bus[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~55 .lut_mask = 16'hDC98;
defparam \s_bus[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \s_bus[5]~56 (
// Equation(s):
// \s_bus[5]~56_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[5]~55_combout  & (\reg_file[11][5]~q )) # (!\s_bus[5]~55_combout  & ((\reg_file[9][5]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[5]~55_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[11][5]~q ),
	.datac(\reg_file[9][5]~q ),
	.datad(\s_bus[5]~55_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~56 .lut_mask = 16'hDDA0;
defparam \s_bus[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \s_bus[5]~59 (
// Equation(s):
// \s_bus[5]~59_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[2][5]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[0][5]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[0][5]~q ),
	.datad(\reg_file[2][5]~q ),
	.cin(gnd),
	.combout(\s_bus[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~59 .lut_mask = 16'hDC98;
defparam \s_bus[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \s_bus[5]~60 (
// Equation(s):
// \s_bus[5]~60_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[5]~59_combout  & (\reg_file[10][5]~q )) # (!\s_bus[5]~59_combout  & ((\reg_file[8][5]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[5]~59_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[10][5]~q ),
	.datac(\reg_file[8][5]~q ),
	.datad(\s_bus[5]~59_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~60 .lut_mask = 16'hDDA0;
defparam \s_bus[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \s_bus[5]~57 (
// Equation(s):
// \s_bus[5]~57_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\reg_file[12][5]~q ) # (\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & (\reg_file[4][5]~q  & ((!\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[4][5]~q ),
	.datac(\reg_file[12][5]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~57 .lut_mask = 16'hAAE4;
defparam \s_bus[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \s_bus[5]~58 (
// Equation(s):
// \s_bus[5]~58_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[5]~57_combout  & ((\reg_file[14][5]~q ))) # (!\s_bus[5]~57_combout  & (\reg_file[6][5]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[5]~57_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[6][5]~q ),
	.datac(\reg_file[14][5]~q ),
	.datad(\s_bus[5]~57_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~58 .lut_mask = 16'hF588;
defparam \s_bus[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \s_bus[5]~61 (
// Equation(s):
// \s_bus[5]~61_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\s_bus[5]~58_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & (\s_bus[5]~60_combout )))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[5]~60_combout ),
	.datad(\s_bus[5]~58_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~61 .lut_mask = 16'hBA98;
defparam \s_bus[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \s_bus[5]~64 (
// Equation(s):
// \s_bus[5]~64_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[5]~61_combout  & (\s_bus[5]~63_combout )) # (!\s_bus[5]~61_combout  & ((\s_bus[5]~56_combout ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[5]~61_combout ))))

	.dataa(\s_bus[5]~63_combout ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[5]~56_combout ),
	.datad(\s_bus[5]~61_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~64 .lut_mask = 16'hBBC0;
defparam \s_bus[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \s_bus[5]~65 (
// Equation(s):
// \s_bus[5]~65_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][5]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[5]~64_combout ))))

	.dataa(\reg_file[16][5]~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\ctrl_unit|s_bus_ctrl~q ),
	.datad(\s_bus[5]~64_combout ),
	.cin(gnd),
	.combout(\s_bus[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[5]~65 .lut_mask = 16'hFBF8;
defparam \s_bus[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \reg_file[16][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][4] .is_wysiwyg = "true";
defparam \reg_file[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \reg_file[15][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][4] .is_wysiwyg = "true";
defparam \reg_file[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \reg_file[14][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][4] .is_wysiwyg = "true";
defparam \reg_file[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \reg_file[10][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][4] .is_wysiwyg = "true";
defparam \reg_file[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \reg_file[11][4]~feeder (
// Equation(s):
// \reg_file[11][4]~feeder_combout  = \reg_file~14_combout 

	.dataa(gnd),
	.datab(\reg_file~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][4]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \reg_file[11][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][4] .is_wysiwyg = "true";
defparam \reg_file[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \s_bus[4]~51 (
// Equation(s):
// \s_bus[4]~51_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[11][4]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[10][4]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[10][4]~q ),
	.datad(\reg_file[11][4]~q ),
	.cin(gnd),
	.combout(\s_bus[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~51 .lut_mask = 16'hDC98;
defparam \s_bus[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \s_bus[4]~52 (
// Equation(s):
// \s_bus[4]~52_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[4]~51_combout  & (\reg_file[15][4]~q )) # (!\s_bus[4]~51_combout  & ((\reg_file[14][4]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[4]~51_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[15][4]~q ),
	.datac(\reg_file[14][4]~q ),
	.datad(\s_bus[4]~51_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~52 .lut_mask = 16'hDDA0;
defparam \s_bus[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \reg_file[12][4]~feeder (
// Equation(s):
// \reg_file[12][4]~feeder_combout  = \reg_file~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[12][4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \reg_file[12][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][4] .is_wysiwyg = "true";
defparam \reg_file[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \reg_file[13][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][4] .is_wysiwyg = "true";
defparam \reg_file[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \reg_file[9][4]~feeder (
// Equation(s):
// \reg_file[9][4]~feeder_combout  = \reg_file~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~14_combout ),
	.cin(gnd),
	.combout(\reg_file[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][4]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \reg_file[9][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][4] .is_wysiwyg = "true";
defparam \reg_file[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \reg_file[8][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][4] .is_wysiwyg = "true";
defparam \reg_file[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \s_bus[4]~44 (
// Equation(s):
// \s_bus[4]~44_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[9][4]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[8][4]~q )))))

	.dataa(\reg_file[9][4]~q ),
	.datab(\reg_file[8][4]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~44 .lut_mask = 16'hFA0C;
defparam \s_bus[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \s_bus[4]~45 (
// Equation(s):
// \s_bus[4]~45_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[4]~44_combout  & ((\reg_file[13][4]~q ))) # (!\s_bus[4]~44_combout  & (\reg_file[12][4]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[4]~44_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[12][4]~q ),
	.datac(\reg_file[13][4]~q ),
	.datad(\s_bus[4]~44_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~45 .lut_mask = 16'hF588;
defparam \s_bus[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \reg_file[4][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][4] .is_wysiwyg = "true";
defparam \reg_file[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \reg_file[5][4]~feeder (
// Equation(s):
// \reg_file[5][4]~feeder_combout  = \reg_file~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~14_combout ),
	.cin(gnd),
	.combout(\reg_file[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[5][4]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \reg_file[5][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][4] .is_wysiwyg = "true";
defparam \reg_file[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \reg_file[1][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][4] .is_wysiwyg = "true";
defparam \reg_file[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \reg_file[0][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][4] .is_wysiwyg = "true";
defparam \reg_file[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \s_bus[4]~48 (
// Equation(s):
// \s_bus[4]~48_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[1][4]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[0][4]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[1][4]~q ),
	.datac(\reg_file[0][4]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~48 .lut_mask = 16'hEE50;
defparam \s_bus[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \s_bus[4]~49 (
// Equation(s):
// \s_bus[4]~49_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[4]~48_combout  & ((\reg_file[5][4]~q ))) # (!\s_bus[4]~48_combout  & (\reg_file[4][4]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[4]~48_combout ))))

	.dataa(\reg_file[4][4]~q ),
	.datab(\reg_file[5][4]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\s_bus[4]~48_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~49 .lut_mask = 16'hCFA0;
defparam \s_bus[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \reg_file[7][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][4] .is_wysiwyg = "true";
defparam \reg_file[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \reg_file[6][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][4] .is_wysiwyg = "true";
defparam \reg_file[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \s_bus[4]~46 (
// Equation(s):
// \s_bus[4]~46_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0]) # ((\reg_file[6][4]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[2][4]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[2][4]~q ),
	.datad(\reg_file[6][4]~q ),
	.cin(gnd),
	.combout(\s_bus[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~46 .lut_mask = 16'hBA98;
defparam \s_bus[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \s_bus[4]~47 (
// Equation(s):
// \s_bus[4]~47_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[4]~46_combout  & (\reg_file[7][4]~q )) # (!\s_bus[4]~46_combout  & ((\reg_file[3][4]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[4]~46_combout ))))

	.dataa(\reg_file[7][4]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[3][4]~q ),
	.datad(\s_bus[4]~46_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~47 .lut_mask = 16'hBBC0;
defparam \s_bus[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \s_bus[4]~50 (
// Equation(s):
// \s_bus[4]~50_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3]) # (\s_bus[4]~47_combout )))) # (!\ctrl_unit|alu_rnum_src [1] & (\s_bus[4]~49_combout  & (!\ctrl_unit|alu_rnum_src [3])))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\s_bus[4]~49_combout ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\s_bus[4]~47_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~50 .lut_mask = 16'hAEA4;
defparam \s_bus[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \s_bus[4]~53 (
// Equation(s):
// \s_bus[4]~53_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[4]~50_combout  & (\s_bus[4]~52_combout )) # (!\s_bus[4]~50_combout  & ((\s_bus[4]~45_combout ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[4]~50_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\s_bus[4]~52_combout ),
	.datac(\s_bus[4]~45_combout ),
	.datad(\s_bus[4]~50_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~53 .lut_mask = 16'hDDA0;
defparam \s_bus[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \s_bus[4]~54 (
// Equation(s):
// \s_bus[4]~54_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][4]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[4]~53_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\reg_file[16][4]~q ),
	.datad(\s_bus[4]~53_combout ),
	.cin(gnd),
	.combout(\s_bus[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[4]~54 .lut_mask = 16'hFDEC;
defparam \s_bus[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \reg_file[3][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][3] .is_wysiwyg = "true";
defparam \reg_file[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \reg_file[1][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][3] .is_wysiwyg = "true";
defparam \reg_file[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \reg_file[9][3]~feeder (
// Equation(s):
// \reg_file[9][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(\reg_file~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[9][3]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \reg_file[9][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][3] .is_wysiwyg = "true";
defparam \reg_file[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \s_bus[3]~33 (
// Equation(s):
// \s_bus[3]~33_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1]) # ((\reg_file[9][3]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[1][3]~q )))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[1][3]~q ),
	.datad(\reg_file[9][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~33 .lut_mask = 16'hBA98;
defparam \s_bus[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \reg_file[11][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][0]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][3] .is_wysiwyg = "true";
defparam \reg_file[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \s_bus[3]~34 (
// Equation(s):
// \s_bus[3]~34_combout  = (\s_bus[3]~33_combout  & (((\reg_file[11][3]~q ) # (!\ctrl_unit|alu_rnum_src [1])))) # (!\s_bus[3]~33_combout  & (\reg_file[3][3]~q  & ((\ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[3][3]~q ),
	.datab(\s_bus[3]~33_combout ),
	.datac(\reg_file[11][3]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~34 .lut_mask = 16'hE2CC;
defparam \s_bus[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \reg_file[15][3]~feeder (
// Equation(s):
// \reg_file[15][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~12_combout ),
	.cin(gnd),
	.combout(\reg_file[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \reg_file[15][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][3] .is_wysiwyg = "true";
defparam \reg_file[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \reg_file[5][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][3] .is_wysiwyg = "true";
defparam \reg_file[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \reg_file[7][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][3] .is_wysiwyg = "true";
defparam \reg_file[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \s_bus[3]~40 (
// Equation(s):
// \s_bus[3]~40_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[7][3]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[5][3]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[5][3]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[7][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~40 .lut_mask = 16'hF4A4;
defparam \s_bus[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \reg_file[13][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][3] .is_wysiwyg = "true";
defparam \reg_file[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \s_bus[3]~41 (
// Equation(s):
// \s_bus[3]~41_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[3]~40_combout  & (\reg_file[15][3]~q )) # (!\s_bus[3]~40_combout  & ((\reg_file[13][3]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[3]~40_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[15][3]~q ),
	.datac(\s_bus[3]~40_combout ),
	.datad(\reg_file[13][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~41 .lut_mask = 16'hDAD0;
defparam \s_bus[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \reg_file[2][3]~feeder (
// Equation(s):
// \reg_file[2][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(\reg_file~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][3]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \reg_file[2][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][3] .is_wysiwyg = "true";
defparam \reg_file[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \reg_file[10][3]~feeder (
// Equation(s):
// \reg_file[10][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~12_combout ),
	.cin(gnd),
	.combout(\reg_file[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[10][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \reg_file[10][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[10][0]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][3] .is_wysiwyg = "true";
defparam \reg_file[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \reg_file[8][3]~feeder (
// Equation(s):
// \reg_file[8][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~12_combout ),
	.cin(gnd),
	.combout(\reg_file[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \reg_file[8][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[8][0]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][3] .is_wysiwyg = "true";
defparam \reg_file[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \reg_file[0][3]~feeder (
// Equation(s):
// \reg_file[0][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~12_combout ),
	.cin(gnd),
	.combout(\reg_file[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[0][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \reg_file[0][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][3] .is_wysiwyg = "true";
defparam \reg_file[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \s_bus[3]~37 (
// Equation(s):
// \s_bus[3]~37_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [3] & (\reg_file[8][3]~q )) # (!\ctrl_unit|alu_rnum_src [3] & ((\reg_file[0][3]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[8][3]~q ),
	.datac(\reg_file[0][3]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~37 .lut_mask = 16'hEE50;
defparam \s_bus[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \s_bus[3]~38 (
// Equation(s):
// \s_bus[3]~38_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[3]~37_combout  & ((\reg_file[10][3]~q ))) # (!\s_bus[3]~37_combout  & (\reg_file[2][3]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[3]~37_combout ))))

	.dataa(\reg_file[2][3]~q ),
	.datab(\reg_file[10][3]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\s_bus[3]~37_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~38 .lut_mask = 16'hCFA0;
defparam \s_bus[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \reg_file[14][3]~feeder (
// Equation(s):
// \reg_file[14][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \reg_file[14][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[14][0]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][3] .is_wysiwyg = "true";
defparam \reg_file[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \reg_file[12][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][3] .is_wysiwyg = "true";
defparam \reg_file[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \reg_file[6][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][3] .is_wysiwyg = "true";
defparam \reg_file[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \reg_file[4][3]~feeder (
// Equation(s):
// \reg_file[4][3]~feeder_combout  = \reg_file~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~12_combout ),
	.cin(gnd),
	.combout(\reg_file[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[4][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \reg_file[4][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][3] .is_wysiwyg = "true";
defparam \reg_file[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \s_bus[3]~35 (
// Equation(s):
// \s_bus[3]~35_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[6][3]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[4][3]~q )))))

	.dataa(\reg_file[6][3]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[4][3]~q ),
	.cin(gnd),
	.combout(\s_bus[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~35 .lut_mask = 16'hE3E0;
defparam \s_bus[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \s_bus[3]~36 (
// Equation(s):
// \s_bus[3]~36_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[3]~35_combout  & (\reg_file[14][3]~q )) # (!\s_bus[3]~35_combout  & ((\reg_file[12][3]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[3]~35_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\reg_file[14][3]~q ),
	.datac(\reg_file[12][3]~q ),
	.datad(\s_bus[3]~35_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~36 .lut_mask = 16'hDDA0;
defparam \s_bus[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \s_bus[3]~39 (
// Equation(s):
// \s_bus[3]~39_combout  = (\ctrl_unit|alu_rnum_src [0] & (\ctrl_unit|alu_rnum_src [2])) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & ((\s_bus[3]~36_combout ))) # (!\ctrl_unit|alu_rnum_src [2] & (\s_bus[3]~38_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[3]~38_combout ),
	.datad(\s_bus[3]~36_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~39 .lut_mask = 16'hDC98;
defparam \s_bus[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \s_bus[3]~42 (
// Equation(s):
// \s_bus[3]~42_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[3]~39_combout  & ((\s_bus[3]~41_combout ))) # (!\s_bus[3]~39_combout  & (\s_bus[3]~34_combout )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[3]~39_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\s_bus[3]~34_combout ),
	.datac(\s_bus[3]~41_combout ),
	.datad(\s_bus[3]~39_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~42 .lut_mask = 16'hF588;
defparam \s_bus[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \s_bus[3]~43 (
// Equation(s):
// \s_bus[3]~43_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][3]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[3]~42_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\reg_file[16][3]~q ),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\s_bus[3]~42_combout ),
	.cin(gnd),
	.combout(\s_bus[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[3]~43 .lut_mask = 16'hEFEA;
defparam \s_bus[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[3]~6 (
// Equation(s):
// \arithmetic_logic_unit|sum1[3]~6_combout  = (\Mux28~9_combout  & ((\s_bus[3]~43_combout  & (!\arithmetic_logic_unit|sum1[2]~5 )) # (!\s_bus[3]~43_combout  & ((\arithmetic_logic_unit|sum1[2]~5 ) # (GND))))) # (!\Mux28~9_combout  & ((\s_bus[3]~43_combout  & 
// (\arithmetic_logic_unit|sum1[2]~5  & VCC)) # (!\s_bus[3]~43_combout  & (!\arithmetic_logic_unit|sum1[2]~5 ))))
// \arithmetic_logic_unit|sum1[3]~7  = CARRY((\Mux28~9_combout  & ((!\arithmetic_logic_unit|sum1[2]~5 ) # (!\s_bus[3]~43_combout ))) # (!\Mux28~9_combout  & (!\s_bus[3]~43_combout  & !\arithmetic_logic_unit|sum1[2]~5 )))

	.dataa(\Mux28~9_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[2]~5 ),
	.combout(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.cout(\arithmetic_logic_unit|sum1[3]~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[3]~6 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|sum1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~0 (
// Equation(s):
// \arithmetic_logic_unit|Add0~0_combout  = ((\s_bus[4]~54_combout  $ (\Mux27~9_combout  $ (!\arithmetic_logic_unit|sum1[3]~7 )))) # (GND)
// \arithmetic_logic_unit|Add0~1  = CARRY((\s_bus[4]~54_combout  & ((\Mux27~9_combout ) # (!\arithmetic_logic_unit|sum1[3]~7 ))) # (!\s_bus[4]~54_combout  & (\Mux27~9_combout  & !\arithmetic_logic_unit|sum1[3]~7 )))

	.dataa(\s_bus[4]~54_combout ),
	.datab(\Mux27~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[3]~7 ),
	.combout(\arithmetic_logic_unit|Add0~0_combout ),
	.cout(\arithmetic_logic_unit|Add0~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~0 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~2 (
// Equation(s):
// \arithmetic_logic_unit|Add0~2_combout  = (\s_bus[5]~65_combout  & ((\Mux26~9_combout  & (\arithmetic_logic_unit|Add0~1  & VCC)) # (!\Mux26~9_combout  & (!\arithmetic_logic_unit|Add0~1 )))) # (!\s_bus[5]~65_combout  & ((\Mux26~9_combout  & 
// (!\arithmetic_logic_unit|Add0~1 )) # (!\Mux26~9_combout  & ((\arithmetic_logic_unit|Add0~1 ) # (GND)))))
// \arithmetic_logic_unit|Add0~3  = CARRY((\s_bus[5]~65_combout  & (!\Mux26~9_combout  & !\arithmetic_logic_unit|Add0~1 )) # (!\s_bus[5]~65_combout  & ((!\arithmetic_logic_unit|Add0~1 ) # (!\Mux26~9_combout ))))

	.dataa(\s_bus[5]~65_combout ),
	.datab(\Mux26~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~1 ),
	.combout(\arithmetic_logic_unit|Add0~2_combout ),
	.cout(\arithmetic_logic_unit|Add0~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~2 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~4 (
// Equation(s):
// \arithmetic_logic_unit|Add0~4_combout  = ((\s_bus[6]~76_combout  $ (\Mux25~9_combout  $ (!\arithmetic_logic_unit|Add0~3 )))) # (GND)
// \arithmetic_logic_unit|Add0~5  = CARRY((\s_bus[6]~76_combout  & ((\Mux25~9_combout ) # (!\arithmetic_logic_unit|Add0~3 ))) # (!\s_bus[6]~76_combout  & (\Mux25~9_combout  & !\arithmetic_logic_unit|Add0~3 )))

	.dataa(\s_bus[6]~76_combout ),
	.datab(\Mux25~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~3 ),
	.combout(\arithmetic_logic_unit|Add0~4_combout ),
	.cout(\arithmetic_logic_unit|Add0~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~4 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add0~6 (
// Equation(s):
// \arithmetic_logic_unit|Add0~6_combout  = (\s_bus[7]~87_combout  & ((\Mux24~9_combout  & (\arithmetic_logic_unit|Add0~5  & VCC)) # (!\Mux24~9_combout  & (!\arithmetic_logic_unit|Add0~5 )))) # (!\s_bus[7]~87_combout  & ((\Mux24~9_combout  & 
// (!\arithmetic_logic_unit|Add0~5 )) # (!\Mux24~9_combout  & ((\arithmetic_logic_unit|Add0~5 ) # (GND)))))
// \arithmetic_logic_unit|Add0~7  = CARRY((\s_bus[7]~87_combout  & (!\Mux24~9_combout  & !\arithmetic_logic_unit|Add0~5 )) # (!\s_bus[7]~87_combout  & ((!\arithmetic_logic_unit|Add0~5 ) # (!\Mux24~9_combout ))))

	.dataa(\s_bus[7]~87_combout ),
	.datab(\Mux24~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~5 ),
	.combout(\arithmetic_logic_unit|Add0~6_combout ),
	.cout(\arithmetic_logic_unit|Add0~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add0~6 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[8]~8 (
// Equation(s):
// \arithmetic_logic_unit|sum1[8]~8_combout  = ((\Mux23~9_combout  $ (\s_bus[8]~98_combout  $ (!\arithmetic_logic_unit|Add0~7 )))) # (GND)
// \arithmetic_logic_unit|sum1[8]~9  = CARRY((\Mux23~9_combout  & ((\s_bus[8]~98_combout ) # (!\arithmetic_logic_unit|Add0~7 ))) # (!\Mux23~9_combout  & (\s_bus[8]~98_combout  & !\arithmetic_logic_unit|Add0~7 )))

	.dataa(\Mux23~9_combout ),
	.datab(\s_bus[8]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add0~7 ),
	.combout(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.cout(\arithmetic_logic_unit|sum1[8]~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[8]~8 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[9]~10 (
// Equation(s):
// \arithmetic_logic_unit|sum1[9]~10_combout  = (\s_bus[9]~142_combout  & ((\Mux22~9_combout  & (\arithmetic_logic_unit|sum1[8]~9  & VCC)) # (!\Mux22~9_combout  & (!\arithmetic_logic_unit|sum1[8]~9 )))) # (!\s_bus[9]~142_combout  & ((\Mux22~9_combout  & 
// (!\arithmetic_logic_unit|sum1[8]~9 )) # (!\Mux22~9_combout  & ((\arithmetic_logic_unit|sum1[8]~9 ) # (GND)))))
// \arithmetic_logic_unit|sum1[9]~11  = CARRY((\s_bus[9]~142_combout  & (!\Mux22~9_combout  & !\arithmetic_logic_unit|sum1[8]~9 )) # (!\s_bus[9]~142_combout  & ((!\arithmetic_logic_unit|sum1[8]~9 ) # (!\Mux22~9_combout ))))

	.dataa(\s_bus[9]~142_combout ),
	.datab(\Mux22~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[8]~9 ),
	.combout(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.cout(\arithmetic_logic_unit|sum1[9]~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[9]~10 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[10]~12 (
// Equation(s):
// \arithmetic_logic_unit|sum1[10]~12_combout  = ((\Mux21~9_combout  $ (\s_bus[10]~131_combout  $ (!\arithmetic_logic_unit|sum1[9]~11 )))) # (GND)
// \arithmetic_logic_unit|sum1[10]~13  = CARRY((\Mux21~9_combout  & ((\s_bus[10]~131_combout ) # (!\arithmetic_logic_unit|sum1[9]~11 ))) # (!\Mux21~9_combout  & (\s_bus[10]~131_combout  & !\arithmetic_logic_unit|sum1[9]~11 )))

	.dataa(\Mux21~9_combout ),
	.datab(\s_bus[10]~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[9]~11 ),
	.combout(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.cout(\arithmetic_logic_unit|sum1[10]~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[10]~12 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[11]~14 (
// Equation(s):
// \arithmetic_logic_unit|sum1[11]~14_combout  = (\Mux20~9_combout  & ((\s_bus[11]~120_combout  & (\arithmetic_logic_unit|sum1[10]~13  & VCC)) # (!\s_bus[11]~120_combout  & (!\arithmetic_logic_unit|sum1[10]~13 )))) # (!\Mux20~9_combout  & 
// ((\s_bus[11]~120_combout  & (!\arithmetic_logic_unit|sum1[10]~13 )) # (!\s_bus[11]~120_combout  & ((\arithmetic_logic_unit|sum1[10]~13 ) # (GND)))))
// \arithmetic_logic_unit|sum1[11]~15  = CARRY((\Mux20~9_combout  & (!\s_bus[11]~120_combout  & !\arithmetic_logic_unit|sum1[10]~13 )) # (!\Mux20~9_combout  & ((!\arithmetic_logic_unit|sum1[10]~13 ) # (!\s_bus[11]~120_combout ))))

	.dataa(\Mux20~9_combout ),
	.datab(\s_bus[11]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[10]~13 ),
	.combout(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.cout(\arithmetic_logic_unit|sum1[11]~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[11]~14 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~43 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~43_combout  = (\arithmetic_logic_unit|LessThan2~0_combout  & (\arithmetic_logic_unit|sum1[11]~14_combout  & ((\arithmetic_logic_unit|sum1[10]~12_combout ) # (\arithmetic_logic_unit|sum1[9]~10_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datab(\arithmetic_logic_unit|LessThan2~0_combout ),
	.datac(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datad(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~43 .lut_mask = 16'hC080;
defparam \arithmetic_logic_unit|Reg3[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \reg_file[16][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][15] .is_wysiwyg = "true";
defparam \reg_file[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \reg_file[13][15]~feeder (
// Equation(s):
// \reg_file[13][15]~feeder_combout  = \reg_file~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~40_combout ),
	.cin(gnd),
	.combout(\reg_file[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[13][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N3
dffeas \reg_file[13][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][15] .is_wysiwyg = "true";
defparam \reg_file[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \reg_file[15][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][15] .is_wysiwyg = "true";
defparam \reg_file[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N11
dffeas \reg_file[12][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][15] .is_wysiwyg = "true";
defparam \reg_file[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \reg_file[14][15]~feeder (
// Equation(s):
// \reg_file[14][15]~feeder_combout  = \reg_file~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~40_combout ),
	.cin(gnd),
	.combout(\reg_file[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \reg_file[14][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][15] .is_wysiwyg = "true";
defparam \reg_file[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \s_bus[15]~106 (
// Equation(s):
// \s_bus[15]~106_combout  = (\ctrl_unit|alu_rnum_src [0] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [1] & ((\reg_file[14][15]~q ))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[12][15]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[12][15]~q ),
	.datad(\reg_file[14][15]~q ),
	.cin(gnd),
	.combout(\s_bus[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~106 .lut_mask = 16'hDC98;
defparam \s_bus[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \s_bus[15]~107 (
// Equation(s):
// \s_bus[15]~107_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[15]~106_combout  & ((\reg_file[15][15]~q ))) # (!\s_bus[15]~106_combout  & (\reg_file[13][15]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[15]~106_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[13][15]~q ),
	.datac(\reg_file[15][15]~q ),
	.datad(\s_bus[15]~106_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~107 .lut_mask = 16'hF588;
defparam \s_bus[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N11
dffeas \reg_file[11][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][15] .is_wysiwyg = "true";
defparam \reg_file[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \reg_file[9][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][15] .is_wysiwyg = "true";
defparam \reg_file[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \reg_file[8][15]~feeder (
// Equation(s):
// \reg_file[8][15]~feeder_combout  = \reg_file~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[8][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \reg_file[8][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][15] .is_wysiwyg = "true";
defparam \reg_file[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \s_bus[15]~99 (
// Equation(s):
// \s_bus[15]~99_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\reg_file[10][15]~q ) # (\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[8][15]~q  & ((!\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[8][15]~q ),
	.datac(\reg_file[10][15]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~99 .lut_mask = 16'hAAE4;
defparam \s_bus[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \s_bus[15]~100 (
// Equation(s):
// \s_bus[15]~100_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[15]~99_combout  & (\reg_file[11][15]~q )) # (!\s_bus[15]~99_combout  & ((\reg_file[9][15]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[15]~99_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[11][15]~q ),
	.datac(\reg_file[9][15]~q ),
	.datad(\s_bus[15]~99_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~100_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~100 .lut_mask = 16'hDDA0;
defparam \s_bus[15]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \reg_file[7][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][15] .is_wysiwyg = "true";
defparam \reg_file[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \reg_file[5][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][15] .is_wysiwyg = "true";
defparam \reg_file[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \reg_file[4][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][15] .is_wysiwyg = "true";
defparam \reg_file[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \s_bus[15]~101 (
// Equation(s):
// \s_bus[15]~101_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[5][15]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[4][15]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[5][15]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\reg_file[4][15]~q ),
	.cin(gnd),
	.combout(\s_bus[15]~101_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~101 .lut_mask = 16'hE5E0;
defparam \s_bus[15]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \reg_file[6][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][15] .is_wysiwyg = "true";
defparam \reg_file[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \s_bus[15]~102 (
// Equation(s):
// \s_bus[15]~102_combout  = (\s_bus[15]~101_combout  & ((\reg_file[7][15]~q ) # ((!\ctrl_unit|alu_rnum_src [1])))) # (!\s_bus[15]~101_combout  & (((\reg_file[6][15]~q  & \ctrl_unit|alu_rnum_src [1]))))

	.dataa(\reg_file[7][15]~q ),
	.datab(\s_bus[15]~101_combout ),
	.datac(\reg_file[6][15]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[15]~102_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~102 .lut_mask = 16'hB8CC;
defparam \s_bus[15]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \reg_file[2][15]~feeder (
// Equation(s):
// \reg_file[2][15]~feeder_combout  = \reg_file~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~40_combout ),
	.cin(gnd),
	.combout(\reg_file[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \reg_file[2][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][15] .is_wysiwyg = "true";
defparam \reg_file[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \reg_file[3][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][15] .is_wysiwyg = "true";
defparam \reg_file[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \reg_file[1][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][15] .is_wysiwyg = "true";
defparam \reg_file[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \reg_file[0][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][15] .is_wysiwyg = "true";
defparam \reg_file[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \s_bus[15]~103 (
// Equation(s):
// \s_bus[15]~103_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [1]) # ((\reg_file[1][15]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[0][15]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[1][15]~q ),
	.datad(\reg_file[0][15]~q ),
	.cin(gnd),
	.combout(\s_bus[15]~103_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~103 .lut_mask = 16'hB9A8;
defparam \s_bus[15]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \s_bus[15]~104 (
// Equation(s):
// \s_bus[15]~104_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[15]~103_combout  & ((\reg_file[3][15]~q ))) # (!\s_bus[15]~103_combout  & (\reg_file[2][15]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[15]~103_combout ))))

	.dataa(\reg_file[2][15]~q ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[3][15]~q ),
	.datad(\s_bus[15]~103_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~104_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~104 .lut_mask = 16'hF388;
defparam \s_bus[15]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \s_bus[15]~105 (
// Equation(s):
// \s_bus[15]~105_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [2])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [2] & (\s_bus[15]~102_combout )) # (!\ctrl_unit|alu_rnum_src [2] & ((\s_bus[15]~104_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[15]~102_combout ),
	.datad(\s_bus[15]~104_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~105_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~105 .lut_mask = 16'hD9C8;
defparam \s_bus[15]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \s_bus[15]~108 (
// Equation(s):
// \s_bus[15]~108_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[15]~105_combout  & (\s_bus[15]~107_combout )) # (!\s_bus[15]~105_combout  & ((\s_bus[15]~100_combout ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[15]~105_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\s_bus[15]~107_combout ),
	.datac(\s_bus[15]~100_combout ),
	.datad(\s_bus[15]~105_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~108 .lut_mask = 16'hDDA0;
defparam \s_bus[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \s_bus[15]~109 (
// Equation(s):
// \s_bus[15]~109_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][15]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[15]~108_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][15]~q ),
	.datad(\s_bus[15]~108_combout ),
	.cin(gnd),
	.combout(\s_bus[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[15]~109 .lut_mask = 16'hFBEA;
defparam \s_bus[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~1 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~1_combout  = (\ctrl_unit|psw_update~q  & ((\Mux16~9_combout  & ((\s_bus[15]~109_combout ) # (!\arithmetic_logic_unit|Reg3 [15]))) # (!\Mux16~9_combout  & (\s_bus[15]~109_combout  & !\arithmetic_logic_unit|Reg3 [15]))))

	.dataa(\Mux16~9_combout ),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(\s_bus[15]~109_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~1 .lut_mask = 16'h80C8;
defparam \arithmetic_logic_unit|PSW_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~2 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~2_combout  = (\arithmetic_logic_unit|PSW_o~1_combout ) # ((!\ctrl_unit|psw_update~q  & \arithmetic_logic_unit|PSW_o [0]))

	.dataa(gnd),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(\arithmetic_logic_unit|PSW_o~1_combout ),
	.datad(\arithmetic_logic_unit|PSW_o [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~2 .lut_mask = 16'hF3F0;
defparam \arithmetic_logic_unit|PSW_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \reg_file[15][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][14] .is_wysiwyg = "true";
defparam \reg_file[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \reg_file[13][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][14] .is_wysiwyg = "true";
defparam \reg_file[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \reg_file[11][14]~feeder (
// Equation(s):
// \reg_file[11][14]~feeder_combout  = \reg_file~38_combout 

	.dataa(\reg_file~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[11][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[11][14]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[11][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \reg_file[11][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][14] .is_wysiwyg = "true";
defparam \reg_file[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \reg_file[9][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][14] .is_wysiwyg = "true";
defparam \reg_file[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \Mux17~7 (
// Equation(s):
// \Mux17~7_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[11][14]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[9][14]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[11][14]~q ),
	.datac(\reg_file[9][14]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~7 .lut_mask = 16'hEE50;
defparam \Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \Mux17~8 (
// Equation(s):
// \Mux17~8_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux17~7_combout  & (\reg_file[15][14]~q )) # (!\Mux17~7_combout  & ((\reg_file[13][14]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux17~7_combout ))))

	.dataa(\reg_file[15][14]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[13][14]~q ),
	.datad(\Mux17~7_combout ),
	.cin(gnd),
	.combout(\Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~8 .lut_mask = 16'hBBC0;
defparam \Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \reg_file[12][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][14] .is_wysiwyg = "true";
defparam \reg_file[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \reg_file[8][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][14] .is_wysiwyg = "true";
defparam \reg_file[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \reg_file[10][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][14] .is_wysiwyg = "true";
defparam \reg_file[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[10][14]~q ) # (\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[8][14]~q  & ((!\ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\reg_file[8][14]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[10][14]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hCCE2;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \reg_file[14][14]~feeder (
// Equation(s):
// \reg_file[14][14]~feeder_combout  = \reg_file~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[14][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \reg_file[14][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][14] .is_wysiwyg = "true";
defparam \reg_file[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux17~0_combout  & ((\reg_file[14][14]~q ))) # (!\Mux17~0_combout  & (\reg_file[12][14]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux17~0_combout ))))

	.dataa(\reg_file[12][14]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux17~0_combout ),
	.datad(\reg_file[14][14]~q ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hF838;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \reg_file[7][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][14] .is_wysiwyg = "true";
defparam \reg_file[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \reg_file[5][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][14] .is_wysiwyg = "true";
defparam \reg_file[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \reg_file[1][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][14] .is_wysiwyg = "true";
defparam \reg_file[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \reg_file[3][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][14] .is_wysiwyg = "true";
defparam \reg_file[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[3][14]~q ) # (\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[1][14]~q  & ((!\ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[1][14]~q ),
	.datac(\reg_file[3][14]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hAAE4;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\Mux17~2_combout  & ((\reg_file[7][14]~q ) # ((!\ctrl_unit|alu_rnum_dst [2])))) # (!\Mux17~2_combout  & (((\reg_file[5][14]~q  & \ctrl_unit|alu_rnum_dst [2]))))

	.dataa(\reg_file[7][14]~q ),
	.datab(\reg_file[5][14]~q ),
	.datac(\Mux17~2_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hACF0;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N11
dffeas \reg_file[4][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][14] .is_wysiwyg = "true";
defparam \reg_file[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \reg_file[6][14]~feeder (
// Equation(s):
// \reg_file[6][14]~feeder_combout  = \reg_file~38_combout 

	.dataa(\reg_file~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[6][14]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \reg_file[6][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][14] .is_wysiwyg = "true";
defparam \reg_file[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \reg_file[2][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][14] .is_wysiwyg = "true";
defparam \reg_file[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N15
dffeas \reg_file[0][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][14] .is_wysiwyg = "true";
defparam \reg_file[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[2][14]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[0][14]~q )))))

	.dataa(\reg_file[2][14]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[0][14]~q ),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'hE3E0;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \Mux17~5 (
// Equation(s):
// \Mux17~5_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux17~4_combout  & ((\reg_file[6][14]~q ))) # (!\Mux17~4_combout  & (\reg_file[4][14]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux17~4_combout ))))

	.dataa(\reg_file[4][14]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[6][14]~q ),
	.datad(\Mux17~4_combout ),
	.cin(gnd),
	.combout(\Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~5 .lut_mask = 16'hF388;
defparam \Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \Mux17~6 (
// Equation(s):
// \Mux17~6_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux17~3_combout ) # ((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((!\ctrl_unit|alu_rnum_dst [3] & \Mux17~5_combout ))))

	.dataa(\Mux17~3_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux17~5_combout ),
	.cin(gnd),
	.combout(\Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~6 .lut_mask = 16'hCBC8;
defparam \Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \Mux17~9 (
// Equation(s):
// \Mux17~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux17~6_combout  & (\Mux17~8_combout )) # (!\Mux17~6_combout  & ((\Mux17~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux17~6_combout ))))

	.dataa(\Mux17~8_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux17~1_combout ),
	.datad(\Mux17~6_combout ),
	.cin(gnd),
	.combout(\Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~9 .lut_mask = 16'hBBC0;
defparam \Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \s_bus[14]~143 (
// Equation(s):
// \s_bus[14]~143_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [1] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[5][14]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[4][14]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[5][14]~q ),
	.datac(\reg_file[4][14]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[14]~143_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~143 .lut_mask = 16'hEE50;
defparam \s_bus[14]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \s_bus[14]~144 (
// Equation(s):
// \s_bus[14]~144_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[14]~143_combout  & ((\reg_file[7][14]~q ))) # (!\s_bus[14]~143_combout  & (\reg_file[6][14]~q )))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[14]~143_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[6][14]~q ),
	.datac(\reg_file[7][14]~q ),
	.datad(\s_bus[14]~143_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~144_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~144 .lut_mask = 16'hF588;
defparam \s_bus[14]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \s_bus[14]~150 (
// Equation(s):
// \s_bus[14]~150_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[14][14]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[12][14]~q )))))

	.dataa(\reg_file[14][14]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[12][14]~q ),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[14]~150_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~150 .lut_mask = 16'hEE30;
defparam \s_bus[14]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \s_bus[14]~151 (
// Equation(s):
// \s_bus[14]~151_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[14]~150_combout  & ((\reg_file[15][14]~q ))) # (!\s_bus[14]~150_combout  & (\reg_file[13][14]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[14]~150_combout ))))

	.dataa(\reg_file[13][14]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[15][14]~q ),
	.datad(\s_bus[14]~150_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~151_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~151 .lut_mask = 16'hF388;
defparam \s_bus[14]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \s_bus[14]~147 (
// Equation(s):
// \s_bus[14]~147_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\reg_file[1][14]~q ) # ((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [0] & (((!\ctrl_unit|alu_rnum_src [1] & \reg_file[0][14]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[1][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\reg_file[0][14]~q ),
	.cin(gnd),
	.combout(\s_bus[14]~147_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~147 .lut_mask = 16'hADA8;
defparam \s_bus[14]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \s_bus[14]~148 (
// Equation(s):
// \s_bus[14]~148_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[14]~147_combout  & (\reg_file[3][14]~q )) # (!\s_bus[14]~147_combout  & ((\reg_file[2][14]~q ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[14]~147_combout ))))

	.dataa(\reg_file[3][14]~q ),
	.datab(\reg_file[2][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\s_bus[14]~147_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~148_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~148 .lut_mask = 16'hAFC0;
defparam \s_bus[14]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \s_bus[14]~145 (
// Equation(s):
// \s_bus[14]~145_combout  = (\ctrl_unit|alu_rnum_src [1] & (((\reg_file[10][14]~q ) # (\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [1] & (\reg_file[8][14]~q  & ((!\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[8][14]~q ),
	.datab(\reg_file[10][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[14]~145_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~145 .lut_mask = 16'hF0CA;
defparam \s_bus[14]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \s_bus[14]~146 (
// Equation(s):
// \s_bus[14]~146_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[14]~145_combout  & (\reg_file[11][14]~q )) # (!\s_bus[14]~145_combout  & ((\reg_file[9][14]~q ))))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[14]~145_combout ))))

	.dataa(\reg_file[11][14]~q ),
	.datab(\reg_file[9][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\s_bus[14]~145_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~146_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~146 .lut_mask = 16'hAFC0;
defparam \s_bus[14]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \s_bus[14]~149 (
// Equation(s):
// \s_bus[14]~149_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [2]) # (\s_bus[14]~146_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (\s_bus[14]~148_combout  & (!\ctrl_unit|alu_rnum_src [2])))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\s_bus[14]~148_combout ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\s_bus[14]~146_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~149_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~149 .lut_mask = 16'hAEA4;
defparam \s_bus[14]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \s_bus[14]~152 (
// Equation(s):
// \s_bus[14]~152_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[14]~149_combout  & ((\s_bus[14]~151_combout ))) # (!\s_bus[14]~149_combout  & (\s_bus[14]~144_combout )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[14]~149_combout ))))

	.dataa(\s_bus[14]~144_combout ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[14]~151_combout ),
	.datad(\s_bus[14]~149_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~152_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~152 .lut_mask = 16'hF388;
defparam \s_bus[14]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \s_bus[14]~153 (
// Equation(s):
// \s_bus[14]~153_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][14]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[14]~152_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\reg_file[16][14]~q ),
	.datac(\ctrl_unit|alu_rnum_src [4]),
	.datad(\s_bus[14]~152_combout ),
	.cin(gnd),
	.combout(\s_bus[14]~153_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[14]~153 .lut_mask = 16'hEFEA;
defparam \s_bus[14]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \reg_file[15][12]~feeder (
// Equation(s):
// \reg_file[15][12]~feeder_combout  = \reg_file~34_combout 

	.dataa(\reg_file~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][12]~feeder .lut_mask = 16'hAAAA;
defparam \reg_file[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \reg_file[15][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][12] .is_wysiwyg = "true";
defparam \reg_file[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N31
dffeas \reg_file[14][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[14][8]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[14][12] .is_wysiwyg = "true";
defparam \reg_file[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N9
dffeas \reg_file[10][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][12] .is_wysiwyg = "true";
defparam \reg_file[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N13
dffeas \reg_file[11][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[11][8]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[11][12] .is_wysiwyg = "true";
defparam \reg_file[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \s_bus[12]~172 (
// Equation(s):
// \s_bus[12]~172_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[11][12]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[10][12]~q ))))

	.dataa(\reg_file[10][12]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\reg_file[11][12]~q ),
	.cin(gnd),
	.combout(\s_bus[12]~172_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~172 .lut_mask = 16'hF2C2;
defparam \s_bus[12]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \s_bus[12]~173 (
// Equation(s):
// \s_bus[12]~173_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~172_combout  & (\reg_file[15][12]~q )) # (!\s_bus[12]~172_combout  & ((\reg_file[14][12]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~172_combout ))))

	.dataa(\reg_file[15][12]~q ),
	.datab(\reg_file[14][12]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\s_bus[12]~172_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~173_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~173 .lut_mask = 16'hAFC0;
defparam \s_bus[12]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N23
dffeas \reg_file[12][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[12][8]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[12][12] .is_wysiwyg = "true";
defparam \reg_file[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \reg_file[13][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[13][0]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[13][12] .is_wysiwyg = "true";
defparam \reg_file[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N9
dffeas \reg_file[8][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[8][8]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[8][12] .is_wysiwyg = "true";
defparam \reg_file[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \reg_file[9][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[9][0]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[9][12] .is_wysiwyg = "true";
defparam \reg_file[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \s_bus[12]~165 (
// Equation(s):
// \s_bus[12]~165_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[9][12]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[8][12]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[8][12]~q ),
	.datac(\reg_file[9][12]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[12]~165_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~165 .lut_mask = 16'hFA44;
defparam \s_bus[12]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \s_bus[12]~166 (
// Equation(s):
// \s_bus[12]~166_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~165_combout  & ((\reg_file[13][12]~q ))) # (!\s_bus[12]~165_combout  & (\reg_file[12][12]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~165_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[12][12]~q ),
	.datac(\reg_file[13][12]~q ),
	.datad(\s_bus[12]~165_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~166_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~166 .lut_mask = 16'hF588;
defparam \s_bus[12]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \reg_file[5][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[5][0]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[5][12] .is_wysiwyg = "true";
defparam \reg_file[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \reg_file[4][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[4][0]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[4][12] .is_wysiwyg = "true";
defparam \reg_file[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \reg_file[1][12]~feeder (
// Equation(s):
// \reg_file[1][12]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~34_combout ),
	.cin(gnd),
	.combout(\reg_file[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[1][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \reg_file[1][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[1][0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[1][12] .is_wysiwyg = "true";
defparam \reg_file[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \reg_file[0][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[0][0]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[0][12] .is_wysiwyg = "true";
defparam \reg_file[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \s_bus[12]~169 (
// Equation(s):
// \s_bus[12]~169_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\reg_file[1][12]~q ) # ((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & (((\reg_file[0][12]~q  & !\ctrl_unit|alu_rnum_src [2]))))

	.dataa(\ctrl_unit|alu_rnum_src [0]),
	.datab(\reg_file[1][12]~q ),
	.datac(\reg_file[0][12]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[12]~169_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~169 .lut_mask = 16'hAAD8;
defparam \s_bus[12]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \s_bus[12]~170 (
// Equation(s):
// \s_bus[12]~170_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~169_combout  & (\reg_file[5][12]~q )) # (!\s_bus[12]~169_combout  & ((\reg_file[4][12]~q ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~169_combout ))))

	.dataa(\reg_file[5][12]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[4][12]~q ),
	.datad(\s_bus[12]~169_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~170_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~170 .lut_mask = 16'hBBC0;
defparam \s_bus[12]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N3
dffeas \reg_file[6][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[6][0]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[6][12] .is_wysiwyg = "true";
defparam \reg_file[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \reg_file[7][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][12] .is_wysiwyg = "true";
defparam \reg_file[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \reg_file[2][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][12] .is_wysiwyg = "true";
defparam \reg_file[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \reg_file[3][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][12] .is_wysiwyg = "true";
defparam \reg_file[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \s_bus[12]~167 (
// Equation(s):
// \s_bus[12]~167_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[3][12]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[2][12]~q ))))

	.dataa(\reg_file[2][12]~q ),
	.datab(\reg_file[3][12]~q ),
	.datac(\ctrl_unit|alu_rnum_src [2]),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[12]~167_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~167 .lut_mask = 16'hFC0A;
defparam \s_bus[12]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \s_bus[12]~168 (
// Equation(s):
// \s_bus[12]~168_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[12]~167_combout  & ((\reg_file[7][12]~q ))) # (!\s_bus[12]~167_combout  & (\reg_file[6][12]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[12]~167_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[6][12]~q ),
	.datac(\reg_file[7][12]~q ),
	.datad(\s_bus[12]~167_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~168_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~168 .lut_mask = 16'hF588;
defparam \s_bus[12]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \s_bus[12]~171 (
// Equation(s):
// \s_bus[12]~171_combout  = (\ctrl_unit|alu_rnum_src [3] & (\ctrl_unit|alu_rnum_src [1])) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & ((\s_bus[12]~168_combout ))) # (!\ctrl_unit|alu_rnum_src [1] & (\s_bus[12]~170_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[12]~170_combout ),
	.datad(\s_bus[12]~168_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~171_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~171 .lut_mask = 16'hDC98;
defparam \s_bus[12]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \s_bus[12]~174 (
// Equation(s):
// \s_bus[12]~174_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[12]~171_combout  & (\s_bus[12]~173_combout )) # (!\s_bus[12]~171_combout  & ((\s_bus[12]~166_combout ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[12]~171_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\s_bus[12]~173_combout ),
	.datac(\s_bus[12]~166_combout ),
	.datad(\s_bus[12]~171_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~174_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~174 .lut_mask = 16'hDDA0;
defparam \s_bus[12]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \s_bus[12]~175 (
// Equation(s):
// \s_bus[12]~175_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][12]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[12]~174_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][12]~q ),
	.datad(\s_bus[12]~174_combout ),
	.cin(gnd),
	.combout(\s_bus[12]~175_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[12]~175 .lut_mask = 16'hFBEA;
defparam \s_bus[12]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \Mux19~7 (
// Equation(s):
// \Mux19~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[14][12]~q ) # (\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[12][12]~q  & ((!\ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\reg_file[12][12]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[14][12]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~7 .lut_mask = 16'hCCE2;
defparam \Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \Mux19~8 (
// Equation(s):
// \Mux19~8_combout  = (\Mux19~7_combout  & ((\reg_file[15][12]~q ) # ((!\ctrl_unit|alu_rnum_dst [0])))) # (!\Mux19~7_combout  & (((\reg_file[13][12]~q  & \ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\reg_file[15][12]~q ),
	.datab(\reg_file[13][12]~q ),
	.datac(\Mux19~7_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~8 .lut_mask = 16'hACF0;
defparam \Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[9][12]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[8][12]~q  & !\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[9][12]~q ),
	.datac(\reg_file[8][12]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hAAD8;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux19~0_combout  & (((\reg_file[11][12]~q )) # (!\ctrl_unit|alu_rnum_dst [1]))) # (!\Mux19~0_combout  & (\ctrl_unit|alu_rnum_dst [1] & (\reg_file[10][12]~q )))

	.dataa(\Mux19~0_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[10][12]~q ),
	.datad(\reg_file[11][12]~q ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hEA62;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[1][12]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[0][12]~q  & !\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\reg_file[1][12]~q ),
	.datab(\reg_file[0][12]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = 16'hF0AC;
defparam \Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \Mux19~5 (
// Equation(s):
// \Mux19~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux19~4_combout  & ((\reg_file[3][12]~q ))) # (!\Mux19~4_combout  & (\reg_file[2][12]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux19~4_combout ))))

	.dataa(\reg_file[2][12]~q ),
	.datab(\reg_file[3][12]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux19~4_combout ),
	.cin(gnd),
	.combout(\Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~5 .lut_mask = 16'hCFA0;
defparam \Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1]) # (\reg_file[5][12]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[4][12]~q  & (!\ctrl_unit|alu_rnum_dst [1])))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[4][12]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[5][12]~q ),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hAEA4;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux19~2_combout  & ((\reg_file[7][12]~q ))) # (!\Mux19~2_combout  & (\reg_file[6][12]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux19~2_combout ))))

	.dataa(\reg_file[6][12]~q ),
	.datab(\reg_file[7][12]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux19~2_combout ),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hCFA0;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \Mux19~6 (
// Equation(s):
// \Mux19~6_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3]) # (\Mux19~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (\Mux19~5_combout  & (!\ctrl_unit|alu_rnum_dst [3])))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\Mux19~5_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux19~3_combout ),
	.cin(gnd),
	.combout(\Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~6 .lut_mask = 16'hAEA4;
defparam \Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \Mux19~9 (
// Equation(s):
// \Mux19~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux19~6_combout  & (\Mux19~8_combout )) # (!\Mux19~6_combout  & ((\Mux19~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux19~6_combout ))))

	.dataa(\Mux19~8_combout ),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux19~1_combout ),
	.datad(\Mux19~6_combout ),
	.cin(gnd),
	.combout(\Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~9 .lut_mask = 16'hBBC0;
defparam \Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[12]~16 (
// Equation(s):
// \arithmetic_logic_unit|sum1[12]~16_combout  = ((\s_bus[12]~175_combout  $ (\Mux19~9_combout  $ (!\arithmetic_logic_unit|sum1[11]~15 )))) # (GND)
// \arithmetic_logic_unit|sum1[12]~17  = CARRY((\s_bus[12]~175_combout  & ((\Mux19~9_combout ) # (!\arithmetic_logic_unit|sum1[11]~15 ))) # (!\s_bus[12]~175_combout  & (\Mux19~9_combout  & !\arithmetic_logic_unit|sum1[11]~15 )))

	.dataa(\s_bus[12]~175_combout ),
	.datab(\Mux19~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[11]~15 ),
	.combout(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.cout(\arithmetic_logic_unit|sum1[12]~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[12]~16 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[13]~18 (
// Equation(s):
// \arithmetic_logic_unit|sum1[13]~18_combout  = (\s_bus[13]~164_combout  & ((\Mux18~9_combout  & (\arithmetic_logic_unit|sum1[12]~17  & VCC)) # (!\Mux18~9_combout  & (!\arithmetic_logic_unit|sum1[12]~17 )))) # (!\s_bus[13]~164_combout  & ((\Mux18~9_combout  
// & (!\arithmetic_logic_unit|sum1[12]~17 )) # (!\Mux18~9_combout  & ((\arithmetic_logic_unit|sum1[12]~17 ) # (GND)))))
// \arithmetic_logic_unit|sum1[13]~19  = CARRY((\s_bus[13]~164_combout  & (!\Mux18~9_combout  & !\arithmetic_logic_unit|sum1[12]~17 )) # (!\s_bus[13]~164_combout  & ((!\arithmetic_logic_unit|sum1[12]~17 ) # (!\Mux18~9_combout ))))

	.dataa(\s_bus[13]~164_combout ),
	.datab(\Mux18~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[12]~17 ),
	.combout(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.cout(\arithmetic_logic_unit|sum1[13]~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[13]~18 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|sum1[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[14]~20 (
// Equation(s):
// \arithmetic_logic_unit|sum1[14]~20_combout  = ((\Mux17~9_combout  $ (\s_bus[14]~153_combout  $ (!\arithmetic_logic_unit|sum1[13]~19 )))) # (GND)
// \arithmetic_logic_unit|sum1[14]~21  = CARRY((\Mux17~9_combout  & ((\s_bus[14]~153_combout ) # (!\arithmetic_logic_unit|sum1[13]~19 ))) # (!\Mux17~9_combout  & (\s_bus[14]~153_combout  & !\arithmetic_logic_unit|sum1[13]~19 )))

	.dataa(\Mux17~9_combout ),
	.datab(\s_bus[14]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|sum1[13]~19 ),
	.combout(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.cout(\arithmetic_logic_unit|sum1[14]~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[14]~20 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|sum1[14]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \arithmetic_logic_unit|sum1[15]~22 (
// Equation(s):
// \arithmetic_logic_unit|sum1[15]~22_combout  = \Mux16~9_combout  $ (\arithmetic_logic_unit|sum1[14]~21  $ (\s_bus[15]~109_combout ))

	.dataa(\Mux16~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_bus[15]~109_combout ),
	.cin(\arithmetic_logic_unit|sum1[14]~21 ),
	.combout(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|sum1[15]~22 .lut_mask = 16'hA55A;
defparam \arithmetic_logic_unit|sum1[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~0 (
// Equation(s):
// \arithmetic_logic_unit|Add6~0_combout  = (\arithmetic_logic_unit|sum1[8]~8_combout  & (\arithmetic_logic_unit|sum1[9]~10_combout  $ (VCC))) # (!\arithmetic_logic_unit|sum1[8]~8_combout  & (\arithmetic_logic_unit|sum1[9]~10_combout  & VCC))
// \arithmetic_logic_unit|Add6~1  = CARRY((\arithmetic_logic_unit|sum1[8]~8_combout  & \arithmetic_logic_unit|sum1[9]~10_combout ))

	.dataa(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add6~0_combout ),
	.cout(\arithmetic_logic_unit|Add6~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~2 (
// Equation(s):
// \arithmetic_logic_unit|Add6~2_combout  = (\arithmetic_logic_unit|sum1[10]~12_combout  & (!\arithmetic_logic_unit|Add6~1 )) # (!\arithmetic_logic_unit|sum1[10]~12_combout  & ((\arithmetic_logic_unit|Add6~1 ) # (GND)))
// \arithmetic_logic_unit|Add6~3  = CARRY((!\arithmetic_logic_unit|Add6~1 ) # (!\arithmetic_logic_unit|sum1[10]~12_combout ))

	.dataa(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~1 ),
	.combout(\arithmetic_logic_unit|Add6~2_combout ),
	.cout(\arithmetic_logic_unit|Add6~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~2 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~4 (
// Equation(s):
// \arithmetic_logic_unit|Add6~4_combout  = (\arithmetic_logic_unit|sum1[11]~14_combout  & (\arithmetic_logic_unit|Add6~3  $ (GND))) # (!\arithmetic_logic_unit|sum1[11]~14_combout  & (!\arithmetic_logic_unit|Add6~3  & VCC))
// \arithmetic_logic_unit|Add6~5  = CARRY((\arithmetic_logic_unit|sum1[11]~14_combout  & !\arithmetic_logic_unit|Add6~3 ))

	.dataa(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~3 ),
	.combout(\arithmetic_logic_unit|Add6~4_combout ),
	.cout(\arithmetic_logic_unit|Add6~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~4 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~6 (
// Equation(s):
// \arithmetic_logic_unit|Add6~6_combout  = (\arithmetic_logic_unit|sum1[12]~16_combout  & (!\arithmetic_logic_unit|Add6~5 )) # (!\arithmetic_logic_unit|sum1[12]~16_combout  & ((\arithmetic_logic_unit|Add6~5 ) # (GND)))
// \arithmetic_logic_unit|Add6~7  = CARRY((!\arithmetic_logic_unit|Add6~5 ) # (!\arithmetic_logic_unit|sum1[12]~16_combout ))

	.dataa(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~5 ),
	.combout(\arithmetic_logic_unit|Add6~6_combout ),
	.cout(\arithmetic_logic_unit|Add6~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~8 (
// Equation(s):
// \arithmetic_logic_unit|Add6~8_combout  = (\arithmetic_logic_unit|sum1[13]~18_combout  & (\arithmetic_logic_unit|Add6~7  $ (GND))) # (!\arithmetic_logic_unit|sum1[13]~18_combout  & (!\arithmetic_logic_unit|Add6~7  & VCC))
// \arithmetic_logic_unit|Add6~9  = CARRY((\arithmetic_logic_unit|sum1[13]~18_combout  & !\arithmetic_logic_unit|Add6~7 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~7 ),
	.combout(\arithmetic_logic_unit|Add6~8_combout ),
	.cout(\arithmetic_logic_unit|Add6~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~8 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~10 (
// Equation(s):
// \arithmetic_logic_unit|Add6~10_combout  = (\arithmetic_logic_unit|sum1[14]~20_combout  & (!\arithmetic_logic_unit|Add6~9 )) # (!\arithmetic_logic_unit|sum1[14]~20_combout  & ((\arithmetic_logic_unit|Add6~9 ) # (GND)))
// \arithmetic_logic_unit|Add6~11  = CARRY((!\arithmetic_logic_unit|Add6~9 ) # (!\arithmetic_logic_unit|sum1[14]~20_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~9 ),
	.combout(\arithmetic_logic_unit|Add6~10_combout ),
	.cout(\arithmetic_logic_unit|Add6~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~10 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~12 (
// Equation(s):
// \arithmetic_logic_unit|Add6~12_combout  = (\arithmetic_logic_unit|sum1[15]~22_combout  & (\arithmetic_logic_unit|Add6~11  $ (GND))) # (!\arithmetic_logic_unit|sum1[15]~22_combout  & (!\arithmetic_logic_unit|Add6~11  & VCC))
// \arithmetic_logic_unit|Add6~13  = CARRY((\arithmetic_logic_unit|sum1[15]~22_combout  & !\arithmetic_logic_unit|Add6~11 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add6~11 ),
	.combout(\arithmetic_logic_unit|Add6~12_combout ),
	.cout(\arithmetic_logic_unit|Add6~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~12 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add6~14 (
// Equation(s):
// \arithmetic_logic_unit|Add6~14_combout  = \arithmetic_logic_unit|Add6~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add6~13 ),
	.combout(\arithmetic_logic_unit|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add6~14 .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan0~0 (
// Equation(s):
// \arithmetic_logic_unit|LessThan0~0_combout  = (\arithmetic_logic_unit|Add6~6_combout ) # ((\arithmetic_logic_unit|Add6~4_combout  & ((\arithmetic_logic_unit|Add6~0_combout ) # (\arithmetic_logic_unit|Add6~2_combout ))))

	.dataa(\arithmetic_logic_unit|Add6~0_combout ),
	.datab(\arithmetic_logic_unit|Add6~4_combout ),
	.datac(\arithmetic_logic_unit|Add6~2_combout ),
	.datad(\arithmetic_logic_unit|Add6~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan0~0 .lut_mask = 16'hFFC8;
defparam \arithmetic_logic_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~44 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~44_combout  = (!\arithmetic_logic_unit|Add6~8_combout  & (!\arithmetic_logic_unit|LessThan0~0_combout  & !\arithmetic_logic_unit|Add6~10_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add6~8_combout ),
	.datac(\arithmetic_logic_unit|LessThan0~0_combout ),
	.datad(\arithmetic_logic_unit|Add6~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~44_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~44 .lut_mask = 16'h0003;
defparam \arithmetic_logic_unit|Reg3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~45 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~45_combout  = (\arithmetic_logic_unit|LessThan2~0_combout ) # ((!\arithmetic_logic_unit|Add6~12_combout  & (!\arithmetic_logic_unit|Add6~14_combout  & \arithmetic_logic_unit|Reg3~44_combout )))

	.dataa(\arithmetic_logic_unit|Add6~12_combout ),
	.datab(\arithmetic_logic_unit|LessThan2~0_combout ),
	.datac(\arithmetic_logic_unit|Add6~14_combout ),
	.datad(\arithmetic_logic_unit|Reg3~44_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~45_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~45 .lut_mask = 16'hCDCC;
defparam \arithmetic_logic_unit|Reg3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~5_combout  = (\ctrl_unit|alu_op [1] & (((\arithmetic_logic_unit|PSW_o~2_combout )))) # (!\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Reg3[11]~43_combout ) # ((!\arithmetic_logic_unit|Reg3~45_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~43_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|PSW_o~2_combout ),
	.datad(\arithmetic_logic_unit|Reg3~45_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~5 .lut_mask = 16'hE2F3;
defparam \arithmetic_logic_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~11_combout  = (\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|PSW_o [0])) # (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux3~5_combout ) # ((\arithmetic_logic_unit|PSW_o [0] & !\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|PSW_o [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Mux3~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~11 .lut_mask = 16'hDD8C;
defparam \arithmetic_logic_unit|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~6_combout  = (\Mux16~9_combout  & ((\s_bus[15]~109_combout ) # (!\arithmetic_logic_unit|Reg3 [15]))) # (!\Mux16~9_combout  & (\s_bus[15]~109_combout  & !\arithmetic_logic_unit|Reg3 [15]))

	.dataa(gnd),
	.datab(\Mux16~9_combout ),
	.datac(\s_bus[15]~109_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~6 .lut_mask = 16'hC0FC;
defparam \arithmetic_logic_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~8_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [3]) # ((\arithmetic_logic_unit|Mux3~7_combout )))) # (!\ctrl_unit|alu_op [0] & (!\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux3~6_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux3~6_combout ),
	.datad(\arithmetic_logic_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~8 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~9_combout  = (\ctrl_unit|psw_update~q  & (((\arithmetic_logic_unit|Mux3~8_combout )))) # (!\ctrl_unit|psw_update~q  & ((\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux3~8_combout ))) # (!\ctrl_unit|alu_op [3] & 
// (\arithmetic_logic_unit|PSW_o [0]))))

	.dataa(\ctrl_unit|psw_update~q ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|PSW_o [0]),
	.datad(\arithmetic_logic_unit|Mux3~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~9 .lut_mask = 16'hFE10;
defparam \arithmetic_logic_unit|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux3~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux3~10_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux3~9_combout  & (\arithmetic_logic_unit|Mux3~13_combout )) # (!\arithmetic_logic_unit|Mux3~9_combout  & ((\arithmetic_logic_unit|Mux3~11_combout ))))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux3~9_combout ))))

	.dataa(\arithmetic_logic_unit|Mux3~13_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux3~11_combout ),
	.datad(\arithmetic_logic_unit|Mux3~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux3~10 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \arithmetic_logic_unit|PSW_o[0] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|PSW_o[0]~feeder_combout ),
	.asdata(\arithmetic_logic_unit|Mux3~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ctrl_unit|alu_op [4]),
	.ena(!\ctrl_unit|alu_op [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[0] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \psw_in[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|PSW_o [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[0] .is_wysiwyg = "true";
defparam \psw_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \ctrl_unit|Selector62~0 (
// Equation(s):
// \ctrl_unit|Selector62~0_combout  = \ID|OP [1] $ (\ID|OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector62~0 .lut_mask = 16'h0FF0;
defparam \ctrl_unit|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \ctrl_unit|psw[0]~6 (
// Equation(s):
// \ctrl_unit|psw[0]~6_combout  = (\ctrl_unit|Selector62~0_combout  & (\ID|OP [2] & (\ID|OP [3] & \ctrl_unit|Decoder0~0_combout )))

	.dataa(\ctrl_unit|Selector62~0_combout ),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|psw[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[0]~6 .lut_mask = 16'h8000;
defparam \ctrl_unit|psw[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \ctrl_unit|psw[0]~8 (
// Equation(s):
// \ctrl_unit|psw[0]~8_combout  = ((!\ctrl_unit|cpucycle [0]) # (!\ctrl_unit|psw[0]~6_combout )) # (!\ctrl_unit|s_bus_ctrl~1_combout )

	.dataa(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|psw[0]~6_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[0]~8 .lut_mask = 16'h5FFF;
defparam \ctrl_unit|psw[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N31
dffeas \ctrl_unit|psw[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[0]~feeder_combout ),
	.asdata(psw_in[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[0] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~21 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~21_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [1] & (\ctrl_unit|psw [0])) # (!\ctrl_unit|alu_op [1] & ((\s_bus[14]~153_combout ))))) # (!\ctrl_unit|alu_op [3] & (((\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|psw [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\s_bus[14]~153_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~21_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~21 .lut_mask = 16'hDAD0;
defparam \arithmetic_logic_unit|Mux4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~23 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~23_combout  = (\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [0] & !\arithmetic_logic_unit|Mux4~21_combout )) # (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux4~21_combout )))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux4~21_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~23_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~23 .lut_mask = 16'h5522;
defparam \arithmetic_logic_unit|Mux4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~22 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~22_combout  = (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~21_combout ) # ((!\ctrl_unit|alu_op [3] & \Mux16~9_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\Mux16~9_combout ),
	.datad(\arithmetic_logic_unit|Mux4~21_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~22_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~22 .lut_mask = 16'h3310;
defparam \arithmetic_logic_unit|Mux4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~14 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~14_combout  = (\arithmetic_logic_unit|Reg3[11]~12_combout  & (\arithmetic_logic_unit|Reg3[11]~13_combout  & \arithmetic_logic_unit|Reg3[11]~11_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[11]~12_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~13_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3[11]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~14 .lut_mask = 16'h8800;
defparam \arithmetic_logic_unit|Reg3[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~10 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~10_combout  = (!\Mux28~9_combout  & (\Mux30~9_combout  & (\Mux29~9_combout  & \arithmetic_logic_unit|Reg3[11]~14_combout )))

	.dataa(\Mux28~9_combout ),
	.datab(\Mux30~9_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~10 .lut_mask = 16'h4000;
defparam \arithmetic_logic_unit|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~20 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~20_combout  = (\arithmetic_logic_unit|Reg3[11]~14_combout  & ((!\arithmetic_logic_unit|ShiftLeft0~10_combout ) # (!\Mux31~9_combout )))

	.dataa(gnd),
	.datab(\Mux31~9_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~20 .lut_mask = 16'h3F00;
defparam \arithmetic_logic_unit|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~24 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~24_combout  = (\arithmetic_logic_unit|Mux4~23_combout  & (\arithmetic_logic_unit|Mux4~22_combout  & (!\arithmetic_logic_unit|Mux4~20_combout  & \s_bus[15]~109_combout ))) # (!\arithmetic_logic_unit|Mux4~23_combout  & 
// ((\arithmetic_logic_unit|Mux4~22_combout ) # ((\s_bus[15]~109_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~23_combout ),
	.datab(\arithmetic_logic_unit|Mux4~22_combout ),
	.datac(\arithmetic_logic_unit|Mux4~20_combout ),
	.datad(\s_bus[15]~109_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~24_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~24 .lut_mask = 16'h5D44;
defparam \arithmetic_logic_unit|Mux4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~34 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~34_combout  = (\ctrl_unit|alu_op [2] & !\ctrl_unit|alu_op [3])

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~34 .lut_mask = 16'h0C0C;
defparam \arithmetic_logic_unit|Reg3[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan4~0 (
// Equation(s):
// \arithmetic_logic_unit|LessThan4~0_combout  = (((!\arithmetic_logic_unit|Reg3[11]~11_combout ) # (!\arithmetic_logic_unit|Reg3[11]~12_combout )) # (!\arithmetic_logic_unit|Reg3[11]~13_combout )) # (!\Mux28~9_combout )

	.dataa(\Mux28~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~13_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan4~0 .lut_mask = 16'h7FFF;
defparam \arithmetic_logic_unit|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~17 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~17_combout  = (\Mux31~9_combout  & ((!\arithmetic_logic_unit|LessThan4~0_combout ) # (!\ctrl_unit|alu_op [0])))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~17 .lut_mask = 16'h30F0;
defparam \arithmetic_logic_unit|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~18 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~18_combout  = (\arithmetic_logic_unit|Reg3[11]~14_combout  & (((!\arithmetic_logic_unit|Mux4~17_combout ) # (!\arithmetic_logic_unit|ShiftLeft0~10_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~14_combout  & 
// (\ctrl_unit|alu_op [0] & ((!\arithmetic_logic_unit|Mux4~17_combout ) # (!\arithmetic_logic_unit|ShiftLeft0~10_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.datad(\arithmetic_logic_unit|Mux4~17_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~18 .lut_mask = 16'h0EEE;
defparam \arithmetic_logic_unit|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~19 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~19_combout  = (\arithmetic_logic_unit|Reg3[11]~34_combout  & ((\arithmetic_logic_unit|Mux4~18_combout  & ((\s_bus[15]~109_combout ))) # (!\arithmetic_logic_unit|Mux4~18_combout  & (\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|Reg3[11]~34_combout ),
	.datac(\s_bus[15]~109_combout ),
	.datad(\arithmetic_logic_unit|Mux4~18_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~19 .lut_mask = 16'hC088;
defparam \arithmetic_logic_unit|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~25 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~25_combout  = (\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux4~19_combout ) # ((!\ctrl_unit|alu_op [2] & \arithmetic_logic_unit|Mux4~24_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\arithmetic_logic_unit|Mux4~24_combout ),
	.datad(\arithmetic_logic_unit|Mux4~19_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~25_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~25 .lut_mask = 16'hCC40;
defparam \arithmetic_logic_unit|Mux4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~30 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~30_combout  = (\ctrl_unit|alu_op [1] & (\s_bus[15]~109_combout  & ((\Mux16~9_combout ) # (\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [1] & (\s_bus[15]~109_combout  $ (((\Mux16~9_combout  & !\ctrl_unit|alu_op [0])))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\Mux16~9_combout ),
	.datac(\s_bus[15]~109_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~30 .lut_mask = 16'hF094;
defparam \arithmetic_logic_unit|Mux4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~0 (
// Equation(s):
// \arithmetic_logic_unit|Add11~0_combout  = (\Mux31~9_combout  & (\s_bus[0]~21_combout  $ (VCC))) # (!\Mux31~9_combout  & ((\s_bus[0]~21_combout ) # (GND)))
// \arithmetic_logic_unit|Add11~1  = CARRY((\s_bus[0]~21_combout ) # (!\Mux31~9_combout ))

	.dataa(\Mux31~9_combout ),
	.datab(\s_bus[0]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add11~0_combout ),
	.cout(\arithmetic_logic_unit|Add11~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~0 .lut_mask = 16'h66DD;
defparam \arithmetic_logic_unit|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~2 (
// Equation(s):
// \arithmetic_logic_unit|Add11~2_combout  = (\s_bus[1]~10_combout  & ((\Mux30~9_combout  & (!\arithmetic_logic_unit|Add11~1 )) # (!\Mux30~9_combout  & (\arithmetic_logic_unit|Add11~1  & VCC)))) # (!\s_bus[1]~10_combout  & ((\Mux30~9_combout  & 
// ((\arithmetic_logic_unit|Add11~1 ) # (GND))) # (!\Mux30~9_combout  & (!\arithmetic_logic_unit|Add11~1 ))))
// \arithmetic_logic_unit|Add11~3  = CARRY((\s_bus[1]~10_combout  & (\Mux30~9_combout  & !\arithmetic_logic_unit|Add11~1 )) # (!\s_bus[1]~10_combout  & ((\Mux30~9_combout ) # (!\arithmetic_logic_unit|Add11~1 ))))

	.dataa(\s_bus[1]~10_combout ),
	.datab(\Mux30~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~1 ),
	.combout(\arithmetic_logic_unit|Add11~2_combout ),
	.cout(\arithmetic_logic_unit|Add11~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~2 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~4 (
// Equation(s):
// \arithmetic_logic_unit|Add11~4_combout  = ((\s_bus[2]~32_combout  $ (\Mux29~9_combout  $ (\arithmetic_logic_unit|Add11~3 )))) # (GND)
// \arithmetic_logic_unit|Add11~5  = CARRY((\s_bus[2]~32_combout  & ((!\arithmetic_logic_unit|Add11~3 ) # (!\Mux29~9_combout ))) # (!\s_bus[2]~32_combout  & (!\Mux29~9_combout  & !\arithmetic_logic_unit|Add11~3 )))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\Mux29~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~3 ),
	.combout(\arithmetic_logic_unit|Add11~4_combout ),
	.cout(\arithmetic_logic_unit|Add11~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~4 .lut_mask = 16'h962B;
defparam \arithmetic_logic_unit|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~6 (
// Equation(s):
// \arithmetic_logic_unit|Add11~6_combout  = (\s_bus[3]~43_combout  & ((\Mux28~9_combout  & (\arithmetic_logic_unit|Add11~5  & VCC)) # (!\Mux28~9_combout  & (!\arithmetic_logic_unit|Add11~5 )))) # (!\s_bus[3]~43_combout  & ((\Mux28~9_combout  & 
// (!\arithmetic_logic_unit|Add11~5 )) # (!\Mux28~9_combout  & ((\arithmetic_logic_unit|Add11~5 ) # (GND)))))
// \arithmetic_logic_unit|Add11~7  = CARRY((\s_bus[3]~43_combout  & (!\Mux28~9_combout  & !\arithmetic_logic_unit|Add11~5 )) # (!\s_bus[3]~43_combout  & ((!\arithmetic_logic_unit|Add11~5 ) # (!\Mux28~9_combout ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\Mux28~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~5 ),
	.combout(\arithmetic_logic_unit|Add11~6_combout ),
	.cout(\arithmetic_logic_unit|Add11~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~6 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~8 (
// Equation(s):
// \arithmetic_logic_unit|Add11~8_combout  = ((\Mux27~9_combout  $ (\s_bus[4]~54_combout  $ (\arithmetic_logic_unit|Add11~7 )))) # (GND)
// \arithmetic_logic_unit|Add11~9  = CARRY((\Mux27~9_combout  & (\s_bus[4]~54_combout  & !\arithmetic_logic_unit|Add11~7 )) # (!\Mux27~9_combout  & ((\s_bus[4]~54_combout ) # (!\arithmetic_logic_unit|Add11~7 ))))

	.dataa(\Mux27~9_combout ),
	.datab(\s_bus[4]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~7 ),
	.combout(\arithmetic_logic_unit|Add11~8_combout ),
	.cout(\arithmetic_logic_unit|Add11~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~8 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~10 (
// Equation(s):
// \arithmetic_logic_unit|Add11~10_combout  = (\Mux26~9_combout  & ((\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add11~9 )) # (!\s_bus[5]~65_combout  & ((\arithmetic_logic_unit|Add11~9 ) # (GND))))) # (!\Mux26~9_combout  & ((\s_bus[5]~65_combout  & 
// (\arithmetic_logic_unit|Add11~9  & VCC)) # (!\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add11~9 ))))
// \arithmetic_logic_unit|Add11~11  = CARRY((\Mux26~9_combout  & ((!\arithmetic_logic_unit|Add11~9 ) # (!\s_bus[5]~65_combout ))) # (!\Mux26~9_combout  & (!\s_bus[5]~65_combout  & !\arithmetic_logic_unit|Add11~9 )))

	.dataa(\Mux26~9_combout ),
	.datab(\s_bus[5]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~9 ),
	.combout(\arithmetic_logic_unit|Add11~10_combout ),
	.cout(\arithmetic_logic_unit|Add11~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~10 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~12 (
// Equation(s):
// \arithmetic_logic_unit|Add11~12_combout  = ((\Mux25~9_combout  $ (\s_bus[6]~76_combout  $ (\arithmetic_logic_unit|Add11~11 )))) # (GND)
// \arithmetic_logic_unit|Add11~13  = CARRY((\Mux25~9_combout  & (\s_bus[6]~76_combout  & !\arithmetic_logic_unit|Add11~11 )) # (!\Mux25~9_combout  & ((\s_bus[6]~76_combout ) # (!\arithmetic_logic_unit|Add11~11 ))))

	.dataa(\Mux25~9_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~11 ),
	.combout(\arithmetic_logic_unit|Add11~12_combout ),
	.cout(\arithmetic_logic_unit|Add11~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~12 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~14 (
// Equation(s):
// \arithmetic_logic_unit|Add11~14_combout  = (\Mux24~9_combout  & ((\s_bus[7]~87_combout  & (!\arithmetic_logic_unit|Add11~13 )) # (!\s_bus[7]~87_combout  & ((\arithmetic_logic_unit|Add11~13 ) # (GND))))) # (!\Mux24~9_combout  & ((\s_bus[7]~87_combout  & 
// (\arithmetic_logic_unit|Add11~13  & VCC)) # (!\s_bus[7]~87_combout  & (!\arithmetic_logic_unit|Add11~13 ))))
// \arithmetic_logic_unit|Add11~15  = CARRY((\Mux24~9_combout  & ((!\arithmetic_logic_unit|Add11~13 ) # (!\s_bus[7]~87_combout ))) # (!\Mux24~9_combout  & (!\s_bus[7]~87_combout  & !\arithmetic_logic_unit|Add11~13 )))

	.dataa(\Mux24~9_combout ),
	.datab(\s_bus[7]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~13 ),
	.combout(\arithmetic_logic_unit|Add11~14_combout ),
	.cout(\arithmetic_logic_unit|Add11~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~14 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~16 (
// Equation(s):
// \arithmetic_logic_unit|Add11~16_combout  = ((\s_bus[8]~98_combout  $ (\Mux23~9_combout  $ (\arithmetic_logic_unit|Add11~15 )))) # (GND)
// \arithmetic_logic_unit|Add11~17  = CARRY((\s_bus[8]~98_combout  & ((!\arithmetic_logic_unit|Add11~15 ) # (!\Mux23~9_combout ))) # (!\s_bus[8]~98_combout  & (!\Mux23~9_combout  & !\arithmetic_logic_unit|Add11~15 )))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\Mux23~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~15 ),
	.combout(\arithmetic_logic_unit|Add11~16_combout ),
	.cout(\arithmetic_logic_unit|Add11~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~16 .lut_mask = 16'h962B;
defparam \arithmetic_logic_unit|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~18 (
// Equation(s):
// \arithmetic_logic_unit|Add11~18_combout  = (\Mux22~9_combout  & ((\s_bus[9]~142_combout  & (!\arithmetic_logic_unit|Add11~17 )) # (!\s_bus[9]~142_combout  & ((\arithmetic_logic_unit|Add11~17 ) # (GND))))) # (!\Mux22~9_combout  & ((\s_bus[9]~142_combout  & 
// (\arithmetic_logic_unit|Add11~17  & VCC)) # (!\s_bus[9]~142_combout  & (!\arithmetic_logic_unit|Add11~17 ))))
// \arithmetic_logic_unit|Add11~19  = CARRY((\Mux22~9_combout  & ((!\arithmetic_logic_unit|Add11~17 ) # (!\s_bus[9]~142_combout ))) # (!\Mux22~9_combout  & (!\s_bus[9]~142_combout  & !\arithmetic_logic_unit|Add11~17 )))

	.dataa(\Mux22~9_combout ),
	.datab(\s_bus[9]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~17 ),
	.combout(\arithmetic_logic_unit|Add11~18_combout ),
	.cout(\arithmetic_logic_unit|Add11~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~18 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~20 (
// Equation(s):
// \arithmetic_logic_unit|Add11~20_combout  = ((\s_bus[10]~131_combout  $ (\Mux21~9_combout  $ (\arithmetic_logic_unit|Add11~19 )))) # (GND)
// \arithmetic_logic_unit|Add11~21  = CARRY((\s_bus[10]~131_combout  & ((!\arithmetic_logic_unit|Add11~19 ) # (!\Mux21~9_combout ))) # (!\s_bus[10]~131_combout  & (!\Mux21~9_combout  & !\arithmetic_logic_unit|Add11~19 )))

	.dataa(\s_bus[10]~131_combout ),
	.datab(\Mux21~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~19 ),
	.combout(\arithmetic_logic_unit|Add11~20_combout ),
	.cout(\arithmetic_logic_unit|Add11~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~20 .lut_mask = 16'h962B;
defparam \arithmetic_logic_unit|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~22 (
// Equation(s):
// \arithmetic_logic_unit|Add11~22_combout  = (\s_bus[11]~120_combout  & ((\Mux20~9_combout  & (!\arithmetic_logic_unit|Add11~21 )) # (!\Mux20~9_combout  & (\arithmetic_logic_unit|Add11~21  & VCC)))) # (!\s_bus[11]~120_combout  & ((\Mux20~9_combout  & 
// ((\arithmetic_logic_unit|Add11~21 ) # (GND))) # (!\Mux20~9_combout  & (!\arithmetic_logic_unit|Add11~21 ))))
// \arithmetic_logic_unit|Add11~23  = CARRY((\s_bus[11]~120_combout  & (\Mux20~9_combout  & !\arithmetic_logic_unit|Add11~21 )) # (!\s_bus[11]~120_combout  & ((\Mux20~9_combout ) # (!\arithmetic_logic_unit|Add11~21 ))))

	.dataa(\s_bus[11]~120_combout ),
	.datab(\Mux20~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~21 ),
	.combout(\arithmetic_logic_unit|Add11~22_combout ),
	.cout(\arithmetic_logic_unit|Add11~23 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~22 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~24 (
// Equation(s):
// \arithmetic_logic_unit|Add11~24_combout  = ((\Mux19~9_combout  $ (\s_bus[12]~175_combout  $ (\arithmetic_logic_unit|Add11~23 )))) # (GND)
// \arithmetic_logic_unit|Add11~25  = CARRY((\Mux19~9_combout  & (\s_bus[12]~175_combout  & !\arithmetic_logic_unit|Add11~23 )) # (!\Mux19~9_combout  & ((\s_bus[12]~175_combout ) # (!\arithmetic_logic_unit|Add11~23 ))))

	.dataa(\Mux19~9_combout ),
	.datab(\s_bus[12]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~23 ),
	.combout(\arithmetic_logic_unit|Add11~24_combout ),
	.cout(\arithmetic_logic_unit|Add11~25 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~24 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~26 (
// Equation(s):
// \arithmetic_logic_unit|Add11~26_combout  = (\s_bus[13]~164_combout  & ((\Mux18~9_combout  & (!\arithmetic_logic_unit|Add11~25 )) # (!\Mux18~9_combout  & (\arithmetic_logic_unit|Add11~25  & VCC)))) # (!\s_bus[13]~164_combout  & ((\Mux18~9_combout  & 
// ((\arithmetic_logic_unit|Add11~25 ) # (GND))) # (!\Mux18~9_combout  & (!\arithmetic_logic_unit|Add11~25 ))))
// \arithmetic_logic_unit|Add11~27  = CARRY((\s_bus[13]~164_combout  & (\Mux18~9_combout  & !\arithmetic_logic_unit|Add11~25 )) # (!\s_bus[13]~164_combout  & ((\Mux18~9_combout ) # (!\arithmetic_logic_unit|Add11~25 ))))

	.dataa(\s_bus[13]~164_combout ),
	.datab(\Mux18~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~25 ),
	.combout(\arithmetic_logic_unit|Add11~26_combout ),
	.cout(\arithmetic_logic_unit|Add11~27 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~26 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~28 (
// Equation(s):
// \arithmetic_logic_unit|Add11~28_combout  = ((\s_bus[14]~153_combout  $ (\Mux17~9_combout  $ (\arithmetic_logic_unit|Add11~27 )))) # (GND)
// \arithmetic_logic_unit|Add11~29  = CARRY((\s_bus[14]~153_combout  & ((!\arithmetic_logic_unit|Add11~27 ) # (!\Mux17~9_combout ))) # (!\s_bus[14]~153_combout  & (!\Mux17~9_combout  & !\arithmetic_logic_unit|Add11~27 )))

	.dataa(\s_bus[14]~153_combout ),
	.datab(\Mux17~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add11~27 ),
	.combout(\arithmetic_logic_unit|Add11~28_combout ),
	.cout(\arithmetic_logic_unit|Add11~29 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~28 .lut_mask = 16'h962B;
defparam \arithmetic_logic_unit|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add11~30 (
// Equation(s):
// \arithmetic_logic_unit|Add11~30_combout  = \Mux16~9_combout  $ (\arithmetic_logic_unit|Add11~29  $ (!\s_bus[15]~109_combout ))

	.dataa(gnd),
	.datab(\Mux16~9_combout ),
	.datac(gnd),
	.datad(\s_bus[15]~109_combout ),
	.cin(\arithmetic_logic_unit|Add11~29 ),
	.combout(\arithmetic_logic_unit|Add11~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add11~30 .lut_mask = 16'h3CC3;
defparam \arithmetic_logic_unit|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~26 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~26_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & (\s_bus[15]~109_combout )) # (!\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Reg3 [15])))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\s_bus[15]~109_combout ),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~26_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~26 .lut_mask = 16'h8A80;
defparam \arithmetic_logic_unit|Mux4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~27 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~27_combout  = (\arithmetic_logic_unit|Mux4~26_combout ) # ((\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [0] & \arithmetic_logic_unit|Add11~30_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add11~30_combout ),
	.datad(\arithmetic_logic_unit|Mux4~26_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~27_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~27 .lut_mask = 16'hFF20;
defparam \arithmetic_logic_unit|Mux4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~0 (
// Equation(s):
// \arithmetic_logic_unit|Add1~0_combout  = (\ctrl_unit|psw [0] & (\arithmetic_logic_unit|sum1[0]~0_combout  $ (VCC))) # (!\ctrl_unit|psw [0] & (\arithmetic_logic_unit|sum1[0]~0_combout  & VCC))
// \arithmetic_logic_unit|Add1~1  = CARRY((\ctrl_unit|psw [0] & \arithmetic_logic_unit|sum1[0]~0_combout ))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add1~0_combout ),
	.cout(\arithmetic_logic_unit|Add1~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~2 (
// Equation(s):
// \arithmetic_logic_unit|Add1~2_combout  = (\arithmetic_logic_unit|sum1[1]~2_combout  & (!\arithmetic_logic_unit|Add1~1 )) # (!\arithmetic_logic_unit|sum1[1]~2_combout  & ((\arithmetic_logic_unit|Add1~1 ) # (GND)))
// \arithmetic_logic_unit|Add1~3  = CARRY((!\arithmetic_logic_unit|Add1~1 ) # (!\arithmetic_logic_unit|sum1[1]~2_combout ))

	.dataa(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~1 ),
	.combout(\arithmetic_logic_unit|Add1~2_combout ),
	.cout(\arithmetic_logic_unit|Add1~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~4 (
// Equation(s):
// \arithmetic_logic_unit|Add1~4_combout  = (\arithmetic_logic_unit|sum1[2]~4_combout  & (\arithmetic_logic_unit|Add1~3  $ (GND))) # (!\arithmetic_logic_unit|sum1[2]~4_combout  & (!\arithmetic_logic_unit|Add1~3  & VCC))
// \arithmetic_logic_unit|Add1~5  = CARRY((\arithmetic_logic_unit|sum1[2]~4_combout  & !\arithmetic_logic_unit|Add1~3 ))

	.dataa(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~3 ),
	.combout(\arithmetic_logic_unit|Add1~4_combout ),
	.cout(\arithmetic_logic_unit|Add1~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~6 (
// Equation(s):
// \arithmetic_logic_unit|Add1~6_combout  = (\arithmetic_logic_unit|sum1[3]~6_combout  & (!\arithmetic_logic_unit|Add1~5 )) # (!\arithmetic_logic_unit|sum1[3]~6_combout  & ((\arithmetic_logic_unit|Add1~5 ) # (GND)))
// \arithmetic_logic_unit|Add1~7  = CARRY((!\arithmetic_logic_unit|Add1~5 ) # (!\arithmetic_logic_unit|sum1[3]~6_combout ))

	.dataa(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~5 ),
	.combout(\arithmetic_logic_unit|Add1~6_combout ),
	.cout(\arithmetic_logic_unit|Add1~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~8 (
// Equation(s):
// \arithmetic_logic_unit|Add1~8_combout  = (\arithmetic_logic_unit|Add0~0_combout  & (\arithmetic_logic_unit|Add1~7  $ (GND))) # (!\arithmetic_logic_unit|Add0~0_combout  & (!\arithmetic_logic_unit|Add1~7  & VCC))
// \arithmetic_logic_unit|Add1~9  = CARRY((\arithmetic_logic_unit|Add0~0_combout  & !\arithmetic_logic_unit|Add1~7 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~7 ),
	.combout(\arithmetic_logic_unit|Add1~8_combout ),
	.cout(\arithmetic_logic_unit|Add1~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~10 (
// Equation(s):
// \arithmetic_logic_unit|Add1~10_combout  = (\arithmetic_logic_unit|Add0~2_combout  & (!\arithmetic_logic_unit|Add1~9 )) # (!\arithmetic_logic_unit|Add0~2_combout  & ((\arithmetic_logic_unit|Add1~9 ) # (GND)))
// \arithmetic_logic_unit|Add1~11  = CARRY((!\arithmetic_logic_unit|Add1~9 ) # (!\arithmetic_logic_unit|Add0~2_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~9 ),
	.combout(\arithmetic_logic_unit|Add1~10_combout ),
	.cout(\arithmetic_logic_unit|Add1~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~12 (
// Equation(s):
// \arithmetic_logic_unit|Add1~12_combout  = (\arithmetic_logic_unit|Add0~4_combout  & (\arithmetic_logic_unit|Add1~11  $ (GND))) # (!\arithmetic_logic_unit|Add0~4_combout  & (!\arithmetic_logic_unit|Add1~11  & VCC))
// \arithmetic_logic_unit|Add1~13  = CARRY((\arithmetic_logic_unit|Add0~4_combout  & !\arithmetic_logic_unit|Add1~11 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~11 ),
	.combout(\arithmetic_logic_unit|Add1~12_combout ),
	.cout(\arithmetic_logic_unit|Add1~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~12 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~14 (
// Equation(s):
// \arithmetic_logic_unit|Add1~14_combout  = (\arithmetic_logic_unit|Add0~6_combout  & (!\arithmetic_logic_unit|Add1~13 )) # (!\arithmetic_logic_unit|Add0~6_combout  & ((\arithmetic_logic_unit|Add1~13 ) # (GND)))
// \arithmetic_logic_unit|Add1~15  = CARRY((!\arithmetic_logic_unit|Add1~13 ) # (!\arithmetic_logic_unit|Add0~6_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~13 ),
	.combout(\arithmetic_logic_unit|Add1~14_combout ),
	.cout(\arithmetic_logic_unit|Add1~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~14 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~16 (
// Equation(s):
// \arithmetic_logic_unit|Add1~16_combout  = (\arithmetic_logic_unit|sum1[8]~8_combout  & (\arithmetic_logic_unit|Add1~15  $ (GND))) # (!\arithmetic_logic_unit|sum1[8]~8_combout  & (!\arithmetic_logic_unit|Add1~15  & VCC))
// \arithmetic_logic_unit|Add1~17  = CARRY((\arithmetic_logic_unit|sum1[8]~8_combout  & !\arithmetic_logic_unit|Add1~15 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~15 ),
	.combout(\arithmetic_logic_unit|Add1~16_combout ),
	.cout(\arithmetic_logic_unit|Add1~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~16 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~18 (
// Equation(s):
// \arithmetic_logic_unit|Add1~18_combout  = (\arithmetic_logic_unit|sum1[9]~10_combout  & (!\arithmetic_logic_unit|Add1~17 )) # (!\arithmetic_logic_unit|sum1[9]~10_combout  & ((\arithmetic_logic_unit|Add1~17 ) # (GND)))
// \arithmetic_logic_unit|Add1~19  = CARRY((!\arithmetic_logic_unit|Add1~17 ) # (!\arithmetic_logic_unit|sum1[9]~10_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~17 ),
	.combout(\arithmetic_logic_unit|Add1~18_combout ),
	.cout(\arithmetic_logic_unit|Add1~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~18 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~20 (
// Equation(s):
// \arithmetic_logic_unit|Add1~20_combout  = (\arithmetic_logic_unit|sum1[10]~12_combout  & (\arithmetic_logic_unit|Add1~19  $ (GND))) # (!\arithmetic_logic_unit|sum1[10]~12_combout  & (!\arithmetic_logic_unit|Add1~19  & VCC))
// \arithmetic_logic_unit|Add1~21  = CARRY((\arithmetic_logic_unit|sum1[10]~12_combout  & !\arithmetic_logic_unit|Add1~19 ))

	.dataa(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~19 ),
	.combout(\arithmetic_logic_unit|Add1~20_combout ),
	.cout(\arithmetic_logic_unit|Add1~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~22 (
// Equation(s):
// \arithmetic_logic_unit|Add1~22_combout  = (\arithmetic_logic_unit|sum1[11]~14_combout  & (!\arithmetic_logic_unit|Add1~21 )) # (!\arithmetic_logic_unit|sum1[11]~14_combout  & ((\arithmetic_logic_unit|Add1~21 ) # (GND)))
// \arithmetic_logic_unit|Add1~23  = CARRY((!\arithmetic_logic_unit|Add1~21 ) # (!\arithmetic_logic_unit|sum1[11]~14_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~21 ),
	.combout(\arithmetic_logic_unit|Add1~22_combout ),
	.cout(\arithmetic_logic_unit|Add1~23 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~22 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~24 (
// Equation(s):
// \arithmetic_logic_unit|Add1~24_combout  = (\arithmetic_logic_unit|sum1[12]~16_combout  & (\arithmetic_logic_unit|Add1~23  $ (GND))) # (!\arithmetic_logic_unit|sum1[12]~16_combout  & (!\arithmetic_logic_unit|Add1~23  & VCC))
// \arithmetic_logic_unit|Add1~25  = CARRY((\arithmetic_logic_unit|sum1[12]~16_combout  & !\arithmetic_logic_unit|Add1~23 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~23 ),
	.combout(\arithmetic_logic_unit|Add1~24_combout ),
	.cout(\arithmetic_logic_unit|Add1~25 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~24 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~26 (
// Equation(s):
// \arithmetic_logic_unit|Add1~26_combout  = (\arithmetic_logic_unit|sum1[13]~18_combout  & (!\arithmetic_logic_unit|Add1~25 )) # (!\arithmetic_logic_unit|sum1[13]~18_combout  & ((\arithmetic_logic_unit|Add1~25 ) # (GND)))
// \arithmetic_logic_unit|Add1~27  = CARRY((!\arithmetic_logic_unit|Add1~25 ) # (!\arithmetic_logic_unit|sum1[13]~18_combout ))

	.dataa(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~25 ),
	.combout(\arithmetic_logic_unit|Add1~26_combout ),
	.cout(\arithmetic_logic_unit|Add1~27 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~26 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~28 (
// Equation(s):
// \arithmetic_logic_unit|Add1~28_combout  = (\arithmetic_logic_unit|sum1[14]~20_combout  & (\arithmetic_logic_unit|Add1~27  $ (GND))) # (!\arithmetic_logic_unit|sum1[14]~20_combout  & (!\arithmetic_logic_unit|Add1~27  & VCC))
// \arithmetic_logic_unit|Add1~29  = CARRY((\arithmetic_logic_unit|sum1[14]~20_combout  & !\arithmetic_logic_unit|Add1~27 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add1~27 ),
	.combout(\arithmetic_logic_unit|Add1~28_combout ),
	.cout(\arithmetic_logic_unit|Add1~29 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~28 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add1~30 (
// Equation(s):
// \arithmetic_logic_unit|Add1~30_combout  = \arithmetic_logic_unit|sum1[15]~22_combout  $ (\arithmetic_logic_unit|Add1~29 )

	.dataa(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add1~29 ),
	.combout(\arithmetic_logic_unit|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add1~30 .lut_mask = 16'h5A5A;
defparam \arithmetic_logic_unit|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~29 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~29_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add1~30_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|sum1[15]~22_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[15]~22_combout ),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Add1~30_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~29_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~29 .lut_mask = 16'hFC0C;
defparam \arithmetic_logic_unit|Mux4~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~0 (
// Equation(s):
// \arithmetic_logic_unit|Add4~0_combout  = (\ctrl_unit|psw [0] & ((\arithmetic_logic_unit|Add11~0_combout ) # (GND))) # (!\ctrl_unit|psw [0] & (\arithmetic_logic_unit|Add11~0_combout  $ (VCC)))
// \arithmetic_logic_unit|Add4~1  = CARRY((\ctrl_unit|psw [0]) # (\arithmetic_logic_unit|Add11~0_combout ))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\arithmetic_logic_unit|Add11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add4~0_combout ),
	.cout(\arithmetic_logic_unit|Add4~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~0 .lut_mask = 16'h99EE;
defparam \arithmetic_logic_unit|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~2 (
// Equation(s):
// \arithmetic_logic_unit|Add4~2_combout  = (\arithmetic_logic_unit|Add11~2_combout  & (!\arithmetic_logic_unit|Add4~1 )) # (!\arithmetic_logic_unit|Add11~2_combout  & ((\arithmetic_logic_unit|Add4~1 ) # (GND)))
// \arithmetic_logic_unit|Add4~3  = CARRY((!\arithmetic_logic_unit|Add4~1 ) # (!\arithmetic_logic_unit|Add11~2_combout ))

	.dataa(\arithmetic_logic_unit|Add11~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~1 ),
	.combout(\arithmetic_logic_unit|Add4~2_combout ),
	.cout(\arithmetic_logic_unit|Add4~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~2 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~4 (
// Equation(s):
// \arithmetic_logic_unit|Add4~4_combout  = (\arithmetic_logic_unit|Add11~4_combout  & (\arithmetic_logic_unit|Add4~3  $ (GND))) # (!\arithmetic_logic_unit|Add11~4_combout  & (!\arithmetic_logic_unit|Add4~3  & VCC))
// \arithmetic_logic_unit|Add4~5  = CARRY((\arithmetic_logic_unit|Add11~4_combout  & !\arithmetic_logic_unit|Add4~3 ))

	.dataa(\arithmetic_logic_unit|Add11~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~3 ),
	.combout(\arithmetic_logic_unit|Add4~4_combout ),
	.cout(\arithmetic_logic_unit|Add4~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~4 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~6 (
// Equation(s):
// \arithmetic_logic_unit|Add4~6_combout  = (\arithmetic_logic_unit|Add11~6_combout  & (!\arithmetic_logic_unit|Add4~5 )) # (!\arithmetic_logic_unit|Add11~6_combout  & ((\arithmetic_logic_unit|Add4~5 ) # (GND)))
// \arithmetic_logic_unit|Add4~7  = CARRY((!\arithmetic_logic_unit|Add4~5 ) # (!\arithmetic_logic_unit|Add11~6_combout ))

	.dataa(\arithmetic_logic_unit|Add11~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~5 ),
	.combout(\arithmetic_logic_unit|Add4~6_combout ),
	.cout(\arithmetic_logic_unit|Add4~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~8 (
// Equation(s):
// \arithmetic_logic_unit|Add4~8_combout  = (\arithmetic_logic_unit|Add11~8_combout  & (\arithmetic_logic_unit|Add4~7  $ (GND))) # (!\arithmetic_logic_unit|Add11~8_combout  & (!\arithmetic_logic_unit|Add4~7  & VCC))
// \arithmetic_logic_unit|Add4~9  = CARRY((\arithmetic_logic_unit|Add11~8_combout  & !\arithmetic_logic_unit|Add4~7 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~7 ),
	.combout(\arithmetic_logic_unit|Add4~8_combout ),
	.cout(\arithmetic_logic_unit|Add4~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~8 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~10 (
// Equation(s):
// \arithmetic_logic_unit|Add4~10_combout  = (\arithmetic_logic_unit|Add11~10_combout  & (!\arithmetic_logic_unit|Add4~9 )) # (!\arithmetic_logic_unit|Add11~10_combout  & ((\arithmetic_logic_unit|Add4~9 ) # (GND)))
// \arithmetic_logic_unit|Add4~11  = CARRY((!\arithmetic_logic_unit|Add4~9 ) # (!\arithmetic_logic_unit|Add11~10_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~9 ),
	.combout(\arithmetic_logic_unit|Add4~10_combout ),
	.cout(\arithmetic_logic_unit|Add4~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~10 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~12 (
// Equation(s):
// \arithmetic_logic_unit|Add4~12_combout  = (\arithmetic_logic_unit|Add11~12_combout  & (\arithmetic_logic_unit|Add4~11  $ (GND))) # (!\arithmetic_logic_unit|Add11~12_combout  & (!\arithmetic_logic_unit|Add4~11  & VCC))
// \arithmetic_logic_unit|Add4~13  = CARRY((\arithmetic_logic_unit|Add11~12_combout  & !\arithmetic_logic_unit|Add4~11 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~11 ),
	.combout(\arithmetic_logic_unit|Add4~12_combout ),
	.cout(\arithmetic_logic_unit|Add4~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~12 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~14 (
// Equation(s):
// \arithmetic_logic_unit|Add4~14_combout  = (\arithmetic_logic_unit|Add11~14_combout  & (!\arithmetic_logic_unit|Add4~13 )) # (!\arithmetic_logic_unit|Add11~14_combout  & ((\arithmetic_logic_unit|Add4~13 ) # (GND)))
// \arithmetic_logic_unit|Add4~15  = CARRY((!\arithmetic_logic_unit|Add4~13 ) # (!\arithmetic_logic_unit|Add11~14_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~13 ),
	.combout(\arithmetic_logic_unit|Add4~14_combout ),
	.cout(\arithmetic_logic_unit|Add4~15 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~14 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~16 (
// Equation(s):
// \arithmetic_logic_unit|Add4~16_combout  = (\arithmetic_logic_unit|Add11~16_combout  & (\arithmetic_logic_unit|Add4~15  $ (GND))) # (!\arithmetic_logic_unit|Add11~16_combout  & (!\arithmetic_logic_unit|Add4~15  & VCC))
// \arithmetic_logic_unit|Add4~17  = CARRY((\arithmetic_logic_unit|Add11~16_combout  & !\arithmetic_logic_unit|Add4~15 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~15 ),
	.combout(\arithmetic_logic_unit|Add4~16_combout ),
	.cout(\arithmetic_logic_unit|Add4~17 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~16 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~18 (
// Equation(s):
// \arithmetic_logic_unit|Add4~18_combout  = (\arithmetic_logic_unit|Add11~18_combout  & (!\arithmetic_logic_unit|Add4~17 )) # (!\arithmetic_logic_unit|Add11~18_combout  & ((\arithmetic_logic_unit|Add4~17 ) # (GND)))
// \arithmetic_logic_unit|Add4~19  = CARRY((!\arithmetic_logic_unit|Add4~17 ) # (!\arithmetic_logic_unit|Add11~18_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~17 ),
	.combout(\arithmetic_logic_unit|Add4~18_combout ),
	.cout(\arithmetic_logic_unit|Add4~19 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~18 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~20 (
// Equation(s):
// \arithmetic_logic_unit|Add4~20_combout  = (\arithmetic_logic_unit|Add11~20_combout  & (\arithmetic_logic_unit|Add4~19  $ (GND))) # (!\arithmetic_logic_unit|Add11~20_combout  & (!\arithmetic_logic_unit|Add4~19  & VCC))
// \arithmetic_logic_unit|Add4~21  = CARRY((\arithmetic_logic_unit|Add11~20_combout  & !\arithmetic_logic_unit|Add4~19 ))

	.dataa(\arithmetic_logic_unit|Add11~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~19 ),
	.combout(\arithmetic_logic_unit|Add4~20_combout ),
	.cout(\arithmetic_logic_unit|Add4~21 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~20 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~22 (
// Equation(s):
// \arithmetic_logic_unit|Add4~22_combout  = (\arithmetic_logic_unit|Add11~22_combout  & (!\arithmetic_logic_unit|Add4~21 )) # (!\arithmetic_logic_unit|Add11~22_combout  & ((\arithmetic_logic_unit|Add4~21 ) # (GND)))
// \arithmetic_logic_unit|Add4~23  = CARRY((!\arithmetic_logic_unit|Add4~21 ) # (!\arithmetic_logic_unit|Add11~22_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~21 ),
	.combout(\arithmetic_logic_unit|Add4~22_combout ),
	.cout(\arithmetic_logic_unit|Add4~23 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~22 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~24 (
// Equation(s):
// \arithmetic_logic_unit|Add4~24_combout  = (\arithmetic_logic_unit|Add11~24_combout  & (\arithmetic_logic_unit|Add4~23  $ (GND))) # (!\arithmetic_logic_unit|Add11~24_combout  & (!\arithmetic_logic_unit|Add4~23  & VCC))
// \arithmetic_logic_unit|Add4~25  = CARRY((\arithmetic_logic_unit|Add11~24_combout  & !\arithmetic_logic_unit|Add4~23 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~23 ),
	.combout(\arithmetic_logic_unit|Add4~24_combout ),
	.cout(\arithmetic_logic_unit|Add4~25 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~24 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~26 (
// Equation(s):
// \arithmetic_logic_unit|Add4~26_combout  = (\arithmetic_logic_unit|Add11~26_combout  & (!\arithmetic_logic_unit|Add4~25 )) # (!\arithmetic_logic_unit|Add11~26_combout  & ((\arithmetic_logic_unit|Add4~25 ) # (GND)))
// \arithmetic_logic_unit|Add4~27  = CARRY((!\arithmetic_logic_unit|Add4~25 ) # (!\arithmetic_logic_unit|Add11~26_combout ))

	.dataa(\arithmetic_logic_unit|Add11~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~25 ),
	.combout(\arithmetic_logic_unit|Add4~26_combout ),
	.cout(\arithmetic_logic_unit|Add4~27 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~26 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~28 (
// Equation(s):
// \arithmetic_logic_unit|Add4~28_combout  = (\arithmetic_logic_unit|Add11~28_combout  & (\arithmetic_logic_unit|Add4~27  $ (GND))) # (!\arithmetic_logic_unit|Add11~28_combout  & (!\arithmetic_logic_unit|Add4~27  & VCC))
// \arithmetic_logic_unit|Add4~29  = CARRY((\arithmetic_logic_unit|Add11~28_combout  & !\arithmetic_logic_unit|Add4~27 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add11~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add4~27 ),
	.combout(\arithmetic_logic_unit|Add4~28_combout ),
	.cout(\arithmetic_logic_unit|Add4~29 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~28 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add4~30 (
// Equation(s):
// \arithmetic_logic_unit|Add4~30_combout  = \arithmetic_logic_unit|Add11~30_combout  $ (\arithmetic_logic_unit|Add4~29 )

	.dataa(\arithmetic_logic_unit|Add11~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add4~29 ),
	.combout(\arithmetic_logic_unit|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add4~30 .lut_mask = 16'h5A5A;
defparam \arithmetic_logic_unit|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~28 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~28_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add4~30_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add11~30_combout ))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Add11~30_combout ),
	.datad(\arithmetic_logic_unit|Add4~30_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~28_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~28 .lut_mask = 16'hFA50;
defparam \arithmetic_logic_unit|Mux4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~33 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~33_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3]) # ((\arithmetic_logic_unit|Mux4~28_combout )))) # (!\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux4~29_combout )))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux4~29_combout ),
	.datad(\arithmetic_logic_unit|Mux4~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~33_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~33 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~34 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~34_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux4~33_combout ))) # (!\ctrl_unit|alu_op [3] & (\s_bus[15]~109_combout )))) # (!\ctrl_unit|alu_op [0] & 
// (((\arithmetic_logic_unit|Mux4~33_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\s_bus[15]~109_combout ),
	.datad(\arithmetic_logic_unit|Mux4~33_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~34_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~34 .lut_mask = 16'hFD20;
defparam \arithmetic_logic_unit|Mux4~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~31 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~31_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux4~34_combout  & (\arithmetic_logic_unit|Mux4~30_combout )) # (!\arithmetic_logic_unit|Mux4~34_combout  & ((\arithmetic_logic_unit|Mux4~27_combout ))))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux4~34_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~30_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux4~27_combout ),
	.datad(\arithmetic_logic_unit|Mux4~34_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~31_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~31 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux4~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~32 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~32_combout  = (!\ctrl_unit|alu_op [5] & ((\arithmetic_logic_unit|Mux4~25_combout ) # ((!\ctrl_unit|alu_op [4] & \arithmetic_logic_unit|Mux4~31_combout ))))

	.dataa(\ctrl_unit|alu_op [5]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\arithmetic_logic_unit|Mux4~25_combout ),
	.datad(\arithmetic_logic_unit|Mux4~31_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~32_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~32 .lut_mask = 16'h5150;
defparam \arithmetic_logic_unit|Mux4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~2_combout  = (!\ctrl_unit|alu_op [5] & (((!\ctrl_unit|alu_op [4]) # (!\ctrl_unit|alu_op [3])) # (!\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\ctrl_unit|alu_op [5]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~2 .lut_mask = 16'h007F;
defparam \arithmetic_logic_unit|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \arithmetic_logic_unit|Reg3[15] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux4~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[15] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneive_lcell_comb \arithmetic_logic_unit|result[15]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[15]~feeder_combout  = \arithmetic_logic_unit|Reg3 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[15]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N15
dffeas \arithmetic_logic_unit|result[15] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[15] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
cycloneive_lcell_comb \mdr[15]~7 (
// Equation(s):
// \mdr[15]~7_combout  = (\reg_file~24_combout  & (\instr_reg[15]~15_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [15])))

	.dataa(\instr_reg[15]~15_combout ),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [15]),
	.cin(gnd),
	.combout(\mdr[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[15]~7 .lut_mask = 16'hBB88;
defparam \mdr[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y28_N19
dffeas \ID|PSWb[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[3] .is_wysiwyg = "true";
defparam \ID|PSWb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \ctrl_unit|psw~4 (
// Equation(s):
// \ctrl_unit|psw~4_combout  = ((\ID|PSWb [3] & ((!\ID|OP [1]))) # (!\ID|PSWb [3] & (\ctrl_unit|psw [3]))) # (!\ctrl_unit|cpucycle [2])

	.dataa(\ctrl_unit|psw [3]),
	.datab(\ID|PSWb [3]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|psw~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw~4 .lut_mask = 16'h2EFF;
defparam \ctrl_unit|psw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \ctrl_unit|psw~5 (
// Equation(s):
// \ctrl_unit|psw~5_combout  = (\ctrl_unit|cpucycle [1]) # ((\ctrl_unit|cpucycle [3]) # (!\ctrl_unit|cpucycle [0]))

	.dataa(gnd),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|cpucycle [3]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|psw~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw~5 .lut_mask = 16'hFCFF;
defparam \ctrl_unit|psw~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \ctrl_unit|psw~7 (
// Equation(s):
// \ctrl_unit|psw~7_combout  = (\ctrl_unit|Equal0~10_combout  & (((\ctrl_unit|psw~4_combout ) # (\ctrl_unit|psw~5_combout )) # (!\ctrl_unit|psw[0]~6_combout )))

	.dataa(\ctrl_unit|psw[0]~6_combout ),
	.datab(\ctrl_unit|Equal0~10_combout ),
	.datac(\ctrl_unit|psw~4_combout ),
	.datad(\ctrl_unit|psw~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|psw~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw~7 .lut_mask = 16'hCCC4;
defparam \ctrl_unit|psw~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \ctrl_unit|psw[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[3] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \ctrl_unit|Selector56~0 (
// Equation(s):
// \ctrl_unit|Selector56~0_combout  = (\ID|OP [0] & ((\ID|DST [0]))) # (!\ID|OP [0] & (\ID|SRCCON [0]))

	.dataa(\ID|SRCCON [0]),
	.datab(\ID|OP [0]),
	.datac(gnd),
	.datad(\ID|DST [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector56~0 .lut_mask = 16'hEE22;
defparam \ctrl_unit|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \ctrl_unit|addr_rnum_src[0]~feeder (
// Equation(s):
// \ctrl_unit|addr_rnum_src[0]~feeder_combout  = \ctrl_unit|Selector56~0_combout 

	.dataa(\ctrl_unit|Selector56~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|addr_rnum_src[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0]~feeder .lut_mask = 16'hAAAA;
defparam \ctrl_unit|addr_rnum_src[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N25
dffeas \ctrl_unit|addr_rnum_src[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|addr_rnum_src[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|addr_rnum_src[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_rnum_src [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_rnum_src[0] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_rnum_src[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \mar~21 (
// Equation(s):
// \mar~21_combout  = (\ctrl_unit|addr_rnum_src [1] & (\ctrl_unit|addr_rnum_src [0])) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][12]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][12]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[0][12]~q ),
	.datad(\reg_file[1][12]~q ),
	.cin(gnd),
	.combout(\mar~21_combout ),
	.cout());
// synopsys translate_off
defparam \mar~21 .lut_mask = 16'hDC98;
defparam \mar~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \mar~22 (
// Equation(s):
// \mar~22_combout  = (\mar~21_combout  & (((\reg_file[3][12]~q )) # (!\ctrl_unit|addr_rnum_src [1]))) # (!\mar~21_combout  & (\ctrl_unit|addr_rnum_src [1] & (\reg_file[2][12]~q )))

	.dataa(\mar~21_combout ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[2][12]~q ),
	.datad(\reg_file[3][12]~q ),
	.cin(gnd),
	.combout(\mar~22_combout ),
	.cout());
// synopsys translate_off
defparam \mar~22 .lut_mask = 16'hEA62;
defparam \mar~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \mar~23 (
// Equation(s):
// \mar~23_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][12]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][12]~q )))))

	.dataa(\reg_file[6][12]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[4][12]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~23_combout ),
	.cout());
// synopsys translate_off
defparam \mar~23 .lut_mask = 16'hEE30;
defparam \mar~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \mar~24 (
// Equation(s):
// \mar~24_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~23_combout  & (\reg_file[7][12]~q )) # (!\mar~23_combout  & ((\reg_file[5][12]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~23_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[7][12]~q ),
	.datac(\reg_file[5][12]~q ),
	.datad(\mar~23_combout ),
	.cin(gnd),
	.combout(\mar~24_combout ),
	.cout());
// synopsys translate_off
defparam \mar~24 .lut_mask = 16'hDDA0;
defparam \mar~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \mar[12]~12 (
// Equation(s):
// \mar[12]~12_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~24_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~22_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~22_combout ),
	.datac(gnd),
	.datad(\mar~24_combout ),
	.cin(gnd),
	.combout(\mar[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mar[12]~12 .lut_mask = 16'hEE44;
defparam \mar[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~68 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~68_combout  = (\ctrl_unit|alu_op [1] & (\ctrl_unit|alu_op [3] & !\ctrl_unit|alu_op [2])) # (!\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [3] & \ctrl_unit|alu_op [2]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~68 .lut_mask = 16'h03C0;
defparam \arithmetic_logic_unit|Reg3[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~69 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~69_combout  = (\arithmetic_logic_unit|Reg3[1]~68_combout ) # ((\ctrl_unit|alu_op [0]) # (\ctrl_unit|alu_op [4]))

	.dataa(\arithmetic_logic_unit|Reg3[1]~68_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [4]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~69_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~69 .lut_mask = 16'hFFFA;
defparam \arithmetic_logic_unit|Reg3[14]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~8 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~8_combout  = (\Mux29~9_combout  & (!\Mux28~9_combout  & (!\Mux30~9_combout  & \arithmetic_logic_unit|Reg3[11]~14_combout )))

	.dataa(\Mux29~9_combout ),
	.datab(\Mux28~9_combout ),
	.datac(\Mux30~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~8 .lut_mask = 16'h0200;
defparam \arithmetic_logic_unit|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~67 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~67_combout  = (\s_bus[12]~175_combout  & (!\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~8_combout ))

	.dataa(\s_bus[12]~175_combout ),
	.datab(gnd),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~67_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~67 .lut_mask = 16'h0A00;
defparam \arithmetic_logic_unit|Reg3~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~57 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~57_combout  = (\ctrl_unit|alu_op [4] & ((\ctrl_unit|alu_op [3]) # ((!\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~57 .lut_mask = 16'h8C88;
defparam \arithmetic_logic_unit|Reg3[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~3_combout  = (\arithmetic_logic_unit|Reg3[11]~57_combout  & (!\arithmetic_logic_unit|Reg3[14]~51_combout  & (\s_bus[13]~164_combout ))) # (!\arithmetic_logic_unit|Reg3[11]~57_combout  & 
// ((\arithmetic_logic_unit|Reg3[14]~51_combout ) # ((\arithmetic_logic_unit|Add11~24_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.datac(\s_bus[13]~164_combout ),
	.datad(\arithmetic_logic_unit|Add11~24_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~3 .lut_mask = 16'h7564;
defparam \arithmetic_logic_unit|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~42 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~42_combout  = (\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1])

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~42 .lut_mask = 16'hAA00;
defparam \arithmetic_logic_unit|Reg3[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~9 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~9_combout  = (\arithmetic_logic_unit|Reg3[11]~14_combout  & (!\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~8_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.datab(gnd),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~9 .lut_mask = 16'h0A00;
defparam \arithmetic_logic_unit|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~56 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~56_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0]) # (!\ctrl_unit|alu_op [1])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~56 .lut_mask = 16'hA0AA;
defparam \arithmetic_logic_unit|Reg3[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~0_combout  = (\arithmetic_logic_unit|Reg3[11]~56_combout  & (((!\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~8_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~56_combout  & (\Mux19~9_combout ))

	.dataa(\Mux19~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~0 .lut_mask = 16'h2E22;
defparam \arithmetic_logic_unit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~1_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & (((\arithmetic_logic_unit|Reg3[11]~56_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~42_combout  & ((\arithmetic_logic_unit|Mux7~0_combout  & 
// ((!\arithmetic_logic_unit|Reg3[11]~56_combout ))) # (!\arithmetic_logic_unit|Mux7~0_combout  & (\s_bus[12]~175_combout ))))

	.dataa(\s_bus[12]~175_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datad(\arithmetic_logic_unit|Mux7~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~1 .lut_mask = 16'hC3CA;
defparam \arithmetic_logic_unit|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~2_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & ((\s_bus[12]~175_combout ) # ((\arithmetic_logic_unit|ShiftLeft0~9_combout  & !\arithmetic_logic_unit|Mux7~1_combout )))) # 
// (!\arithmetic_logic_unit|Reg3[11]~42_combout  & (((\arithmetic_logic_unit|Mux7~1_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datab(\s_bus[12]~175_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~9_combout ),
	.datad(\arithmetic_logic_unit|Mux7~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~2 .lut_mask = 16'hDDA8;
defparam \arithmetic_logic_unit|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~78 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~78_combout  = (\ctrl_unit|alu_op [4] & (!\ctrl_unit|alu_op [3] & ((!\arithmetic_logic_unit|Reg3[11]~16_combout ) # (!\arithmetic_logic_unit|Reg3[11]~57_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|Reg3[11]~16_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~78 .lut_mask = 16'h040C;
defparam \arithmetic_logic_unit|Reg3[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~4_combout  = (\arithmetic_logic_unit|Mux7~3_combout  & (((\arithmetic_logic_unit|Mux7~2_combout ) # (!\arithmetic_logic_unit|Reg3[11]~78_combout )))) # (!\arithmetic_logic_unit|Mux7~3_combout  & 
// (\arithmetic_logic_unit|Reg3~67_combout  & ((\arithmetic_logic_unit|Reg3[11]~78_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~67_combout ),
	.datab(\arithmetic_logic_unit|Mux7~3_combout ),
	.datac(\arithmetic_logic_unit|Mux7~2_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~78_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~4 .lut_mask = 16'hE2CC;
defparam \arithmetic_logic_unit|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~72 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~72_combout  = \Mux19~9_combout  $ (\s_bus[12]~175_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux19~9_combout ),
	.datad(\s_bus[12]~175_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~72_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~72 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~25 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~25_combout  = (\ctrl_unit|alu_op [3]) # ((!\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1]))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~25 .lut_mask = 16'hF5F0;
defparam \arithmetic_logic_unit|Reg3[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~5_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[14]~25_combout  & (\arithmetic_logic_unit|Reg3~72_combout )) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & ((\arithmetic_logic_unit|Add4~24_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (((!\arithmetic_logic_unit|Reg3[14]~25_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Reg3~72_combout ),
	.datac(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.datad(\arithmetic_logic_unit|Add4~24_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~5 .lut_mask = 16'h8F85;
defparam \arithmetic_logic_unit|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~26 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~26_combout  = (\ctrl_unit|alu_op [2]) # (\ctrl_unit|alu_op [3])

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~26 .lut_mask = 16'hFAFA;
defparam \arithmetic_logic_unit|Reg3[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~6_combout  = (\arithmetic_logic_unit|Mux7~5_combout  & ((\arithmetic_logic_unit|sum1[12]~16_combout ) # ((\arithmetic_logic_unit|Reg3[14]~26_combout )))) # (!\arithmetic_logic_unit|Mux7~5_combout  & 
// (((!\arithmetic_logic_unit|Reg3[14]~26_combout  & \arithmetic_logic_unit|Add1~24_combout ))))

	.dataa(\arithmetic_logic_unit|Mux7~5_combout ),
	.datab(\arithmetic_logic_unit|sum1[12]~16_combout ),
	.datac(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datad(\arithmetic_logic_unit|Add1~24_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~6 .lut_mask = 16'hADA8;
defparam \arithmetic_logic_unit|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~7_combout  = (\arithmetic_logic_unit|Reg3[14]~71_combout  & (\arithmetic_logic_unit|Reg3[14]~69_combout )) # (!\arithmetic_logic_unit|Reg3[14]~71_combout  & ((\arithmetic_logic_unit|Reg3[14]~69_combout  & 
// (\arithmetic_logic_unit|Mux7~4_combout )) # (!\arithmetic_logic_unit|Reg3[14]~69_combout  & ((\arithmetic_logic_unit|Mux7~6_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~71_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~69_combout ),
	.datac(\arithmetic_logic_unit|Mux7~4_combout ),
	.datad(\arithmetic_logic_unit|Mux7~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~7 .lut_mask = 16'hD9C8;
defparam \arithmetic_logic_unit|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux7~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux7~8_combout  = (\arithmetic_logic_unit|Reg3[14]~71_combout  & (\s_bus[12]~175_combout  & ((\Mux19~9_combout ) # (\arithmetic_logic_unit|Mux7~7_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~71_combout  & 
// (((\arithmetic_logic_unit|Mux7~7_combout ))))

	.dataa(\Mux19~9_combout ),
	.datab(\s_bus[12]~175_combout ),
	.datac(\arithmetic_logic_unit|Reg3[14]~71_combout ),
	.datad(\arithmetic_logic_unit|Mux7~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux7~8 .lut_mask = 16'hCF80;
defparam \arithmetic_logic_unit|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~61 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~61_combout  = (\ctrl_unit|alu_op [4] & (((\ctrl_unit|alu_op [2])))) # (!\ctrl_unit|alu_op [4] & (\ctrl_unit|alu_op [0] & (!\ctrl_unit|alu_op [1] & !\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~61 .lut_mask = 16'hF002;
defparam \arithmetic_logic_unit|Reg3[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~62 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~62_combout  = (!\ctrl_unit|alu_op [5] & ((!\ctrl_unit|alu_op [3]) # (!\arithmetic_logic_unit|Reg3[11]~61_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [5]),
	.datac(\arithmetic_logic_unit|Reg3[11]~61_combout ),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~62 .lut_mask = 16'h0333;
defparam \arithmetic_logic_unit|Reg3[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \arithmetic_logic_unit|Reg3[12] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux7~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[11]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[12] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \arithmetic_logic_unit|result[12]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[12]~feeder_combout  = \arithmetic_logic_unit|Reg3 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [12]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[12]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \arithmetic_logic_unit|result[12] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[12] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \ctrl_unit|WideOr18~0 (
// Equation(s):
// \ctrl_unit|WideOr18~0_combout  = (\ID|OP [4]) # ((\ID|OP [3]) # (\ID|OP [2] $ (\ID|OP [1])))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|WideOr18~0 .lut_mask = 16'hEFFE;
defparam \ctrl_unit|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \ctrl_unit|addr_bus_ctrl~0 (
// Equation(s):
// \ctrl_unit|addr_bus_ctrl~0_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & ((\ctrl_unit|WideOr18~0_combout ) # (!\ctrl_unit|data_bus_ctrl~21_combout )))

	.dataa(\ctrl_unit|WideOr18~0_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl~20_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~21_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|addr_bus_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl~0 .lut_mask = 16'hA0F0;
defparam \ctrl_unit|addr_bus_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N1
dffeas \ctrl_unit|addr_bus_ctrl[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|addr_bus_ctrl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_bus_ctrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl[0] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_bus_ctrl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \ctrl_unit|addr_bus_ctrl~1 (
// Equation(s):
// \ctrl_unit|addr_bus_ctrl~1_combout  = (\ctrl_unit|data_bus_ctrl~20_combout  & (((\ctrl_unit|Selector33~4_combout ) # (!\ctrl_unit|s_bus_ctrl~1_combout )) # (!\ctrl_unit|cpucycle [0])))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector33~4_combout ),
	.datac(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datad(\ctrl_unit|data_bus_ctrl~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|addr_bus_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl~1 .lut_mask = 16'hDF00;
defparam \ctrl_unit|addr_bus_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \ctrl_unit|addr_bus_ctrl[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|addr_bus_ctrl~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|addr_bus_ctrl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|addr_bus_ctrl[4] .is_wysiwyg = "true";
defparam \ctrl_unit|addr_bus_ctrl[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = (\ctrl_unit|addr_bus_ctrl [0]) # (\ctrl_unit|addr_bus_ctrl [4])

	.dataa(gnd),
	.datab(\ctrl_unit|addr_bus_ctrl [0]),
	.datac(gnd),
	.datad(\ctrl_unit|addr_bus_ctrl [4]),
	.cin(gnd),
	.combout(\Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal11~0 .lut_mask = 16'hFFCC;
defparam \Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \mdr[14]~16 (
// Equation(s):
// \mdr[14]~16_combout  = (!\ctrl_unit|data_bus_ctrl [5] & \ctrl_unit|data_bus_ctrl [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|data_bus_ctrl [5]),
	.datad(\ctrl_unit|data_bus_ctrl [3]),
	.cin(gnd),
	.combout(\mdr[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[14]~16 .lut_mask = 16'h0F00;
defparam \mdr[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \mar[0]~20 (
// Equation(s):
// \mar[0]~20_combout  = (!\ctrl_unit|addr_bus_ctrl [0] & (((\mdr[14]~16_combout  & \ctrl_unit|data_bus_ctrl [4])) # (!\ctrl_unit|addr_bus_ctrl [4])))

	.dataa(\ctrl_unit|addr_bus_ctrl [0]),
	.datab(\mdr[14]~16_combout ),
	.datac(\ctrl_unit|addr_bus_ctrl [4]),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\mar[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mar[0]~20 .lut_mask = 16'h4505;
defparam \mar[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N11
dffeas \mar[12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[12]~12_combout ),
	.asdata(\arithmetic_logic_unit|result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[12] .is_wysiwyg = "true";
defparam \mar[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = (\ctrl_unit|psw [3] & (\SW[12]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[12])))

	.dataa(\SW[12]~input_o ),
	.datab(gnd),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[12]),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'hAFA0;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \mar~27 (
// Equation(s):
// \mar~27_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][11]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][11]~q ))))

	.dataa(\reg_file[4][11]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\reg_file[6][11]~q ),
	.cin(gnd),
	.combout(\mar~27_combout ),
	.cout());
// synopsys translate_off
defparam \mar~27 .lut_mask = 16'hF2C2;
defparam \mar~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \mar~28 (
// Equation(s):
// \mar~28_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~27_combout  & ((\reg_file[7][11]~q ))) # (!\mar~27_combout  & (\reg_file[5][11]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (\mar~27_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\mar~27_combout ),
	.datac(\reg_file[5][11]~q ),
	.datad(\reg_file[7][11]~q ),
	.cin(gnd),
	.combout(\mar~28_combout ),
	.cout());
// synopsys translate_off
defparam \mar~28 .lut_mask = 16'hEC64;
defparam \mar~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \mar~25 (
// Equation(s):
// \mar~25_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][11]~q ) # ((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (((\reg_file[0][11]~q  & !\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[1][11]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[0][11]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~25_combout ),
	.cout());
// synopsys translate_off
defparam \mar~25 .lut_mask = 16'hCCB8;
defparam \mar~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \mar~26 (
// Equation(s):
// \mar~26_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~25_combout  & (\reg_file[3][11]~q )) # (!\mar~25_combout  & ((\reg_file[2][11]~q ))))) # (!\ctrl_unit|addr_rnum_src [1] & (\mar~25_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\mar~25_combout ),
	.datac(\reg_file[3][11]~q ),
	.datad(\reg_file[2][11]~q ),
	.cin(gnd),
	.combout(\mar~26_combout ),
	.cout());
// synopsys translate_off
defparam \mar~26 .lut_mask = 16'hE6C4;
defparam \mar~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \mar[11]~11 (
// Equation(s):
// \mar[11]~11_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~28_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~26_combout )))

	.dataa(\mar~28_combout ),
	.datab(\mar~26_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|addr_rnum_src [2]),
	.cin(gnd),
	.combout(\mar[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mar[11]~11 .lut_mask = 16'hAACC;
defparam \mar[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \mar[11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[11]~11_combout ),
	.asdata(\arithmetic_logic_unit|result [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[11] .is_wysiwyg = "true";
defparam \mar[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\ctrl_unit|psw [3] & (\SW[11]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[11])))

	.dataa(gnd),
	.datab(\SW[11]~input_o ),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[11]),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hCFC0;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \mar~31 (
// Equation(s):
// \mar~31_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\reg_file[6][10]~q ) # (\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][10]~q  & ((!\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[4][10]~q ),
	.datab(\reg_file[6][10]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~31_combout ),
	.cout());
// synopsys translate_off
defparam \mar~31 .lut_mask = 16'hF0CA;
defparam \mar~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \mar~32 (
// Equation(s):
// \mar~32_combout  = (\mar~31_combout  & ((\reg_file[7][10]~q ) # ((!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~31_combout  & (((\reg_file[5][10]~q  & \ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[7][10]~q ),
	.datab(\mar~31_combout ),
	.datac(\reg_file[5][10]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~32_combout ),
	.cout());
// synopsys translate_off
defparam \mar~32 .lut_mask = 16'hB8CC;
defparam \mar~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \mar~29 (
// Equation(s):
// \mar~29_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][10]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][10]~q ))))

	.dataa(\reg_file[0][10]~q ),
	.datab(\reg_file[1][10]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~29_combout ),
	.cout());
// synopsys translate_off
defparam \mar~29 .lut_mask = 16'hFC0A;
defparam \mar~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \mar~30 (
// Equation(s):
// \mar~30_combout  = (\mar~29_combout  & ((\reg_file[3][10]~q ) # ((!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~29_combout  & (((\reg_file[2][10]~q  & \ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[3][10]~q ),
	.datab(\mar~29_combout ),
	.datac(\reg_file[2][10]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~30_combout ),
	.cout());
// synopsys translate_off
defparam \mar~30 .lut_mask = 16'hB8CC;
defparam \mar~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \mar[10]~10 (
// Equation(s):
// \mar[10]~10_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~32_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~30_combout )))

	.dataa(\mar~32_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~30_combout ),
	.cin(gnd),
	.combout(\mar[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mar[10]~10 .lut_mask = 16'hBB88;
defparam \mar[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \mar[10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[10]~10_combout ),
	.asdata(\arithmetic_logic_unit|result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[10] .is_wysiwyg = "true";
defparam \mar[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\ctrl_unit|psw [3] & (\SW[10]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[10])))

	.dataa(\SW[10]~input_o ),
	.datab(gnd),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[10]),
	.cin(gnd),
	.combout(\Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'hAFA0;
defparam \Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \mar~33 (
// Equation(s):
// \mar~33_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][9]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][9]~q ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[0][9]~q ),
	.datac(\reg_file[1][9]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~33_combout ),
	.cout());
// synopsys translate_off
defparam \mar~33 .lut_mask = 16'hFA44;
defparam \mar~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \mar~34 (
// Equation(s):
// \mar~34_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~33_combout  & ((\reg_file[3][9]~q ))) # (!\mar~33_combout  & (\reg_file[2][9]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~33_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[2][9]~q ),
	.datac(\reg_file[3][9]~q ),
	.datad(\mar~33_combout ),
	.cin(gnd),
	.combout(\mar~34_combout ),
	.cout());
// synopsys translate_off
defparam \mar~34 .lut_mask = 16'hF588;
defparam \mar~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \mar~35 (
// Equation(s):
// \mar~35_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\reg_file[6][9]~q ) # (\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][9]~q  & ((!\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[4][9]~q ),
	.datac(\reg_file[6][9]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~35_combout ),
	.cout());
// synopsys translate_off
defparam \mar~35 .lut_mask = 16'hAAE4;
defparam \mar~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \mar~36 (
// Equation(s):
// \mar~36_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~35_combout  & ((\reg_file[7][9]~q ))) # (!\mar~35_combout  & (\reg_file[5][9]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~35_combout ))))

	.dataa(\reg_file[5][9]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[7][9]~q ),
	.datad(\mar~35_combout ),
	.cin(gnd),
	.combout(\mar~36_combout ),
	.cout());
// synopsys translate_off
defparam \mar~36 .lut_mask = 16'hF388;
defparam \mar~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \mar[9]~9 (
// Equation(s):
// \mar[9]~9_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~36_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~34_combout ))

	.dataa(\mar~34_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~36_combout ),
	.cin(gnd),
	.combout(\mar[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mar[9]~9 .lut_mask = 16'hEE22;
defparam \mar[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~53 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~53_combout  = (\ctrl_unit|alu_op [1]) # ((\ctrl_unit|alu_op [4]) # ((\ctrl_unit|alu_op [0]) # (\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~53 .lut_mask = 16'hFFFE;
defparam \arithmetic_logic_unit|Reg3[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~54 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~54_combout  = (\arithmetic_logic_unit|Reg3[11]~53_combout ) # ((\ctrl_unit|alu_op [3] & \arithmetic_logic_unit|Reg3[11]~43_combout ))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|Reg3[11]~53_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~54 .lut_mask = 16'hECEC;
defparam \arithmetic_logic_unit|Reg3[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~77 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~77_combout  = (\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Reg3[14]~50_combout ) # ((\ctrl_unit|alu_op [0] & \ctrl_unit|alu_op [3])))) # (!\ctrl_unit|alu_op [4] & (\ctrl_unit|alu_op [0]))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|Reg3[14]~50_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~77 .lut_mask = 16'hEEC4;
defparam \arithmetic_logic_unit|Reg3[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \arithmetic_logic_unit|LessThan0~1 (
// Equation(s):
// \arithmetic_logic_unit|LessThan0~1_combout  = (\arithmetic_logic_unit|Add6~8_combout ) # ((\arithmetic_logic_unit|Add6~10_combout ) # ((\arithmetic_logic_unit|Add6~12_combout ) # (\arithmetic_logic_unit|Add6~14_combout )))

	.dataa(\arithmetic_logic_unit|Add6~8_combout ),
	.datab(\arithmetic_logic_unit|Add6~10_combout ),
	.datac(\arithmetic_logic_unit|Add6~12_combout ),
	.datad(\arithmetic_logic_unit|Add6~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \arithmetic_logic_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~52 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~52_combout  = (\ctrl_unit|alu_op [3] & (!\arithmetic_logic_unit|LessThan2~0_combout  & ((\arithmetic_logic_unit|LessThan0~1_combout ) # (\arithmetic_logic_unit|LessThan0~0_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|LessThan2~0_combout ),
	.datac(\arithmetic_logic_unit|LessThan0~1_combout ),
	.datad(\arithmetic_logic_unit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~52 .lut_mask = 16'h2220;
defparam \arithmetic_logic_unit|Reg3[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~12_combout  = (!\arithmetic_logic_unit|Reg3[11]~77_combout  & ((\arithmetic_logic_unit|Reg3[11]~54_combout ) # (\arithmetic_logic_unit|Reg3[11]~52_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[11]~54_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~77_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3[11]~52_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~12 .lut_mask = 16'h3322;
defparam \arithmetic_logic_unit|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~48 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~48_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [3]) # (!\ctrl_unit|alu_op [4])))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~48 .lut_mask = 16'h8C8C;
defparam \arithmetic_logic_unit|Reg3[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~0_combout  = (\s_bus[9]~142_combout  & ((\arithmetic_logic_unit|Reg3[11]~48_combout ) # ((\ctrl_unit|alu_op [4] & \arithmetic_logic_unit|Reg3[14]~50_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~48_combout ),
	.datab(\s_bus[9]~142_combout ),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\arithmetic_logic_unit|Reg3[14]~50_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~0 .lut_mask = 16'hC888;
defparam \arithmetic_logic_unit|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~5 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~5_combout  = (!\Mux30~9_combout  & (!\Mux28~9_combout  & !\Mux29~9_combout ))

	.dataa(gnd),
	.datab(\Mux30~9_combout ),
	.datac(\Mux28~9_combout ),
	.datad(\Mux29~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~5 .lut_mask = 16'h0003;
defparam \arithmetic_logic_unit|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~1 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~1_combout  = (\Mux31~9_combout  & (\arithmetic_logic_unit|Reg3[11]~13_combout  & (\arithmetic_logic_unit|Reg3[11]~12_combout  & \arithmetic_logic_unit|Reg3[11]~11_combout )))

	.dataa(\Mux31~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~13_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~1 .lut_mask = 16'h8000;
defparam \arithmetic_logic_unit|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~55 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~55_combout  = (\arithmetic_logic_unit|ShiftLeft0~5_combout  & (\arithmetic_logic_unit|ShiftLeft0~1_combout  & \s_bus[9]~142_combout ))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datad(\s_bus[9]~142_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~55_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~55 .lut_mask = 16'hA000;
defparam \arithmetic_logic_unit|Reg3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~2_combout  = (\arithmetic_logic_unit|Reg3[11]~56_combout  & (\Mux31~9_combout )) # (!\arithmetic_logic_unit|Reg3[11]~56_combout  & ((\Mux22~9_combout )))

	.dataa(\Mux31~9_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datad(\Mux22~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~2 .lut_mask = 16'hAFA0;
defparam \arithmetic_logic_unit|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~3_combout  = (\arithmetic_logic_unit|ShiftLeft0~5_combout  & (\arithmetic_logic_unit|Reg3[11]~14_combout  & ((\arithmetic_logic_unit|Reg3[11]~56_combout ) # (\arithmetic_logic_unit|ShiftLeft0~1_combout ))))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~3 .lut_mask = 16'hA800;
defparam \arithmetic_logic_unit|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~4_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & (((!\arithmetic_logic_unit|Reg3[11]~56_combout  & \arithmetic_logic_unit|Mux10~3_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~42_combout  & 
// (\arithmetic_logic_unit|Mux10~2_combout  & ((\arithmetic_logic_unit|Mux10~3_combout ) # (!\arithmetic_logic_unit|Reg3[11]~56_combout ))))

	.dataa(\arithmetic_logic_unit|Mux10~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datad(\arithmetic_logic_unit|Mux10~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~4 .lut_mask = 16'h2E02;
defparam \arithmetic_logic_unit|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~5_combout  = (\arithmetic_logic_unit|Mux10~4_combout  & ((!\arithmetic_logic_unit|Reg3[11]~56_combout ))) # (!\arithmetic_logic_unit|Mux10~4_combout  & (\s_bus[9]~142_combout ))

	.dataa(\s_bus[9]~142_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datad(\arithmetic_logic_unit|Mux10~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~5 .lut_mask = 16'h0FAA;
defparam \arithmetic_logic_unit|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~59 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~59_combout  = (\ctrl_unit|alu_op [3]) # ((!\ctrl_unit|alu_op [1] & \ctrl_unit|alu_op [2]))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(gnd),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~59 .lut_mask = 16'hFF44;
defparam \arithmetic_logic_unit|Reg3[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~60 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~60_combout  = (\ctrl_unit|alu_op [2] & ((!\ctrl_unit|alu_op [3]))) # (!\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1] & \ctrl_unit|alu_op [3]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~60 .lut_mask = 16'h0CF0;
defparam \arithmetic_logic_unit|Reg3[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~8_combout  = (\arithmetic_logic_unit|Reg3[11]~60_combout  & ((\arithmetic_logic_unit|Reg3[11]~59_combout ) # ((\arithmetic_logic_unit|Add4~18_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~60_combout  & 
// (!\arithmetic_logic_unit|Reg3[11]~59_combout  & ((\arithmetic_logic_unit|Add1~18_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~60_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~59_combout ),
	.datac(\arithmetic_logic_unit|Add4~18_combout ),
	.datad(\arithmetic_logic_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~8 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~58 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~58_combout  = (\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [2] & ((!\arithmetic_logic_unit|LessThan2~0_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~58 .lut_mask = 16'hA0AF;
defparam \arithmetic_logic_unit|Reg3[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~6_combout  = (\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Reg3[11]~58_combout )))) # (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[11]~58_combout  & ((\arithmetic_logic_unit|Add6~0_combout ))) # 
// (!\arithmetic_logic_unit|Reg3[11]~58_combout  & (\arithmetic_logic_unit|sum1[9]~10_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Add6~0_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~58_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~6 .lut_mask = 16'hFC22;
defparam \arithmetic_logic_unit|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~7_combout  = (\Mux22~9_combout  & (\arithmetic_logic_unit|Mux10~6_combout  $ (((!\s_bus[9]~142_combout ) # (!\ctrl_unit|alu_op [2]))))) # (!\Mux22~9_combout  & (!\arithmetic_logic_unit|Mux10~6_combout  & 
// ((\s_bus[9]~142_combout ) # (!\ctrl_unit|alu_op [2]))))

	.dataa(\Mux22~9_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\s_bus[9]~142_combout ),
	.datad(\arithmetic_logic_unit|Mux10~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~7 .lut_mask = 16'h807B;
defparam \arithmetic_logic_unit|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~9_combout  = (\arithmetic_logic_unit|Reg3[11]~59_combout  & ((\arithmetic_logic_unit|Mux10~8_combout  & (\arithmetic_logic_unit|Add11~18_combout )) # (!\arithmetic_logic_unit|Mux10~8_combout  & 
// ((\arithmetic_logic_unit|Mux10~7_combout ))))) # (!\arithmetic_logic_unit|Reg3[11]~59_combout  & (((\arithmetic_logic_unit|Mux10~8_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~18_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~59_combout ),
	.datac(\arithmetic_logic_unit|Mux10~8_combout ),
	.datad(\arithmetic_logic_unit|Mux10~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~9 .lut_mask = 16'hBCB0;
defparam \arithmetic_logic_unit|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~10_combout  = (\arithmetic_logic_unit|Reg3[14]~51_combout  & (((!\arithmetic_logic_unit|Reg3[11]~57_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~51_combout  & ((\arithmetic_logic_unit|Reg3[11]~57_combout  & 
// (\s_bus[10]~131_combout )) # (!\arithmetic_logic_unit|Reg3[11]~57_combout  & ((\arithmetic_logic_unit|Mux10~9_combout )))))

	.dataa(\s_bus[10]~131_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.datad(\arithmetic_logic_unit|Mux10~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~10 .lut_mask = 16'h2F2C;
defparam \arithmetic_logic_unit|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~11_combout  = (\arithmetic_logic_unit|Reg3[11]~78_combout  & ((\arithmetic_logic_unit|Mux10~10_combout  & ((\arithmetic_logic_unit|Mux10~5_combout ))) # (!\arithmetic_logic_unit|Mux10~10_combout  & 
// (\arithmetic_logic_unit|Reg3~55_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~78_combout  & (((\arithmetic_logic_unit|Mux10~10_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~55_combout ),
	.datab(\arithmetic_logic_unit|Mux10~5_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~78_combout ),
	.datad(\arithmetic_logic_unit|Mux10~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~11 .lut_mask = 16'hCFA0;
defparam \arithmetic_logic_unit|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~1_combout  = (!\arithmetic_logic_unit|Reg3[11]~54_combout  & (!\arithmetic_logic_unit|Reg3[11]~77_combout  & (\arithmetic_logic_unit|sum1[9]~10_combout  & !\arithmetic_logic_unit|Reg3[11]~52_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[11]~54_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~77_combout ),
	.datac(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~52_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~1 .lut_mask = 16'h0010;
defparam \arithmetic_logic_unit|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux10~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux10~13_combout  = (\arithmetic_logic_unit|Mux10~0_combout ) # ((\arithmetic_logic_unit|Mux10~1_combout ) # ((\arithmetic_logic_unit|Mux10~12_combout  & \arithmetic_logic_unit|Mux10~11_combout )))

	.dataa(\arithmetic_logic_unit|Mux10~12_combout ),
	.datab(\arithmetic_logic_unit|Mux10~0_combout ),
	.datac(\arithmetic_logic_unit|Mux10~11_combout ),
	.datad(\arithmetic_logic_unit|Mux10~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux10~13 .lut_mask = 16'hFFEC;
defparam \arithmetic_logic_unit|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \arithmetic_logic_unit|Reg3[9] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux10~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[11]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[9] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \arithmetic_logic_unit|result[9] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|Reg3 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[9] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \mar[9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[9]~9_combout ),
	.asdata(\arithmetic_logic_unit|result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[9] .is_wysiwyg = "true";
defparam \mar[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\ctrl_unit|psw [3] & (\SW[9]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[9])))

	.dataa(\ctrl_unit|psw [3]),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(mar[9]),
	.cin(gnd),
	.combout(\Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hF5A0;
defparam \Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \mar~37 (
// Equation(s):
// \mar~37_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][8]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][8]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[1][8]~q ),
	.datac(\reg_file[0][8]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~37_combout ),
	.cout());
// synopsys translate_off
defparam \mar~37 .lut_mask = 16'hEE50;
defparam \mar~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \mar~38 (
// Equation(s):
// \mar~38_combout  = (\mar~37_combout  & ((\reg_file[3][8]~q ) # ((!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~37_combout  & (((\reg_file[2][8]~q  & \ctrl_unit|addr_rnum_src [1]))))

	.dataa(\mar~37_combout ),
	.datab(\reg_file[3][8]~q ),
	.datac(\reg_file[2][8]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~38_combout ),
	.cout());
// synopsys translate_off
defparam \mar~38 .lut_mask = 16'hD8AA;
defparam \mar~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \mar~39 (
// Equation(s):
// \mar~39_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][8]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][8]~q ))))

	.dataa(\reg_file[4][8]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[6][8]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~39_combout ),
	.cout());
// synopsys translate_off
defparam \mar~39 .lut_mask = 16'hFC22;
defparam \mar~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \mar~40 (
// Equation(s):
// \mar~40_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~39_combout  & (\reg_file[7][8]~q )) # (!\mar~39_combout  & ((\reg_file[5][8]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~39_combout ))))

	.dataa(\reg_file[7][8]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[5][8]~q ),
	.datad(\mar~39_combout ),
	.cin(gnd),
	.combout(\mar~40_combout ),
	.cout());
// synopsys translate_off
defparam \mar~40 .lut_mask = 16'hBBC0;
defparam \mar~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \mar[8]~8 (
// Equation(s):
// \mar[8]~8_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~40_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~38_combout ))

	.dataa(\mar~38_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~40_combout ),
	.cin(gnd),
	.combout(\mar[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mar[8]~8 .lut_mask = 16'hEE22;
defparam \mar[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \mar[8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[8]~8_combout ),
	.asdata(\arithmetic_logic_unit|result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[8] .is_wysiwyg = "true";
defparam \mar[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\ctrl_unit|psw [3] & (\SW[8]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[8])))

	.dataa(gnd),
	.datab(\SW[8]~input_o ),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[8]),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'hCFC0;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \mar~43 (
// Equation(s):
// \mar~43_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][7]~q ))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][7]~q ))))

	.dataa(\reg_file[4][7]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[6][7]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~43_combout ),
	.cout());
// synopsys translate_off
defparam \mar~43 .lut_mask = 16'hFC22;
defparam \mar~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \mar~44 (
// Equation(s):
// \mar~44_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~43_combout  & (\reg_file[7][7]~q )) # (!\mar~43_combout  & ((\reg_file[5][7]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~43_combout ))))

	.dataa(\reg_file[7][7]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[5][7]~q ),
	.datad(\mar~43_combout ),
	.cin(gnd),
	.combout(\mar~44_combout ),
	.cout());
// synopsys translate_off
defparam \mar~44 .lut_mask = 16'hBBC0;
defparam \mar~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \mar~41 (
// Equation(s):
// \mar~41_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][7]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][7]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[1][7]~q ),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\reg_file[0][7]~q ),
	.cin(gnd),
	.combout(\mar~41_combout ),
	.cout());
// synopsys translate_off
defparam \mar~41 .lut_mask = 16'hE5E0;
defparam \mar~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \mar~42 (
// Equation(s):
// \mar~42_combout  = (\mar~41_combout  & (((\reg_file[3][7]~q ) # (!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~41_combout  & (\reg_file[2][7]~q  & ((\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[2][7]~q ),
	.datab(\reg_file[3][7]~q ),
	.datac(\mar~41_combout ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~42_combout ),
	.cout());
// synopsys translate_off
defparam \mar~42 .lut_mask = 16'hCAF0;
defparam \mar~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \mar[7]~7 (
// Equation(s):
// \mar[7]~7_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~44_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~42_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~44_combout ),
	.datac(gnd),
	.datad(\mar~42_combout ),
	.cin(gnd),
	.combout(\mar[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mar[7]~7 .lut_mask = 16'hDD88;
defparam \mar[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N29
dffeas \mar[7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[7]~7_combout ),
	.asdata(\arithmetic_logic_unit|result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[7] .is_wysiwyg = "true";
defparam \mar[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\ctrl_unit|psw [3] & (\SW[7]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[7])))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[7]),
	.cin(gnd),
	.combout(\Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hCFC0;
defparam \Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \mar~47 (
// Equation(s):
// \mar~47_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][6]~q ) # ((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (((\reg_file[4][6]~q  & !\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[6][6]~q ),
	.datab(\reg_file[4][6]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~47_combout ),
	.cout());
// synopsys translate_off
defparam \mar~47 .lut_mask = 16'hF0AC;
defparam \mar~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \mar~48 (
// Equation(s):
// \mar~48_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~47_combout  & (\reg_file[7][6]~q )) # (!\mar~47_combout  & ((\reg_file[5][6]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~47_combout ))))

	.dataa(\reg_file[7][6]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\mar~47_combout ),
	.datad(\reg_file[5][6]~q ),
	.cin(gnd),
	.combout(\mar~48_combout ),
	.cout());
// synopsys translate_off
defparam \mar~48 .lut_mask = 16'hBCB0;
defparam \mar~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \mar~45 (
// Equation(s):
// \mar~45_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][6]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][6]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[1][6]~q ),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\reg_file[0][6]~q ),
	.cin(gnd),
	.combout(\mar~45_combout ),
	.cout());
// synopsys translate_off
defparam \mar~45 .lut_mask = 16'hE5E0;
defparam \mar~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \mar~46 (
// Equation(s):
// \mar~46_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~45_combout  & (\reg_file[3][6]~q )) # (!\mar~45_combout  & ((\reg_file[2][6]~q ))))) # (!\ctrl_unit|addr_rnum_src [1] & (\mar~45_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\mar~45_combout ),
	.datac(\reg_file[3][6]~q ),
	.datad(\reg_file[2][6]~q ),
	.cin(gnd),
	.combout(\mar~46_combout ),
	.cout());
// synopsys translate_off
defparam \mar~46 .lut_mask = 16'hE6C4;
defparam \mar~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \mar[6]~6 (
// Equation(s):
// \mar[6]~6_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~48_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~46_combout )))

	.dataa(\mar~48_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~46_combout ),
	.cin(gnd),
	.combout(\mar[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mar[6]~6 .lut_mask = 16'hBB88;
defparam \mar[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \mar[6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[6]~6_combout ),
	.asdata(\arithmetic_logic_unit|result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[6] .is_wysiwyg = "true";
defparam \mar[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \Add0~7 (
// Equation(s):
// \Add0~7_combout  = (\ctrl_unit|psw [3] & (\SW[6]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[6])))

	.dataa(\SW[6]~input_o ),
	.datab(gnd),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[6]),
	.cin(gnd),
	.combout(\Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~7 .lut_mask = 16'hAFA0;
defparam \Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \mar~49 (
// Equation(s):
// \mar~49_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][5]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][5]~q ))))

	.dataa(\reg_file[0][5]~q ),
	.datab(\reg_file[1][5]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~49_combout ),
	.cout());
// synopsys translate_off
defparam \mar~49 .lut_mask = 16'hFC0A;
defparam \mar~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \mar~50 (
// Equation(s):
// \mar~50_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~49_combout  & (\reg_file[3][5]~q )) # (!\mar~49_combout  & ((\reg_file[2][5]~q ))))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~49_combout ))))

	.dataa(\reg_file[3][5]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[2][5]~q ),
	.datad(\mar~49_combout ),
	.cin(gnd),
	.combout(\mar~50_combout ),
	.cout());
// synopsys translate_off
defparam \mar~50 .lut_mask = 16'hBBC0;
defparam \mar~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \mar~51 (
// Equation(s):
// \mar~51_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][5]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][5]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[6][5]~q ),
	.datac(\reg_file[4][5]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~51_combout ),
	.cout());
// synopsys translate_off
defparam \mar~51 .lut_mask = 16'hEE50;
defparam \mar~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \mar~52 (
// Equation(s):
// \mar~52_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~51_combout  & (\reg_file[7][5]~q )) # (!\mar~51_combout  & ((\reg_file[5][5]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (\mar~51_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\mar~51_combout ),
	.datac(\reg_file[7][5]~q ),
	.datad(\reg_file[5][5]~q ),
	.cin(gnd),
	.combout(\mar~52_combout ),
	.cout());
// synopsys translate_off
defparam \mar~52 .lut_mask = 16'hE6C4;
defparam \mar~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \mar[5]~5 (
// Equation(s):
// \mar[5]~5_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~52_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~50_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~50_combout ),
	.datac(gnd),
	.datad(\mar~52_combout ),
	.cin(gnd),
	.combout(\mar[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mar[5]~5 .lut_mask = 16'hEE44;
defparam \mar[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N3
dffeas \mar[5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[5]~5_combout ),
	.asdata(\arithmetic_logic_unit|result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[5] .is_wysiwyg = "true";
defparam \mar[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\ctrl_unit|psw [3] & (\SW[5]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[5])))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[5]),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hAFA0;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \mar~55 (
// Equation(s):
// \mar~55_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][4]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][4]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[6][4]~q ),
	.datac(\reg_file[4][4]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~55_combout ),
	.cout());
// synopsys translate_off
defparam \mar~55 .lut_mask = 16'hEE50;
defparam \mar~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \mar~56 (
// Equation(s):
// \mar~56_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~55_combout  & (\reg_file[7][4]~q )) # (!\mar~55_combout  & ((\reg_file[5][4]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~55_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[7][4]~q ),
	.datac(\reg_file[5][4]~q ),
	.datad(\mar~55_combout ),
	.cin(gnd),
	.combout(\mar~56_combout ),
	.cout());
// synopsys translate_off
defparam \mar~56 .lut_mask = 16'hDDA0;
defparam \mar~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \mar~53 (
// Equation(s):
// \mar~53_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][4]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][4]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[0][4]~q ),
	.datac(\reg_file[1][4]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~53_combout ),
	.cout());
// synopsys translate_off
defparam \mar~53 .lut_mask = 16'hAAE4;
defparam \mar~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \mar~54 (
// Equation(s):
// \mar~54_combout  = (\mar~53_combout  & (((\reg_file[3][4]~q ) # (!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~53_combout  & (\reg_file[2][4]~q  & ((\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[2][4]~q ),
	.datab(\reg_file[3][4]~q ),
	.datac(\mar~53_combout ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~54_combout ),
	.cout());
// synopsys translate_off
defparam \mar~54 .lut_mask = 16'hCAF0;
defparam \mar~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \mar[4]~4 (
// Equation(s):
// \mar[4]~4_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~56_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~54_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~56_combout ),
	.datac(gnd),
	.datad(\mar~54_combout ),
	.cin(gnd),
	.combout(\mar[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mar[4]~4 .lut_mask = 16'hDD88;
defparam \mar[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N21
dffeas \mar[4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[4]~4_combout ),
	.asdata(\arithmetic_logic_unit|result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[4] .is_wysiwyg = "true";
defparam \mar[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (\ctrl_unit|psw [3] & (\SW[4]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[4])))

	.dataa(\ctrl_unit|psw [3]),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(mar[4]),
	.cin(gnd),
	.combout(\Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'hF5A0;
defparam \Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \mar~57 (
// Equation(s):
// \mar~57_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][3]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][3]~q )))))

	.dataa(\reg_file[1][3]~q ),
	.datab(\reg_file[0][3]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~57_combout ),
	.cout());
// synopsys translate_off
defparam \mar~57 .lut_mask = 16'hFA0C;
defparam \mar~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \mar~58 (
// Equation(s):
// \mar~58_combout  = (\mar~57_combout  & (((\reg_file[3][3]~q )) # (!\ctrl_unit|addr_rnum_src [1]))) # (!\mar~57_combout  & (\ctrl_unit|addr_rnum_src [1] & ((\reg_file[2][3]~q ))))

	.dataa(\mar~57_combout ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[3][3]~q ),
	.datad(\reg_file[2][3]~q ),
	.cin(gnd),
	.combout(\mar~58_combout ),
	.cout());
// synopsys translate_off
defparam \mar~58 .lut_mask = 16'hE6A2;
defparam \mar~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \mar~59 (
// Equation(s):
// \mar~59_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\reg_file[6][3]~q ) # (\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][3]~q  & ((!\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[4][3]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[6][3]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~59_combout ),
	.cout());
// synopsys translate_off
defparam \mar~59 .lut_mask = 16'hCCE2;
defparam \mar~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \mar~60 (
// Equation(s):
// \mar~60_combout  = (\mar~59_combout  & ((\reg_file[7][3]~q ) # ((!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~59_combout  & (((\reg_file[5][3]~q  & \ctrl_unit|addr_rnum_src [0]))))

	.dataa(\mar~59_combout ),
	.datab(\reg_file[7][3]~q ),
	.datac(\reg_file[5][3]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~60_combout ),
	.cout());
// synopsys translate_off
defparam \mar~60 .lut_mask = 16'hD8AA;
defparam \mar~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \mar[3]~3 (
// Equation(s):
// \mar[3]~3_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~60_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~58_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~58_combout ),
	.datac(gnd),
	.datad(\mar~60_combout ),
	.cin(gnd),
	.combout(\mar[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mar[3]~3 .lut_mask = 16'hEE44;
defparam \mar[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N7
dffeas \mar[3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[3]~3_combout ),
	.asdata(\arithmetic_logic_unit|result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[3] .is_wysiwyg = "true";
defparam \mar[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\ctrl_unit|psw [3] & (\SW[3]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[3])))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[3]),
	.cin(gnd),
	.combout(\Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hAFA0;
defparam \Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N15
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \mar~63 (
// Equation(s):
// \mar~63_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][2]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][2]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[6][2]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\reg_file[4][2]~q ),
	.cin(gnd),
	.combout(\mar~63_combout ),
	.cout());
// synopsys translate_off
defparam \mar~63 .lut_mask = 16'hE5E0;
defparam \mar~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \mar~64 (
// Equation(s):
// \mar~64_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~63_combout  & (\reg_file[7][2]~q )) # (!\mar~63_combout  & ((\reg_file[5][2]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~63_combout ))))

	.dataa(\reg_file[7][2]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[5][2]~q ),
	.datad(\mar~63_combout ),
	.cin(gnd),
	.combout(\mar~64_combout ),
	.cout());
// synopsys translate_off
defparam \mar~64 .lut_mask = 16'hBBC0;
defparam \mar~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \mar~61 (
// Equation(s):
// \mar~61_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][2]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][2]~q ))))

	.dataa(\reg_file[0][2]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\reg_file[1][2]~q ),
	.cin(gnd),
	.combout(\mar~61_combout ),
	.cout());
// synopsys translate_off
defparam \mar~61 .lut_mask = 16'hF2C2;
defparam \mar~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \mar~62 (
// Equation(s):
// \mar~62_combout  = (\mar~61_combout  & (((\reg_file[3][2]~q ) # (!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~61_combout  & (\reg_file[2][2]~q  & ((\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[2][2]~q ),
	.datab(\reg_file[3][2]~q ),
	.datac(\mar~61_combout ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~62_combout ),
	.cout());
// synopsys translate_off
defparam \mar~62 .lut_mask = 16'hCAF0;
defparam \mar~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \mar[2]~2 (
// Equation(s):
// \mar[2]~2_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~64_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~62_combout )))

	.dataa(\mar~64_combout ),
	.datab(\mar~62_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|addr_rnum_src [2]),
	.cin(gnd),
	.combout(\mar[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mar[2]~2 .lut_mask = 16'hAACC;
defparam \mar[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~0 (
// Equation(s):
// \arithmetic_logic_unit|Add12~0_combout  = (\s_bus[0]~21_combout  & ((GND) # (!\Mux31~9_combout ))) # (!\s_bus[0]~21_combout  & (\Mux31~9_combout  $ (GND)))
// \arithmetic_logic_unit|Add12~1  = CARRY((\s_bus[0]~21_combout ) # (!\Mux31~9_combout ))

	.dataa(\s_bus[0]~21_combout ),
	.datab(\Mux31~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add12~0_combout ),
	.cout(\arithmetic_logic_unit|Add12~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~0 .lut_mask = 16'h66BB;
defparam \arithmetic_logic_unit|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~2 (
// Equation(s):
// \arithmetic_logic_unit|Add12~2_combout  = (\s_bus[1]~10_combout  & ((\Mux30~9_combout  & (!\arithmetic_logic_unit|Add12~1 )) # (!\Mux30~9_combout  & (\arithmetic_logic_unit|Add12~1  & VCC)))) # (!\s_bus[1]~10_combout  & ((\Mux30~9_combout  & 
// ((\arithmetic_logic_unit|Add12~1 ) # (GND))) # (!\Mux30~9_combout  & (!\arithmetic_logic_unit|Add12~1 ))))
// \arithmetic_logic_unit|Add12~3  = CARRY((\s_bus[1]~10_combout  & (\Mux30~9_combout  & !\arithmetic_logic_unit|Add12~1 )) # (!\s_bus[1]~10_combout  & ((\Mux30~9_combout ) # (!\arithmetic_logic_unit|Add12~1 ))))

	.dataa(\s_bus[1]~10_combout ),
	.datab(\Mux30~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~1 ),
	.combout(\arithmetic_logic_unit|Add12~2_combout ),
	.cout(\arithmetic_logic_unit|Add12~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~2 .lut_mask = 16'h694D;
defparam \arithmetic_logic_unit|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~4 (
// Equation(s):
// \arithmetic_logic_unit|Add12~4_combout  = ((\Mux29~9_combout  $ (\s_bus[2]~32_combout  $ (\arithmetic_logic_unit|Add12~3 )))) # (GND)
// \arithmetic_logic_unit|Add12~5  = CARRY((\Mux29~9_combout  & (\s_bus[2]~32_combout  & !\arithmetic_logic_unit|Add12~3 )) # (!\Mux29~9_combout  & ((\s_bus[2]~32_combout ) # (!\arithmetic_logic_unit|Add12~3 ))))

	.dataa(\Mux29~9_combout ),
	.datab(\s_bus[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~3 ),
	.combout(\arithmetic_logic_unit|Add12~4_combout ),
	.cout(\arithmetic_logic_unit|Add12~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~4 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~0 (
// Equation(s):
// \arithmetic_logic_unit|Add5~0_combout  = (\ctrl_unit|psw [0] & ((\arithmetic_logic_unit|Add12~0_combout ) # (GND))) # (!\ctrl_unit|psw [0] & (\arithmetic_logic_unit|Add12~0_combout  $ (VCC)))
// \arithmetic_logic_unit|Add5~1  = CARRY((\ctrl_unit|psw [0]) # (\arithmetic_logic_unit|Add12~0_combout ))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\arithmetic_logic_unit|Add12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add5~0_combout ),
	.cout(\arithmetic_logic_unit|Add5~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~0 .lut_mask = 16'h99EE;
defparam \arithmetic_logic_unit|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~2 (
// Equation(s):
// \arithmetic_logic_unit|Add5~2_combout  = (\arithmetic_logic_unit|Add12~2_combout  & (!\arithmetic_logic_unit|Add5~1 )) # (!\arithmetic_logic_unit|Add12~2_combout  & ((\arithmetic_logic_unit|Add5~1 ) # (GND)))
// \arithmetic_logic_unit|Add5~3  = CARRY((!\arithmetic_logic_unit|Add5~1 ) # (!\arithmetic_logic_unit|Add12~2_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~1 ),
	.combout(\arithmetic_logic_unit|Add5~2_combout ),
	.cout(\arithmetic_logic_unit|Add5~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~2 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~4 (
// Equation(s):
// \arithmetic_logic_unit|Add5~4_combout  = (\arithmetic_logic_unit|Add12~4_combout  & (\arithmetic_logic_unit|Add5~3  $ (GND))) # (!\arithmetic_logic_unit|Add12~4_combout  & (!\arithmetic_logic_unit|Add5~3  & VCC))
// \arithmetic_logic_unit|Add5~5  = CARRY((\arithmetic_logic_unit|Add12~4_combout  & !\arithmetic_logic_unit|Add5~3 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~3 ),
	.combout(\arithmetic_logic_unit|Add5~4_combout ),
	.cout(\arithmetic_logic_unit|Add5~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~4 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~17 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~17_combout  = (\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [0] $ (!\ctrl_unit|alu_op [1])))) # (!\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [0] & (\ctrl_unit|alu_op [1] & \ctrl_unit|alu_op [3])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\ctrl_unit|alu_op [3]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~17 .lut_mask = 16'h1082;
defparam \arithmetic_logic_unit|Reg3[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~22 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~22_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3]) # (\ctrl_unit|alu_op [1]))) # (!\ctrl_unit|alu_op [2] & ((!\ctrl_unit|alu_op [1]) # (!\ctrl_unit|alu_op [3])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~22 .lut_mask = 16'hBDBD;
defparam \arithmetic_logic_unit|Reg3[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~21 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~21_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [1]) # (!\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~21 .lut_mask = 16'hC4C4;
defparam \arithmetic_logic_unit|Reg3[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~2_combout  = (\s_bus[2]~32_combout  & (\Mux29~9_combout  $ (!\arithmetic_logic_unit|Reg3[1]~21_combout ))) # (!\s_bus[2]~32_combout  & (\Mux29~9_combout  & !\arithmetic_logic_unit|Reg3[1]~21_combout ))

	.dataa(gnd),
	.datab(\s_bus[2]~32_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~21_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~2 .lut_mask = 16'hC03C;
defparam \arithmetic_logic_unit|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~18 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~18_combout  = (\ctrl_unit|alu_op [2]) # ((\ctrl_unit|alu_op [1] & \ctrl_unit|alu_op [0]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~18 .lut_mask = 16'hFFC0;
defparam \arithmetic_logic_unit|Reg3[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~0 (
// Equation(s):
// \arithmetic_logic_unit|Add2~0_combout  = (\Mux31~9_combout  & (\s_bus[0]~21_combout  $ (VCC))) # (!\Mux31~9_combout  & (\s_bus[0]~21_combout  & VCC))
// \arithmetic_logic_unit|Add2~1  = CARRY((\Mux31~9_combout  & \s_bus[0]~21_combout ))

	.dataa(\Mux31~9_combout ),
	.datab(\s_bus[0]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add2~0_combout ),
	.cout(\arithmetic_logic_unit|Add2~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~2 (
// Equation(s):
// \arithmetic_logic_unit|Add2~2_combout  = (\s_bus[1]~10_combout  & ((\Mux30~9_combout  & (\arithmetic_logic_unit|Add2~1  & VCC)) # (!\Mux30~9_combout  & (!\arithmetic_logic_unit|Add2~1 )))) # (!\s_bus[1]~10_combout  & ((\Mux30~9_combout  & 
// (!\arithmetic_logic_unit|Add2~1 )) # (!\Mux30~9_combout  & ((\arithmetic_logic_unit|Add2~1 ) # (GND)))))
// \arithmetic_logic_unit|Add2~3  = CARRY((\s_bus[1]~10_combout  & (!\Mux30~9_combout  & !\arithmetic_logic_unit|Add2~1 )) # (!\s_bus[1]~10_combout  & ((!\arithmetic_logic_unit|Add2~1 ) # (!\Mux30~9_combout ))))

	.dataa(\s_bus[1]~10_combout ),
	.datab(\Mux30~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~1 ),
	.combout(\arithmetic_logic_unit|Add2~2_combout ),
	.cout(\arithmetic_logic_unit|Add2~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~2 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~4 (
// Equation(s):
// \arithmetic_logic_unit|Add2~4_combout  = ((\s_bus[2]~32_combout  $ (\Mux29~9_combout  $ (!\arithmetic_logic_unit|Add2~3 )))) # (GND)
// \arithmetic_logic_unit|Add2~5  = CARRY((\s_bus[2]~32_combout  & ((\Mux29~9_combout ) # (!\arithmetic_logic_unit|Add2~3 ))) # (!\s_bus[2]~32_combout  & (\Mux29~9_combout  & !\arithmetic_logic_unit|Add2~3 )))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\Mux29~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~3 ),
	.combout(\arithmetic_logic_unit|Add2~4_combout ),
	.cout(\arithmetic_logic_unit|Add2~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~4 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~0 (
// Equation(s):
// \arithmetic_logic_unit|Add3~0_combout  = (\ctrl_unit|psw [0] & (\arithmetic_logic_unit|Add2~0_combout  $ (VCC))) # (!\ctrl_unit|psw [0] & (\arithmetic_logic_unit|Add2~0_combout  & VCC))
// \arithmetic_logic_unit|Add3~1  = CARRY((\ctrl_unit|psw [0] & \arithmetic_logic_unit|Add2~0_combout ))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\arithmetic_logic_unit|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add3~0_combout ),
	.cout(\arithmetic_logic_unit|Add3~1 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~0 .lut_mask = 16'h6688;
defparam \arithmetic_logic_unit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~2 (
// Equation(s):
// \arithmetic_logic_unit|Add3~2_combout  = (\arithmetic_logic_unit|Add2~2_combout  & (!\arithmetic_logic_unit|Add3~1 )) # (!\arithmetic_logic_unit|Add2~2_combout  & ((\arithmetic_logic_unit|Add3~1 ) # (GND)))
// \arithmetic_logic_unit|Add3~3  = CARRY((!\arithmetic_logic_unit|Add3~1 ) # (!\arithmetic_logic_unit|Add2~2_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~1 ),
	.combout(\arithmetic_logic_unit|Add3~2_combout ),
	.cout(\arithmetic_logic_unit|Add3~3 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~2 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~4 (
// Equation(s):
// \arithmetic_logic_unit|Add3~4_combout  = (\arithmetic_logic_unit|Add2~4_combout  & (\arithmetic_logic_unit|Add3~3  $ (GND))) # (!\arithmetic_logic_unit|Add2~4_combout  & (!\arithmetic_logic_unit|Add3~3  & VCC))
// \arithmetic_logic_unit|Add3~5  = CARRY((\arithmetic_logic_unit|Add2~4_combout  & !\arithmetic_logic_unit|Add3~3 ))

	.dataa(\arithmetic_logic_unit|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~3 ),
	.combout(\arithmetic_logic_unit|Add3~4_combout ),
	.cout(\arithmetic_logic_unit|Add3~5 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~4 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~19 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~19_combout  = (!\ctrl_unit|alu_op [2] & \ctrl_unit|alu_op [1])

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~19 .lut_mask = 16'h3030;
defparam \arithmetic_logic_unit|Reg3[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~3_combout  = (\arithmetic_logic_unit|Reg3[1]~18_combout  & (((\arithmetic_logic_unit|Reg3[11]~19_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~18_combout  & ((\arithmetic_logic_unit|Reg3[11]~19_combout  & 
// ((\arithmetic_logic_unit|Add1~4_combout ))) # (!\arithmetic_logic_unit|Reg3[11]~19_combout  & (\arithmetic_logic_unit|Add2~4_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~18_combout ),
	.datab(\arithmetic_logic_unit|Add2~4_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~19_combout ),
	.datad(\arithmetic_logic_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~3 .lut_mask = 16'hF4A4;
defparam \arithmetic_logic_unit|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~4_combout  = (\arithmetic_logic_unit|Reg3[1]~18_combout  & ((\arithmetic_logic_unit|Mux17~3_combout  & ((\arithmetic_logic_unit|Add3~4_combout ))) # (!\arithmetic_logic_unit|Mux17~3_combout  & 
// (\arithmetic_logic_unit|Add4~4_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~18_combout  & (((\arithmetic_logic_unit|Mux17~3_combout ))))

	.dataa(\arithmetic_logic_unit|Add4~4_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~18_combout ),
	.datac(\arithmetic_logic_unit|Add3~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~4 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~5_combout  = (\arithmetic_logic_unit|Reg3[1]~21_combout  & (\arithmetic_logic_unit|sum1[1]~2_combout  $ ((!\arithmetic_logic_unit|sum1[2]~4_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~21_combout  & 
// (((\arithmetic_logic_unit|Mux17~4_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~21_combout ),
	.datab(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datac(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~5 .lut_mask = 16'hD782;
defparam \arithmetic_logic_unit|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~12_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux17~2_combout )) # (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux17~5_combout ))))) # (!\ctrl_unit|alu_op [2] & 
// (((\arithmetic_logic_unit|Mux17~5_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Mux17~2_combout ),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|Mux17~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~12 .lut_mask = 16'hDF80;
defparam \arithmetic_logic_unit|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~6_combout  = (\arithmetic_logic_unit|Reg3[1]~22_combout  & ((\arithmetic_logic_unit|Reg3[1]~17_combout ) # ((\arithmetic_logic_unit|Mux17~12_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~22_combout  & 
// (!\arithmetic_logic_unit|Reg3[1]~17_combout  & (\arithmetic_logic_unit|Add12~4_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[1]~22_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~17_combout ),
	.datac(\arithmetic_logic_unit|Add12~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~6 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~7_combout  = (\arithmetic_logic_unit|Reg3[1]~17_combout  & ((\arithmetic_logic_unit|Mux17~6_combout  & (\arithmetic_logic_unit|Add5~4_combout )) # (!\arithmetic_logic_unit|Mux17~6_combout  & 
// ((\arithmetic_logic_unit|Add11~4_combout ))))) # (!\arithmetic_logic_unit|Reg3[1]~17_combout  & (((\arithmetic_logic_unit|Mux17~6_combout ))))

	.dataa(\arithmetic_logic_unit|Add5~4_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~17_combout ),
	.datac(\arithmetic_logic_unit|Add11~4_combout ),
	.datad(\arithmetic_logic_unit|Mux17~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~7 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[2]~1 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[2]~1_combout  = (\arithmetic_logic_unit|Reg3[1]~24_combout  & (\arithmetic_logic_unit|sum1[2]~4_combout )) # (!\arithmetic_logic_unit|Reg3[1]~24_combout  & ((\arithmetic_logic_unit|Mux17~7_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[1]~24_combout ),
	.datab(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux17~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2]~1 .lut_mask = 16'hDD88;
defparam \arithmetic_logic_unit|Reg3[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~79 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~79_combout  = (!\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [2] & ((!\arithmetic_logic_unit|Reg3[11]~16_combout ) # (!\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Reg3[11]~16_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~79 .lut_mask = 16'h0111;
defparam \arithmetic_logic_unit|Reg3[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~2 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~2_combout  = (\Mux30~9_combout  & (!\Mux29~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(gnd),
	.datab(\Mux30~9_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~2 .lut_mask = 16'h000C;
defparam \arithmetic_logic_unit|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~13_combout  = (\arithmetic_logic_unit|Reg3[1]~79_combout  & (!\Mux31~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~2_combout  & \s_bus[2]~32_combout ))) # (!\arithmetic_logic_unit|Reg3[1]~79_combout  & 
// (((!\s_bus[2]~32_combout ))))

	.dataa(\Mux31~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~79_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.datad(\s_bus[2]~32_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~13 .lut_mask = 16'h4033;
defparam \arithmetic_logic_unit|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~30 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~30_combout  = ((\Mux31~9_combout ) # ((\arithmetic_logic_unit|LessThan4~0_combout ) # (\Mux29~9_combout ))) # (!\Mux30~9_combout )

	.dataa(\Mux30~9_combout ),
	.datab(\Mux31~9_combout ),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\Mux29~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~30_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~30 .lut_mask = 16'hFFFD;
defparam \arithmetic_logic_unit|Reg3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~28 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~28_combout  = (\ctrl_unit|alu_op [1] & (\ctrl_unit|alu_op [0])) # (!\ctrl_unit|alu_op [1] & (((\ctrl_unit|alu_op [2] & \arithmetic_logic_unit|Reg3[11]~16_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Reg3[11]~16_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~28 .lut_mask = 16'hACA0;
defparam \arithmetic_logic_unit|Reg3[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~8_combout  = (!\Mux31~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~2_combout  & ((\arithmetic_logic_unit|Reg3[11]~14_combout ) # (!\ctrl_unit|alu_op [1]))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\Mux31~9_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~8 .lut_mask = 16'h3010;
defparam \arithmetic_logic_unit|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~9_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\arithmetic_logic_unit|Mux17~8_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Mux17~8_combout  & ((\s_bus[2]~32_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.datac(\arithmetic_logic_unit|Mux17~8_combout ),
	.datad(\s_bus[2]~32_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~9 .lut_mask = 16'hABA8;
defparam \arithmetic_logic_unit|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~10_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\s_bus[2]~32_combout ) # ((!\arithmetic_logic_unit|Reg3~30_combout  & \arithmetic_logic_unit|Mux17~9_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & 
// (((\arithmetic_logic_unit|Mux17~9_combout ))))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\arithmetic_logic_unit|Reg3~30_combout ),
	.datac(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.datad(\arithmetic_logic_unit|Mux17~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~10 .lut_mask = 16'hBFA0;
defparam \arithmetic_logic_unit|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~11_combout  = (\arithmetic_logic_unit|Reg3[14]~26_combout  & ((\arithmetic_logic_unit|Reg3[14]~25_combout  & ((\s_bus[3]~43_combout ))) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & (\arithmetic_logic_unit|Mux17~10_combout 
// )))) # (!\arithmetic_logic_unit|Reg3[14]~26_combout  & (!\arithmetic_logic_unit|Reg3[14]~25_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.datac(\arithmetic_logic_unit|Mux17~10_combout ),
	.datad(\s_bus[3]~43_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~11 .lut_mask = 16'hB931;
defparam \arithmetic_logic_unit|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux17~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux17~14_combout  = (\s_bus[2]~32_combout  & ((\arithmetic_logic_unit|Mux17~13_combout ) # ((\arithmetic_logic_unit|Mux17~11_combout )))) # (!\s_bus[2]~32_combout  & (\arithmetic_logic_unit|Mux17~11_combout  & 
// ((\arithmetic_logic_unit|Mux17~13_combout ) # (\Mux29~9_combout ))))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\arithmetic_logic_unit|Mux17~13_combout ),
	.datac(\arithmetic_logic_unit|Mux17~11_combout ),
	.datad(\Mux29~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux17~14 .lut_mask = 16'hF8E8;
defparam \arithmetic_logic_unit|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~29 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~29_combout  = (!\ctrl_unit|alu_op [5] & (((!\ctrl_unit|alu_op [4]) # (!\ctrl_unit|alu_op [3])) # (!\ctrl_unit|alu_op [2])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\ctrl_unit|alu_op [5]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~29 .lut_mask = 16'h007F;
defparam \arithmetic_logic_unit|Reg3[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \arithmetic_logic_unit|Reg3[2] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Reg3[2]~1_combout ),
	.asdata(\arithmetic_logic_unit|Mux17~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|alu_op [4]),
	.ena(\arithmetic_logic_unit|Reg3[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[2] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \arithmetic_logic_unit|result[2]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[2]~feeder_combout  = \arithmetic_logic_unit|Reg3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[2]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \arithmetic_logic_unit|result[2] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[2] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N29
dffeas \mar[2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[2]~2_combout ),
	.asdata(\arithmetic_logic_unit|result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[2] .is_wysiwyg = "true";
defparam \mar[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = (\ctrl_unit|psw [3] & (\SW[2]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[2])))

	.dataa(\SW[2]~input_o ),
	.datab(mar[2]),
	.datac(\ctrl_unit|psw [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'hACAC;
defparam \Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \mar~65 (
// Equation(s):
// \mar~65_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1]) # (\reg_file[1][1]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][1]~q  & (!\ctrl_unit|addr_rnum_src [1])))

	.dataa(\reg_file[0][1]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\reg_file[1][1]~q ),
	.cin(gnd),
	.combout(\mar~65_combout ),
	.cout());
// synopsys translate_off
defparam \mar~65 .lut_mask = 16'hCEC2;
defparam \mar~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \mar~66 (
// Equation(s):
// \mar~66_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~65_combout  & (\reg_file[3][1]~q )) # (!\mar~65_combout  & ((\reg_file[2][1]~q ))))) # (!\ctrl_unit|addr_rnum_src [1] & (\mar~65_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\mar~65_combout ),
	.datac(\reg_file[3][1]~q ),
	.datad(\reg_file[2][1]~q ),
	.cin(gnd),
	.combout(\mar~66_combout ),
	.cout());
// synopsys translate_off
defparam \mar~66 .lut_mask = 16'hE6C4;
defparam \mar~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \mar~67 (
// Equation(s):
// \mar~67_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][1]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][1]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\reg_file[6][1]~q ),
	.datac(\reg_file[4][1]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~67_combout ),
	.cout());
// synopsys translate_off
defparam \mar~67 .lut_mask = 16'hEE50;
defparam \mar~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \mar~68 (
// Equation(s):
// \mar~68_combout  = (\mar~67_combout  & ((\reg_file[7][1]~q ) # ((!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~67_combout  & (((\ctrl_unit|addr_rnum_src [0] & \reg_file[5][1]~q ))))

	.dataa(\mar~67_combout ),
	.datab(\reg_file[7][1]~q ),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\reg_file[5][1]~q ),
	.cin(gnd),
	.combout(\mar~68_combout ),
	.cout());
// synopsys translate_off
defparam \mar~68 .lut_mask = 16'hDA8A;
defparam \mar~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \mar[1]~1 (
// Equation(s):
// \mar[1]~1_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~68_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~66_combout ))

	.dataa(\mar~66_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~68_combout ),
	.cin(gnd),
	.combout(\mar[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mar[1]~1 .lut_mask = 16'hEE22;
defparam \mar[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \mar[1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[1]~1_combout ),
	.asdata(\arithmetic_logic_unit|result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[1] .is_wysiwyg = "true";
defparam \mar[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\ctrl_unit|psw [3] & (\SW[1]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[1])))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[1]),
	.cin(gnd),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hCFC0;
defparam \Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \mar~69 (
// Equation(s):
// \mar~69_combout  = (\ctrl_unit|addr_rnum_src [1] & (\ctrl_unit|addr_rnum_src [0])) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & (\reg_file[1][0]~q )) # (!\ctrl_unit|addr_rnum_src [0] & ((\reg_file[0][0]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[1][0]~q ),
	.datad(\reg_file[0][0]~q ),
	.cin(gnd),
	.combout(\mar~69_combout ),
	.cout());
// synopsys translate_off
defparam \mar~69 .lut_mask = 16'hD9C8;
defparam \mar~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \mar~70 (
// Equation(s):
// \mar~70_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~69_combout  & ((\reg_file[3][0]~q ))) # (!\mar~69_combout  & (\reg_file[2][0]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~69_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[2][0]~q ),
	.datac(\reg_file[3][0]~q ),
	.datad(\mar~69_combout ),
	.cin(gnd),
	.combout(\mar~70_combout ),
	.cout());
// synopsys translate_off
defparam \mar~70 .lut_mask = 16'hF588;
defparam \mar~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \mar~71 (
// Equation(s):
// \mar~71_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\reg_file[6][0]~q ) # (\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (\reg_file[4][0]~q  & ((!\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[4][0]~q ),
	.datab(\reg_file[6][0]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~71_combout ),
	.cout());
// synopsys translate_off
defparam \mar~71 .lut_mask = 16'hF0CA;
defparam \mar~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \mar~72 (
// Equation(s):
// \mar~72_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~71_combout  & (\reg_file[7][0]~q )) # (!\mar~71_combout  & ((\reg_file[5][0]~q ))))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~71_combout ))))

	.dataa(\reg_file[7][0]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\mar~71_combout ),
	.datad(\reg_file[5][0]~q ),
	.cin(gnd),
	.combout(\mar~72_combout ),
	.cout());
// synopsys translate_off
defparam \mar~72 .lut_mask = 16'hBCB0;
defparam \mar~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \mar[0]~0 (
// Equation(s):
// \mar[0]~0_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~72_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~70_combout ))

	.dataa(\mar~70_combout ),
	.datab(\ctrl_unit|addr_rnum_src [2]),
	.datac(gnd),
	.datad(\mar~72_combout ),
	.cin(gnd),
	.combout(\mar[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mar[0]~0 .lut_mask = 16'hEE22;
defparam \mar[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~0 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~0_combout  = (!\Mux29~9_combout  & (!\Mux30~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(\Mux29~9_combout ),
	.datab(\Mux30~9_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~0 .lut_mask = 16'h0011;
defparam \arithmetic_logic_unit|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~2_combout  = (!\arithmetic_logic_unit|Reg3[11]~16_combout  & (\s_bus[0]~21_combout  & (!\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~0_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[11]~16_combout ),
	.datab(\s_bus[0]~21_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~2 .lut_mask = 16'h0400;
defparam \arithmetic_logic_unit|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~3_combout  = (\arithmetic_logic_unit|Mux19~2_combout ) # ((!\ctrl_unit|alu_op [1] & ((\Mux31~9_combout ) # (\s_bus[0]~21_combout ))))

	.dataa(\Mux31~9_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Mux19~2_combout ),
	.datad(\s_bus[0]~21_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~3 .lut_mask = 16'hF3F2;
defparam \arithmetic_logic_unit|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~0_combout  = (!\Mux31~9_combout  & ((\ctrl_unit|alu_op [0] & ((!\arithmetic_logic_unit|LessThan4~0_combout ))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Reg3[11]~14_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~0 .lut_mask = 16'h020E;
defparam \arithmetic_logic_unit|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~1_combout  = (\arithmetic_logic_unit|ShiftLeft0~0_combout  & ((\arithmetic_logic_unit|Mux19~0_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Mux19~0_combout  & ((\s_bus[0]~21_combout ))))) # 
// (!\arithmetic_logic_unit|ShiftLeft0~0_combout  & (((\s_bus[0]~21_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[0]~21_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.datad(\arithmetic_logic_unit|Mux19~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~1 .lut_mask = 16'hACCC;
defparam \arithmetic_logic_unit|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~4_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [2])) # (!\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux19~1_combout ))) # (!\ctrl_unit|alu_op [2] & 
// (\arithmetic_logic_unit|Mux19~3_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux19~3_combout ),
	.datad(\arithmetic_logic_unit|Mux19~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~4 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~5_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux19~4_combout  & (\arithmetic_logic_unit|Reg3 [0])) # (!\arithmetic_logic_unit|Mux19~4_combout  & ((\s_bus[1]~10_combout ))))) # (!\ctrl_unit|alu_op [3] & 
// (((\arithmetic_logic_unit|Mux19~4_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3 [0]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\s_bus[1]~10_combout ),
	.datad(\arithmetic_logic_unit|Mux19~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~5 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~8_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [2]) # ((\arithmetic_logic_unit|Add2~0_combout )))) # (!\ctrl_unit|alu_op [0] & (!\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|sum1[0]~0_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.datad(\arithmetic_logic_unit|Add2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~8 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~9_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux19~8_combout  & (\arithmetic_logic_unit|Add12~0_combout )) # (!\arithmetic_logic_unit|Mux19~8_combout  & ((\arithmetic_logic_unit|Add11~0_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux19~8_combout ))))

	.dataa(\arithmetic_logic_unit|Add12~0_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Add11~0_combout ),
	.datad(\arithmetic_logic_unit|Mux19~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~9 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~6_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [2]) # ((\arithmetic_logic_unit|Add3~0_combout )))) # (!\ctrl_unit|alu_op [0] & (!\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Add1~0_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Add1~0_combout ),
	.datad(\arithmetic_logic_unit|Add3~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~6 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~7_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux19~6_combout  & (\arithmetic_logic_unit|Add5~0_combout )) # (!\arithmetic_logic_unit|Mux19~6_combout  & ((\arithmetic_logic_unit|Add4~0_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux19~6_combout ))))

	.dataa(\arithmetic_logic_unit|Add5~0_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux19~6_combout ),
	.datad(\arithmetic_logic_unit|Add4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~7 .lut_mask = 16'hBCB0;
defparam \arithmetic_logic_unit|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~10_combout  = (\ctrl_unit|alu_op [1] & (((\ctrl_unit|alu_op [3]) # (\arithmetic_logic_unit|Mux19~7_combout )))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Mux19~9_combout  & (!\ctrl_unit|alu_op [3])))

	.dataa(\arithmetic_logic_unit|Mux19~9_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|Mux19~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~10 .lut_mask = 16'hCEC2;
defparam \arithmetic_logic_unit|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~11_combout  = (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add12~0_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add11~0_combout )))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Add12~0_combout ),
	.datac(\arithmetic_logic_unit|Add11~0_combout ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~11 .lut_mask = 16'h00D8;
defparam \arithmetic_logic_unit|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~12_combout  = (\arithmetic_logic_unit|Mux19~11_combout ) # ((\s_bus[0]~21_combout  & (\ctrl_unit|alu_op [2] & \Mux31~9_combout )))

	.dataa(\s_bus[0]~21_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|Mux19~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~12 .lut_mask = 16'hFF80;
defparam \arithmetic_logic_unit|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~13_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux19~10_combout  & ((\arithmetic_logic_unit|Mux19~12_combout ))) # (!\arithmetic_logic_unit|Mux19~10_combout  & (\arithmetic_logic_unit|sum1[0]~0_combout )))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux19~10_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[0]~0_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux19~10_combout ),
	.datad(\arithmetic_logic_unit|Mux19~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~13 .lut_mask = 16'hF838;
defparam \arithmetic_logic_unit|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux19~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux19~14_combout  = (\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux19~5_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux19~13_combout )))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Mux19~5_combout ),
	.datad(\arithmetic_logic_unit|Mux19~13_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux19~14 .lut_mask = 16'hF5A0;
defparam \arithmetic_logic_unit|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \arithmetic_logic_unit|Reg3[0] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux19~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl_unit|alu_op [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[0] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \arithmetic_logic_unit|result[0]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[0]~feeder_combout  = \arithmetic_logic_unit|Reg3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[0]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \arithmetic_logic_unit|result[0] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[0] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \mar[0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[0]~0_combout ),
	.asdata(\arithmetic_logic_unit|result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[0] .is_wysiwyg = "true";
defparam \mar[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_combout  = (\ctrl_unit|psw [3] & (\SW[0]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[0])))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\ctrl_unit|psw [3]),
	.datad(mar[0]),
	.cin(gnd),
	.combout(\Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~13 .lut_mask = 16'hAFA0;
defparam \Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \Add0~13_combout  $ (VCC)
// \Add0~15  = CARRY(\Add0~13_combout )

	.dataa(\Add0~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h55AA;
defparam \Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\Add0~12_combout  & (!\Add0~15 )) # (!\Add0~12_combout  & ((\Add0~15 ) # (GND)))
// \Add0~17  = CARRY((!\Add0~15 ) # (!\Add0~12_combout ))

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h5A5F;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\Add0~11_combout  & (\Add0~17  $ (GND))) # (!\Add0~11_combout  & (!\Add0~17  & VCC))
// \Add0~19  = CARRY((\Add0~11_combout  & !\Add0~17 ))

	.dataa(gnd),
	.datab(\Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hC30C;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\Add0~10_combout  & (!\Add0~19 )) # (!\Add0~10_combout  & ((\Add0~19 ) # (GND)))
// \Add0~21  = CARRY((!\Add0~19 ) # (!\Add0~10_combout ))

	.dataa(gnd),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h3C3F;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\Add0~9_combout  & (\Add0~21  $ (GND))) # (!\Add0~9_combout  & (!\Add0~21  & VCC))
// \Add0~23  = CARRY((\Add0~9_combout  & !\Add0~21 ))

	.dataa(\Add0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hA50A;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\Add0~8_combout  & (!\Add0~23 )) # (!\Add0~8_combout  & ((\Add0~23 ) # (GND)))
// \Add0~25  = CARRY((!\Add0~23 ) # (!\Add0~8_combout ))

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h5A5F;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\Add0~7_combout  & (\Add0~25  $ (GND))) # (!\Add0~7_combout  & (!\Add0~25  & VCC))
// \Add0~27  = CARRY((\Add0~7_combout  & !\Add0~25 ))

	.dataa(\Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hA50A;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\Add0~6_combout  & (!\Add0~27 )) # (!\Add0~6_combout  & ((\Add0~27 ) # (GND)))
// \Add0~29  = CARRY((!\Add0~27 ) # (!\Add0~6_combout ))

	.dataa(gnd),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h3C3F;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\Add0~5_combout  & (\Add0~29  $ (GND))) # (!\Add0~5_combout  & (!\Add0~29  & VCC))
// \Add0~31  = CARRY((\Add0~5_combout  & !\Add0~29 ))

	.dataa(\Add0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'hA50A;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\Add0~4_combout  & (!\Add0~31 )) # (!\Add0~4_combout  & ((\Add0~31 ) # (GND)))
// \Add0~33  = CARRY((!\Add0~31 ) # (!\Add0~4_combout ))

	.dataa(gnd),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h3C3F;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\Add0~3_combout  & (\Add0~33  $ (GND))) # (!\Add0~3_combout  & (!\Add0~33  & VCC))
// \Add0~35  = CARRY((\Add0~3_combout  & !\Add0~33 ))

	.dataa(gnd),
	.datab(\Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'hC30C;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\Add0~2_combout  & (!\Add0~35 )) # (!\Add0~2_combout  & ((\Add0~35 ) # (GND)))
// \Add0~37  = CARRY((!\Add0~35 ) # (!\Add0~2_combout ))

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h3C3F;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\Add0~1_combout  & (\Add0~37  $ (GND))) # (!\Add0~1_combout  & (!\Add0~37  & VCC))
// \Add0~39  = CARRY((\Add0~1_combout  & !\Add0~37 ))

	.dataa(gnd),
	.datab(\Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'hC30C;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\Add0~0_combout  & (!\Add0~39 )) # (!\Add0~0_combout  & ((\Add0~39 ) # (GND)))
// \Add0~41  = CARRY((!\Add0~39 ) # (!\Add0~0_combout ))

	.dataa(gnd),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h3C3F;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \ram|memory_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \mar~75 (
// Equation(s):
// \mar~75_combout  = (\ctrl_unit|addr_rnum_src [0] & (\ctrl_unit|addr_rnum_src [1])) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][14]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][14]~q )))))

	.dataa(\ctrl_unit|addr_rnum_src [0]),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[6][14]~q ),
	.datad(\reg_file[4][14]~q ),
	.cin(gnd),
	.combout(\mar~75_combout ),
	.cout());
// synopsys translate_off
defparam \mar~75 .lut_mask = 16'hD9C8;
defparam \mar~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \mar~76 (
// Equation(s):
// \mar~76_combout  = (\mar~75_combout  & ((\reg_file[7][14]~q ) # ((!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~75_combout  & (((\reg_file[5][14]~q  & \ctrl_unit|addr_rnum_src [0]))))

	.dataa(\mar~75_combout ),
	.datab(\reg_file[7][14]~q ),
	.datac(\reg_file[5][14]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~76_combout ),
	.cout());
// synopsys translate_off
defparam \mar~76 .lut_mask = 16'hD8AA;
defparam \mar~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \mar~73 (
// Equation(s):
// \mar~73_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][14]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][14]~q ))))

	.dataa(\reg_file[0][14]~q ),
	.datab(\ctrl_unit|addr_rnum_src [1]),
	.datac(\reg_file[1][14]~q ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~73_combout ),
	.cout());
// synopsys translate_off
defparam \mar~73 .lut_mask = 16'hFC22;
defparam \mar~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \mar~74 (
// Equation(s):
// \mar~74_combout  = (\mar~73_combout  & (((\reg_file[3][14]~q ) # (!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~73_combout  & (\reg_file[2][14]~q  & (\ctrl_unit|addr_rnum_src [1])))

	.dataa(\mar~73_combout ),
	.datab(\reg_file[2][14]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\reg_file[3][14]~q ),
	.cin(gnd),
	.combout(\mar~74_combout ),
	.cout());
// synopsys translate_off
defparam \mar~74 .lut_mask = 16'hEA4A;
defparam \mar~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \mar[14]~14 (
// Equation(s):
// \mar[14]~14_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~76_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~74_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~76_combout ),
	.datac(gnd),
	.datad(\mar~74_combout ),
	.cin(gnd),
	.combout(\mar[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mar[14]~14 .lut_mask = 16'hDD88;
defparam \mar[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~75 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~75_combout  = (!\Mux31~9_combout  & (\s_bus[14]~153_combout  & \arithmetic_logic_unit|ShiftLeft0~10_combout ))

	.dataa(gnd),
	.datab(\Mux31~9_combout ),
	.datac(\s_bus[14]~153_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~75_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~75 .lut_mask = 16'h3000;
defparam \arithmetic_logic_unit|Reg3~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~11 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~11_combout  = (!\Mux31~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~10_combout  & \arithmetic_logic_unit|Reg3[11]~14_combout ))

	.dataa(\Mux31~9_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~11 .lut_mask = 16'h5000;
defparam \arithmetic_logic_unit|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~0_combout  = (\arithmetic_logic_unit|Reg3[11]~56_combout  & (!\Mux31~9_combout  & ((\arithmetic_logic_unit|ShiftLeft0~10_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~56_combout  & (((\Mux17~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datab(\Mux31~9_combout ),
	.datac(\Mux17~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~0 .lut_mask = 16'h7250;
defparam \arithmetic_logic_unit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~1_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & (((\arithmetic_logic_unit|Reg3[11]~56_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~42_combout  & ((\arithmetic_logic_unit|Mux5~0_combout  & 
// ((!\arithmetic_logic_unit|Reg3[11]~56_combout ))) # (!\arithmetic_logic_unit|Mux5~0_combout  & (\s_bus[14]~153_combout ))))

	.dataa(\arithmetic_logic_unit|Mux5~0_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datac(\s_bus[14]~153_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~1 .lut_mask = 16'hDC32;
defparam \arithmetic_logic_unit|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~2_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & ((\s_bus[14]~153_combout ) # ((\arithmetic_logic_unit|ShiftLeft0~11_combout  & !\arithmetic_logic_unit|Mux5~1_combout )))) # 
// (!\arithmetic_logic_unit|Reg3[11]~42_combout  & (((\arithmetic_logic_unit|Mux5~1_combout ))))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~11_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datac(\s_bus[14]~153_combout ),
	.datad(\arithmetic_logic_unit|Mux5~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~2 .lut_mask = 16'hF3C8;
defparam \arithmetic_logic_unit|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~3_combout  = (\arithmetic_logic_unit|Reg3[11]~57_combout  & (\s_bus[15]~109_combout  & ((!\arithmetic_logic_unit|Reg3[14]~51_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~57_combout  & 
// (((\arithmetic_logic_unit|Add11~28_combout ) # (\arithmetic_logic_unit|Reg3[14]~51_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.datab(\s_bus[15]~109_combout ),
	.datac(\arithmetic_logic_unit|Add11~28_combout ),
	.datad(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~3 .lut_mask = 16'h55D8;
defparam \arithmetic_logic_unit|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~4_combout  = (\arithmetic_logic_unit|Reg3[11]~78_combout  & ((\arithmetic_logic_unit|Mux5~3_combout  & ((\arithmetic_logic_unit|Mux5~2_combout ))) # (!\arithmetic_logic_unit|Mux5~3_combout  & 
// (\arithmetic_logic_unit|Reg3~75_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~78_combout  & (((\arithmetic_logic_unit|Mux5~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~75_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~78_combout ),
	.datac(\arithmetic_logic_unit|Mux5~2_combout ),
	.datad(\arithmetic_logic_unit|Mux5~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~4 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~76 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~76_combout  = \s_bus[14]~153_combout  $ (\Mux17~9_combout )

	.dataa(gnd),
	.datab(\s_bus[14]~153_combout ),
	.datac(\Mux17~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~76_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~76 .lut_mask = 16'h3C3C;
defparam \arithmetic_logic_unit|Reg3~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~5_combout  = (\arithmetic_logic_unit|Reg3[14]~25_combout  & (\arithmetic_logic_unit|Reg3~76_combout  & (\ctrl_unit|alu_op [2]))) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & (((\arithmetic_logic_unit|Add4~28_combout ) # 
// (!\ctrl_unit|alu_op [2]))))

	.dataa(\arithmetic_logic_unit|Reg3~76_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Add4~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~5 .lut_mask = 16'hB383;
defparam \arithmetic_logic_unit|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~6_combout  = (\arithmetic_logic_unit|Mux5~5_combout  & ((\arithmetic_logic_unit|Reg3[14]~26_combout ) # ((\arithmetic_logic_unit|sum1[14]~20_combout )))) # (!\arithmetic_logic_unit|Mux5~5_combout  & 
// (!\arithmetic_logic_unit|Reg3[14]~26_combout  & ((\arithmetic_logic_unit|Add1~28_combout ))))

	.dataa(\arithmetic_logic_unit|Mux5~5_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datac(\arithmetic_logic_unit|sum1[14]~20_combout ),
	.datad(\arithmetic_logic_unit|Add1~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~6 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~7_combout  = (\arithmetic_logic_unit|Reg3[14]~69_combout  & ((\arithmetic_logic_unit|Reg3[14]~71_combout ) # ((\arithmetic_logic_unit|Mux5~4_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~69_combout  & 
// (!\arithmetic_logic_unit|Reg3[14]~71_combout  & ((\arithmetic_logic_unit|Mux5~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~69_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~71_combout ),
	.datac(\arithmetic_logic_unit|Mux5~4_combout ),
	.datad(\arithmetic_logic_unit|Mux5~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~7 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux5~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux5~8_combout  = (\arithmetic_logic_unit|Reg3[14]~71_combout  & (\s_bus[14]~153_combout  & ((\Mux17~9_combout ) # (\arithmetic_logic_unit|Mux5~7_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~71_combout  & 
// (((\arithmetic_logic_unit|Mux5~7_combout ))))

	.dataa(\Mux17~9_combout ),
	.datab(\s_bus[14]~153_combout ),
	.datac(\arithmetic_logic_unit|Reg3[14]~71_combout ),
	.datad(\arithmetic_logic_unit|Mux5~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux5~8 .lut_mask = 16'hCF80;
defparam \arithmetic_logic_unit|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \arithmetic_logic_unit|Reg3[14] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[11]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \arithmetic_logic_unit|result[14]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[14]~feeder_combout  = \arithmetic_logic_unit|Reg3 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [14]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[14]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N3
dffeas \arithmetic_logic_unit|result[14] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[14] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N25
dffeas \mar[14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[14]~14_combout ),
	.asdata(\arithmetic_logic_unit|result [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[14]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[14] .is_wysiwyg = "true";
defparam \mar[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\ctrl_unit|psw [3] & (\SW[14]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[14])))

	.dataa(\ctrl_unit|psw [3]),
	.datab(gnd),
	.datac(\SW[14]~input_o ),
	.datad(mar[14]),
	.cin(gnd),
	.combout(\Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'hF5A0;
defparam \Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \Add0~43 (
// Equation(s):
// \Add0~43_combout  = (\Add0~42_combout  & (\Add0~41  $ (GND))) # (!\Add0~42_combout  & (!\Add0~41  & VCC))
// \Add0~44  = CARRY((\Add0~42_combout  & !\Add0~41 ))

	.dataa(\Add0~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~43_combout ),
	.cout(\Add0~44 ));
// synopsys translate_off
defparam \Add0~43 .lut_mask = 16'hA50A;
defparam \Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \ram|memory_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\Add0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~5 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~5_combout  = (!\ID|OP [3] & (\ID|OP [5] & (!\ID|OP [4] & \ID|WB~q )))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ID|WB~q ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~5 .lut_mask = 16'h0400;
defparam \ctrl_unit|ctrl_reg_bus~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~6 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~6_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [1] & (\ID|OP [2])) # (!\ID|OP [1] & (!\ID|OP [2] & !\ID|PRPO~q ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~6 .lut_mask = 16'h8084;
defparam \ctrl_unit|ctrl_reg_bus~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~4 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~4_combout  = (\ID|OP [5] & (\ID|WB~q  & (\ctrl_unit|ctrl_reg_bus~1_combout  & \ctrl_unit|Selector23~9_combout )))

	.dataa(\ID|OP [5]),
	.datab(\ID|WB~q ),
	.datac(\ctrl_unit|ctrl_reg_bus~1_combout ),
	.datad(\ctrl_unit|Selector23~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~4 .lut_mask = 16'h8000;
defparam \ctrl_unit|ctrl_reg_bus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~7 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~7_combout  = (\ctrl_unit|s_bus_ctrl~1_combout  & ((\ctrl_unit|ctrl_reg_bus~4_combout ) # ((\ctrl_unit|ctrl_reg_bus~5_combout  & \ctrl_unit|ctrl_reg_bus~6_combout ))))

	.dataa(\ctrl_unit|ctrl_reg_bus~5_combout ),
	.datab(\ctrl_unit|ctrl_reg_bus~6_combout ),
	.datac(\ctrl_unit|ctrl_reg_bus~4_combout ),
	.datad(\ctrl_unit|s_bus_ctrl~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~7 .lut_mask = 16'hF800;
defparam \ctrl_unit|ctrl_reg_bus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~8 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~8_combout  = (\ctrl_unit|ctrl_reg_bus~7_combout  & \ID|OP [0])

	.dataa(gnd),
	.datab(\ctrl_unit|ctrl_reg_bus~7_combout ),
	.datac(\ID|OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~8 .lut_mask = 16'hC0C0;
defparam \ctrl_unit|ctrl_reg_bus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N27
dffeas \ctrl_unit|ctrl_reg_bus[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|ctrl_reg_bus~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|ctrl_reg_bus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus[1] .is_wysiwyg = "true";
defparam \ctrl_unit|ctrl_reg_bus[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N5
dffeas \ctrl_reg[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|ctrl_reg_bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_reg[1] .is_wysiwyg = "true";
defparam \ctrl_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \mar~79 (
// Equation(s):
// \mar~79_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & ((\ctrl_unit|addr_rnum_src [1] & (\reg_file[6][15]~q )) # (!\ctrl_unit|addr_rnum_src [1] & ((\reg_file[4][15]~q )))))

	.dataa(\reg_file[6][15]~q ),
	.datab(\reg_file[4][15]~q ),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~79_combout ),
	.cout());
// synopsys translate_off
defparam \mar~79 .lut_mask = 16'hFA0C;
defparam \mar~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \mar~80 (
// Equation(s):
// \mar~80_combout  = (\ctrl_unit|addr_rnum_src [0] & ((\mar~79_combout  & ((\reg_file[7][15]~q ))) # (!\mar~79_combout  & (\reg_file[5][15]~q )))) # (!\ctrl_unit|addr_rnum_src [0] & (((\mar~79_combout ))))

	.dataa(\reg_file[5][15]~q ),
	.datab(\reg_file[7][15]~q ),
	.datac(\ctrl_unit|addr_rnum_src [0]),
	.datad(\mar~79_combout ),
	.cin(gnd),
	.combout(\mar~80_combout ),
	.cout());
// synopsys translate_off
defparam \mar~80 .lut_mask = 16'hCFA0;
defparam \mar~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \mar~77 (
// Equation(s):
// \mar~77_combout  = (\ctrl_unit|addr_rnum_src [0] & (((\reg_file[1][15]~q ) # (\ctrl_unit|addr_rnum_src [1])))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][15]~q  & ((!\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\reg_file[0][15]~q ),
	.datab(\ctrl_unit|addr_rnum_src [0]),
	.datac(\reg_file[1][15]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~77_combout ),
	.cout());
// synopsys translate_off
defparam \mar~77 .lut_mask = 16'hCCE2;
defparam \mar~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \mar~78 (
// Equation(s):
// \mar~78_combout  = (\mar~77_combout  & (((\reg_file[3][15]~q ) # (!\ctrl_unit|addr_rnum_src [1])))) # (!\mar~77_combout  & (\reg_file[2][15]~q  & ((\ctrl_unit|addr_rnum_src [1]))))

	.dataa(\mar~77_combout ),
	.datab(\reg_file[2][15]~q ),
	.datac(\reg_file[3][15]~q ),
	.datad(\ctrl_unit|addr_rnum_src [1]),
	.cin(gnd),
	.combout(\mar~78_combout ),
	.cout());
// synopsys translate_off
defparam \mar~78 .lut_mask = 16'hE4AA;
defparam \mar~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \mar[15]~15 (
// Equation(s):
// \mar[15]~15_combout  = (\ctrl_unit|addr_rnum_src [2] & (\mar~80_combout )) # (!\ctrl_unit|addr_rnum_src [2] & ((\mar~78_combout )))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~80_combout ),
	.datac(gnd),
	.datad(\mar~78_combout ),
	.cin(gnd),
	.combout(\mar[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mar[15]~15 .lut_mask = 16'hDD88;
defparam \mar[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N19
dffeas \mar[15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[15]~15_combout ),
	.asdata(\arithmetic_logic_unit|result [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[15]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[15] .is_wysiwyg = "true";
defparam \mar[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (\ctrl_unit|psw [3] & (\SW[15]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[15])))

	.dataa(\ctrl_unit|psw [3]),
	.datab(\SW[15]~input_o ),
	.datac(gnd),
	.datad(mar[15]),
	.cin(gnd),
	.combout(\Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'hDD88;
defparam \Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = \Add0~45_combout  $ (\Add0~44 )

	.dataa(\Add0~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~44 ),
	.combout(\Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h5A5A;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout  = (!\Add0~40_combout  & (ctrl_reg[1] & (\Add0~43_combout  & \Add0~46_combout )))

	.dataa(\Add0~40_combout ),
	.datab(ctrl_reg[1]),
	.datac(\Add0~43_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 .lut_mask = 16'h4000;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~2 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~2_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|ctrl_reg_bus~0_combout  & ((!\ctrl_unit|Selector48~0_combout )))) # (!\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector23~9_combout  & \ctrl_unit|Selector48~0_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|ctrl_reg_bus~0_combout ),
	.datac(\ctrl_unit|Selector23~9_combout ),
	.datad(\ctrl_unit|Selector48~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~2 .lut_mask = 16'h5088;
defparam \ctrl_unit|ctrl_reg_bus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~3 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~3_combout  = (\ctrl_unit|s_bus_ctrl~1_combout  & (\ID|OP [0] & (\ID|OP [5] & \ctrl_unit|ctrl_reg_bus~2_combout )))

	.dataa(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|ctrl_reg_bus~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~3 .lut_mask = 16'h8000;
defparam \ctrl_unit|ctrl_reg_bus~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N31
dffeas \ctrl_unit|ctrl_reg_bus[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|ctrl_reg_bus~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|ctrl_reg_bus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus[0] .is_wysiwyg = "true";
defparam \ctrl_unit|ctrl_reg_bus[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N5
dffeas \ctrl_reg[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|ctrl_reg_bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_reg[0] .is_wysiwyg = "true";
defparam \ctrl_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout  = (\Add0~42_combout  & (\Add0~45_combout  & (ctrl_reg[0] & !\Add0~0_combout )))

	.dataa(\Add0~42_combout ),
	.datab(\Add0~45_combout ),
	.datac(ctrl_reg[0]),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 .lut_mask = 16'h0080;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout  = (ctrl_reg[1] & (\Add0~43_combout  & (\Add0~40_combout  & \Add0~46_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\Add0~43_combout ),
	.datac(\Add0~40_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 .lut_mask = 16'h8000;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout  = (\Add0~42_combout  & (\Add0~45_combout  & (ctrl_reg[0] & \Add0~0_combout )))

	.dataa(\Add0~42_combout ),
	.datab(\Add0~45_combout ),
	.datac(ctrl_reg[0]),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 .lut_mask = 16'h8000;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \ram|memory_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout  = (!\Add0~40_combout  & (ctrl_reg[1] & (!\Add0~43_combout  & \Add0~46_combout )))

	.dataa(\Add0~40_combout ),
	.datab(ctrl_reg[1]),
	.datac(\Add0~43_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 .lut_mask = 16'h0400;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout  = (!\Add0~0_combout  & (\Add0~45_combout  & (ctrl_reg[0] & !\Add0~42_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~45_combout ),
	.datac(ctrl_reg[0]),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 .lut_mask = 16'h0040;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout  = (\Add0~40_combout  & (ctrl_reg[1] & (!\Add0~43_combout  & \Add0~46_combout )))

	.dataa(\Add0~40_combout ),
	.datab(ctrl_reg[1]),
	.datac(\Add0~43_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 .lut_mask = 16'h0800;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout  = (!\Add0~42_combout  & (\Add0~45_combout  & (ctrl_reg[0] & \Add0~0_combout )))

	.dataa(\Add0~42_combout ),
	.datab(\Add0~45_combout ),
	.datac(ctrl_reg[0]),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 .lut_mask = 16'h4000;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout  = (!\Add0~40_combout  & (ctrl_reg[1] & (\Add0~43_combout  & !\Add0~46_combout )))

	.dataa(\Add0~40_combout ),
	.datab(ctrl_reg[1]),
	.datac(\Add0~43_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 .lut_mask = 16'h0040;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout  = (!\Add0~0_combout  & (!\Add0~45_combout  & (ctrl_reg[0] & \Add0~42_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~45_combout ),
	.datac(ctrl_reg[0]),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 .lut_mask = 16'h1000;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout  = (ctrl_reg[1] & (\Add0~43_combout  & (\Add0~40_combout  & !\Add0~46_combout )))

	.dataa(ctrl_reg[1]),
	.datab(\Add0~43_combout ),
	.datac(\Add0~40_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 .lut_mask = 16'h0080;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout  = (\Add0~0_combout  & (!\Add0~45_combout  & (ctrl_reg[0] & \Add0~42_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~45_combout ),
	.datac(ctrl_reg[0]),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 .lut_mask = 16'h2000;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 .lut_mask = 16'hA808;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout  = (!\Add0~40_combout  & (ctrl_reg[1] & (!\Add0~43_combout  & !\Add0~46_combout )))

	.dataa(\Add0~40_combout ),
	.datab(ctrl_reg[1]),
	.datac(\Add0~43_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 .lut_mask = 16'h0004;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout  = (!\Add0~0_combout  & (!\Add0~45_combout  & (ctrl_reg[0] & !\Add0~42_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~45_combout ),
	.datac(ctrl_reg[0]),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 .lut_mask = 16'h0010;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C450110444444014;
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout  = (\Add0~40_combout  & (!\Add0~43_combout  & (ctrl_reg[1] & !\Add0~46_combout )))

	.dataa(\Add0~40_combout ),
	.datab(\Add0~43_combout ),
	.datac(ctrl_reg[1]),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 .lut_mask = 16'h0020;
defparam \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout  = (\Add0~0_combout  & (ctrl_reg[0] & (!\Add0~45_combout  & !\Add0~42_combout )))

	.dataa(\Add0~0_combout ),
	.datab(ctrl_reg[0]),
	.datac(\Add0~45_combout ),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 .lut_mask = 16'h0008;
defparam \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[15]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[7]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \mdr[14]~17 (
// Equation(s):
// \mdr[14]~17_combout  = (\ctrl_unit|data_bus_ctrl [2]) # ((\ctrl_unit|data_bus_ctrl [1]) # ((\ctrl_unit|data_bus_ctrl [0]) # (!\mdr[14]~16_combout )))

	.dataa(\ctrl_unit|data_bus_ctrl [2]),
	.datab(\ctrl_unit|data_bus_ctrl [1]),
	.datac(\mdr[14]~16_combout ),
	.datad(\ctrl_unit|data_bus_ctrl [0]),
	.cin(gnd),
	.combout(\mdr[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[14]~17 .lut_mask = 16'hFFEF;
defparam \mdr[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N1
dffeas \mdr[15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[15]~7_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[15] .is_wysiwyg = "true";
defparam \mdr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \ctrl_unit|ctrl_reg_bus~9 (
// Equation(s):
// \ctrl_unit|ctrl_reg_bus~9_combout  = (\ctrl_unit|ctrl_reg_bus~7_combout  & !\ID|OP [0])

	.dataa(gnd),
	.datab(\ctrl_unit|ctrl_reg_bus~7_combout ),
	.datac(\ID|OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|ctrl_reg_bus~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus~9 .lut_mask = 16'h0C0C;
defparam \ctrl_unit|ctrl_reg_bus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N13
dffeas \ctrl_unit|ctrl_reg_bus[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|ctrl_reg_bus~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|ctrl_reg_bus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|ctrl_reg_bus[2] .is_wysiwyg = "true";
defparam \ctrl_unit|ctrl_reg_bus[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N7
dffeas \ctrl_reg[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|ctrl_reg_bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_reg[2] .is_wysiwyg = "true";
defparam \ctrl_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \reg_file[7][8]~21 (
// Equation(s):
// \reg_file[7][8]~21_combout  = (!\ctrl_unit|data_bus_ctrl [3] & ((ctrl_reg[0]) # ((ctrl_reg[1]) # (!ctrl_reg[2]))))

	.dataa(ctrl_reg[0]),
	.datab(ctrl_reg[1]),
	.datac(ctrl_reg[2]),
	.datad(\ctrl_unit|data_bus_ctrl [3]),
	.cin(gnd),
	.combout(\reg_file[7][8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][8]~21 .lut_mask = 16'h00EF;
defparam \reg_file[7][8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \reg_file[7][8]~22 (
// Equation(s):
// \reg_file[7][8]~22_combout  = (\reg_file[7][8]~21_combout  & (!\ctrl_unit|data_bus_ctrl [4] & !\ctrl_unit|data_bus_ctrl [5]))

	.dataa(\reg_file[7][8]~21_combout ),
	.datab(\ctrl_unit|data_bus_ctrl [4]),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl [5]),
	.cin(gnd),
	.combout(\reg_file[7][8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[7][8]~22 .lut_mask = 16'h0022;
defparam \reg_file[7][8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \reg_file~40 (
// Equation(s):
// \reg_file~40_combout  = (\reg_file~39_combout  & ((\reg_file[7][8]~23_combout ) # ((mdr[15] & \reg_file[7][8]~22_combout )))) # (!\reg_file~39_combout  & (((mdr[15] & \reg_file[7][8]~22_combout ))))

	.dataa(\reg_file~39_combout ),
	.datab(\reg_file[7][8]~23_combout ),
	.datac(mdr[15]),
	.datad(\reg_file[7][8]~22_combout ),
	.cin(gnd),
	.combout(\reg_file~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~40 .lut_mask = 16'hF888;
defparam \reg_file~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \reg_file[10][15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[10][8]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[10][15] .is_wysiwyg = "true";
defparam \reg_file[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[9][15]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\reg_file[8][15]~q  & !\ctrl_unit|alu_rnum_dst [1]))))

	.dataa(\reg_file[9][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[8][15]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hCCB8;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux16~0_combout  & ((\reg_file[11][15]~q ))) # (!\Mux16~0_combout  & (\reg_file[10][15]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux16~0_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[10][15]~q ),
	.datac(\Mux16~0_combout ),
	.datad(\reg_file[11][15]~q ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hF858;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[1][15]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[0][15]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[0][15]~q ),
	.datad(\reg_file[1][15]~q ),
	.cin(gnd),
	.combout(\Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = 16'hDC98;
defparam \Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \Mux16~5 (
// Equation(s):
// \Mux16~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux16~4_combout  & ((\reg_file[3][15]~q ))) # (!\Mux16~4_combout  & (\reg_file[2][15]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux16~4_combout ))))

	.dataa(\reg_file[2][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[3][15]~q ),
	.datad(\Mux16~4_combout ),
	.cin(gnd),
	.combout(\Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~5 .lut_mask = 16'hF388;
defparam \Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[6][15]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[4][15]~q )))))

	.dataa(\reg_file[6][15]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[4][15]~q ),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hE3E0;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (\Mux16~2_combout  & (((\reg_file[7][15]~q ) # (!\ctrl_unit|alu_rnum_dst [0])))) # (!\Mux16~2_combout  & (\reg_file[5][15]~q  & (\ctrl_unit|alu_rnum_dst [0])))

	.dataa(\reg_file[5][15]~q ),
	.datab(\Mux16~2_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[7][15]~q ),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'hEC2C;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \Mux16~6 (
// Equation(s):
// \Mux16~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((\Mux16~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [2] & (\Mux16~5_combout ))))

	.dataa(\Mux16~5_combout ),
	.datab(\Mux16~3_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~6 .lut_mask = 16'hFC0A;
defparam \Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \Mux16~7 (
// Equation(s):
// \Mux16~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0]) # ((\reg_file[14][15]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[12][15]~q )))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[12][15]~q ),
	.datad(\reg_file[14][15]~q ),
	.cin(gnd),
	.combout(\Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~7 .lut_mask = 16'hBA98;
defparam \Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \Mux16~8 (
// Equation(s):
// \Mux16~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux16~7_combout  & ((\reg_file[15][15]~q ))) # (!\Mux16~7_combout  & (\reg_file[13][15]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux16~7_combout ))))

	.dataa(\reg_file[13][15]~q ),
	.datab(\reg_file[15][15]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux16~7_combout ),
	.cin(gnd),
	.combout(\Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~8 .lut_mask = 16'hCFA0;
defparam \Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \Mux16~9 (
// Equation(s):
// \Mux16~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux16~6_combout  & ((\Mux16~8_combout ))) # (!\Mux16~6_combout  & (\Mux16~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux16~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\Mux16~1_combout ),
	.datac(\Mux16~6_combout ),
	.datad(\Mux16~8_combout ),
	.cin(gnd),
	.combout(\Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~9 .lut_mask = 16'hF858;
defparam \Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~11 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~11_combout  = (!\Mux16~9_combout  & (!\Mux19~9_combout  & (!\Mux18~9_combout  & !\Mux17~9_combout )))

	.dataa(\Mux16~9_combout ),
	.datab(\Mux19~9_combout ),
	.datac(\Mux18~9_combout ),
	.datad(\Mux17~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~11 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Reg3[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[11]~16 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[11]~16_combout  = (\arithmetic_logic_unit|Reg3[11]~15_combout ) # (((!\arithmetic_logic_unit|Reg3[11]~11_combout ) # (!\arithmetic_logic_unit|Reg3[11]~12_combout )) # (!\arithmetic_logic_unit|Reg3[11]~13_combout ))

	.dataa(\arithmetic_logic_unit|Reg3[11]~15_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~13_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11]~16 .lut_mask = 16'hBFFF;
defparam \arithmetic_logic_unit|Reg3[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~50 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~50_combout  = (\arithmetic_logic_unit|Reg3[14]~49_combout  & ((\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[11]~16_combout ))) # (!\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [0]))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~49_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Reg3[11]~16_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~50 .lut_mask = 16'hA808;
defparam \arithmetic_logic_unit|Reg3[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~71 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~71_combout  = (\arithmetic_logic_unit|Reg3[14]~70_combout ) # ((\arithmetic_logic_unit|Reg3[14]~50_combout ) # ((!\arithmetic_logic_unit|Reg3[14]~51_combout  & \ctrl_unit|alu_op [0])))

	.dataa(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Reg3[14]~70_combout ),
	.datad(\arithmetic_logic_unit|Reg3[14]~50_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~71 .lut_mask = 16'hFFF4;
defparam \arithmetic_logic_unit|Reg3[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~73 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~73_combout  = (\s_bus[13]~164_combout  & (\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\s_bus[13]~164_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~73_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~73 .lut_mask = 16'hC000;
defparam \arithmetic_logic_unit|Reg3~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~0_combout  = (\Mux31~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~8_combout  & ((\arithmetic_logic_unit|Reg3[11]~14_combout ) # (\s_bus[13]~164_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.datab(\s_bus[13]~164_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~0 .lut_mask = 16'hE000;
defparam \arithmetic_logic_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~1_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & (!\s_bus[13]~164_combout  & ((\arithmetic_logic_unit|Mux6~0_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~42_combout  & ((\s_bus[13]~164_combout  & 
// ((\arithmetic_logic_unit|Mux6~0_combout ))) # (!\s_bus[13]~164_combout  & (\Mux18~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datab(\s_bus[13]~164_combout ),
	.datac(\Mux18~9_combout ),
	.datad(\arithmetic_logic_unit|Mux6~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~1 .lut_mask = 16'h7610;
defparam \arithmetic_logic_unit|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~2_combout  = (\arithmetic_logic_unit|Mux6~1_combout  & (!\arithmetic_logic_unit|Reg3[11]~56_combout )) # (!\arithmetic_logic_unit|Mux6~1_combout  & ((\s_bus[13]~164_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datac(\s_bus[13]~164_combout ),
	.datad(\arithmetic_logic_unit|Mux6~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~2 .lut_mask = 16'h33F0;
defparam \arithmetic_logic_unit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~3_combout  = (\arithmetic_logic_unit|Reg3[11]~57_combout  & (!\arithmetic_logic_unit|Reg3[14]~51_combout  & (\s_bus[14]~153_combout ))) # (!\arithmetic_logic_unit|Reg3[11]~57_combout  & 
// ((\arithmetic_logic_unit|Reg3[14]~51_combout ) # ((\arithmetic_logic_unit|Add11~26_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.datac(\s_bus[14]~153_combout ),
	.datad(\arithmetic_logic_unit|Add11~26_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~3 .lut_mask = 16'h7564;
defparam \arithmetic_logic_unit|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~4_combout  = (\arithmetic_logic_unit|Reg3[11]~78_combout  & ((\arithmetic_logic_unit|Mux6~3_combout  & ((\arithmetic_logic_unit|Mux6~2_combout ))) # (!\arithmetic_logic_unit|Mux6~3_combout  & 
// (\arithmetic_logic_unit|Reg3~73_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~78_combout  & (((\arithmetic_logic_unit|Mux6~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~78_combout ),
	.datab(\arithmetic_logic_unit|Reg3~73_combout ),
	.datac(\arithmetic_logic_unit|Mux6~2_combout ),
	.datad(\arithmetic_logic_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~4 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~74 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~74_combout  = \s_bus[13]~164_combout  $ (\Mux18~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\s_bus[13]~164_combout ),
	.datad(\Mux18~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~74_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~74 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~5_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Reg3[14]~25_combout  & (\arithmetic_logic_unit|Reg3~74_combout )) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & ((\arithmetic_logic_unit|Add4~26_combout ))))) # 
// (!\ctrl_unit|alu_op [2] & (!\arithmetic_logic_unit|Reg3[14]~25_combout ))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.datac(\arithmetic_logic_unit|Reg3~74_combout ),
	.datad(\arithmetic_logic_unit|Add4~26_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~5 .lut_mask = 16'hB391;
defparam \arithmetic_logic_unit|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~6_combout  = (\arithmetic_logic_unit|Reg3[14]~26_combout  & (((\arithmetic_logic_unit|Mux6~5_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~26_combout  & ((\arithmetic_logic_unit|Mux6~5_combout  & 
// (\arithmetic_logic_unit|sum1[13]~18_combout )) # (!\arithmetic_logic_unit|Mux6~5_combout  & ((\arithmetic_logic_unit|Add1~26_combout )))))

	.dataa(\arithmetic_logic_unit|sum1[13]~18_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datac(\arithmetic_logic_unit|Add1~26_combout ),
	.datad(\arithmetic_logic_unit|Mux6~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~6 .lut_mask = 16'hEE30;
defparam \arithmetic_logic_unit|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~7_combout  = (\arithmetic_logic_unit|Reg3[14]~69_combout  & ((\arithmetic_logic_unit|Reg3[14]~71_combout ) # ((\arithmetic_logic_unit|Mux6~4_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~69_combout  & 
// (!\arithmetic_logic_unit|Reg3[14]~71_combout  & ((\arithmetic_logic_unit|Mux6~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~69_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~71_combout ),
	.datac(\arithmetic_logic_unit|Mux6~4_combout ),
	.datad(\arithmetic_logic_unit|Mux6~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~7 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux6~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux6~8_combout  = (\arithmetic_logic_unit|Reg3[14]~71_combout  & (\s_bus[13]~164_combout  & ((\Mux18~9_combout ) # (\arithmetic_logic_unit|Mux6~7_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~71_combout  & 
// (((\arithmetic_logic_unit|Mux6~7_combout ))))

	.dataa(\Mux18~9_combout ),
	.datab(\s_bus[13]~164_combout ),
	.datac(\arithmetic_logic_unit|Reg3[14]~71_combout ),
	.datad(\arithmetic_logic_unit|Mux6~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux6~8 .lut_mask = 16'hCF80;
defparam \arithmetic_logic_unit|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \arithmetic_logic_unit|Reg3[13] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux6~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[11]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[13] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \arithmetic_logic_unit|result[13]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[13]~feeder_combout  = \arithmetic_logic_unit|Reg3 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [13]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[13]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \arithmetic_logic_unit|result[13] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[13] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \mdr[13]~5 (
// Equation(s):
// \mdr[13]~5_combout  = (\reg_file~24_combout  & ((\instr_reg[13]~0_combout ))) # (!\reg_file~24_combout  & (\arithmetic_logic_unit|result [13]))

	.dataa(\arithmetic_logic_unit|result [13]),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\instr_reg[13]~0_combout ),
	.cin(gnd),
	.combout(\mdr[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[13]~5 .lut_mask = 16'hEE22;
defparam \mdr[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \mdr[5]~13 (
// Equation(s):
// \mdr[5]~13_combout  = (\reg_file~24_combout  & (\instr_reg[5]~2_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [5])))

	.dataa(\instr_reg[5]~2_combout ),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [5]),
	.cin(gnd),
	.combout(\mdr[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[5]~13 .lut_mask = 16'hBB88;
defparam \mdr[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = \Add0~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hF0F0;
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \ram|memory_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = \Add0~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \ram|memory_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BC4005111112EAC;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[13]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[5]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 .lut_mask = 16'hFFA8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N13
dffeas \mdr[5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[5]~13_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[5] .is_wysiwyg = "true";
defparam \mdr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34 .lut_mask = 16'hA088;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \mdr[13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[13]~5_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[13] .is_wysiwyg = "true";
defparam \mdr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \byte_manipulator|Mux10~0 (
// Equation(s):
// \byte_manipulator|Mux10~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [13]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [13]))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [13]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux10~0 .lut_mask = 16'hCF0C;
defparam \byte_manipulator|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \byte_manipulator|dst_out[13] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[13] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \reg_file~35 (
// Equation(s):
// \reg_file~35_combout  = (\reg_file~24_combout  & (((\instr_reg[13]~0_combout )))) # (!\reg_file~24_combout  & ((\Equal9~0_combout ) # ((\byte_manipulator|dst_out [13]))))

	.dataa(\Equal9~0_combout ),
	.datab(\reg_file~24_combout ),
	.datac(\byte_manipulator|dst_out [13]),
	.datad(\instr_reg[13]~0_combout ),
	.cin(gnd),
	.combout(\reg_file~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~35 .lut_mask = 16'hFE32;
defparam \reg_file~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \reg_file~36 (
// Equation(s):
// \reg_file~36_combout  = (\reg_file[7][8]~23_combout  & ((\reg_file~35_combout ) # ((mdr[13] & \reg_file[7][8]~22_combout )))) # (!\reg_file[7][8]~23_combout  & (mdr[13] & ((\reg_file[7][8]~22_combout ))))

	.dataa(\reg_file[7][8]~23_combout ),
	.datab(mdr[13]),
	.datac(\reg_file~35_combout ),
	.datad(\reg_file[7][8]~22_combout ),
	.cin(gnd),
	.combout(\reg_file~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~36 .lut_mask = 16'hECA0;
defparam \reg_file~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \reg_file[2][13]~feeder (
// Equation(s):
// \reg_file[2][13]~feeder_combout  = \reg_file~36_combout 

	.dataa(gnd),
	.datab(\reg_file~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[2][13]~feeder .lut_mask = 16'hCCCC;
defparam \reg_file[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \reg_file[2][13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][13] .is_wysiwyg = "true";
defparam \reg_file[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \mar~16 (
// Equation(s):
// \mar~16_combout  = (\ctrl_unit|addr_rnum_src [1] & (((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & ((\ctrl_unit|addr_rnum_src [0] & ((\reg_file[1][13]~q ))) # (!\ctrl_unit|addr_rnum_src [0] & (\reg_file[0][13]~q ))))

	.dataa(\reg_file[0][13]~q ),
	.datab(\reg_file[1][13]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~16_combout ),
	.cout());
// synopsys translate_off
defparam \mar~16 .lut_mask = 16'hFC0A;
defparam \mar~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \mar~17 (
// Equation(s):
// \mar~17_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\mar~16_combout  & ((\reg_file[3][13]~q ))) # (!\mar~16_combout  & (\reg_file[2][13]~q )))) # (!\ctrl_unit|addr_rnum_src [1] & (((\mar~16_combout ))))

	.dataa(\ctrl_unit|addr_rnum_src [1]),
	.datab(\reg_file[2][13]~q ),
	.datac(\reg_file[3][13]~q ),
	.datad(\mar~16_combout ),
	.cin(gnd),
	.combout(\mar~17_combout ),
	.cout());
// synopsys translate_off
defparam \mar~17 .lut_mask = 16'hF588;
defparam \mar~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \mar~18 (
// Equation(s):
// \mar~18_combout  = (\ctrl_unit|addr_rnum_src [1] & ((\reg_file[6][13]~q ) # ((\ctrl_unit|addr_rnum_src [0])))) # (!\ctrl_unit|addr_rnum_src [1] & (((\reg_file[4][13]~q  & !\ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[6][13]~q ),
	.datab(\reg_file[4][13]~q ),
	.datac(\ctrl_unit|addr_rnum_src [1]),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~18_combout ),
	.cout());
// synopsys translate_off
defparam \mar~18 .lut_mask = 16'hF0AC;
defparam \mar~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \mar~19 (
// Equation(s):
// \mar~19_combout  = (\mar~18_combout  & ((\reg_file[7][13]~q ) # ((!\ctrl_unit|addr_rnum_src [0])))) # (!\mar~18_combout  & (((\reg_file[5][13]~q  & \ctrl_unit|addr_rnum_src [0]))))

	.dataa(\reg_file[7][13]~q ),
	.datab(\reg_file[5][13]~q ),
	.datac(\mar~18_combout ),
	.datad(\ctrl_unit|addr_rnum_src [0]),
	.cin(gnd),
	.combout(\mar~19_combout ),
	.cout());
// synopsys translate_off
defparam \mar~19 .lut_mask = 16'hACF0;
defparam \mar~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \mar[13]~13 (
// Equation(s):
// \mar[13]~13_combout  = (\ctrl_unit|addr_rnum_src [2] & ((\mar~19_combout ))) # (!\ctrl_unit|addr_rnum_src [2] & (\mar~17_combout ))

	.dataa(\ctrl_unit|addr_rnum_src [2]),
	.datab(\mar~17_combout ),
	.datac(gnd),
	.datad(\mar~19_combout ),
	.cin(gnd),
	.combout(\mar[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mar[13]~13 .lut_mask = 16'hEE44;
defparam \mar[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N9
dffeas \mar[13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mar[13]~13_combout ),
	.asdata(\arithmetic_logic_unit|result [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal11~0_combout ),
	.ena(\mar[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mar[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mar[13] .is_wysiwyg = "true";
defparam \mar[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\ctrl_unit|psw [3] & (\SW[13]~input_o )) # (!\ctrl_unit|psw [3] & ((mar[13])))

	.dataa(\SW[13]~input_o ),
	.datab(gnd),
	.datac(mar[13]),
	.datad(\ctrl_unit|psw [3]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hAAF0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = \Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N31
dffeas \ram|memory_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \ram|memory_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \mdr[14]~6 (
// Equation(s):
// \mdr[14]~6_combout  = (\reg_file~24_combout  & (\instr_reg[14]~1_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [14])))

	.dataa(\instr_reg[14]~1_combout ),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [14]),
	.cin(gnd),
	.combout(\mdr[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[14]~6 .lut_mask = 16'hBB88;
defparam \mdr[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A6AFABAAEEEEED010;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36_combout ),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 .lut_mask = 16'h0F0A;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[14]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[6]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 .lut_mask = 16'hFCF8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N3
dffeas \mdr[14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[14]~6_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[14] .is_wysiwyg = "true";
defparam \mdr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N17
dffeas \mdr[6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[6]~14_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[6] .is_wysiwyg = "true";
defparam \mdr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \instr_reg[13]~16 (
// Equation(s):
// \instr_reg[13]~16_combout  = (!\ctrl_unit|data_bus_ctrl [5] & !\ctrl_unit|data_bus_ctrl [4])

	.dataa(\ctrl_unit|data_bus_ctrl [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\instr_reg[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[13]~16 .lut_mask = 16'h0055;
defparam \instr_reg[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \instr_reg[13]~17 (
// Equation(s):
// \instr_reg[13]~17_combout  = (!\ctrl_unit|data_bus_ctrl [2] & (\ctrl_unit|data_bus_ctrl [1] & (\instr_reg[13]~16_combout  & !\ctrl_unit|data_bus_ctrl [0])))

	.dataa(\ctrl_unit|data_bus_ctrl [2]),
	.datab(\ctrl_unit|data_bus_ctrl [1]),
	.datac(\instr_reg[13]~16_combout ),
	.datad(\ctrl_unit|data_bus_ctrl [0]),
	.cin(gnd),
	.combout(\instr_reg[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[13]~17 .lut_mask = 16'h0040;
defparam \instr_reg[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N23
dffeas \instr_reg[6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[6]~14_combout ),
	.asdata(mdr[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[6] .is_wysiwyg = "true";
defparam \instr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \ID|Mux43~0 (
// Equation(s):
// \ID|Mux43~0_combout  = (\ID|PSWb[3]~0_combout  & ((instr_reg[9]) # ((instr_reg[8] & instr_reg[7]))))

	.dataa(instr_reg[9]),
	.datab(instr_reg[8]),
	.datac(instr_reg[7]),
	.datad(\ID|PSWb[3]~0_combout ),
	.cin(gnd),
	.combout(\ID|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux43~0 .lut_mask = 16'hEA00;
defparam \ID|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \ID|Mux43~1 (
// Equation(s):
// \ID|Mux43~1_combout  = (!instr_reg[15] & ((\ID|Mux43~0_combout ) # (!\ID|SRCCON[1]~1_combout )))

	.dataa(\ID|Mux43~0_combout ),
	.datab(gnd),
	.datac(instr_reg[15]),
	.datad(\ID|SRCCON[1]~1_combout ),
	.cin(gnd),
	.combout(\ID|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux43~1 .lut_mask = 16'h0A0F;
defparam \ID|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \ID|WB~0 (
// Equation(s):
// \ID|WB~0_combout  = (\ID|Mux43~1_combout  & ((\ID|WB~q ))) # (!\ID|Mux43~1_combout  & (instr_reg[6]))

	.dataa(instr_reg[6]),
	.datab(gnd),
	.datac(\ID|WB~q ),
	.datad(\ID|Mux43~1_combout ),
	.cin(gnd),
	.combout(\ID|WB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|WB~0 .lut_mask = 16'hF0AA;
defparam \ID|WB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \ID|WB (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|WB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|WB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|WB .is_wysiwyg = "true";
defparam \ID|WB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \ctrl_unit|Mux20~0 (
// Equation(s):
// \ctrl_unit|Mux20~0_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [5] & ((!\ID|WB~q ))) # (!\ID|OP [5] & (\ID|SRCCON [1])))) # (!\ctrl_unit|cpucycle [0] & (((!\ID|WB~q ))))

	.dataa(\ID|SRCCON [1]),
	.datab(\ID|WB~q ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux20~0 .lut_mask = 16'h33A3;
defparam \ctrl_unit|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \ctrl_unit|alu_rnum_src[1]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_src[1]~feeder_combout  = \ctrl_unit|Mux20~0_combout 

	.dataa(\ctrl_unit|Mux20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_src[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1]~feeder .lut_mask = 16'hAAAA;
defparam \ctrl_unit|alu_rnum_src[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \ctrl_unit|alu_rnum_src[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_src[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_src[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_src [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_src[1] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_src[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \s_bus[11]~117 (
// Equation(s):
// \s_bus[11]~117_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[7][11]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[5][11]~q  & !\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\reg_file[7][11]~q ),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\reg_file[5][11]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[11]~117_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~117 .lut_mask = 16'hCCB8;
defparam \s_bus[11]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \s_bus[11]~118 (
// Equation(s):
// \s_bus[11]~118_combout  = (\s_bus[11]~117_combout  & ((\reg_file[15][11]~q ) # ((!\ctrl_unit|alu_rnum_src [3])))) # (!\s_bus[11]~117_combout  & (((\reg_file[13][11]~q  & \ctrl_unit|alu_rnum_src [3]))))

	.dataa(\s_bus[11]~117_combout ),
	.datab(\reg_file[15][11]~q ),
	.datac(\reg_file[13][11]~q ),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[11]~118_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~118 .lut_mask = 16'hD8AA;
defparam \s_bus[11]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \s_bus[11]~112 (
// Equation(s):
// \s_bus[11]~112_combout  = (\ctrl_unit|alu_rnum_src [3] & (((\ctrl_unit|alu_rnum_src [1])))) # (!\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1] & (\reg_file[3][11]~q )) # (!\ctrl_unit|alu_rnum_src [1] & ((\reg_file[1][11]~q )))))

	.dataa(\reg_file[3][11]~q ),
	.datab(\reg_file[1][11]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\ctrl_unit|alu_rnum_src [1]),
	.cin(gnd),
	.combout(\s_bus[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~112 .lut_mask = 16'hFA0C;
defparam \s_bus[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \s_bus[11]~113 (
// Equation(s):
// \s_bus[11]~113_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[11]~112_combout  & ((\reg_file[11][11]~q ))) # (!\s_bus[11]~112_combout  & (\reg_file[9][11]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[11]~112_combout ))))

	.dataa(\reg_file[9][11]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[11][11]~q ),
	.datad(\s_bus[11]~112_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~113 .lut_mask = 16'hF388;
defparam \s_bus[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \s_bus[11]~114 (
// Equation(s):
// \s_bus[11]~114_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[2][11]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((!\ctrl_unit|alu_rnum_src [3] & \reg_file[0][11]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\reg_file[2][11]~q ),
	.datac(\ctrl_unit|alu_rnum_src [3]),
	.datad(\reg_file[0][11]~q ),
	.cin(gnd),
	.combout(\s_bus[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~114 .lut_mask = 16'hADA8;
defparam \s_bus[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \s_bus[11]~115 (
// Equation(s):
// \s_bus[11]~115_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[11]~114_combout  & (\reg_file[10][11]~q )) # (!\s_bus[11]~114_combout  & ((\reg_file[8][11]~q ))))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[11]~114_combout ))))

	.dataa(\reg_file[10][11]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[8][11]~q ),
	.datad(\s_bus[11]~114_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~115 .lut_mask = 16'hBBC0;
defparam \s_bus[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \s_bus[11]~116 (
// Equation(s):
// \s_bus[11]~116_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\s_bus[11]~113_combout )) # (!\ctrl_unit|alu_rnum_src [0] & ((\s_bus[11]~115_combout )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\s_bus[11]~113_combout ),
	.datad(\s_bus[11]~115_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~116 .lut_mask = 16'hD9C8;
defparam \s_bus[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \s_bus[11]~110 (
// Equation(s):
// \s_bus[11]~110_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\reg_file[6][11]~q ) # ((\ctrl_unit|alu_rnum_src [3])))) # (!\ctrl_unit|alu_rnum_src [1] & (((\reg_file[4][11]~q  & !\ctrl_unit|alu_rnum_src [3]))))

	.dataa(\reg_file[6][11]~q ),
	.datab(\reg_file[4][11]~q ),
	.datac(\ctrl_unit|alu_rnum_src [1]),
	.datad(\ctrl_unit|alu_rnum_src [3]),
	.cin(gnd),
	.combout(\s_bus[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~110 .lut_mask = 16'hF0AC;
defparam \s_bus[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \s_bus[11]~111 (
// Equation(s):
// \s_bus[11]~111_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\s_bus[11]~110_combout  & ((\reg_file[14][11]~q ))) # (!\s_bus[11]~110_combout  & (\reg_file[12][11]~q )))) # (!\ctrl_unit|alu_rnum_src [3] & (((\s_bus[11]~110_combout ))))

	.dataa(\reg_file[12][11]~q ),
	.datab(\ctrl_unit|alu_rnum_src [3]),
	.datac(\reg_file[14][11]~q ),
	.datad(\s_bus[11]~110_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~111 .lut_mask = 16'hF388;
defparam \s_bus[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \s_bus[11]~119 (
// Equation(s):
// \s_bus[11]~119_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[11]~116_combout  & (\s_bus[11]~118_combout )) # (!\s_bus[11]~116_combout  & ((\s_bus[11]~111_combout ))))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[11]~116_combout ))))

	.dataa(\s_bus[11]~118_combout ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[11]~116_combout ),
	.datad(\s_bus[11]~111_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~119_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~119 .lut_mask = 16'hBCB0;
defparam \s_bus[11]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \s_bus[11]~120 (
// Equation(s):
// \s_bus[11]~120_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][11]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[11]~119_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][11]~q ),
	.datad(\s_bus[11]~119_combout ),
	.cin(gnd),
	.combout(\s_bus[11]~120_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[11]~120 .lut_mask = 16'hFBEA;
defparam \s_bus[11]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~0_combout  = (\s_bus[11]~120_combout  & ((\arithmetic_logic_unit|Reg3[11]~48_combout ) # ((\arithmetic_logic_unit|Reg3[14]~50_combout  & \ctrl_unit|alu_op [4]))))

	.dataa(\s_bus[11]~120_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~50_combout ),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\arithmetic_logic_unit|Reg3[11]~48_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~0 .lut_mask = 16'hAA80;
defparam \arithmetic_logic_unit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~1_combout  = (!\arithmetic_logic_unit|Reg3[11]~54_combout  & (!\arithmetic_logic_unit|Reg3[11]~77_combout  & (\arithmetic_logic_unit|sum1[11]~14_combout  & !\arithmetic_logic_unit|Reg3[11]~52_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[11]~54_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~77_combout ),
	.datac(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~52_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~1 .lut_mask = 16'h0010;
defparam \arithmetic_logic_unit|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~6 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~6_combout  = (!\Mux28~9_combout  & (\Mux30~9_combout  & (!\Mux29~9_combout  & \arithmetic_logic_unit|Reg3[11]~14_combout )))

	.dataa(\Mux28~9_combout ),
	.datab(\Mux30~9_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~6 .lut_mask = 16'h0400;
defparam \arithmetic_logic_unit|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~65 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~65_combout  = (\Mux31~9_combout  & (\s_bus[11]~120_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout ))

	.dataa(\Mux31~9_combout ),
	.datab(gnd),
	.datac(\s_bus[11]~120_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~65_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~65 .lut_mask = 16'hA000;
defparam \arithmetic_logic_unit|Reg3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~66 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~66_combout  = (\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~66_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~66 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~2_combout  = (\arithmetic_logic_unit|Reg3[11]~56_combout  & (((\arithmetic_logic_unit|Reg3[11]~42_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~56_combout  & ((\s_bus[11]~120_combout ) # ((\Mux20~9_combout  & 
// !\arithmetic_logic_unit|Reg3[11]~42_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datab(\Mux20~9_combout ),
	.datac(\s_bus[11]~120_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~2 .lut_mask = 16'hFA54;
defparam \arithmetic_logic_unit|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~3_combout  = (\arithmetic_logic_unit|Mux8~2_combout ) # ((\arithmetic_logic_unit|Reg3[11]~42_combout  & (\arithmetic_logic_unit|ShiftLeft0~1_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout )))

	.dataa(\arithmetic_logic_unit|Mux8~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~3 .lut_mask = 16'hEAAA;
defparam \arithmetic_logic_unit|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~4_combout  = (\arithmetic_logic_unit|Reg3[11]~56_combout  & (\s_bus[11]~120_combout  & ((\arithmetic_logic_unit|Mux8~3_combout ) # (!\arithmetic_logic_unit|Reg3~66_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~56_combout  & 
// (((\arithmetic_logic_unit|Mux8~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~66_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datac(\s_bus[11]~120_combout ),
	.datad(\arithmetic_logic_unit|Mux8~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~4 .lut_mask = 16'hF340;
defparam \arithmetic_logic_unit|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~9_combout  = (\arithmetic_logic_unit|Reg3[11]~59_combout  & (\arithmetic_logic_unit|Reg3[11]~60_combout )) # (!\arithmetic_logic_unit|Reg3[11]~59_combout  & ((\arithmetic_logic_unit|Reg3[11]~60_combout  & 
// ((\arithmetic_logic_unit|Add4~22_combout ))) # (!\arithmetic_logic_unit|Reg3[11]~60_combout  & (\arithmetic_logic_unit|Add1~22_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~59_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~60_combout ),
	.datac(\arithmetic_logic_unit|Add1~22_combout ),
	.datad(\arithmetic_logic_unit|Add4~22_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~9 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~5_combout  = (\ctrl_unit|alu_op [2] & ((\Mux20~9_combout  & (\s_bus[11]~120_combout  $ (!\arithmetic_logic_unit|Reg3[11]~58_combout ))) # (!\Mux20~9_combout  & (\s_bus[11]~120_combout  & 
// !\arithmetic_logic_unit|Reg3[11]~58_combout )))) # (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Reg3[11]~58_combout ))))

	.dataa(\Mux20~9_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\s_bus[11]~120_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~58_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~5 .lut_mask = 16'hB348;
defparam \arithmetic_logic_unit|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~6_combout  = (\arithmetic_logic_unit|sum1[9]~10_combout  & ((\arithmetic_logic_unit|sum1[8]~8_combout ) # (!\arithmetic_logic_unit|Mux8~5_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datac(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datad(\arithmetic_logic_unit|Mux8~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~6 .lut_mask = 16'hC0F0;
defparam \arithmetic_logic_unit|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~7_combout  = (\arithmetic_logic_unit|sum1[10]~12_combout  & (((!\arithmetic_logic_unit|Mux8~6_combout ) # (!\arithmetic_logic_unit|Add6~0_combout )) # (!\arithmetic_logic_unit|Mux8~5_combout ))) # 
// (!\arithmetic_logic_unit|sum1[10]~12_combout  & ((\arithmetic_logic_unit|Mux8~6_combout ) # ((\arithmetic_logic_unit|Mux8~5_combout  & \arithmetic_logic_unit|Add6~0_combout ))))

	.dataa(\arithmetic_logic_unit|Mux8~5_combout ),
	.datab(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datac(\arithmetic_logic_unit|Add6~0_combout ),
	.datad(\arithmetic_logic_unit|Mux8~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~7 .lut_mask = 16'h7FEC;
defparam \arithmetic_logic_unit|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~8_combout  = (\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Mux8~5_combout )) # (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|sum1[11]~14_combout  $ (\arithmetic_logic_unit|Mux8~7_combout ))))

	.dataa(\arithmetic_logic_unit|Mux8~5_combout ),
	.datab(\arithmetic_logic_unit|sum1[11]~14_combout ),
	.datac(\arithmetic_logic_unit|Mux8~7_combout ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~8 .lut_mask = 16'hAA3C;
defparam \arithmetic_logic_unit|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~10_combout  = (\arithmetic_logic_unit|Reg3[11]~59_combout  & ((\arithmetic_logic_unit|Mux8~9_combout  & (\arithmetic_logic_unit|Add11~22_combout )) # (!\arithmetic_logic_unit|Mux8~9_combout  & 
// ((\arithmetic_logic_unit|Mux8~8_combout ))))) # (!\arithmetic_logic_unit|Reg3[11]~59_combout  & (((\arithmetic_logic_unit|Mux8~9_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~22_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~59_combout ),
	.datac(\arithmetic_logic_unit|Mux8~9_combout ),
	.datad(\arithmetic_logic_unit|Mux8~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~10 .lut_mask = 16'hBCB0;
defparam \arithmetic_logic_unit|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~11_combout  = (\arithmetic_logic_unit|Reg3[14]~51_combout  & (!\arithmetic_logic_unit|Reg3[11]~57_combout )) # (!\arithmetic_logic_unit|Reg3[14]~51_combout  & ((\arithmetic_logic_unit|Reg3[11]~57_combout  & 
// (\s_bus[12]~175_combout )) # (!\arithmetic_logic_unit|Reg3[11]~57_combout  & ((\arithmetic_logic_unit|Mux8~10_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.datac(\s_bus[12]~175_combout ),
	.datad(\arithmetic_logic_unit|Mux8~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~11 .lut_mask = 16'h7362;
defparam \arithmetic_logic_unit|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~12_combout  = (\arithmetic_logic_unit|Reg3[11]~78_combout  & ((\arithmetic_logic_unit|Mux8~11_combout  & ((\arithmetic_logic_unit|Mux8~4_combout ))) # (!\arithmetic_logic_unit|Mux8~11_combout  & 
// (\arithmetic_logic_unit|Reg3~65_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~78_combout  & (((\arithmetic_logic_unit|Mux8~11_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~78_combout ),
	.datab(\arithmetic_logic_unit|Reg3~65_combout ),
	.datac(\arithmetic_logic_unit|Mux8~4_combout ),
	.datad(\arithmetic_logic_unit|Mux8~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~12 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux8~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux8~13_combout  = (\arithmetic_logic_unit|Mux8~0_combout ) # ((\arithmetic_logic_unit|Mux8~1_combout ) # ((\arithmetic_logic_unit|Mux10~12_combout  & \arithmetic_logic_unit|Mux8~12_combout )))

	.dataa(\arithmetic_logic_unit|Mux8~0_combout ),
	.datab(\arithmetic_logic_unit|Mux10~12_combout ),
	.datac(\arithmetic_logic_unit|Mux8~1_combout ),
	.datad(\arithmetic_logic_unit|Mux8~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux8~13 .lut_mask = 16'hFEFA;
defparam \arithmetic_logic_unit|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \arithmetic_logic_unit|Reg3[11] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux8~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[11]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[11] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \arithmetic_logic_unit|result[11] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|Reg3 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[11] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \mdr[11]~3 (
// Equation(s):
// \mdr[11]~3_combout  = (\reg_file~24_combout  & ((\instr_reg[11]~9_combout ))) # (!\reg_file~24_combout  & (\arithmetic_logic_unit|result [11]))

	.dataa(\arithmetic_logic_unit|result [11]),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\instr_reg[11]~9_combout ),
	.cin(gnd),
	.combout(\mdr[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[11]~3 .lut_mask = 16'hEE22;
defparam \mdr[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000667FAAAEC4446B94;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18 .lut_mask = 16'h5404;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[11]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[3]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23 .lut_mask = 16'hFAF8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N31
dffeas \mdr[11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[11]~3_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[11] .is_wysiwyg = "true";
defparam \mdr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \ID|ImByte[3]~feeder (
// Equation(s):
// \ID|ImByte[3]~feeder_combout  = instr_reg[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[6]),
	.cin(gnd),
	.combout(\ID|ImByte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[3]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N19
dffeas \ID|ImByte[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[3] .is_wysiwyg = "true";
defparam \ID|ImByte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \byte_manipulator|dst_val[11]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[11]~feeder_combout  = \ID|ImByte [3]

	.dataa(\ID|ImByte [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[11]~feeder .lut_mask = 16'hAAAA;
defparam \byte_manipulator|dst_val[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N11
dffeas \byte_manipulator|dst_val[11] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [11]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[11] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \byte_manipulator|Mux12~0 (
// Equation(s):
// \byte_manipulator|Mux12~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [11]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [11]))

	.dataa(\ctrl_unit|bm_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [11]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux12~0 .lut_mask = 16'hAF0A;
defparam \byte_manipulator|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \byte_manipulator|dst_out[11] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[11] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \reg_file~31 (
// Equation(s):
// \reg_file~31_combout  = (\reg_file~24_combout  & (((\instr_reg[11]~9_combout )))) # (!\reg_file~24_combout  & ((\Equal9~0_combout ) # ((\byte_manipulator|dst_out [11]))))

	.dataa(\Equal9~0_combout ),
	.datab(\byte_manipulator|dst_out [11]),
	.datac(\reg_file~24_combout ),
	.datad(\instr_reg[11]~9_combout ),
	.cin(gnd),
	.combout(\reg_file~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~31 .lut_mask = 16'hFE0E;
defparam \reg_file~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \reg_file~32 (
// Equation(s):
// \reg_file~32_combout  = (mdr[11] & ((\reg_file[7][8]~22_combout ) # ((\reg_file~31_combout  & \reg_file[7][8]~23_combout )))) # (!mdr[11] & (\reg_file~31_combout  & ((\reg_file[7][8]~23_combout ))))

	.dataa(mdr[11]),
	.datab(\reg_file~31_combout ),
	.datac(\reg_file[7][8]~22_combout ),
	.datad(\reg_file[7][8]~23_combout ),
	.cin(gnd),
	.combout(\reg_file~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~32 .lut_mask = 16'hECA0;
defparam \reg_file~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \reg_file[16][11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][11] .is_wysiwyg = "true";
defparam \reg_file[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \Mux84~7 (
// Equation(s):
// \Mux84~7_combout  = (\ctrl_unit|dbus_rnum_src [0] & (\ctrl_unit|dbus_rnum_src [1])) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[14][11]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[12][11]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[14][11]~q ),
	.datad(\reg_file[12][11]~q ),
	.cin(gnd),
	.combout(\Mux84~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~7 .lut_mask = 16'hD9C8;
defparam \Mux84~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \Mux84~8 (
// Equation(s):
// \Mux84~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux84~7_combout  & (\reg_file[15][11]~q )) # (!\Mux84~7_combout  & ((\reg_file[13][11]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux84~7_combout ))))

	.dataa(\reg_file[15][11]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[13][11]~q ),
	.datad(\Mux84~7_combout ),
	.cin(gnd),
	.combout(\Mux84~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~8 .lut_mask = 16'hBBC0;
defparam \Mux84~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \Mux84~2 (
// Equation(s):
// \Mux84~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[5][11]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[4][11]~q )))))

	.dataa(\reg_file[5][11]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[4][11]~q ),
	.cin(gnd),
	.combout(\Mux84~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~2 .lut_mask = 16'hE3E0;
defparam \Mux84~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \Mux84~3 (
// Equation(s):
// \Mux84~3_combout  = (\Mux84~2_combout  & (((\reg_file[7][11]~q ) # (!\ctrl_unit|dbus_rnum_src [1])))) # (!\Mux84~2_combout  & (\reg_file[6][11]~q  & (\ctrl_unit|dbus_rnum_src [1])))

	.dataa(\Mux84~2_combout ),
	.datab(\reg_file[6][11]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[7][11]~q ),
	.cin(gnd),
	.combout(\Mux84~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~3 .lut_mask = 16'hEA4A;
defparam \Mux84~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \Mux84~4 (
// Equation(s):
// \Mux84~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\reg_file[1][11]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[0][11]~q )))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[0][11]~q ),
	.datad(\reg_file[1][11]~q ),
	.cin(gnd),
	.combout(\Mux84~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~4 .lut_mask = 16'hBA98;
defparam \Mux84~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \Mux84~5 (
// Equation(s):
// \Mux84~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux84~4_combout  & (\reg_file[3][11]~q )) # (!\Mux84~4_combout  & ((\reg_file[2][11]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux84~4_combout ))))

	.dataa(\reg_file[3][11]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[2][11]~q ),
	.datad(\Mux84~4_combout ),
	.cin(gnd),
	.combout(\Mux84~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~5 .lut_mask = 16'hBBC0;
defparam \Mux84~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \Mux84~6 (
// Equation(s):
// \Mux84~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & (\ctrl_unit|dbus_rnum_src [2])) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\Mux84~3_combout )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\Mux84~5_combout )))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux84~3_combout ),
	.datad(\Mux84~5_combout ),
	.cin(gnd),
	.combout(\Mux84~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~6 .lut_mask = 16'hD9C8;
defparam \Mux84~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \Mux84~0 (
// Equation(s):
// \Mux84~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[9][11]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[8][11]~q )))))

	.dataa(\reg_file[9][11]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[8][11]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~0 .lut_mask = 16'hEE30;
defparam \Mux84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \Mux84~1 (
// Equation(s):
// \Mux84~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux84~0_combout  & (\reg_file[11][11]~q )) # (!\Mux84~0_combout  & ((\reg_file[10][11]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux84~0_combout ))))

	.dataa(\reg_file[11][11]~q ),
	.datab(\reg_file[10][11]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux84~0_combout ),
	.cin(gnd),
	.combout(\Mux84~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~1 .lut_mask = 16'hAFC0;
defparam \Mux84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \Mux84~9 (
// Equation(s):
// \Mux84~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux84~6_combout  & (\Mux84~8_combout )) # (!\Mux84~6_combout  & ((\Mux84~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux84~6_combout ))))

	.dataa(\Mux84~8_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux84~6_combout ),
	.datad(\Mux84~1_combout ),
	.cin(gnd),
	.combout(\Mux84~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~9 .lut_mask = 16'hBCB0;
defparam \Mux84~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \instr_reg[11]~9 (
// Equation(s):
// \instr_reg[11]~9_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][11]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux84~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][11]~q ),
	.datac(gnd),
	.datad(\Mux84~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[11]~9 .lut_mask = 16'hDD88;
defparam \instr_reg[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N27
dffeas \instr_reg[11] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[11]~9_combout ),
	.asdata(mdr[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[11] .is_wysiwyg = "true";
defparam \instr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \ID|PRPO~0 (
// Equation(s):
// \ID|PRPO~0_combout  = (instr_reg[12] & (instr_reg[11] & \ID|Decoder4~0_combout ))

	.dataa(instr_reg[12]),
	.datab(gnd),
	.datac(instr_reg[11]),
	.datad(\ID|Decoder4~0_combout ),
	.cin(gnd),
	.combout(\ID|PRPO~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PRPO~0 .lut_mask = 16'hA000;
defparam \ID|PRPO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N3
dffeas \ID|DEC (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|PRPO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DEC .is_wysiwyg = "true";
defparam \ID|DEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N4
cycloneive_lcell_comb \ctrl_unit|Selector13~21 (
// Equation(s):
// \ctrl_unit|Selector13~21_combout  = (\ctrl_unit|addr_rnum_src[0]~0_combout  & (\ID|DEC~q  & ((\ID|OP [5])))) # (!\ctrl_unit|addr_rnum_src[0]~0_combout  & (((\ctrl_unit|Add4~2_combout ))))

	.dataa(\ID|DEC~q ),
	.datab(\ctrl_unit|Add4~2_combout ),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~21 .lut_mask = 16'hAC0C;
defparam \ctrl_unit|Selector13~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N26
cycloneive_lcell_comb \ctrl_unit|Selector13~22 (
// Equation(s):
// \ctrl_unit|Selector13~22_combout  = (\ID|OP [0] & ((\ctrl_unit|Selector13~1_combout  & (\ctrl_unit|Selector13~21_combout )) # (!\ctrl_unit|Selector13~1_combout  & ((\ctrl_unit|alu_op [2])))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|Selector13~21_combout ),
	.datac(\ctrl_unit|Selector13~1_combout ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~22 .lut_mask = 16'h8A80;
defparam \ctrl_unit|Selector13~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \ctrl_unit|Selector13~18 (
// Equation(s):
// \ctrl_unit|Selector13~18_combout  = (\ID|OP [4] & ((!\ID|OP [5]))) # (!\ID|OP [4] & (\ID|DEC~q  & \ID|OP [5]))

	.dataa(\ID|OP [4]),
	.datab(\ID|DEC~q ),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~18 .lut_mask = 16'h44AA;
defparam \ctrl_unit|Selector13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \ctrl_unit|Selector13~17 (
// Equation(s):
// \ctrl_unit|Selector13~17_combout  = (\ID|OP [5] & (!\ID|DEC~q  & ((!\ID|OP [4])))) # (!\ID|OP [5] & (((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ID|OP [4]))))

	.dataa(\ID|DEC~q ),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~17 .lut_mask = 16'h0F5C;
defparam \ctrl_unit|Selector13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \ctrl_unit|Selector13~15 (
// Equation(s):
// \ctrl_unit|Selector13~15_combout  = (\ID|OP [5] & (!\ID|OP [3] & \ID|PRPO~q )) # (!\ID|OP [5] & (\ID|OP [3]))

	.dataa(gnd),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [3]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~15 .lut_mask = 16'h3C30;
defparam \ctrl_unit|Selector13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \ctrl_unit|Selector13~16 (
// Equation(s):
// \ctrl_unit|Selector13~16_combout  = (\ID|OP [4] & ((\ctrl_unit|Selector13~15_combout  & (\ctrl_unit|Add5~2_combout )) # (!\ctrl_unit|Selector13~15_combout  & ((\ctrl_unit|Add4~2_combout ))))) # (!\ID|OP [4] & (((\ctrl_unit|Selector13~15_combout ))))

	.dataa(\ctrl_unit|Add5~2_combout ),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|Selector13~15_combout ),
	.datad(\ctrl_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~16 .lut_mask = 16'hBCB0;
defparam \ctrl_unit|Selector13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N8
cycloneive_lcell_comb \ctrl_unit|Selector13~19 (
// Equation(s):
// \ctrl_unit|Selector13~19_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|Selector13~18_combout  $ (!\ctrl_unit|Selector13~16_combout )) # (!\ctrl_unit|Selector13~17_combout ))) # (!\ctrl_unit|alu_op [2] & (\ctrl_unit|Selector13~18_combout  & 
// ((\ctrl_unit|Selector13~16_combout ))))

	.dataa(\ctrl_unit|Selector13~18_combout ),
	.datab(\ctrl_unit|Selector13~17_combout ),
	.datac(\ctrl_unit|Selector13~16_combout ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~19 .lut_mask = 16'hB7A0;
defparam \ctrl_unit|Selector13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneive_lcell_comb \ctrl_unit|Selector13~20 (
// Equation(s):
// \ctrl_unit|Selector13~20_combout  = (\ctrl_unit|Selector13~19_combout  & !\ID|OP [0])

	.dataa(\ctrl_unit|Selector13~19_combout ),
	.datab(gnd),
	.datac(\ID|OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~20 .lut_mask = 16'h0A0A;
defparam \ctrl_unit|Selector13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \ctrl_unit|Selector13~23 (
// Equation(s):
// \ctrl_unit|Selector13~23_combout  = (\ID|OP [1] & (((\ctrl_unit|Selector13~10_combout )))) # (!\ID|OP [1] & ((\ctrl_unit|Selector13~22_combout ) # ((\ctrl_unit|Selector13~20_combout ))))

	.dataa(\ctrl_unit|Selector13~22_combout ),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|Selector13~10_combout ),
	.datad(\ctrl_unit|Selector13~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~23 .lut_mask = 16'hF3E2;
defparam \ctrl_unit|Selector13~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N14
cycloneive_lcell_comb \ctrl_unit|Selector13~24 (
// Equation(s):
// \ctrl_unit|Selector13~24_combout  = (\ID|OP [2] & ((\ctrl_unit|Selector13~14_combout ) # ((!\ctrl_unit|cpucycle [0])))) # (!\ID|OP [2] & (((\ctrl_unit|Selector13~23_combout  & \ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector13~14_combout ),
	.datab(\ctrl_unit|Selector13~23_combout ),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~24 .lut_mask = 16'hACF0;
defparam \ctrl_unit|Selector13~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \ctrl_unit|alu_op~24 (
// Equation(s):
// \ctrl_unit|alu_op~24_combout  = (\ID|PRPO~q  & ((\ctrl_unit|alu_op [2]))) # (!\ID|PRPO~q  & (\ID|DEC~q ))

	.dataa(gnd),
	.datab(\ID|PRPO~q ),
	.datac(\ID|DEC~q ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op~24 .lut_mask = 16'hFC30;
defparam \ctrl_unit|alu_op~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N10
cycloneive_lcell_comb \ctrl_unit|Selector13~7 (
// Equation(s):
// \ctrl_unit|Selector13~7_combout  = (\ctrl_unit|Selector15~10_combout  & ((\ctrl_unit|alu_op [2]) # ((\ctrl_unit|alu_op~24_combout  & \ctrl_unit|Selector13~5_combout )))) # (!\ctrl_unit|Selector15~10_combout  & (((\ctrl_unit|alu_op~24_combout  & 
// \ctrl_unit|Selector13~5_combout ))))

	.dataa(\ctrl_unit|Selector15~10_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op~24_combout ),
	.datad(\ctrl_unit|Selector13~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~7 .lut_mask = 16'hF888;
defparam \ctrl_unit|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N20
cycloneive_lcell_comb \ctrl_unit|Selector13~25 (
// Equation(s):
// \ctrl_unit|Selector13~25_combout  = (\ctrl_unit|Selector13~24_combout  & (((\ctrl_unit|alu_op [2]) # (\ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|Selector13~24_combout  & (\ctrl_unit|Selector13~7_combout  & ((!\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector13~24_combout ),
	.datab(\ctrl_unit|Selector13~7_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector13~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector13~25 .lut_mask = 16'hAAE4;
defparam \ctrl_unit|Selector13~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N21
dffeas \ctrl_unit|alu_op[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector13~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[2] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~23 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~23_combout  = (!\ctrl_unit|alu_op [1] & !\ctrl_unit|alu_op [2])

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~23 .lut_mask = 16'h0505;
defparam \arithmetic_logic_unit|Reg3[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~24 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~24_combout  = (\arithmetic_logic_unit|Reg3[1]~23_combout  & ((\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|LessThan2~0_combout ))) # (!\ctrl_unit|alu_op [3] & (!\ctrl_unit|alu_op [0]))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~23_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~24 .lut_mask = 16'hA202;
defparam \arithmetic_logic_unit|Reg3[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[14]~20 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[14]~20_combout  = (\ctrl_unit|alu_op [3] & \ctrl_unit|alu_op [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[14]~20 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~2_combout  = (\arithmetic_logic_unit|Reg3[1]~21_combout  & (((\s_bus[1]~10_combout  & \Mux30~9_combout )) # (!\arithmetic_logic_unit|Reg3[14]~20_combout ))) # (!\arithmetic_logic_unit|Reg3[1]~21_combout  & 
// (\arithmetic_logic_unit|Reg3[14]~20_combout  & (\s_bus[1]~10_combout  $ (\Mux30~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~21_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(\Mux30~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[14]~20_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~2 .lut_mask = 16'h94AA;
defparam \arithmetic_logic_unit|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~0_combout  = (\arithmetic_logic_unit|Reg3[1]~18_combout  & (((\arithmetic_logic_unit|Reg3[11]~19_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~18_combout  & ((\arithmetic_logic_unit|Reg3[11]~19_combout  & 
// ((\arithmetic_logic_unit|Add1~2_combout ))) # (!\arithmetic_logic_unit|Reg3[11]~19_combout  & (\arithmetic_logic_unit|Add2~2_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~18_combout ),
	.datab(\arithmetic_logic_unit|Add2~2_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~19_combout ),
	.datad(\arithmetic_logic_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~0 .lut_mask = 16'hF4A4;
defparam \arithmetic_logic_unit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~1_combout  = (\arithmetic_logic_unit|Reg3[1]~18_combout  & ((\arithmetic_logic_unit|Mux18~0_combout  & (\arithmetic_logic_unit|Add3~2_combout )) # (!\arithmetic_logic_unit|Mux18~0_combout  & 
// ((\arithmetic_logic_unit|Add4~2_combout ))))) # (!\arithmetic_logic_unit|Reg3[1]~18_combout  & (((\arithmetic_logic_unit|Mux18~0_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~18_combout ),
	.datab(\arithmetic_logic_unit|Add3~2_combout ),
	.datac(\arithmetic_logic_unit|Mux18~0_combout ),
	.datad(\arithmetic_logic_unit|Add4~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~1 .lut_mask = 16'hDAD0;
defparam \arithmetic_logic_unit|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~3_combout  = (\arithmetic_logic_unit|Mux18~2_combout  & ((\arithmetic_logic_unit|Reg3[14]~20_combout ) # ((!\arithmetic_logic_unit|sum1[1]~2_combout )))) # (!\arithmetic_logic_unit|Mux18~2_combout  & 
// (!\arithmetic_logic_unit|Reg3[14]~20_combout  & (\arithmetic_logic_unit|Mux18~1_combout )))

	.dataa(\arithmetic_logic_unit|Mux18~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~20_combout ),
	.datac(\arithmetic_logic_unit|Mux18~1_combout ),
	.datad(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~3 .lut_mask = 16'h98BA;
defparam \arithmetic_logic_unit|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~4_combout  = (\arithmetic_logic_unit|Reg3[1]~22_combout  & ((\arithmetic_logic_unit|Reg3[1]~17_combout ) # ((\arithmetic_logic_unit|Mux18~3_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~22_combout  & 
// (!\arithmetic_logic_unit|Reg3[1]~17_combout  & (\arithmetic_logic_unit|Add12~2_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[1]~22_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~17_combout ),
	.datac(\arithmetic_logic_unit|Add12~2_combout ),
	.datad(\arithmetic_logic_unit|Mux18~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~4 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~5_combout  = (\arithmetic_logic_unit|Reg3[1]~17_combout  & ((\arithmetic_logic_unit|Mux18~4_combout  & ((\arithmetic_logic_unit|Add5~2_combout ))) # (!\arithmetic_logic_unit|Mux18~4_combout  & 
// (\arithmetic_logic_unit|Add11~2_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~17_combout  & (((\arithmetic_logic_unit|Mux18~4_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~2_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~17_combout ),
	.datac(\arithmetic_logic_unit|Add5~2_combout ),
	.datad(\arithmetic_logic_unit|Mux18~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~5 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[1]~0 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[1]~0_combout  = (\arithmetic_logic_unit|Reg3[1]~24_combout  & (\arithmetic_logic_unit|sum1[1]~2_combout )) # (!\arithmetic_logic_unit|Reg3[1]~24_combout  & ((\arithmetic_logic_unit|Mux18~5_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[1]~24_combout ),
	.datab(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux18~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1]~0 .lut_mask = 16'hDD88;
defparam \arithmetic_logic_unit|Reg3[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~10_combout  = (\s_bus[1]~10_combout  & (\arithmetic_logic_unit|ShiftLeft0~0_combout  & (\Mux31~9_combout  & \arithmetic_logic_unit|Reg3[1]~79_combout ))) # (!\s_bus[1]~10_combout  & 
// (((!\arithmetic_logic_unit|Reg3[1]~79_combout ))))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~79_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~10 .lut_mask = 16'h8033;
defparam \arithmetic_logic_unit|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~27 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~27_combout  = (!\Mux30~9_combout  & (\Mux31~9_combout  & (!\arithmetic_logic_unit|LessThan4~0_combout  & !\Mux29~9_combout )))

	.dataa(\Mux30~9_combout ),
	.datab(\Mux31~9_combout ),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\Mux29~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~27_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~27 .lut_mask = 16'h0004;
defparam \arithmetic_logic_unit|Reg3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~6_combout  = (\arithmetic_logic_unit|ShiftLeft0~0_combout  & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|ShiftLeft0~1_combout ))) # (!\ctrl_unit|alu_op [1] & (\Mux31~9_combout ))))

	.dataa(\Mux31~9_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|ShiftLeft0~0_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~6 .lut_mask = 16'hE020;
defparam \arithmetic_logic_unit|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~7_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\arithmetic_logic_unit|Mux18~6_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Mux18~6_combout  & ((\s_bus[1]~10_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[1]~10_combout ),
	.datac(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.datad(\arithmetic_logic_unit|Mux18~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~7 .lut_mask = 16'hAAAC;
defparam \arithmetic_logic_unit|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~8_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\s_bus[1]~10_combout ) # ((\arithmetic_logic_unit|Reg3~27_combout  & \arithmetic_logic_unit|Mux18~7_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & 
// (((\arithmetic_logic_unit|Mux18~7_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~27_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.datad(\arithmetic_logic_unit|Mux18~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~8 .lut_mask = 16'hEFC0;
defparam \arithmetic_logic_unit|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~9_combout  = (\arithmetic_logic_unit|Reg3[14]~25_combout  & (\s_bus[2]~32_combout  & (\arithmetic_logic_unit|Reg3[14]~26_combout ))) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & (((\arithmetic_logic_unit|Mux18~8_combout ) 
// # (!\arithmetic_logic_unit|Reg3[14]~26_combout ))))

	.dataa(\s_bus[2]~32_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.datac(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datad(\arithmetic_logic_unit|Mux18~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~9 .lut_mask = 16'hB383;
defparam \arithmetic_logic_unit|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux18~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux18~11_combout  = (\s_bus[1]~10_combout  & (((\arithmetic_logic_unit|Mux18~10_combout ) # (\arithmetic_logic_unit|Mux18~9_combout )))) # (!\s_bus[1]~10_combout  & (\arithmetic_logic_unit|Mux18~9_combout  & ((\Mux30~9_combout ) # 
// (\arithmetic_logic_unit|Mux18~10_combout ))))

	.dataa(\Mux30~9_combout ),
	.datab(\s_bus[1]~10_combout ),
	.datac(\arithmetic_logic_unit|Mux18~10_combout ),
	.datad(\arithmetic_logic_unit|Mux18~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux18~11 .lut_mask = 16'hFEC0;
defparam \arithmetic_logic_unit|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \arithmetic_logic_unit|Reg3[1] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Reg3[1]~0_combout ),
	.asdata(\arithmetic_logic_unit|Mux18~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|alu_op [4]),
	.ena(\arithmetic_logic_unit|Reg3[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[1] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \arithmetic_logic_unit|result[1]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[1]~feeder_combout  = \arithmetic_logic_unit|Reg3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[1]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \arithmetic_logic_unit|result[1] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[1] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \mdr[1]~9 (
// Equation(s):
// \mdr[1]~9_combout  = (\reg_file~24_combout  & (\instr_reg[1]~12_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [1])))

	.dataa(\instr_reg[1]~12_combout ),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [1]),
	.cin(gnd),
	.combout(\mdr[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[1]~9 .lut_mask = 16'hBB88;
defparam \mdr[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \mdr[9]~1 (
// Equation(s):
// \mdr[9]~1_combout  = (\reg_file~24_combout  & (\instr_reg[9]~5_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [9])))

	.dataa(\instr_reg[9]~5_combout ),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [9]),
	.cin(gnd),
	.combout(\mdr[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[9]~1 .lut_mask = 16'hBB88;
defparam \mdr[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 .lut_mask = 16'hD800;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000049CFC43939391155;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 .lut_mask = 16'h4450;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[9]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[1]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout 
// )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout 
// ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N3
dffeas \mdr[9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[9]~1_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[9] .is_wysiwyg = "true";
defparam \mdr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout 
// )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout 
// ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11 .lut_mask = 16'hFFA8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \mdr[1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[1]~9_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[1] .is_wysiwyg = "true";
defparam \mdr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \ID|ImByte[1]~feeder (
// Equation(s):
// \ID|ImByte[1]~feeder_combout  = instr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[4]),
	.cin(gnd),
	.combout(\ID|ImByte[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[1]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N3
dffeas \ID|ImByte[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[1] .is_wysiwyg = "true";
defparam \ID|ImByte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \byte_manipulator|dst_val[9]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[9]~feeder_combout  = \ID|ImByte [1]

	.dataa(\ID|ImByte [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[9]~feeder .lut_mask = 16'hAAAA;
defparam \byte_manipulator|dst_val[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N23
dffeas \byte_manipulator|dst_val[9] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [9]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[9] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \byte_manipulator|Mux6~0 (
// Equation(s):
// \byte_manipulator|Mux6~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [1])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [9])))

	.dataa(\ID|ImByte [1]),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val [9]),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux6~0 .lut_mask = 16'hAAF0;
defparam \byte_manipulator|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N1
dffeas \byte_manipulator|dst_val[1] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[1] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \byte_manipulator|dst_out[1]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[1]~feeder_combout  = \byte_manipulator|dst_val [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [1]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[1]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N17
dffeas \byte_manipulator|dst_out[1] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[1] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \reg_file~7 (
// Equation(s):
// \reg_file~7_combout  = (\reg_file~1_combout  & (\reg_file~0_combout  & (\byte_manipulator|dst_out [1]))) # (!\reg_file~1_combout  & (((\arithmetic_logic_unit|result [1])) # (!\reg_file~0_combout )))

	.dataa(\reg_file~1_combout ),
	.datab(\reg_file~0_combout ),
	.datac(\byte_manipulator|dst_out [1]),
	.datad(\arithmetic_logic_unit|result [1]),
	.cin(gnd),
	.combout(\reg_file~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~7 .lut_mask = 16'hD591;
defparam \reg_file~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \reg_file~8 (
// Equation(s):
// \reg_file~8_combout  = (\reg_file~7_combout  & (((mdr[1]) # (!\instr_reg[13]~16_combout )))) # (!\reg_file~7_combout  & (\instr_reg[1]~12_combout  & ((\instr_reg[13]~16_combout ))))

	.dataa(\instr_reg[1]~12_combout ),
	.datab(mdr[1]),
	.datac(\reg_file~7_combout ),
	.datad(\instr_reg[13]~16_combout ),
	.cin(gnd),
	.combout(\reg_file~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~8 .lut_mask = 16'hCAF0;
defparam \reg_file~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \reg_file[16][1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][1] .is_wysiwyg = "true";
defparam \reg_file[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \Mux94~2 (
// Equation(s):
// \Mux94~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[10][1]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[8][1]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[8][1]~q ),
	.datac(\reg_file[10][1]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux94~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~2 .lut_mask = 16'hAAE4;
defparam \Mux94~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \Mux94~3 (
// Equation(s):
// \Mux94~3_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux94~2_combout  & (\reg_file[11][1]~q )) # (!\Mux94~2_combout  & ((\reg_file[9][1]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux94~2_combout ))))

	.dataa(\reg_file[11][1]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux94~2_combout ),
	.datad(\reg_file[9][1]~q ),
	.cin(gnd),
	.combout(\Mux94~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~3 .lut_mask = 16'hBCB0;
defparam \Mux94~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \Mux94~4 (
// Equation(s):
// \Mux94~4_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0]) # ((\reg_file[2][1]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[0][1]~q )))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[0][1]~q ),
	.datad(\reg_file[2][1]~q ),
	.cin(gnd),
	.combout(\Mux94~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~4 .lut_mask = 16'hBA98;
defparam \Mux94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \Mux94~5 (
// Equation(s):
// \Mux94~5_combout  = (\Mux94~4_combout  & ((\reg_file[3][1]~q ) # ((!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux94~4_combout  & (((\reg_file[1][1]~q  & \ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\Mux94~4_combout ),
	.datab(\reg_file[3][1]~q ),
	.datac(\reg_file[1][1]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux94~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~5 .lut_mask = 16'hD8AA;
defparam \Mux94~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \Mux94~6 (
// Equation(s):
// \Mux94~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux94~3_combout ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux94~5_combout  & !\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\Mux94~3_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux94~5_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux94~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~6 .lut_mask = 16'hCCB8;
defparam \Mux94~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \Mux94~0 (
// Equation(s):
// \Mux94~0_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[5][1]~q ) # ((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\reg_file[4][1]~q  & !\ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[5][1]~q ),
	.datac(\reg_file[4][1]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~0 .lut_mask = 16'hAAD8;
defparam \Mux94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \Mux94~1 (
// Equation(s):
// \Mux94~1_combout  = (\Mux94~0_combout  & ((\reg_file[7][1]~q ) # ((!\ctrl_unit|dbus_rnum_src [1])))) # (!\Mux94~0_combout  & (((\reg_file[6][1]~q  & \ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\reg_file[7][1]~q ),
	.datab(\reg_file[6][1]~q ),
	.datac(\Mux94~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux94~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~1 .lut_mask = 16'hACF0;
defparam \Mux94~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \Mux94~7 (
// Equation(s):
// \Mux94~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[13][1]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[12][1]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[12][1]~q ),
	.datac(\reg_file[13][1]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux94~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~7 .lut_mask = 16'hFA44;
defparam \Mux94~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \Mux94~8 (
// Equation(s):
// \Mux94~8_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux94~7_combout  & (\reg_file[15][1]~q )) # (!\Mux94~7_combout  & ((\reg_file[14][1]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (\Mux94~7_combout ))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\Mux94~7_combout ),
	.datac(\reg_file[15][1]~q ),
	.datad(\reg_file[14][1]~q ),
	.cin(gnd),
	.combout(\Mux94~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~8 .lut_mask = 16'hE6C4;
defparam \Mux94~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \Mux94~9 (
// Equation(s):
// \Mux94~9_combout  = (\Mux94~6_combout  & (((\Mux94~8_combout ) # (!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux94~6_combout  & (\Mux94~1_combout  & (\ctrl_unit|dbus_rnum_src [2])))

	.dataa(\Mux94~6_combout ),
	.datab(\Mux94~1_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux94~8_combout ),
	.cin(gnd),
	.combout(\Mux94~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~9 .lut_mask = 16'hEA4A;
defparam \Mux94~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \instr_reg[1]~12 (
// Equation(s):
// \instr_reg[1]~12_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][1]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux94~9_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(\reg_file[16][1]~q ),
	.datad(\Mux94~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[1]~12 .lut_mask = 16'hF3C0;
defparam \instr_reg[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \instr_reg[1]~feeder (
// Equation(s):
// \instr_reg[1]~feeder_combout  = \instr_reg[1]~12_combout 

	.dataa(\instr_reg[1]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[1]~feeder .lut_mask = 16'hAAAA;
defparam \instr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N27
dffeas \instr_reg[1] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[1]~feeder_combout ),
	.asdata(mdr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[1] .is_wysiwyg = "true";
defparam \instr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \ID|DST[2]~0 (
// Equation(s):
// \ID|DST[2]~0_combout  = (!instr_reg[13] & ((\ID|Mux43~0_combout ) # ((!instr_reg[11] & instr_reg[12]))))

	.dataa(instr_reg[11]),
	.datab(instr_reg[12]),
	.datac(instr_reg[13]),
	.datad(\ID|Mux43~0_combout ),
	.cin(gnd),
	.combout(\ID|DST[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|DST[2]~0 .lut_mask = 16'h0F04;
defparam \ID|DST[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \ID|DST[2]~1 (
// Equation(s):
// \ID|DST[2]~1_combout  = (instr_reg[15]) # ((instr_reg[14] & !\ID|DST[2]~0_combout ))

	.dataa(instr_reg[14]),
	.datab(gnd),
	.datac(instr_reg[15]),
	.datad(\ID|DST[2]~0_combout ),
	.cin(gnd),
	.combout(\ID|DST[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|DST[2]~1 .lut_mask = 16'hF0FA;
defparam \ID|DST[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N11
dffeas \ID|DST[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|DST[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DST[1] .is_wysiwyg = "true";
defparam \ID|DST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \ctrl_unit|Selector42~13 (
// Equation(s):
// \ctrl_unit|Selector42~13_combout  = (\ID|OP [4] & (((\ID|OP [5])) # (!\ID|OP [0]))) # (!\ID|OP [4] & ((\ID|OP [5] & (\ID|OP [0])) # (!\ID|OP [5] & ((\ctrl_unit|dbus_rnum_dst [1])))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~13 .lut_mask = 16'hFA5C;
defparam \ctrl_unit|Selector42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \ctrl_unit|Selector42~14 (
// Equation(s):
// \ctrl_unit|Selector42~14_combout  = (\ID|OP [5] & (((!\ID|OP [0] & !\ID|OP [4])) # (!\ctrl_unit|dbus_rnum_dst [1]))) # (!\ID|OP [5] & (((\ID|OP [4]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~14 .lut_mask = 16'h37F0;
defparam \ctrl_unit|Selector42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \ctrl_unit|Selector42~15 (
// Equation(s):
// \ctrl_unit|Selector42~15_combout  = (\ctrl_unit|Selector42~13_combout  & (((!\ctrl_unit|Selector42~14_combout )))) # (!\ctrl_unit|Selector42~13_combout  & ((\ctrl_unit|Selector42~14_combout  & (\ID|DST [1])) # (!\ctrl_unit|Selector42~14_combout  & 
// ((\ctrl_unit|cex_code_ctrl|result~combout )))))

	.dataa(\ID|DST [1]),
	.datab(\ctrl_unit|Selector42~13_combout ),
	.datac(\ctrl_unit|Selector42~14_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~15 .lut_mask = 16'h2F2C;
defparam \ctrl_unit|Selector42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \ctrl_unit|Selector42~16 (
// Equation(s):
// \ctrl_unit|Selector42~16_combout  = (\ctrl_unit|Selector42~15_combout  & \ID|OP [2])

	.dataa(gnd),
	.datab(\ctrl_unit|Selector42~15_combout ),
	.datac(gnd),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~16 .lut_mask = 16'hCC00;
defparam \ctrl_unit|Selector42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \ctrl_unit|Selector42~17 (
// Equation(s):
// \ctrl_unit|Selector42~17_combout  = (\ID|OP [5] & (\ctrl_unit|dbus_rnum_dst [1])) # (!\ID|OP [5] & ((\ID|DST [1])))

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ID|DST [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~17 .lut_mask = 16'hF5A0;
defparam \ctrl_unit|Selector42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \ctrl_unit|Selector42~19 (
// Equation(s):
// \ctrl_unit|Selector42~19_combout  = (\ID|PRPO~q  & ((\ID|SRCCON [1]))) # (!\ID|PRPO~q  & (\ID|DST [1]))

	.dataa(\ID|DST [1]),
	.datab(gnd),
	.datac(\ID|PRPO~q ),
	.datad(\ID|SRCCON [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~19 .lut_mask = 16'hFA0A;
defparam \ctrl_unit|Selector42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \ctrl_unit|Selector42~18 (
// Equation(s):
// \ctrl_unit|Selector42~18_combout  = (\ctrl_unit|Selector39~18_combout ) # ((\ctrl_unit|dbus_rnum_dst[0]~5_combout  & ((\ID|DST [1]))) # (!\ctrl_unit|dbus_rnum_dst[0]~5_combout  & (\ctrl_unit|dbus_rnum_dst [1])))

	.dataa(\ctrl_unit|Selector39~18_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst[0]~5_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ID|DST [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~18 .lut_mask = 16'hFEBA;
defparam \ctrl_unit|Selector42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \ctrl_unit|Selector42~20 (
// Equation(s):
// \ctrl_unit|Selector42~20_combout  = (\ID|OP [0] & (((\ctrl_unit|Selector42~18_combout )))) # (!\ID|OP [0] & (\ctrl_unit|Selector42~19_combout  & (\ID|OP [5])))

	.dataa(\ctrl_unit|Selector42~19_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|Selector42~18_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~20 .lut_mask = 16'hF088;
defparam \ctrl_unit|Selector42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \ctrl_unit|Selector42~21 (
// Equation(s):
// \ctrl_unit|Selector42~21_combout  = (!\ID|OP [2] & ((\ID|OP [4] & (\ctrl_unit|Selector42~17_combout )) # (!\ID|OP [4] & ((\ctrl_unit|Selector42~20_combout )))))

	.dataa(\ctrl_unit|Selector42~17_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Selector42~20_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~21 .lut_mask = 16'h2230;
defparam \ctrl_unit|Selector42~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \ctrl_unit|Selector42~11 (
// Equation(s):
// \ctrl_unit|Selector42~11_combout  = (\ID|OP [5] & (((\ID|OP [4] & \ctrl_unit|dbus_rnum_dst [1])))) # (!\ID|OP [5] & (!\ID|OP [4] & ((\ctrl_unit|cex_code_ctrl|result~combout ) # (\ctrl_unit|dbus_rnum_dst [1]))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|dbus_rnum_dst [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~11 .lut_mask = 16'hA504;
defparam \ctrl_unit|Selector42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \ctrl_unit|Selector42~12 (
// Equation(s):
// \ctrl_unit|Selector42~12_combout  = (\ctrl_unit|Selector42~11_combout ) # ((\ID|DST [1] & (\ID|OP [5] $ (\ID|OP [4]))))

	.dataa(\ctrl_unit|Selector42~11_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ID|DST [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~12 .lut_mask = 16'hBEAA;
defparam \ctrl_unit|Selector42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \ctrl_unit|Selector42~22 (
// Equation(s):
// \ctrl_unit|Selector42~22_combout  = (\ctrl_unit|Selector35~0_combout  & (((\ctrl_unit|Selector42~12_combout )))) # (!\ctrl_unit|Selector35~0_combout  & ((\ctrl_unit|Selector42~16_combout ) # ((\ctrl_unit|Selector42~21_combout ))))

	.dataa(\ctrl_unit|Selector42~16_combout ),
	.datab(\ctrl_unit|Selector35~0_combout ),
	.datac(\ctrl_unit|Selector42~21_combout ),
	.datad(\ctrl_unit|Selector42~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~22 .lut_mask = 16'hFE32;
defparam \ctrl_unit|Selector42~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \ctrl_unit|Selector42~9 (
// Equation(s):
// \ctrl_unit|Selector42~9_combout  = (\ID|OP [4] & (((\ctrl_unit|Mux6~3_combout )))) # (!\ID|OP [4] & (((\ctrl_unit|cex_code_ctrl|result~combout )) # (!\ctrl_unit|Selector39~8_combout )))

	.dataa(\ctrl_unit|Selector39~8_combout ),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~9 .lut_mask = 16'hFD0D;
defparam \ctrl_unit|Selector42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \ctrl_unit|Selector42~8 (
// Equation(s):
// \ctrl_unit|Selector42~8_combout  = (\ID|DST [1]) # ((!\ID|OP [4] & \ctrl_unit|Selector39~8_combout ))

	.dataa(\ID|OP [4]),
	.datab(\ID|DST [1]),
	.datac(\ctrl_unit|Selector39~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~8 .lut_mask = 16'hDCDC;
defparam \ctrl_unit|Selector42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \ctrl_unit|Selector42~10 (
// Equation(s):
// \ctrl_unit|Selector42~10_combout  = (\ID|OP [5] & (((\ctrl_unit|dbus_rnum_dst [1])))) # (!\ID|OP [5] & ((\ctrl_unit|Selector42~9_combout  & ((\ctrl_unit|Selector42~8_combout ))) # (!\ctrl_unit|Selector42~9_combout  & (\ctrl_unit|dbus_rnum_dst [1]))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Selector42~9_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|Selector42~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~10 .lut_mask = 16'hF4B0;
defparam \ctrl_unit|Selector42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \ctrl_unit|Selector42~23 (
// Equation(s):
// \ctrl_unit|Selector42~23_combout  = (\ctrl_unit|cpucycle [0] & ((\ID|OP [3] & ((\ctrl_unit|Selector42~10_combout ))) # (!\ID|OP [3] & (\ctrl_unit|Selector42~22_combout )))) # (!\ctrl_unit|cpucycle [0] & (((\ID|OP [3]))))

	.dataa(\ctrl_unit|Selector42~22_combout ),
	.datab(\ctrl_unit|Selector42~10_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~23 .lut_mask = 16'hCFA0;
defparam \ctrl_unit|Selector42~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \ctrl_unit|Selector39~9 (
// Equation(s):
// \ctrl_unit|Selector39~9_combout  = (!\ID|OP [0] & !\ID|OP [5])

	.dataa(\ID|OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~9 .lut_mask = 16'h0055;
defparam \ctrl_unit|Selector39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \ctrl_unit|Selector42~26 (
// Equation(s):
// \ctrl_unit|Selector42~26_combout  = (\ID|OP [2] & (\ID|OP [4] & (\ID|OP [1] & \ctrl_unit|Selector39~9_combout ))) # (!\ID|OP [2] & (!\ID|OP [4] & (!\ID|OP [1])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|Selector39~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~26 .lut_mask = 16'h8101;
defparam \ctrl_unit|Selector42~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \ctrl_unit|Selector42~6 (
// Equation(s):
// \ctrl_unit|Selector42~6_combout  = (!\ID|OP [2] & (\ID|OP [0] & ((\ID|PRPO~q ) # (!\ID|OP [5]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [5]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~6 .lut_mask = 16'h5100;
defparam \ctrl_unit|Selector42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \ctrl_unit|Selector42~4 (
// Equation(s):
// \ctrl_unit|Selector42~4_combout  = ((!\ID|PRPO~q  & \ID|SRCCON [1])) # (!\ID|OP [5])

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ID|PRPO~q ),
	.datad(\ID|SRCCON [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~4 .lut_mask = 16'h5F55;
defparam \ctrl_unit|Selector42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \ctrl_unit|Selector42~3 (
// Equation(s):
// \ctrl_unit|Selector42~3_combout  = (\ID|OP [2]) # ((\ID|OP [0] & (!\ID|PRPO~q  & \ID|OP [5])) # (!\ID|OP [0] & (\ID|PRPO~q )))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [2]),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~3 .lut_mask = 16'hDEDC;
defparam \ctrl_unit|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \ctrl_unit|Selector42~5 (
// Equation(s):
// \ctrl_unit|Selector42~5_combout  = (\ctrl_unit|Selector42~2_combout  & ((\ctrl_unit|Selector42~4_combout ) # ((\ctrl_unit|Selector42~3_combout  & \ID|DST [1])))) # (!\ctrl_unit|Selector42~2_combout  & (((\ctrl_unit|Selector42~3_combout  & \ID|DST [1]))))

	.dataa(\ctrl_unit|Selector42~2_combout ),
	.datab(\ctrl_unit|Selector42~4_combout ),
	.datac(\ctrl_unit|Selector42~3_combout ),
	.datad(\ID|DST [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~5 .lut_mask = 16'hF888;
defparam \ctrl_unit|Selector42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \ctrl_unit|Selector42~7 (
// Equation(s):
// \ctrl_unit|Selector42~7_combout  = (\ctrl_unit|Selector42~26_combout  & ((\ctrl_unit|Selector42~5_combout ) # ((\ctrl_unit|dbus_rnum_dst [1] & \ctrl_unit|Selector42~6_combout )))) # (!\ctrl_unit|Selector42~26_combout  & (\ctrl_unit|dbus_rnum_dst [1]))

	.dataa(\ctrl_unit|Selector42~26_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|Selector42~6_combout ),
	.datad(\ctrl_unit|Selector42~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~7 .lut_mask = 16'hEEC4;
defparam \ctrl_unit|Selector42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \ctrl_unit|Selector42~24 (
// Equation(s):
// \ctrl_unit|Selector42~24_combout  = (\ctrl_unit|Selector42~23_combout  & ((\ctrl_unit|dbus_rnum_dst [1]) # ((\ctrl_unit|cpucycle [0])))) # (!\ctrl_unit|Selector42~23_combout  & (((\ctrl_unit|Selector42~7_combout  & !\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|Selector42~23_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|Selector42~7_combout ),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~24_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~24 .lut_mask = 16'hAAD8;
defparam \ctrl_unit|Selector42~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[1]~33 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[1]~33_combout  = (\ctrl_unit|Selector42~24_combout ) # (!\ctrl_unit|cpucycle [2])

	.dataa(\ctrl_unit|Selector42~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[1]~33 .lut_mask = 16'hAAFF;
defparam \ctrl_unit|dbus_rnum_dst[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N25
dffeas \ctrl_unit|dbus_rnum_dst[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|dbus_rnum_dst[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[1] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [4] & (\ctrl_unit|dbus_rnum_dst [1] & \ctrl_unit|dbus_rnum_dst [2])))

	.dataa(\ctrl_unit|dbus_rnum_dst [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [2]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h2000;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \reg_file[15][0]~57 (
// Equation(s):
// \reg_file[15][0]~57_combout  = (\reg_file[9][0]~43_combout  & \Decoder0~0_combout )

	.dataa(gnd),
	.datab(\reg_file[9][0]~43_combout ),
	.datac(gnd),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\reg_file[15][0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[15][0]~57 .lut_mask = 16'hCC00;
defparam \reg_file[15][0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \reg_file[15][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][0] .is_wysiwyg = "true";
defparam \reg_file[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \Mux95~7 (
// Equation(s):
// \Mux95~7_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\reg_file[7][0]~q )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[3][0]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[7][0]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\reg_file[3][0]~q ),
	.cin(gnd),
	.combout(\Mux95~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~7 .lut_mask = 16'hE5E0;
defparam \Mux95~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \Mux95~8 (
// Equation(s):
// \Mux95~8_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux95~7_combout  & ((\reg_file[15][0]~q ))) # (!\Mux95~7_combout  & (\reg_file[11][0]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux95~7_combout ))))

	.dataa(\reg_file[11][0]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[15][0]~q ),
	.datad(\Mux95~7_combout ),
	.cin(gnd),
	.combout(\Mux95~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~8 .lut_mask = 16'hF388;
defparam \Mux95~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \Mux95~0 (
// Equation(s):
// \Mux95~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & (\reg_file[10][0]~q )) # (!\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[2][0]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[10][0]~q ),
	.datac(\reg_file[2][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~0 .lut_mask = 16'hEE50;
defparam \Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \Mux95~1 (
// Equation(s):
// \Mux95~1_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux95~0_combout  & (\reg_file[14][0]~q )) # (!\Mux95~0_combout  & ((\reg_file[6][0]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux95~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[14][0]~q ),
	.datac(\reg_file[6][0]~q ),
	.datad(\Mux95~0_combout ),
	.cin(gnd),
	.combout(\Mux95~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~1 .lut_mask = 16'hDDA0;
defparam \Mux95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \Mux95~4 (
// Equation(s):
// \Mux95~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & (\reg_file[8][0]~q )) # (!\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[0][0]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[8][0]~q ),
	.datac(\reg_file[0][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux95~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~4 .lut_mask = 16'hEE50;
defparam \Mux95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \Mux95~5 (
// Equation(s):
// \Mux95~5_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux95~4_combout  & (\reg_file[12][0]~q )) # (!\Mux95~4_combout  & ((\reg_file[4][0]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux95~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[12][0]~q ),
	.datac(\reg_file[4][0]~q ),
	.datad(\Mux95~4_combout ),
	.cin(gnd),
	.combout(\Mux95~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~5 .lut_mask = 16'hDDA0;
defparam \Mux95~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \Mux95~2 (
// Equation(s):
// \Mux95~2_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[5][0]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[1][0]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[5][0]~q ),
	.datab(\reg_file[1][0]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux95~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~2 .lut_mask = 16'hF0AC;
defparam \Mux95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \Mux95~3 (
// Equation(s):
// \Mux95~3_combout  = (\Mux95~2_combout  & ((\reg_file[13][0]~q ) # ((!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux95~2_combout  & (((\reg_file[9][0]~q  & \ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[13][0]~q ),
	.datab(\Mux95~2_combout ),
	.datac(\reg_file[9][0]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux95~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~3 .lut_mask = 16'hB8CC;
defparam \Mux95~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \Mux95~6 (
// Equation(s):
// \Mux95~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & (\ctrl_unit|dbus_rnum_src [0])) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\Mux95~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\Mux95~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux95~5_combout ),
	.datad(\Mux95~3_combout ),
	.cin(gnd),
	.combout(\Mux95~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~6 .lut_mask = 16'hDC98;
defparam \Mux95~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \Mux95~9 (
// Equation(s):
// \Mux95~9_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux95~6_combout  & (\Mux95~8_combout )) # (!\Mux95~6_combout  & ((\Mux95~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux95~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\Mux95~8_combout ),
	.datac(\Mux95~1_combout ),
	.datad(\Mux95~6_combout ),
	.cin(gnd),
	.combout(\Mux95~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~9 .lut_mask = 16'hDDA0;
defparam \Mux95~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \instr_reg[0]~11 (
// Equation(s):
// \instr_reg[0]~11_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][0]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux95~9_combout )))

	.dataa(\reg_file[16][0]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux95~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[0]~11 .lut_mask = 16'hBB88;
defparam \instr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \mdr[0]~8 (
// Equation(s):
// \mdr[0]~8_combout  = (\reg_file~24_combout  & (\instr_reg[0]~11_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [0])))

	.dataa(\reg_file~24_combout ),
	.datab(\instr_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [0]),
	.cin(gnd),
	.combout(\mdr[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[0]~8 .lut_mask = 16'hDD88;
defparam \mdr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000354;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003598C3D3333331144;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[8]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[0]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout 
// )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 .lut_mask = 16'h0F0C;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ) 
// # (\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 .lut_mask = 16'hFFA8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N21
dffeas \mdr[0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[0]~8_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[0] .is_wysiwyg = "true";
defparam \mdr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N29
dffeas \instr_reg[0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[0]~11_combout ),
	.asdata(mdr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[0] .is_wysiwyg = "true";
defparam \instr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \ID|DST[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|DST[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DST[0] .is_wysiwyg = "true";
defparam \ID|DST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneive_lcell_comb \ctrl_unit|Mux33~2 (
// Equation(s):
// \ctrl_unit|Mux33~2_combout  = (\ctrl_unit|dbus_rnum_dst[0]~17_combout  & (((\ID|DST [0])))) # (!\ctrl_unit|dbus_rnum_dst[0]~17_combout  & (\ctrl_unit|Mux33~1_combout  & (\ctrl_unit|Mux33~0_combout )))

	.dataa(\ctrl_unit|Mux33~1_combout ),
	.datab(\ctrl_unit|Mux33~0_combout ),
	.datac(\ctrl_unit|dbus_rnum_dst[0]~17_combout ),
	.datad(\ID|DST [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux33~2 .lut_mask = 16'hF808;
defparam \ctrl_unit|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~feeder (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~feeder_combout  = \ctrl_unit|Mux33~2_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|Mux33~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|dbus_rnum_dst[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N25
dffeas \ctrl_unit|dbus_rnum_dst[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|dbus_rnum_dst[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|dbus_rnum_dst[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (\ctrl_unit|dbus_rnum_dst [0] & (!\ctrl_unit|dbus_rnum_dst [4] & (\ctrl_unit|dbus_rnum_dst [1] & !\ctrl_unit|dbus_rnum_dst [2])))

	.dataa(\ctrl_unit|dbus_rnum_dst [0]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|dbus_rnum_dst [1]),
	.datad(\ctrl_unit|dbus_rnum_dst [2]),
	.cin(gnd),
	.combout(\Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = 16'h0020;
defparam \Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \reg_file[3][0]~56 (
// Equation(s):
// \reg_file[3][0]~56_combout  = (\reg_file[7][7]~5_combout  & \Decoder0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file[7][7]~5_combout ),
	.datad(\Decoder0~7_combout ),
	.cin(gnd),
	.combout(\reg_file[3][0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[3][0]~56 .lut_mask = 16'hF000;
defparam \reg_file[3][0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \reg_file[3][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[3][0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[3][4] .is_wysiwyg = "true";
defparam \reg_file[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1]) # ((\reg_file[1][4]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[0][4]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[1][4]~q ),
	.datad(\reg_file[0][4]~q ),
	.cin(gnd),
	.combout(\Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = 16'hB9A8;
defparam \Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \Mux27~5 (
// Equation(s):
// \Mux27~5_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux27~4_combout  & ((\reg_file[3][4]~q ))) # (!\Mux27~4_combout  & (\reg_file[2][4]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux27~4_combout ))))

	.dataa(\reg_file[2][4]~q ),
	.datab(\reg_file[3][4]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux27~4_combout ),
	.cin(gnd),
	.combout(\Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~5 .lut_mask = 16'hCFA0;
defparam \Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[9][4]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((!\ctrl_unit|alu_rnum_dst [1] & \reg_file[8][4]~q ))))

	.dataa(\reg_file[9][4]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[8][4]~q ),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hCBC8;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux27~2_combout  & (\reg_file[11][4]~q )) # (!\Mux27~2_combout  & ((\reg_file[10][4]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux27~2_combout ))))

	.dataa(\reg_file[11][4]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[10][4]~q ),
	.datad(\Mux27~2_combout ),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hBBC0;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \Mux27~6 (
// Equation(s):
// \Mux27~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2]) # ((\Mux27~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [3] & (!\ctrl_unit|alu_rnum_dst [2] & (\Mux27~5_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux27~5_combout ),
	.datad(\Mux27~3_combout ),
	.cin(gnd),
	.combout(\Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~6 .lut_mask = 16'hBA98;
defparam \Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[6][4]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[4][4]~q ))))

	.dataa(\reg_file[4][4]~q ),
	.datab(\reg_file[6][4]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hFC0A;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux27~0_combout  & ((\reg_file[7][4]~q ))) # (!\Mux27~0_combout  & (\reg_file[5][4]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (\Mux27~0_combout ))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\Mux27~0_combout ),
	.datac(\reg_file[5][4]~q ),
	.datad(\reg_file[7][4]~q ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hEC64;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \Mux27~7 (
// Equation(s):
// \Mux27~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0]) # ((\reg_file[14][4]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[12][4]~q )))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[12][4]~q ),
	.datad(\reg_file[14][4]~q ),
	.cin(gnd),
	.combout(\Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~7 .lut_mask = 16'hBA98;
defparam \Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \Mux27~8 (
// Equation(s):
// \Mux27~8_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux27~7_combout  & (\reg_file[15][4]~q )) # (!\Mux27~7_combout  & ((\reg_file[13][4]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux27~7_combout ))))

	.dataa(\reg_file[15][4]~q ),
	.datab(\reg_file[13][4]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux27~7_combout ),
	.cin(gnd),
	.combout(\Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~8 .lut_mask = 16'hAFC0;
defparam \Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \Mux27~9 (
// Equation(s):
// \Mux27~9_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux27~6_combout  & ((\Mux27~8_combout ))) # (!\Mux27~6_combout  & (\Mux27~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (\Mux27~6_combout ))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\Mux27~6_combout ),
	.datac(\Mux27~1_combout ),
	.datad(\Mux27~8_combout ),
	.cin(gnd),
	.combout(\Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~9 .lut_mask = 16'hEC64;
defparam \Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~0_combout  = (\Mux29~9_combout  & (!\Mux31~9_combout  & !\Mux30~9_combout ))

	.dataa(\Mux29~9_combout ),
	.datab(gnd),
	.datac(\Mux31~9_combout ),
	.datad(\Mux30~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~0 .lut_mask = 16'h000A;
defparam \arithmetic_logic_unit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~1_combout  = (!\arithmetic_logic_unit|LessThan4~0_combout  & (\arithmetic_logic_unit|Mux15~0_combout  & ((\arithmetic_logic_unit|Reg3[11]~14_combout ) # (!\ctrl_unit|alu_op [1]))))

	.dataa(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Mux15~0_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~1 .lut_mask = 16'h5010;
defparam \arithmetic_logic_unit|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~2_combout  = (\arithmetic_logic_unit|Mux15~1_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Mux15~1_combout  & ((\arithmetic_logic_unit|Reg3[1]~28_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\s_bus[4]~54_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[4]~54_combout ),
	.datac(\arithmetic_logic_unit|Mux15~1_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~2 .lut_mask = 16'hAAAC;
defparam \arithmetic_logic_unit|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~32 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~32_combout  = (\Mux30~9_combout ) # (((\Mux31~9_combout ) # (\arithmetic_logic_unit|LessThan4~0_combout )) # (!\Mux29~9_combout ))

	.dataa(\Mux30~9_combout ),
	.datab(\Mux29~9_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~32_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~32 .lut_mask = 16'hFFFB;
defparam \arithmetic_logic_unit|Reg3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~3_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\s_bus[4]~54_combout ) # ((\arithmetic_logic_unit|Mux15~2_combout  & !\arithmetic_logic_unit|Reg3~32_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & 
// (((\arithmetic_logic_unit|Mux15~2_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.datab(\s_bus[4]~54_combout ),
	.datac(\arithmetic_logic_unit|Mux15~2_combout ),
	.datad(\arithmetic_logic_unit|Reg3~32_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~3 .lut_mask = 16'hD8F8;
defparam \arithmetic_logic_unit|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~4_combout  = (\arithmetic_logic_unit|Reg3[14]~25_combout  & (\arithmetic_logic_unit|Reg3[14]~26_combout  & (\s_bus[5]~65_combout ))) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & (((\arithmetic_logic_unit|Mux15~3_combout 
// )) # (!\arithmetic_logic_unit|Reg3[14]~26_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datac(\s_bus[5]~65_combout ),
	.datad(\arithmetic_logic_unit|Mux15~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~4 .lut_mask = 16'hD591;
defparam \arithmetic_logic_unit|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~3 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~3_combout  = (!\Mux30~9_combout  & (\Mux29~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(gnd),
	.datab(\Mux30~9_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~3 .lut_mask = 16'h0030;
defparam \arithmetic_logic_unit|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~12_combout  = (\s_bus[4]~54_combout  & (!\Mux31~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~3_combout  & \arithmetic_logic_unit|Reg3[1]~79_combout ))) # (!\s_bus[4]~54_combout  & 
// (((!\arithmetic_logic_unit|Reg3[1]~79_combout ))))

	.dataa(\Mux31~9_combout ),
	.datab(\arithmetic_logic_unit|ShiftLeft0~3_combout ),
	.datac(\s_bus[4]~54_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~79_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~12 .lut_mask = 16'h400F;
defparam \arithmetic_logic_unit|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~13_combout  = (\arithmetic_logic_unit|Mux15~4_combout  & ((\Mux27~9_combout ) # ((\s_bus[4]~54_combout ) # (\arithmetic_logic_unit|Mux15~12_combout )))) # (!\arithmetic_logic_unit|Mux15~4_combout  & (((\s_bus[4]~54_combout  & 
// \arithmetic_logic_unit|Mux15~12_combout ))))

	.dataa(\Mux27~9_combout ),
	.datab(\arithmetic_logic_unit|Mux15~4_combout ),
	.datac(\s_bus[4]~54_combout ),
	.datad(\arithmetic_logic_unit|Mux15~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~13 .lut_mask = 16'hFCC8;
defparam \arithmetic_logic_unit|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~38 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~38_combout  = (\s_bus[4]~54_combout  & \Mux27~9_combout )

	.dataa(\s_bus[4]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux27~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~38_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~38 .lut_mask = 16'hAA00;
defparam \arithmetic_logic_unit|Reg3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[6]~33 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[6]~33_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [2]) # (!\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [0] & !\ctrl_unit|alu_op [1])))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[6]~33 .lut_mask = 16'hB002;
defparam \arithmetic_logic_unit|Reg3[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~6 (
// Equation(s):
// \arithmetic_logic_unit|Add12~6_combout  = (\s_bus[3]~43_combout  & ((\Mux28~9_combout  & (\arithmetic_logic_unit|Add12~5  & VCC)) # (!\Mux28~9_combout  & (!\arithmetic_logic_unit|Add12~5 )))) # (!\s_bus[3]~43_combout  & ((\Mux28~9_combout  & 
// (!\arithmetic_logic_unit|Add12~5 )) # (!\Mux28~9_combout  & ((\arithmetic_logic_unit|Add12~5 ) # (GND)))))
// \arithmetic_logic_unit|Add12~7  = CARRY((\s_bus[3]~43_combout  & (!\Mux28~9_combout  & !\arithmetic_logic_unit|Add12~5 )) # (!\s_bus[3]~43_combout  & ((!\arithmetic_logic_unit|Add12~5 ) # (!\Mux28~9_combout ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\Mux28~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~5 ),
	.combout(\arithmetic_logic_unit|Add12~6_combout ),
	.cout(\arithmetic_logic_unit|Add12~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~6 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~8 (
// Equation(s):
// \arithmetic_logic_unit|Add12~8_combout  = ((\s_bus[4]~54_combout  $ (\Mux27~9_combout  $ (\arithmetic_logic_unit|Add12~7 )))) # (GND)
// \arithmetic_logic_unit|Add12~9  = CARRY((\s_bus[4]~54_combout  & ((!\arithmetic_logic_unit|Add12~7 ) # (!\Mux27~9_combout ))) # (!\s_bus[4]~54_combout  & (!\Mux27~9_combout  & !\arithmetic_logic_unit|Add12~7 )))

	.dataa(\s_bus[4]~54_combout ),
	.datab(\Mux27~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~7 ),
	.combout(\arithmetic_logic_unit|Add12~8_combout ),
	.cout(\arithmetic_logic_unit|Add12~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~8 .lut_mask = 16'h962B;
defparam \arithmetic_logic_unit|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~6 (
// Equation(s):
// \arithmetic_logic_unit|Add5~6_combout  = (\arithmetic_logic_unit|Add12~6_combout  & (!\arithmetic_logic_unit|Add5~5 )) # (!\arithmetic_logic_unit|Add12~6_combout  & ((\arithmetic_logic_unit|Add5~5 ) # (GND)))
// \arithmetic_logic_unit|Add5~7  = CARRY((!\arithmetic_logic_unit|Add5~5 ) # (!\arithmetic_logic_unit|Add12~6_combout ))

	.dataa(\arithmetic_logic_unit|Add12~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~5 ),
	.combout(\arithmetic_logic_unit|Add5~6_combout ),
	.cout(\arithmetic_logic_unit|Add5~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~8 (
// Equation(s):
// \arithmetic_logic_unit|Add5~8_combout  = (\arithmetic_logic_unit|Add12~8_combout  & (\arithmetic_logic_unit|Add5~7  $ (GND))) # (!\arithmetic_logic_unit|Add12~8_combout  & (!\arithmetic_logic_unit|Add5~7  & VCC))
// \arithmetic_logic_unit|Add5~9  = CARRY((\arithmetic_logic_unit|Add12~8_combout  & !\arithmetic_logic_unit|Add5~7 ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~7 ),
	.combout(\arithmetic_logic_unit|Add5~8_combout ),
	.cout(\arithmetic_logic_unit|Add5~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~8 .lut_mask = 16'hC30C;
defparam \arithmetic_logic_unit|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[6]~37 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[6]~37_combout  = (\ctrl_unit|alu_op [3]) # ((\ctrl_unit|alu_op [0] & \ctrl_unit|alu_op [2]))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[6]~37 .lut_mask = 16'hFCCC;
defparam \arithmetic_logic_unit|Reg3[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[6]~36 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[6]~36_combout  = \ctrl_unit|alu_op [2] $ (\ctrl_unit|alu_op [3])

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[6]~36 .lut_mask = 16'h3C3C;
defparam \arithmetic_logic_unit|Reg3[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~35 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~35_combout  = \s_bus[4]~54_combout  $ (\Mux27~9_combout )

	.dataa(\s_bus[4]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux27~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~35_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~35 .lut_mask = 16'h55AA;
defparam \arithmetic_logic_unit|Reg3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~6 (
// Equation(s):
// \arithmetic_logic_unit|Add2~6_combout  = (\Mux28~9_combout  & ((\s_bus[3]~43_combout  & (!\arithmetic_logic_unit|Add2~5 )) # (!\s_bus[3]~43_combout  & ((\arithmetic_logic_unit|Add2~5 ) # (GND))))) # (!\Mux28~9_combout  & ((\s_bus[3]~43_combout  & 
// (\arithmetic_logic_unit|Add2~5  & VCC)) # (!\s_bus[3]~43_combout  & (!\arithmetic_logic_unit|Add2~5 ))))
// \arithmetic_logic_unit|Add2~7  = CARRY((\Mux28~9_combout  & ((!\arithmetic_logic_unit|Add2~5 ) # (!\s_bus[3]~43_combout ))) # (!\Mux28~9_combout  & (!\s_bus[3]~43_combout  & !\arithmetic_logic_unit|Add2~5 )))

	.dataa(\Mux28~9_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~5 ),
	.combout(\arithmetic_logic_unit|Add2~6_combout ),
	.cout(\arithmetic_logic_unit|Add2~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~6 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~8 (
// Equation(s):
// \arithmetic_logic_unit|Add2~8_combout  = ((\s_bus[4]~54_combout  $ (\Mux27~9_combout  $ (!\arithmetic_logic_unit|Add2~7 )))) # (GND)
// \arithmetic_logic_unit|Add2~9  = CARRY((\s_bus[4]~54_combout  & ((\Mux27~9_combout ) # (!\arithmetic_logic_unit|Add2~7 ))) # (!\s_bus[4]~54_combout  & (\Mux27~9_combout  & !\arithmetic_logic_unit|Add2~7 )))

	.dataa(\s_bus[4]~54_combout ),
	.datab(\Mux27~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~7 ),
	.combout(\arithmetic_logic_unit|Add2~8_combout ),
	.cout(\arithmetic_logic_unit|Add2~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~8 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~5_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [0]) # ((\arithmetic_logic_unit|Add1~8_combout )))) # (!\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add0~0_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add1~8_combout ),
	.datad(\arithmetic_logic_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~5 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~6 (
// Equation(s):
// \arithmetic_logic_unit|Add3~6_combout  = (\arithmetic_logic_unit|Add2~6_combout  & (!\arithmetic_logic_unit|Add3~5 )) # (!\arithmetic_logic_unit|Add2~6_combout  & ((\arithmetic_logic_unit|Add3~5 ) # (GND)))
// \arithmetic_logic_unit|Add3~7  = CARRY((!\arithmetic_logic_unit|Add3~5 ) # (!\arithmetic_logic_unit|Add2~6_combout ))

	.dataa(\arithmetic_logic_unit|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~5 ),
	.combout(\arithmetic_logic_unit|Add3~6_combout ),
	.cout(\arithmetic_logic_unit|Add3~7 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~6 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~8 (
// Equation(s):
// \arithmetic_logic_unit|Add3~8_combout  = (\arithmetic_logic_unit|Add2~8_combout  & (\arithmetic_logic_unit|Add3~7  $ (GND))) # (!\arithmetic_logic_unit|Add2~8_combout  & (!\arithmetic_logic_unit|Add3~7  & VCC))
// \arithmetic_logic_unit|Add3~9  = CARRY((\arithmetic_logic_unit|Add2~8_combout  & !\arithmetic_logic_unit|Add3~7 ))

	.dataa(\arithmetic_logic_unit|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~7 ),
	.combout(\arithmetic_logic_unit|Add3~8_combout ),
	.cout(\arithmetic_logic_unit|Add3~9 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~8 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~6_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux15~5_combout  & ((\arithmetic_logic_unit|Add3~8_combout ))) # (!\arithmetic_logic_unit|Mux15~5_combout  & (\arithmetic_logic_unit|Add2~8_combout )))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux15~5_combout ))))

	.dataa(\arithmetic_logic_unit|Add2~8_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Mux15~5_combout ),
	.datad(\arithmetic_logic_unit|Add3~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~6 .lut_mask = 16'hF838;
defparam \arithmetic_logic_unit|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~7_combout  = (\arithmetic_logic_unit|Reg3[6]~37_combout  & (!\arithmetic_logic_unit|Reg3[6]~36_combout  & (\arithmetic_logic_unit|Reg3~35_combout ))) # (!\arithmetic_logic_unit|Reg3[6]~37_combout  & 
// ((\arithmetic_logic_unit|Reg3[6]~36_combout ) # ((\arithmetic_logic_unit|Mux15~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[6]~37_combout ),
	.datab(\arithmetic_logic_unit|Reg3[6]~36_combout ),
	.datac(\arithmetic_logic_unit|Reg3~35_combout ),
	.datad(\arithmetic_logic_unit|Mux15~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~7 .lut_mask = 16'h7564;
defparam \arithmetic_logic_unit|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~8_combout  = (\arithmetic_logic_unit|Reg3[11]~34_combout  & ((\arithmetic_logic_unit|Mux15~7_combout  & ((\arithmetic_logic_unit|Add4~8_combout ))) # (!\arithmetic_logic_unit|Mux15~7_combout  & 
// (\arithmetic_logic_unit|Add5~8_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~34_combout  & (((\arithmetic_logic_unit|Mux15~7_combout ))))

	.dataa(\arithmetic_logic_unit|Add5~8_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~34_combout ),
	.datac(\arithmetic_logic_unit|Add4~8_combout ),
	.datad(\arithmetic_logic_unit|Mux15~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~8 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~9_combout  = (\arithmetic_logic_unit|Reg3[6]~33_combout  & (\arithmetic_logic_unit|Reg3[1]~22_combout )) # (!\arithmetic_logic_unit|Reg3[6]~33_combout  & ((\arithmetic_logic_unit|Reg3[1]~22_combout  & 
// ((\arithmetic_logic_unit|Mux15~8_combout ))) # (!\arithmetic_logic_unit|Reg3[1]~22_combout  & (\arithmetic_logic_unit|Add12~8_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[6]~33_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~22_combout ),
	.datac(\arithmetic_logic_unit|Add12~8_combout ),
	.datad(\arithmetic_logic_unit|Mux15~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~9 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~10_combout  = (\arithmetic_logic_unit|Reg3[6]~33_combout  & ((\arithmetic_logic_unit|Mux15~9_combout  & ((\arithmetic_logic_unit|Reg3~38_combout ))) # (!\arithmetic_logic_unit|Mux15~9_combout  & 
// (\arithmetic_logic_unit|Add11~8_combout )))) # (!\arithmetic_logic_unit|Reg3[6]~33_combout  & (((\arithmetic_logic_unit|Mux15~9_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~8_combout ),
	.datab(\arithmetic_logic_unit|Reg3~38_combout ),
	.datac(\arithmetic_logic_unit|Reg3[6]~33_combout ),
	.datad(\arithmetic_logic_unit|Mux15~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~10 .lut_mask = 16'hCFA0;
defparam \arithmetic_logic_unit|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux15~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux15~11_combout  = (\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux15~13_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux15~10_combout )))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Mux15~13_combout ),
	.datad(\arithmetic_logic_unit|Mux15~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux15~11 .lut_mask = 16'hF5A0;
defparam \arithmetic_logic_unit|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \arithmetic_logic_unit|Reg3[4] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux15~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[4] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \arithmetic_logic_unit|result[4]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[4]~feeder_combout  = \arithmetic_logic_unit|Reg3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [4]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[4]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \arithmetic_logic_unit|result[4] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[4] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \reg_file~13 (
// Equation(s):
// \reg_file~13_combout  = (\reg_file~0_combout  & ((\reg_file~1_combout  & (\byte_manipulator|dst_out [4])) # (!\reg_file~1_combout  & ((\arithmetic_logic_unit|result [4]))))) # (!\reg_file~0_combout  & (((!\reg_file~1_combout ))))

	.dataa(\byte_manipulator|dst_out [4]),
	.datab(\reg_file~0_combout ),
	.datac(\reg_file~1_combout ),
	.datad(\arithmetic_logic_unit|result [4]),
	.cin(gnd),
	.combout(\reg_file~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~13 .lut_mask = 16'h8F83;
defparam \reg_file~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \mdr[4]~12 (
// Equation(s):
// \mdr[4]~12_combout  = (\reg_file~24_combout  & ((\instr_reg[4]~10_combout ))) # (!\reg_file~24_combout  & (\arithmetic_logic_unit|result [4]))

	.dataa(\reg_file~24_combout ),
	.datab(\arithmetic_logic_unit|result [4]),
	.datac(gnd),
	.datad(\instr_reg[4]~10_combout ),
	.cin(gnd),
	.combout(\mdr[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[4]~12 .lut_mask = 16'hEE44;
defparam \mdr[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \mdr[12]~4 (
// Equation(s):
// \mdr[12]~4_combout  = (\reg_file~24_combout  & ((\instr_reg[12]~7_combout ))) # (!\reg_file~24_combout  & (\arithmetic_logic_unit|result [12]))

	.dataa(\arithmetic_logic_unit|result [12]),
	.datab(\instr_reg[12]~7_combout ),
	.datac(gnd),
	.datad(\reg_file~24_combout ),
	.cin(gnd),
	.combout(\mdr[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[12]~4 .lut_mask = 16'hCCAA;
defparam \mdr[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000254;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000092868015111111100;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[12]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[4]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 .lut_mask = 16'h3210;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25_combout ),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 .lut_mask = 16'h0F0A;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 .lut_mask = 16'hFFE0;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \mdr[12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[12]~4_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[12] .is_wysiwyg = "true";
defparam \mdr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24 .lut_mask = 16'h0E04;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25 .lut_mask = 16'hA280;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29 .lut_mask = 16'hFFA8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \mdr[4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[4]~12_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[4] .is_wysiwyg = "true";
defparam \mdr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \reg_file~14 (
// Equation(s):
// \reg_file~14_combout  = (\reg_file~13_combout  & (((mdr[4])) # (!\instr_reg[13]~16_combout ))) # (!\reg_file~13_combout  & (\instr_reg[13]~16_combout  & ((\instr_reg[4]~10_combout ))))

	.dataa(\reg_file~13_combout ),
	.datab(\instr_reg[13]~16_combout ),
	.datac(mdr[4]),
	.datad(\instr_reg[4]~10_combout ),
	.cin(gnd),
	.combout(\reg_file~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~14 .lut_mask = 16'hE6A2;
defparam \reg_file~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \reg_file[2][4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[2][0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[2][4] .is_wysiwyg = "true";
defparam \reg_file[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \Mux91~0 (
// Equation(s):
// \Mux91~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[10][4]~q ))) # (!\ctrl_unit|dbus_rnum_src [3] & (\reg_file[2][4]~q ))))

	.dataa(\reg_file[2][4]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\reg_file[10][4]~q ),
	.cin(gnd),
	.combout(\Mux91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~0 .lut_mask = 16'hF2C2;
defparam \Mux91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \Mux91~1 (
// Equation(s):
// \Mux91~1_combout  = (\Mux91~0_combout  & (((\reg_file[14][4]~q )) # (!\ctrl_unit|dbus_rnum_src [2]))) # (!\Mux91~0_combout  & (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[6][4]~q ))))

	.dataa(\Mux91~0_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[14][4]~q ),
	.datad(\reg_file[6][4]~q ),
	.cin(gnd),
	.combout(\Mux91~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~1 .lut_mask = 16'hE6A2;
defparam \Mux91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \Mux91~7 (
// Equation(s):
// \Mux91~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[7][4]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((!\ctrl_unit|dbus_rnum_src [3] & \reg_file[3][4]~q ))))

	.dataa(\reg_file[7][4]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\reg_file[3][4]~q ),
	.cin(gnd),
	.combout(\Mux91~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~7 .lut_mask = 16'hCBC8;
defparam \Mux91~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \Mux91~8 (
// Equation(s):
// \Mux91~8_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux91~7_combout  & ((\reg_file[15][4]~q ))) # (!\Mux91~7_combout  & (\reg_file[11][4]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux91~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[11][4]~q ),
	.datac(\reg_file[15][4]~q ),
	.datad(\Mux91~7_combout ),
	.cin(gnd),
	.combout(\Mux91~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~8 .lut_mask = 16'hF588;
defparam \Mux91~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \Mux91~4 (
// Equation(s):
// \Mux91~4_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2]) # ((\reg_file[8][4]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[0][4]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[8][4]~q ),
	.datad(\reg_file[0][4]~q ),
	.cin(gnd),
	.combout(\Mux91~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~4 .lut_mask = 16'hB9A8;
defparam \Mux91~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \Mux91~5 (
// Equation(s):
// \Mux91~5_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux91~4_combout  & ((\reg_file[12][4]~q ))) # (!\Mux91~4_combout  & (\reg_file[4][4]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux91~4_combout ))))

	.dataa(\reg_file[4][4]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[12][4]~q ),
	.datad(\Mux91~4_combout ),
	.cin(gnd),
	.combout(\Mux91~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~5 .lut_mask = 16'hF388;
defparam \Mux91~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \Mux91~2 (
// Equation(s):
// \Mux91~2_combout  = (\ctrl_unit|dbus_rnum_src [3] & (\ctrl_unit|dbus_rnum_src [2])) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[5][4]~q ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[1][4]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[1][4]~q ),
	.datad(\reg_file[5][4]~q ),
	.cin(gnd),
	.combout(\Mux91~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~2 .lut_mask = 16'hDC98;
defparam \Mux91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \Mux91~3 (
// Equation(s):
// \Mux91~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux91~2_combout  & (\reg_file[13][4]~q )) # (!\Mux91~2_combout  & ((\reg_file[9][4]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux91~2_combout ))))

	.dataa(\reg_file[13][4]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[9][4]~q ),
	.datad(\Mux91~2_combout ),
	.cin(gnd),
	.combout(\Mux91~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~3 .lut_mask = 16'hBBC0;
defparam \Mux91~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \Mux91~6 (
// Equation(s):
// \Mux91~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & (\ctrl_unit|dbus_rnum_src [0])) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\Mux91~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\Mux91~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux91~5_combout ),
	.datad(\Mux91~3_combout ),
	.cin(gnd),
	.combout(\Mux91~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~6 .lut_mask = 16'hDC98;
defparam \Mux91~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \Mux91~9 (
// Equation(s):
// \Mux91~9_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux91~6_combout  & ((\Mux91~8_combout ))) # (!\Mux91~6_combout  & (\Mux91~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux91~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\Mux91~1_combout ),
	.datac(\Mux91~8_combout ),
	.datad(\Mux91~6_combout ),
	.cin(gnd),
	.combout(\Mux91~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~9 .lut_mask = 16'hF588;
defparam \Mux91~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \instr_reg[4]~10 (
// Equation(s):
// \instr_reg[4]~10_combout  = (\ctrl_unit|dbus_rnum_src [4] & ((\reg_file[16][4]~q ))) # (!\ctrl_unit|dbus_rnum_src [4] & (\Mux91~9_combout ))

	.dataa(\Mux91~9_combout ),
	.datab(\reg_file[16][4]~q ),
	.datac(gnd),
	.datad(\ctrl_unit|dbus_rnum_src [4]),
	.cin(gnd),
	.combout(\instr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[4]~10 .lut_mask = 16'hCCAA;
defparam \instr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N5
dffeas \instr_reg[4] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[4]~10_combout ),
	.asdata(mdr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[4] .is_wysiwyg = "true";
defparam \instr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N29
dffeas \ID|SRCCON[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|SRCCON[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|SRCCON [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|SRCCON[1] .is_wysiwyg = "true";
defparam \ID|SRCCON[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneive_lcell_comb \ctrl_unit|Mux15~0 (
// Equation(s):
// \ctrl_unit|Mux15~0_combout  = (\ctrl_unit|alu_rnum_dst[1]~15_combout  & (((\ID|DST [1])))) # (!\ctrl_unit|alu_rnum_dst[1]~15_combout  & (((\ID|SRCCON [1])) # (!\ctrl_unit|alu_rnum_dst[1]~13_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst[1]~13_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[1]~15_combout ),
	.datac(\ID|SRCCON [1]),
	.datad(\ID|DST [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux15~0 .lut_mask = 16'hFD31;
defparam \ctrl_unit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[1]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[1]~feeder_combout  = \ctrl_unit|Mux15~0_combout 

	.dataa(\ctrl_unit|Mux15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1]~feeder .lut_mask = 16'hAAAA;
defparam \ctrl_unit|alu_rnum_dst[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \ctrl_unit|alu_rnum_dst[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_dst[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_dst[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[1] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])) # (!\reg_file[6][3]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (((!\reg_file[2][3]~q  & !\ctrl_unit|alu_rnum_dst [3]))))

	.dataa(\reg_file[6][3]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\reg_file[2][3]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [3]),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hCC47;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux28~0_combout  & ((!\reg_file[14][3]~q ))) # (!\Mux28~0_combout  & (!\reg_file[10][3]~q )))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux28~0_combout ))))

	.dataa(\reg_file[10][3]~q ),
	.datab(\reg_file[14][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux28~0_combout ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'h3F50;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])))) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & ((!\reg_file[4][3]~q ))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\reg_file[0][3]~q ))))

	.dataa(\reg_file[0][3]~q ),
	.datab(\reg_file[4][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\ctrl_unit|alu_rnum_dst [2]),
	.cin(gnd),
	.combout(\Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~4 .lut_mask = 16'hF305;
defparam \Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \Mux28~5 (
// Equation(s):
// \Mux28~5_combout  = (\Mux28~4_combout  & (((!\reg_file[12][3]~q ) # (!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux28~4_combout  & (!\reg_file[8][3]~q  & (\ctrl_unit|alu_rnum_dst [3])))

	.dataa(\reg_file[8][3]~q ),
	.datab(\Mux28~4_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[12][3]~q ),
	.cin(gnd),
	.combout(\Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~5 .lut_mask = 16'h1CDC;
defparam \Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (\ctrl_unit|alu_rnum_dst [3] & (((\ctrl_unit|alu_rnum_dst [2])) # (!\reg_file[9][3]~q ))) # (!\ctrl_unit|alu_rnum_dst [3] & (((!\ctrl_unit|alu_rnum_dst [2] & !\reg_file[1][3]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\reg_file[9][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\reg_file[1][3]~q ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hA2A7;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux28~2_combout  & (!\reg_file[13][3]~q )) # (!\Mux28~2_combout  & ((!\reg_file[5][3]~q ))))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux28~2_combout ))))

	.dataa(\reg_file[13][3]~q ),
	.datab(\reg_file[5][3]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [2]),
	.datad(\Mux28~2_combout ),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'h5F30;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \Mux28~6 (
// Equation(s):
// \Mux28~6_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\Mux28~3_combout ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\Mux28~5_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\Mux28~5_combout ),
	.datad(\Mux28~3_combout ),
	.cin(gnd),
	.combout(\Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~6 .lut_mask = 16'hDC98;
defparam \Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \Mux28~7 (
// Equation(s):
// \Mux28~7_combout  = (\ctrl_unit|alu_rnum_dst [2] & (((\ctrl_unit|alu_rnum_dst [3])))) # (!\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3] & ((!\reg_file[11][3]~q ))) # (!\ctrl_unit|alu_rnum_dst [3] & (!\reg_file[3][3]~q ))))

	.dataa(\reg_file[3][3]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\reg_file[11][3]~q ),
	.cin(gnd),
	.combout(\Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~7 .lut_mask = 16'hC1F1;
defparam \Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \Mux28~8 (
// Equation(s):
// \Mux28~8_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\Mux28~7_combout  & ((!\reg_file[15][3]~q ))) # (!\Mux28~7_combout  & (!\reg_file[7][3]~q )))) # (!\ctrl_unit|alu_rnum_dst [2] & (((\Mux28~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\reg_file[7][3]~q ),
	.datac(\reg_file[15][3]~q ),
	.datad(\Mux28~7_combout ),
	.cin(gnd),
	.combout(\Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~8 .lut_mask = 16'h5F22;
defparam \Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \Mux28~9 (
// Equation(s):
// \Mux28~9_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux28~6_combout  & ((\Mux28~8_combout ))) # (!\Mux28~6_combout  & (\Mux28~1_combout )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux28~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\Mux28~1_combout ),
	.datac(\Mux28~6_combout ),
	.datad(\Mux28~8_combout ),
	.cin(gnd),
	.combout(\Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~9 .lut_mask = 16'hF858;
defparam \Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add10~0 (
// Equation(s):
// \arithmetic_logic_unit|Add10~0_combout  = \arithmetic_logic_unit|sum1[3]~6_combout  $ (((\arithmetic_logic_unit|sum1[1]~2_combout ) # (\arithmetic_logic_unit|sum1[2]~4_combout )))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|sum1[1]~2_combout ),
	.datac(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.datad(\arithmetic_logic_unit|sum1[2]~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add10~0 .lut_mask = 16'h0F3C;
defparam \arithmetic_logic_unit|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~0_combout  = (\arithmetic_logic_unit|Reg3[1]~18_combout  & (((\arithmetic_logic_unit|Reg3[11]~19_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~18_combout  & ((\arithmetic_logic_unit|Reg3[11]~19_combout  & 
// ((\arithmetic_logic_unit|Add1~6_combout ))) # (!\arithmetic_logic_unit|Reg3[11]~19_combout  & (\arithmetic_logic_unit|Add2~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~18_combout ),
	.datab(\arithmetic_logic_unit|Add2~6_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~19_combout ),
	.datad(\arithmetic_logic_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~0 .lut_mask = 16'hF4A4;
defparam \arithmetic_logic_unit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~1_combout  = (\arithmetic_logic_unit|Reg3[1]~18_combout  & ((\arithmetic_logic_unit|Mux16~0_combout  & ((\arithmetic_logic_unit|Add3~6_combout ))) # (!\arithmetic_logic_unit|Mux16~0_combout  & 
// (\arithmetic_logic_unit|Add4~6_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~18_combout  & (((\arithmetic_logic_unit|Mux16~0_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~18_combout ),
	.datab(\arithmetic_logic_unit|Add4~6_combout ),
	.datac(\arithmetic_logic_unit|Mux16~0_combout ),
	.datad(\arithmetic_logic_unit|Add3~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~1 .lut_mask = 16'hF858;
defparam \arithmetic_logic_unit|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~2_combout  = (\arithmetic_logic_unit|Reg3[14]~20_combout  & (\arithmetic_logic_unit|Reg3[1]~21_combout )) # (!\arithmetic_logic_unit|Reg3[14]~20_combout  & ((\arithmetic_logic_unit|Reg3[1]~21_combout  & 
// (\arithmetic_logic_unit|Add10~0_combout )) # (!\arithmetic_logic_unit|Reg3[1]~21_combout  & ((\arithmetic_logic_unit|Mux16~1_combout )))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~20_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~21_combout ),
	.datac(\arithmetic_logic_unit|Add10~0_combout ),
	.datad(\arithmetic_logic_unit|Mux16~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~2 .lut_mask = 16'hD9C8;
defparam \arithmetic_logic_unit|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~3_combout  = (\arithmetic_logic_unit|Reg3[14]~20_combout  & ((\s_bus[3]~43_combout  & (\Mux28~9_combout  $ (\arithmetic_logic_unit|Mux16~2_combout ))) # (!\s_bus[3]~43_combout  & (!\Mux28~9_combout  & 
// !\arithmetic_logic_unit|Mux16~2_combout )))) # (!\arithmetic_logic_unit|Reg3[14]~20_combout  & (((\arithmetic_logic_unit|Mux16~2_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~20_combout ),
	.datab(\s_bus[3]~43_combout ),
	.datac(\Mux28~9_combout ),
	.datad(\arithmetic_logic_unit|Mux16~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~3 .lut_mask = 16'h5D82;
defparam \arithmetic_logic_unit|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~4_combout  = (\arithmetic_logic_unit|Reg3[1]~22_combout  & (((\arithmetic_logic_unit|Reg3[1]~17_combout ) # (\arithmetic_logic_unit|Mux16~3_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~22_combout  & 
// (\arithmetic_logic_unit|Add12~6_combout  & (!\arithmetic_logic_unit|Reg3[1]~17_combout )))

	.dataa(\arithmetic_logic_unit|Add12~6_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~22_combout ),
	.datac(\arithmetic_logic_unit|Reg3[1]~17_combout ),
	.datad(\arithmetic_logic_unit|Mux16~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~4 .lut_mask = 16'hCEC2;
defparam \arithmetic_logic_unit|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~5_combout  = (\arithmetic_logic_unit|Reg3[1]~17_combout  & ((\arithmetic_logic_unit|Mux16~4_combout  & (\arithmetic_logic_unit|Add5~6_combout )) # (!\arithmetic_logic_unit|Mux16~4_combout  & 
// ((\arithmetic_logic_unit|Add11~6_combout ))))) # (!\arithmetic_logic_unit|Reg3[1]~17_combout  & (((\arithmetic_logic_unit|Mux16~4_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[1]~17_combout ),
	.datab(\arithmetic_logic_unit|Add5~6_combout ),
	.datac(\arithmetic_logic_unit|Add11~6_combout ),
	.datad(\arithmetic_logic_unit|Mux16~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~5 .lut_mask = 16'hDDA0;
defparam \arithmetic_logic_unit|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3[3]~2 (
// Equation(s):
// \arithmetic_logic_unit|Reg3[3]~2_combout  = (\arithmetic_logic_unit|Reg3[1]~24_combout  & (\arithmetic_logic_unit|sum1[3]~6_combout )) # (!\arithmetic_logic_unit|Reg3[1]~24_combout  & ((\arithmetic_logic_unit|Mux16~5_combout )))

	.dataa(\arithmetic_logic_unit|sum1[3]~6_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~24_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux16~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[3]~2 .lut_mask = 16'hBB88;
defparam \arithmetic_logic_unit|Reg3[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~10_combout  = (\s_bus[3]~43_combout  & (\Mux31~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~2_combout  & \arithmetic_logic_unit|Reg3[1]~79_combout ))) # (!\s_bus[3]~43_combout  & 
// (((!\arithmetic_logic_unit|Reg3[1]~79_combout ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\Mux31~9_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~79_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~10 .lut_mask = 16'h8055;
defparam \arithmetic_logic_unit|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~31 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~31_combout  = (\Mux30~9_combout  & (!\Mux29~9_combout  & (\Mux31~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout )))

	.dataa(\Mux30~9_combout ),
	.datab(\Mux29~9_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~31_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~31 .lut_mask = 16'h0020;
defparam \arithmetic_logic_unit|Reg3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~6_combout  = (\arithmetic_logic_unit|ShiftLeft0~2_combout  & ((\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|ShiftLeft0~1_combout )) # (!\ctrl_unit|alu_op [1] & ((\Mux31~9_combout )))))

	.dataa(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|ShiftLeft0~2_combout ),
	.datad(\Mux31~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~6 .lut_mask = 16'hB080;
defparam \arithmetic_logic_unit|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~7_combout  = (\arithmetic_logic_unit|Mux16~6_combout  & (((\ctrl_unit|alu_op [1])))) # (!\arithmetic_logic_unit|Mux16~6_combout  & ((\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\ctrl_unit|alu_op [1]))) # 
// (!\arithmetic_logic_unit|Reg3[1]~28_combout  & (\s_bus[3]~43_combout ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Mux16~6_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~7 .lut_mask = 16'hCCCA;
defparam \arithmetic_logic_unit|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~8_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\s_bus[3]~43_combout ) # ((\arithmetic_logic_unit|Reg3~31_combout  & \arithmetic_logic_unit|Mux16~7_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & 
// (((\arithmetic_logic_unit|Mux16~7_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~31_combout ),
	.datab(\arithmetic_logic_unit|Mux16~7_combout ),
	.datac(\s_bus[3]~43_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~8 .lut_mask = 16'hF8CC;
defparam \arithmetic_logic_unit|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~9_combout  = (\arithmetic_logic_unit|Reg3[14]~26_combout  & ((\arithmetic_logic_unit|Reg3[14]~25_combout  & ((\s_bus[4]~54_combout ))) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & (\arithmetic_logic_unit|Mux16~8_combout 
// )))) # (!\arithmetic_logic_unit|Reg3[14]~26_combout  & (((!\arithmetic_logic_unit|Reg3[14]~25_combout ))))

	.dataa(\arithmetic_logic_unit|Mux16~8_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datac(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.datad(\s_bus[4]~54_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~9 .lut_mask = 16'hCB0B;
defparam \arithmetic_logic_unit|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux16~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux16~11_combout  = (\s_bus[3]~43_combout  & (((\arithmetic_logic_unit|Mux16~10_combout ) # (\arithmetic_logic_unit|Mux16~9_combout )))) # (!\s_bus[3]~43_combout  & (\arithmetic_logic_unit|Mux16~9_combout  & 
// ((\arithmetic_logic_unit|Mux16~10_combout ) # (!\Mux28~9_combout ))))

	.dataa(\s_bus[3]~43_combout ),
	.datab(\Mux28~9_combout ),
	.datac(\arithmetic_logic_unit|Mux16~10_combout ),
	.datad(\arithmetic_logic_unit|Mux16~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux16~11 .lut_mask = 16'hFBA0;
defparam \arithmetic_logic_unit|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \arithmetic_logic_unit|Reg3[3] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Reg3[3]~2_combout ),
	.asdata(\arithmetic_logic_unit|Mux16~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|alu_op [4]),
	.ena(\arithmetic_logic_unit|Reg3[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[3] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \arithmetic_logic_unit|result[3]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[3]~feeder_combout  = \arithmetic_logic_unit|Reg3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[3]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \arithmetic_logic_unit|result[3] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[3] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \mdr[3]~11 (
// Equation(s):
// \mdr[3]~11_combout  = (\reg_file~24_combout  & ((\instr_reg[3]~8_combout ))) # (!\reg_file~24_combout  & (\arithmetic_logic_unit|result [3]))

	.dataa(\arithmetic_logic_unit|result [3]),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\instr_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\mdr[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[3]~11 .lut_mask = 16'hEE22;
defparam \mdr[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21 .lut_mask = 16'h0D08;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \mdr[3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[3]~11_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[3] .is_wysiwyg = "true";
defparam \mdr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \byte_manipulator|Mux4~0 (
// Equation(s):
// \byte_manipulator|Mux4~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [3])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [11])))

	.dataa(gnd),
	.datab(\ID|ImByte [3]),
	.datac(\byte_manipulator|dst_val [11]),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux4~0 .lut_mask = 16'hCCF0;
defparam \byte_manipulator|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N9
dffeas \byte_manipulator|dst_val[3] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[3] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \byte_manipulator|dst_out[3] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\byte_manipulator|dst_val [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[3] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \reg_file~11 (
// Equation(s):
// \reg_file~11_combout  = (\reg_file~0_combout  & ((\reg_file~1_combout  & (\byte_manipulator|dst_out [3])) # (!\reg_file~1_combout  & ((\arithmetic_logic_unit|result [3]))))) # (!\reg_file~0_combout  & (((!\reg_file~1_combout ))))

	.dataa(\reg_file~0_combout ),
	.datab(\byte_manipulator|dst_out [3]),
	.datac(\arithmetic_logic_unit|result [3]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~11 .lut_mask = 16'h88F5;
defparam \reg_file~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \reg_file~12 (
// Equation(s):
// \reg_file~12_combout  = (\instr_reg[13]~16_combout  & ((\reg_file~11_combout  & (mdr[3])) # (!\reg_file~11_combout  & ((\instr_reg[3]~8_combout ))))) # (!\instr_reg[13]~16_combout  & (((\reg_file~11_combout ))))

	.dataa(mdr[3]),
	.datab(\instr_reg[13]~16_combout ),
	.datac(\reg_file~11_combout ),
	.datad(\instr_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\reg_file~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~12 .lut_mask = 16'hBCB0;
defparam \reg_file~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \reg_file[16][3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][3] .is_wysiwyg = "true";
defparam \reg_file[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \Mux92~0 (
// Equation(s):
// \Mux92~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[9][3]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[8][3]~q ))))

	.dataa(\reg_file[8][3]~q ),
	.datab(\reg_file[9][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~0 .lut_mask = 16'hFC0A;
defparam \Mux92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \Mux92~1 (
// Equation(s):
// \Mux92~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux92~0_combout  & (\reg_file[11][3]~q )) # (!\Mux92~0_combout  & ((\reg_file[10][3]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux92~0_combout ))))

	.dataa(\reg_file[11][3]~q ),
	.datab(\reg_file[10][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux92~0_combout ),
	.cin(gnd),
	.combout(\Mux92~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~1 .lut_mask = 16'hAFC0;
defparam \Mux92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \Mux92~4 (
// Equation(s):
// \Mux92~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\reg_file[1][3]~q ) # (\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[0][3]~q  & ((!\ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\reg_file[0][3]~q ),
	.datab(\reg_file[1][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux92~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~4 .lut_mask = 16'hF0CA;
defparam \Mux92~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \Mux92~5 (
// Equation(s):
// \Mux92~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux92~4_combout  & (\reg_file[3][3]~q )) # (!\Mux92~4_combout  & ((\reg_file[2][3]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux92~4_combout ))))

	.dataa(\reg_file[3][3]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[2][3]~q ),
	.datad(\Mux92~4_combout ),
	.cin(gnd),
	.combout(\Mux92~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~5 .lut_mask = 16'hBBC0;
defparam \Mux92~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \Mux92~2 (
// Equation(s):
// \Mux92~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[6][3]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[4][3]~q )))))

	.dataa(\reg_file[6][3]~q ),
	.datab(\reg_file[4][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux92~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~2 .lut_mask = 16'hFA0C;
defparam \Mux92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \Mux92~3 (
// Equation(s):
// \Mux92~3_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux92~2_combout  & (\reg_file[7][3]~q )) # (!\Mux92~2_combout  & ((\reg_file[5][3]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux92~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[7][3]~q ),
	.datac(\reg_file[5][3]~q ),
	.datad(\Mux92~2_combout ),
	.cin(gnd),
	.combout(\Mux92~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~3 .lut_mask = 16'hDDA0;
defparam \Mux92~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \Mux92~6 (
// Equation(s):
// \Mux92~6_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\Mux92~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [2] & (!\ctrl_unit|dbus_rnum_src [3] & (\Mux92~5_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux92~5_combout ),
	.datad(\Mux92~3_combout ),
	.cin(gnd),
	.combout(\Mux92~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~6 .lut_mask = 16'hBA98;
defparam \Mux92~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \Mux92~7 (
// Equation(s):
// \Mux92~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[14][3]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[12][3]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[12][3]~q ),
	.datab(\reg_file[14][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux92~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~7 .lut_mask = 16'hF0CA;
defparam \Mux92~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \Mux92~8 (
// Equation(s):
// \Mux92~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux92~7_combout  & ((\reg_file[15][3]~q ))) # (!\Mux92~7_combout  & (\reg_file[13][3]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux92~7_combout ))))

	.dataa(\reg_file[13][3]~q ),
	.datab(\reg_file[15][3]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\Mux92~7_combout ),
	.cin(gnd),
	.combout(\Mux92~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~8 .lut_mask = 16'hCFA0;
defparam \Mux92~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \Mux92~9 (
// Equation(s):
// \Mux92~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux92~6_combout  & ((\Mux92~8_combout ))) # (!\Mux92~6_combout  & (\Mux92~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux92~6_combout ))))

	.dataa(\Mux92~1_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux92~6_combout ),
	.datad(\Mux92~8_combout ),
	.cin(gnd),
	.combout(\Mux92~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~9 .lut_mask = 16'hF838;
defparam \Mux92~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \instr_reg[3]~8 (
// Equation(s):
// \instr_reg[3]~8_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][3]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux92~9_combout )))

	.dataa(\reg_file[16][3]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux92~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[3]~8 .lut_mask = 16'hBB88;
defparam \instr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N21
dffeas \instr_reg[3] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[3]~8_combout ),
	.asdata(mdr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[3] .is_wysiwyg = "true";
defparam \instr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N11
dffeas \ID|SRCCON[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|SRCCON[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|SRCCON [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|SRCCON[0] .is_wysiwyg = "true";
defparam \ID|SRCCON[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \ctrl_unit|Mux4~0 (
// Equation(s):
// \ctrl_unit|Mux4~0_combout  = (\ctrl_unit|dbus_rnum_src[0]~0_combout  & (((\ID|SRCCON [0])))) # (!\ctrl_unit|dbus_rnum_src[0]~0_combout  & ((\ctrl_unit|cpucycle [0]) # ((!\ctrl_unit|cpucycle [2]))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|SRCCON [0]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|dbus_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux4~0 .lut_mask = 16'hCCAF;
defparam \ctrl_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \ctrl_unit|dbus_rnum_src[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[0] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \Mux93~7 (
// Equation(s):
// \Mux93~7_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[11][2]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\reg_file[3][2]~q  & !\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[11][2]~q ),
	.datab(\reg_file[3][2]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux93~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~7 .lut_mask = 16'hF0AC;
defparam \Mux93~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \Mux93~8 (
// Equation(s):
// \Mux93~8_combout  = (\Mux93~7_combout  & ((\reg_file[15][2]~q ) # ((!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux93~7_combout  & (((\reg_file[7][2]~q  & \ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[15][2]~q ),
	.datab(\reg_file[7][2]~q ),
	.datac(\Mux93~7_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux93~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~8 .lut_mask = 16'hACF0;
defparam \Mux93~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \Mux93~0 (
// Equation(s):
// \Mux93~0_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\reg_file[9][2]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\reg_file[1][2]~q  & !\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[9][2]~q ),
	.datab(\reg_file[1][2]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~0 .lut_mask = 16'hF0AC;
defparam \Mux93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \Mux93~1 (
// Equation(s):
// \Mux93~1_combout  = (\Mux93~0_combout  & (((\reg_file[13][2]~q ) # (!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux93~0_combout  & (\reg_file[5][2]~q  & ((\ctrl_unit|dbus_rnum_src [2]))))

	.dataa(\reg_file[5][2]~q ),
	.datab(\reg_file[13][2]~q ),
	.datac(\Mux93~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux93~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~1 .lut_mask = 16'hCAF0;
defparam \Mux93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \Mux93~2 (
// Equation(s):
// \Mux93~2_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\reg_file[6][2]~q )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[2][2]~q )))))

	.dataa(\reg_file[6][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[2][2]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux93~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~2 .lut_mask = 16'hEE30;
defparam \Mux93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \Mux93~3 (
// Equation(s):
// \Mux93~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux93~2_combout  & ((\reg_file[14][2]~q ))) # (!\Mux93~2_combout  & (\reg_file[10][2]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux93~2_combout ))))

	.dataa(\reg_file[10][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[14][2]~q ),
	.datad(\Mux93~2_combout ),
	.cin(gnd),
	.combout(\Mux93~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~3 .lut_mask = 16'hF388;
defparam \Mux93~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \Mux93~4 (
// Equation(s):
// \Mux93~4_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\reg_file[4][2]~q )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[0][2]~q )))))

	.dataa(\reg_file[4][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[0][2]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux93~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~4 .lut_mask = 16'hEE30;
defparam \Mux93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \Mux93~5 (
// Equation(s):
// \Mux93~5_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux93~4_combout  & (\reg_file[12][2]~q )) # (!\Mux93~4_combout  & ((\reg_file[8][2]~q ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux93~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[12][2]~q ),
	.datac(\reg_file[8][2]~q ),
	.datad(\Mux93~4_combout ),
	.cin(gnd),
	.combout(\Mux93~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~5 .lut_mask = 16'hDDA0;
defparam \Mux93~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \Mux93~6 (
// Equation(s):
// \Mux93~6_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux93~3_combout ) # ((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux93~5_combout  & !\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\Mux93~3_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux93~5_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux93~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~6 .lut_mask = 16'hCCB8;
defparam \Mux93~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \Mux93~9 (
// Equation(s):
// \Mux93~9_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux93~6_combout  & (\Mux93~8_combout )) # (!\Mux93~6_combout  & ((\Mux93~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux93~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\Mux93~8_combout ),
	.datac(\Mux93~1_combout ),
	.datad(\Mux93~6_combout ),
	.cin(gnd),
	.combout(\Mux93~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~9 .lut_mask = 16'hDDA0;
defparam \Mux93~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \instr_reg[2]~13 (
// Equation(s):
// \instr_reg[2]~13_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][2]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux93~9_combout )))

	.dataa(\reg_file[16][2]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux93~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[2]~13 .lut_mask = 16'hBB88;
defparam \instr_reg[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \instr_reg[2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[2]~13_combout ),
	.asdata(mdr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[2] .is_wysiwyg = "true";
defparam \instr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \ID|DST[2]~feeder (
// Equation(s):
// \ID|DST[2]~feeder_combout  = instr_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[2]),
	.cin(gnd),
	.combout(\ID|DST[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|DST[2]~feeder .lut_mask = 16'hFF00;
defparam \ID|DST[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \ID|DST[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|DST[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|DST[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|DST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|DST[2] .is_wysiwyg = "true";
defparam \ID|DST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneive_lcell_comb \ctrl_unit|Mux14~0 (
// Equation(s):
// \ctrl_unit|Mux14~0_combout  = (\ctrl_unit|alu_rnum_dst[1]~15_combout  & (((\ID|DST [2])))) # (!\ctrl_unit|alu_rnum_dst[1]~15_combout  & (((\ID|SRCCON [2])) # (!\ctrl_unit|alu_rnum_dst[1]~13_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst[1]~13_combout ),
	.datab(\ctrl_unit|alu_rnum_dst[1]~15_combout ),
	.datac(\ID|DST [2]),
	.datad(\ID|SRCCON [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Mux14~0 .lut_mask = 16'hF3D1;
defparam \ctrl_unit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \ctrl_unit|alu_rnum_dst[2]~feeder (
// Equation(s):
// \ctrl_unit|alu_rnum_dst[2]~feeder_combout  = \ctrl_unit|Mux14~0_combout 

	.dataa(\ctrl_unit|Mux14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|alu_rnum_dst[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2]~feeder .lut_mask = 16'hAAAA;
defparam \ctrl_unit|alu_rnum_dst[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \ctrl_unit|alu_rnum_dst[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|alu_rnum_dst[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [1]),
	.ena(\ctrl_unit|alu_rnum_dst[2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_rnum_dst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_rnum_dst[2] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_rnum_dst[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\reg_file[2][6]~q ) # (\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[0][6]~q  & ((!\ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\reg_file[0][6]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[2][6]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = 16'hCCE2;
defparam \Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \Mux25~5 (
// Equation(s):
// \Mux25~5_combout  = (\Mux25~4_combout  & ((\reg_file[3][6]~q ) # ((!\ctrl_unit|alu_rnum_dst [0])))) # (!\Mux25~4_combout  & (((\reg_file[1][6]~q  & \ctrl_unit|alu_rnum_dst [0]))))

	.dataa(\reg_file[3][6]~q ),
	.datab(\reg_file[1][6]~q ),
	.datac(\Mux25~4_combout ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~5 .lut_mask = 16'hACF0;
defparam \Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[5][6]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[4][6]~q ))))

	.dataa(\reg_file[4][6]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[5][6]~q ),
	.datad(\ctrl_unit|alu_rnum_dst [0]),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hFC22;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux25~2_combout  & ((\reg_file[7][6]~q ))) # (!\Mux25~2_combout  & (\reg_file[6][6]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux25~2_combout ))))

	.dataa(\reg_file[6][6]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[7][6]~q ),
	.datad(\Mux25~2_combout ),
	.cin(gnd),
	.combout(\Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = 16'hF388;
defparam \Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \Mux25~6 (
// Equation(s):
// \Mux25~6_combout  = (\ctrl_unit|alu_rnum_dst [2] & ((\ctrl_unit|alu_rnum_dst [3]) # ((\Mux25~3_combout )))) # (!\ctrl_unit|alu_rnum_dst [2] & (!\ctrl_unit|alu_rnum_dst [3] & (\Mux25~5_combout )))

	.dataa(\ctrl_unit|alu_rnum_dst [2]),
	.datab(\ctrl_unit|alu_rnum_dst [3]),
	.datac(\Mux25~5_combout ),
	.datad(\Mux25~3_combout ),
	.cin(gnd),
	.combout(\Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~6 .lut_mask = 16'hBA98;
defparam \Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \Mux25~7 (
// Equation(s):
// \Mux25~7_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[13][6]~q ) # ((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & (((!\ctrl_unit|alu_rnum_dst [1] & \reg_file[12][6]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[13][6]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[12][6]~q ),
	.cin(gnd),
	.combout(\Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~7 .lut_mask = 16'hADA8;
defparam \Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \Mux25~8 (
// Equation(s):
// \Mux25~8_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux25~7_combout  & (\reg_file[15][6]~q )) # (!\Mux25~7_combout  & ((\reg_file[14][6]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux25~7_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\reg_file[15][6]~q ),
	.datac(\reg_file[14][6]~q ),
	.datad(\Mux25~7_combout ),
	.cin(gnd),
	.combout(\Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~8 .lut_mask = 16'hDDA0;
defparam \Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[10][6]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[8][6]~q )))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[10][6]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[8][6]~q ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hE5E0;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Mux25~0_combout  & (((\reg_file[11][6]~q ) # (!\ctrl_unit|alu_rnum_dst [0])))) # (!\Mux25~0_combout  & (\reg_file[9][6]~q  & (\ctrl_unit|alu_rnum_dst [0])))

	.dataa(\Mux25~0_combout ),
	.datab(\reg_file[9][6]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[11][6]~q ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hEA4A;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \Mux25~9 (
// Equation(s):
// \Mux25~9_combout  = (\Mux25~6_combout  & ((\Mux25~8_combout ) # ((!\ctrl_unit|alu_rnum_dst [3])))) # (!\Mux25~6_combout  & (((\ctrl_unit|alu_rnum_dst [3] & \Mux25~1_combout ))))

	.dataa(\Mux25~6_combout ),
	.datab(\Mux25~8_combout ),
	.datac(\ctrl_unit|alu_rnum_dst [3]),
	.datad(\Mux25~1_combout ),
	.cin(gnd),
	.combout(\Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~9 .lut_mask = 16'hDA8A;
defparam \Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~4 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~4_combout  = (\Mux29~9_combout  & (\Mux30~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(\Mux29~9_combout ),
	.datab(\Mux30~9_combout ),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~4 .lut_mask = 16'h0808;
defparam \arithmetic_logic_unit|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~12_combout  = (\s_bus[6]~76_combout  & (!\Mux31~9_combout  & (\arithmetic_logic_unit|ShiftLeft0~4_combout  & \arithmetic_logic_unit|Reg3[1]~79_combout ))) # (!\s_bus[6]~76_combout  & 
// (((!\arithmetic_logic_unit|Reg3[1]~79_combout ))))

	.dataa(\Mux31~9_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(\arithmetic_logic_unit|ShiftLeft0~4_combout ),
	.datad(\arithmetic_logic_unit|Reg3[1]~79_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~12 .lut_mask = 16'h4033;
defparam \arithmetic_logic_unit|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~39 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~39_combout  = (\arithmetic_logic_unit|LessThan4~0_combout ) # (((\Mux31~9_combout ) # (!\Mux29~9_combout )) # (!\Mux30~9_combout ))

	.dataa(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datab(\Mux30~9_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\Mux31~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~39_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~39 .lut_mask = 16'hFFBF;
defparam \arithmetic_logic_unit|Reg3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~0_combout  = (\Mux29~9_combout  & (!\arithmetic_logic_unit|LessThan4~0_combout  & !\Mux31~9_combout ))

	.dataa(\Mux29~9_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\Mux31~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~0 .lut_mask = 16'h000A;
defparam \arithmetic_logic_unit|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~1_combout  = (\Mux30~9_combout  & (\arithmetic_logic_unit|Mux13~0_combout  & ((\arithmetic_logic_unit|Reg3[11]~14_combout ) # (!\ctrl_unit|alu_op [1]))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\Mux30~9_combout ),
	.datad(\arithmetic_logic_unit|Mux13~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~1 .lut_mask = 16'hB000;
defparam \arithmetic_logic_unit|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~2_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\arithmetic_logic_unit|Mux13~1_combout  & (\ctrl_unit|alu_op [1])) # 
// (!\arithmetic_logic_unit|Mux13~1_combout  & ((\s_bus[6]~76_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\s_bus[6]~76_combout ),
	.datac(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.datad(\arithmetic_logic_unit|Mux13~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~2 .lut_mask = 16'hAAAC;
defparam \arithmetic_logic_unit|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~3_combout  = (\arithmetic_logic_unit|Reg3[1]~28_combout  & ((\s_bus[6]~76_combout ) # ((!\arithmetic_logic_unit|Reg3~39_combout  & \arithmetic_logic_unit|Mux13~2_combout )))) # (!\arithmetic_logic_unit|Reg3[1]~28_combout  & 
// (((\arithmetic_logic_unit|Mux13~2_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~39_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(\arithmetic_logic_unit|Reg3[1]~28_combout ),
	.datad(\arithmetic_logic_unit|Mux13~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~3 .lut_mask = 16'hDFC0;
defparam \arithmetic_logic_unit|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~4_combout  = (\arithmetic_logic_unit|Reg3[14]~26_combout  & ((\arithmetic_logic_unit|Reg3[14]~25_combout  & (\s_bus[7]~87_combout )) # (!\arithmetic_logic_unit|Reg3[14]~25_combout  & ((\arithmetic_logic_unit|Mux13~3_combout 
// ))))) # (!\arithmetic_logic_unit|Reg3[14]~26_combout  & (((!\arithmetic_logic_unit|Reg3[14]~25_combout ))))

	.dataa(\s_bus[7]~87_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~26_combout ),
	.datac(\arithmetic_logic_unit|Mux13~3_combout ),
	.datad(\arithmetic_logic_unit|Reg3[14]~25_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~4 .lut_mask = 16'h88F3;
defparam \arithmetic_logic_unit|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~13_combout  = (\s_bus[6]~76_combout  & (((\arithmetic_logic_unit|Mux13~12_combout ) # (\arithmetic_logic_unit|Mux13~4_combout )))) # (!\s_bus[6]~76_combout  & (\arithmetic_logic_unit|Mux13~4_combout  & ((\Mux25~9_combout ) # 
// (\arithmetic_logic_unit|Mux13~12_combout ))))

	.dataa(\Mux25~9_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(\arithmetic_logic_unit|Mux13~12_combout ),
	.datad(\arithmetic_logic_unit|Mux13~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~13 .lut_mask = 16'hFEC0;
defparam \arithmetic_logic_unit|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~41 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~41_combout  = (\Mux25~9_combout  & \s_bus[6]~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux25~9_combout ),
	.datad(\s_bus[6]~76_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~41_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~41 .lut_mask = 16'hF000;
defparam \arithmetic_logic_unit|Reg3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~10 (
// Equation(s):
// \arithmetic_logic_unit|Add12~10_combout  = (\Mux26~9_combout  & ((\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add12~9 )) # (!\s_bus[5]~65_combout  & ((\arithmetic_logic_unit|Add12~9 ) # (GND))))) # (!\Mux26~9_combout  & ((\s_bus[5]~65_combout  & 
// (\arithmetic_logic_unit|Add12~9  & VCC)) # (!\s_bus[5]~65_combout  & (!\arithmetic_logic_unit|Add12~9 ))))
// \arithmetic_logic_unit|Add12~11  = CARRY((\Mux26~9_combout  & ((!\arithmetic_logic_unit|Add12~9 ) # (!\s_bus[5]~65_combout ))) # (!\Mux26~9_combout  & (!\s_bus[5]~65_combout  & !\arithmetic_logic_unit|Add12~9 )))

	.dataa(\Mux26~9_combout ),
	.datab(\s_bus[5]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~9 ),
	.combout(\arithmetic_logic_unit|Add12~10_combout ),
	.cout(\arithmetic_logic_unit|Add12~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~10 .lut_mask = 16'h692B;
defparam \arithmetic_logic_unit|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~12 (
// Equation(s):
// \arithmetic_logic_unit|Add12~12_combout  = ((\Mux25~9_combout  $ (\s_bus[6]~76_combout  $ (\arithmetic_logic_unit|Add12~11 )))) # (GND)
// \arithmetic_logic_unit|Add12~13  = CARRY((\Mux25~9_combout  & (\s_bus[6]~76_combout  & !\arithmetic_logic_unit|Add12~11 )) # (!\Mux25~9_combout  & ((\s_bus[6]~76_combout ) # (!\arithmetic_logic_unit|Add12~11 ))))

	.dataa(\Mux25~9_combout ),
	.datab(\s_bus[6]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add12~11 ),
	.combout(\arithmetic_logic_unit|Add12~12_combout ),
	.cout(\arithmetic_logic_unit|Add12~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~12 .lut_mask = 16'h964D;
defparam \arithmetic_logic_unit|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~10 (
// Equation(s):
// \arithmetic_logic_unit|Add5~10_combout  = (\arithmetic_logic_unit|Add12~10_combout  & (!\arithmetic_logic_unit|Add5~9 )) # (!\arithmetic_logic_unit|Add12~10_combout  & ((\arithmetic_logic_unit|Add5~9 ) # (GND)))
// \arithmetic_logic_unit|Add5~11  = CARRY((!\arithmetic_logic_unit|Add5~9 ) # (!\arithmetic_logic_unit|Add12~10_combout ))

	.dataa(\arithmetic_logic_unit|Add12~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~9 ),
	.combout(\arithmetic_logic_unit|Add5~10_combout ),
	.cout(\arithmetic_logic_unit|Add5~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~10 .lut_mask = 16'h5A5F;
defparam \arithmetic_logic_unit|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~12 (
// Equation(s):
// \arithmetic_logic_unit|Add5~12_combout  = (\arithmetic_logic_unit|Add12~12_combout  & (\arithmetic_logic_unit|Add5~11  $ (GND))) # (!\arithmetic_logic_unit|Add12~12_combout  & (!\arithmetic_logic_unit|Add5~11  & VCC))
// \arithmetic_logic_unit|Add5~13  = CARRY((\arithmetic_logic_unit|Add12~12_combout  & !\arithmetic_logic_unit|Add5~11 ))

	.dataa(\arithmetic_logic_unit|Add12~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add5~11 ),
	.combout(\arithmetic_logic_unit|Add5~12_combout ),
	.cout(\arithmetic_logic_unit|Add5~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~12 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~40 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~40_combout  = \Mux25~9_combout  $ (\s_bus[6]~76_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux25~9_combout ),
	.datad(\s_bus[6]~76_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~40_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~40 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Reg3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~10 (
// Equation(s):
// \arithmetic_logic_unit|Add2~10_combout  = (\s_bus[5]~65_combout  & ((\Mux26~9_combout  & (\arithmetic_logic_unit|Add2~9  & VCC)) # (!\Mux26~9_combout  & (!\arithmetic_logic_unit|Add2~9 )))) # (!\s_bus[5]~65_combout  & ((\Mux26~9_combout  & 
// (!\arithmetic_logic_unit|Add2~9 )) # (!\Mux26~9_combout  & ((\arithmetic_logic_unit|Add2~9 ) # (GND)))))
// \arithmetic_logic_unit|Add2~11  = CARRY((\s_bus[5]~65_combout  & (!\Mux26~9_combout  & !\arithmetic_logic_unit|Add2~9 )) # (!\s_bus[5]~65_combout  & ((!\arithmetic_logic_unit|Add2~9 ) # (!\Mux26~9_combout ))))

	.dataa(\s_bus[5]~65_combout ),
	.datab(\Mux26~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~9 ),
	.combout(\arithmetic_logic_unit|Add2~10_combout ),
	.cout(\arithmetic_logic_unit|Add2~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~10 .lut_mask = 16'h9617;
defparam \arithmetic_logic_unit|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~12 (
// Equation(s):
// \arithmetic_logic_unit|Add2~12_combout  = ((\s_bus[6]~76_combout  $ (\Mux25~9_combout  $ (!\arithmetic_logic_unit|Add2~11 )))) # (GND)
// \arithmetic_logic_unit|Add2~13  = CARRY((\s_bus[6]~76_combout  & ((\Mux25~9_combout ) # (!\arithmetic_logic_unit|Add2~11 ))) # (!\s_bus[6]~76_combout  & (\Mux25~9_combout  & !\arithmetic_logic_unit|Add2~11 )))

	.dataa(\s_bus[6]~76_combout ),
	.datab(\Mux25~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add2~11 ),
	.combout(\arithmetic_logic_unit|Add2~12_combout ),
	.cout(\arithmetic_logic_unit|Add2~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~12 .lut_mask = 16'h698E;
defparam \arithmetic_logic_unit|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~5_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [0]) # ((\arithmetic_logic_unit|Add1~12_combout )))) # (!\ctrl_unit|alu_op [1] & (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add0~4_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add0~4_combout ),
	.datad(\arithmetic_logic_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~5 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~10 (
// Equation(s):
// \arithmetic_logic_unit|Add3~10_combout  = (\arithmetic_logic_unit|Add2~10_combout  & (!\arithmetic_logic_unit|Add3~9 )) # (!\arithmetic_logic_unit|Add2~10_combout  & ((\arithmetic_logic_unit|Add3~9 ) # (GND)))
// \arithmetic_logic_unit|Add3~11  = CARRY((!\arithmetic_logic_unit|Add3~9 ) # (!\arithmetic_logic_unit|Add2~10_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~9 ),
	.combout(\arithmetic_logic_unit|Add3~10_combout ),
	.cout(\arithmetic_logic_unit|Add3~11 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~10 .lut_mask = 16'h3C3F;
defparam \arithmetic_logic_unit|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~12 (
// Equation(s):
// \arithmetic_logic_unit|Add3~12_combout  = (\arithmetic_logic_unit|Add2~12_combout  & (\arithmetic_logic_unit|Add3~11  $ (GND))) # (!\arithmetic_logic_unit|Add2~12_combout  & (!\arithmetic_logic_unit|Add3~11  & VCC))
// \arithmetic_logic_unit|Add3~13  = CARRY((\arithmetic_logic_unit|Add2~12_combout  & !\arithmetic_logic_unit|Add3~11 ))

	.dataa(\arithmetic_logic_unit|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\arithmetic_logic_unit|Add3~11 ),
	.combout(\arithmetic_logic_unit|Add3~12_combout ),
	.cout(\arithmetic_logic_unit|Add3~13 ));
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~12 .lut_mask = 16'hA50A;
defparam \arithmetic_logic_unit|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~6_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux13~5_combout  & ((\arithmetic_logic_unit|Add3~12_combout ))) # (!\arithmetic_logic_unit|Mux13~5_combout  & (\arithmetic_logic_unit|Add2~12_combout )))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux13~5_combout ))))

	.dataa(\arithmetic_logic_unit|Add2~12_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Mux13~5_combout ),
	.datad(\arithmetic_logic_unit|Add3~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~6 .lut_mask = 16'hF838;
defparam \arithmetic_logic_unit|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~7_combout  = (\arithmetic_logic_unit|Reg3[6]~37_combout  & (!\arithmetic_logic_unit|Reg3[6]~36_combout  & (\arithmetic_logic_unit|Reg3~40_combout ))) # (!\arithmetic_logic_unit|Reg3[6]~37_combout  & 
// ((\arithmetic_logic_unit|Reg3[6]~36_combout ) # ((\arithmetic_logic_unit|Mux13~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[6]~37_combout ),
	.datab(\arithmetic_logic_unit|Reg3[6]~36_combout ),
	.datac(\arithmetic_logic_unit|Reg3~40_combout ),
	.datad(\arithmetic_logic_unit|Mux13~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~7 .lut_mask = 16'h7564;
defparam \arithmetic_logic_unit|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~8_combout  = (\arithmetic_logic_unit|Reg3[11]~34_combout  & ((\arithmetic_logic_unit|Mux13~7_combout  & (\arithmetic_logic_unit|Add4~12_combout )) # (!\arithmetic_logic_unit|Mux13~7_combout  & 
// ((\arithmetic_logic_unit|Add5~12_combout ))))) # (!\arithmetic_logic_unit|Reg3[11]~34_combout  & (((\arithmetic_logic_unit|Mux13~7_combout ))))

	.dataa(\arithmetic_logic_unit|Add4~12_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~34_combout ),
	.datac(\arithmetic_logic_unit|Add5~12_combout ),
	.datad(\arithmetic_logic_unit|Mux13~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~8 .lut_mask = 16'hBBC0;
defparam \arithmetic_logic_unit|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~9_combout  = (\arithmetic_logic_unit|Reg3[6]~33_combout  & (\arithmetic_logic_unit|Reg3[1]~22_combout )) # (!\arithmetic_logic_unit|Reg3[6]~33_combout  & ((\arithmetic_logic_unit|Reg3[1]~22_combout  & 
// ((\arithmetic_logic_unit|Mux13~8_combout ))) # (!\arithmetic_logic_unit|Reg3[1]~22_combout  & (\arithmetic_logic_unit|Add12~12_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[6]~33_combout ),
	.datab(\arithmetic_logic_unit|Reg3[1]~22_combout ),
	.datac(\arithmetic_logic_unit|Add12~12_combout ),
	.datad(\arithmetic_logic_unit|Mux13~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~9 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~10_combout  = (\arithmetic_logic_unit|Reg3[6]~33_combout  & ((\arithmetic_logic_unit|Mux13~9_combout  & (\arithmetic_logic_unit|Reg3~41_combout )) # (!\arithmetic_logic_unit|Mux13~9_combout  & 
// ((\arithmetic_logic_unit|Add11~12_combout ))))) # (!\arithmetic_logic_unit|Reg3[6]~33_combout  & (((\arithmetic_logic_unit|Mux13~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[6]~33_combout ),
	.datab(\arithmetic_logic_unit|Reg3~41_combout ),
	.datac(\arithmetic_logic_unit|Add11~12_combout ),
	.datad(\arithmetic_logic_unit|Mux13~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~10 .lut_mask = 16'hDDA0;
defparam \arithmetic_logic_unit|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux13~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux13~11_combout  = (\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux13~13_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux13~10_combout )))

	.dataa(\arithmetic_logic_unit|Mux13~13_combout ),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux13~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux13~11 .lut_mask = 16'hBB88;
defparam \arithmetic_logic_unit|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \arithmetic_logic_unit|Reg3[6] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux13~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[6] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \arithmetic_logic_unit|result[6]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[6]~feeder_combout  = \arithmetic_logic_unit|Reg3 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [6]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[6]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \arithmetic_logic_unit|result[6] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[6] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \reg_file~17 (
// Equation(s):
// \reg_file~17_combout  = (\reg_file~1_combout  & (\byte_manipulator|dst_out [6] & (\reg_file~0_combout ))) # (!\reg_file~1_combout  & (((\arithmetic_logic_unit|result [6]) # (!\reg_file~0_combout ))))

	.dataa(\byte_manipulator|dst_out [6]),
	.datab(\reg_file~1_combout ),
	.datac(\reg_file~0_combout ),
	.datad(\arithmetic_logic_unit|result [6]),
	.cin(gnd),
	.combout(\reg_file~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~17 .lut_mask = 16'hB383;
defparam \reg_file~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \reg_file~18 (
// Equation(s):
// \reg_file~18_combout  = (\reg_file~17_combout  & (((mdr[6])) # (!\instr_reg[13]~16_combout ))) # (!\reg_file~17_combout  & (\instr_reg[13]~16_combout  & ((\instr_reg[6]~14_combout ))))

	.dataa(\reg_file~17_combout ),
	.datab(\instr_reg[13]~16_combout ),
	.datac(mdr[6]),
	.datad(\instr_reg[6]~14_combout ),
	.cin(gnd),
	.combout(\reg_file~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~18 .lut_mask = 16'hE6A2;
defparam \reg_file~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \reg_file[16][6] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][6] .is_wysiwyg = "true";
defparam \reg_file[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \s_bus[6]~73 (
// Equation(s):
// \s_bus[6]~73_combout  = (\ctrl_unit|alu_rnum_src [0] & (((\ctrl_unit|alu_rnum_src [2])))) # (!\ctrl_unit|alu_rnum_src [0] & ((\ctrl_unit|alu_rnum_src [2] & (\reg_file[14][6]~q )) # (!\ctrl_unit|alu_rnum_src [2] & ((\reg_file[10][6]~q )))))

	.dataa(\reg_file[14][6]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[10][6]~q ),
	.datad(\ctrl_unit|alu_rnum_src [2]),
	.cin(gnd),
	.combout(\s_bus[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~73 .lut_mask = 16'hEE30;
defparam \s_bus[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \s_bus[6]~74 (
// Equation(s):
// \s_bus[6]~74_combout  = (\s_bus[6]~73_combout  & ((\reg_file[15][6]~q ) # ((!\ctrl_unit|alu_rnum_src [0])))) # (!\s_bus[6]~73_combout  & (((\ctrl_unit|alu_rnum_src [0] & \reg_file[11][6]~q ))))

	.dataa(\s_bus[6]~73_combout ),
	.datab(\reg_file[15][6]~q ),
	.datac(\ctrl_unit|alu_rnum_src [0]),
	.datad(\reg_file[11][6]~q ),
	.cin(gnd),
	.combout(\s_bus[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~74 .lut_mask = 16'hDA8A;
defparam \s_bus[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \s_bus[6]~66 (
// Equation(s):
// \s_bus[6]~66_combout  = (\ctrl_unit|alu_rnum_src [2] & (\ctrl_unit|alu_rnum_src [0])) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & ((\reg_file[3][6]~q ))) # (!\ctrl_unit|alu_rnum_src [0] & (\reg_file[2][6]~q ))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[2][6]~q ),
	.datad(\reg_file[3][6]~q ),
	.cin(gnd),
	.combout(\s_bus[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~66 .lut_mask = 16'hDC98;
defparam \s_bus[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \s_bus[6]~67 (
// Equation(s):
// \s_bus[6]~67_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[6]~66_combout  & ((\reg_file[7][6]~q ))) # (!\s_bus[6]~66_combout  & (\reg_file[6][6]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[6]~66_combout ))))

	.dataa(\reg_file[6][6]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[7][6]~q ),
	.datad(\s_bus[6]~66_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~67 .lut_mask = 16'hF388;
defparam \s_bus[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \s_bus[6]~68 (
// Equation(s):
// \s_bus[6]~68_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\reg_file[12][6]~q ) # ((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & (((\reg_file[8][6]~q  & !\ctrl_unit|alu_rnum_src [0]))))

	.dataa(\reg_file[12][6]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\reg_file[8][6]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~68 .lut_mask = 16'hCCB8;
defparam \s_bus[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \s_bus[6]~69 (
// Equation(s):
// \s_bus[6]~69_combout  = (\ctrl_unit|alu_rnum_src [0] & ((\s_bus[6]~68_combout  & ((\reg_file[13][6]~q ))) # (!\s_bus[6]~68_combout  & (\reg_file[9][6]~q )))) # (!\ctrl_unit|alu_rnum_src [0] & (((\s_bus[6]~68_combout ))))

	.dataa(\reg_file[9][6]~q ),
	.datab(\ctrl_unit|alu_rnum_src [0]),
	.datac(\reg_file[13][6]~q ),
	.datad(\s_bus[6]~68_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~69 .lut_mask = 16'hF388;
defparam \s_bus[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \s_bus[6]~70 (
// Equation(s):
// \s_bus[6]~70_combout  = (\ctrl_unit|alu_rnum_src [2] & (((\ctrl_unit|alu_rnum_src [0])))) # (!\ctrl_unit|alu_rnum_src [2] & ((\ctrl_unit|alu_rnum_src [0] & (\reg_file[1][6]~q )) # (!\ctrl_unit|alu_rnum_src [0] & ((\reg_file[0][6]~q )))))

	.dataa(\ctrl_unit|alu_rnum_src [2]),
	.datab(\reg_file[1][6]~q ),
	.datac(\reg_file[0][6]~q ),
	.datad(\ctrl_unit|alu_rnum_src [0]),
	.cin(gnd),
	.combout(\s_bus[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~70 .lut_mask = 16'hEE50;
defparam \s_bus[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \s_bus[6]~71 (
// Equation(s):
// \s_bus[6]~71_combout  = (\ctrl_unit|alu_rnum_src [2] & ((\s_bus[6]~70_combout  & ((\reg_file[5][6]~q ))) # (!\s_bus[6]~70_combout  & (\reg_file[4][6]~q )))) # (!\ctrl_unit|alu_rnum_src [2] & (((\s_bus[6]~70_combout ))))

	.dataa(\reg_file[4][6]~q ),
	.datab(\ctrl_unit|alu_rnum_src [2]),
	.datac(\s_bus[6]~70_combout ),
	.datad(\reg_file[5][6]~q ),
	.cin(gnd),
	.combout(\s_bus[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~71 .lut_mask = 16'hF838;
defparam \s_bus[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \s_bus[6]~72 (
// Equation(s):
// \s_bus[6]~72_combout  = (\ctrl_unit|alu_rnum_src [3] & ((\ctrl_unit|alu_rnum_src [1]) # ((\s_bus[6]~69_combout )))) # (!\ctrl_unit|alu_rnum_src [3] & (!\ctrl_unit|alu_rnum_src [1] & ((\s_bus[6]~71_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [3]),
	.datab(\ctrl_unit|alu_rnum_src [1]),
	.datac(\s_bus[6]~69_combout ),
	.datad(\s_bus[6]~71_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~72 .lut_mask = 16'hB9A8;
defparam \s_bus[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \s_bus[6]~75 (
// Equation(s):
// \s_bus[6]~75_combout  = (\ctrl_unit|alu_rnum_src [1] & ((\s_bus[6]~72_combout  & (\s_bus[6]~74_combout )) # (!\s_bus[6]~72_combout  & ((\s_bus[6]~67_combout ))))) # (!\ctrl_unit|alu_rnum_src [1] & (((\s_bus[6]~72_combout ))))

	.dataa(\ctrl_unit|alu_rnum_src [1]),
	.datab(\s_bus[6]~74_combout ),
	.datac(\s_bus[6]~67_combout ),
	.datad(\s_bus[6]~72_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~75 .lut_mask = 16'hDDA0;
defparam \s_bus[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \s_bus[6]~76 (
// Equation(s):
// \s_bus[6]~76_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][6]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[6]~75_combout ))))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\ctrl_unit|alu_rnum_src [4]),
	.datac(\reg_file[16][6]~q ),
	.datad(\s_bus[6]~75_combout ),
	.cin(gnd),
	.combout(\s_bus[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[6]~76 .lut_mask = 16'hFBEA;
defparam \s_bus[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~10_combout  = (\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Reg3 [5])) # (!\ctrl_unit|alu_op [2] & ((\s_bus[6]~76_combout )))

	.dataa(\arithmetic_logic_unit|Reg3 [5]),
	.datab(gnd),
	.datac(\s_bus[6]~76_combout ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~10 .lut_mask = 16'hAAF0;
defparam \arithmetic_logic_unit|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~12_combout  = (\ctrl_unit|alu_op [0] & (\Mux31~9_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|ShiftLeft0~1_combout )))

	.dataa(\Mux31~9_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|ShiftLeft0~1_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~12 .lut_mask = 16'hAAF0;
defparam \arithmetic_logic_unit|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~0_combout  = (!\Mux30~9_combout  & (\Mux29~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout ))

	.dataa(gnd),
	.datab(\Mux30~9_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~0 .lut_mask = 16'h0030;
defparam \arithmetic_logic_unit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~2_combout  = (\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Mux14~0_combout  & (\s_bus[5]~65_combout ))) # (!\ctrl_unit|alu_op [1] & (((\s_bus[5]~65_combout ) # (\Mux26~9_combout ))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\arithmetic_logic_unit|Mux14~0_combout ),
	.datac(\s_bus[5]~65_combout ),
	.datad(\Mux26~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~2 .lut_mask = 16'hD5D0;
defparam \arithmetic_logic_unit|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~13_combout  = (\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux14~12_combout )))) # (!\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Mux14~2_combout  & ((\arithmetic_logic_unit|Mux14~12_combout ) # (!\ctrl_unit|alu_op 
// [1]))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux14~12_combout ),
	.datad(\arithmetic_logic_unit|Mux14~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~13 .lut_mask = 16'hF1C0;
defparam \arithmetic_logic_unit|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~1_combout  = (\arithmetic_logic_unit|Mux14~0_combout  & (\s_bus[5]~65_combout  $ (\ctrl_unit|alu_op [1])))

	.dataa(\s_bus[5]~65_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Mux14~0_combout ),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~1 .lut_mask = 16'h50A0;
defparam \arithmetic_logic_unit|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~3_combout  = (\ctrl_unit|alu_op [2] & (\s_bus[5]~65_combout  $ (((\arithmetic_logic_unit|Mux14~13_combout  & \arithmetic_logic_unit|Mux14~1_combout ))))) # (!\ctrl_unit|alu_op [2] & (\arithmetic_logic_unit|Mux14~13_combout ))

	.dataa(\arithmetic_logic_unit|Mux14~13_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\s_bus[5]~65_combout ),
	.datad(\arithmetic_logic_unit|Mux14~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~3 .lut_mask = 16'h6AE2;
defparam \arithmetic_logic_unit|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~5_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [1] & (\Mux26~9_combout  & \s_bus[5]~65_combout )) # (!\ctrl_unit|alu_op [1] & (\Mux26~9_combout  $ (\s_bus[5]~65_combout )))))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(\Mux26~9_combout ),
	.datac(\s_bus[5]~65_combout ),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~5 .lut_mask = 16'h9400;
defparam \arithmetic_logic_unit|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~4_combout  = (\arithmetic_logic_unit|Reg3[11]~19_combout  & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add12~10_combout ))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add11~10_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~19_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|Add11~10_combout ),
	.datad(\arithmetic_logic_unit|Add12~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~4 .lut_mask = 16'hA820;
defparam \arithmetic_logic_unit|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~6_combout  = (\arithmetic_logic_unit|Mux14~5_combout ) # (\arithmetic_logic_unit|Mux14~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Mux14~5_combout ),
	.datad(\arithmetic_logic_unit|Mux14~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~6 .lut_mask = 16'hFFF0;
defparam \arithmetic_logic_unit|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~0_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add4~10_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add11~10_combout ))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Add11~10_combout ),
	.datad(\arithmetic_logic_unit|Add4~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~0 .lut_mask = 16'hFA50;
defparam \arithmetic_logic_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~2_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add1~10_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add0~2_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add0~2_combout ),
	.datac(\arithmetic_logic_unit|Add1~10_combout ),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~2 .lut_mask = 16'hF0CC;
defparam \arithmetic_logic_unit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~1_combout  = (\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add3~10_combout ))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add2~10_combout ))

	.dataa(\arithmetic_logic_unit|Add2~10_combout ),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Add3~10_combout ),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~1 .lut_mask = 16'hF0AA;
defparam \arithmetic_logic_unit|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~7_combout  = (\ctrl_unit|alu_op [2] & (((\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~1_combout ))) # (!\ctrl_unit|alu_op [0] & 
// (\arithmetic_logic_unit|Mux4~2_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~2_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Mux4~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~7 .lut_mask = 16'hF2C2;
defparam \arithmetic_logic_unit|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~3_combout  = (\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add5~10_combout )) # (!\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add12~10_combout )))

	.dataa(\ctrl_unit|alu_op [1]),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Add5~10_combout ),
	.datad(\arithmetic_logic_unit|Add12~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~3 .lut_mask = 16'hF5A0;
defparam \arithmetic_logic_unit|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~8_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux14~7_combout  & ((\arithmetic_logic_unit|Mux4~3_combout ))) # (!\arithmetic_logic_unit|Mux14~7_combout  & (\arithmetic_logic_unit|Mux4~0_combout )))) # 
// (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux14~7_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~0_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Mux14~7_combout ),
	.datad(\arithmetic_logic_unit|Mux4~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~8 .lut_mask = 16'hF838;
defparam \arithmetic_logic_unit|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~9_combout  = (\ctrl_unit|alu_op [4] & (\ctrl_unit|alu_op [3])) # (!\ctrl_unit|alu_op [4] & ((\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux14~6_combout )) # (!\ctrl_unit|alu_op [3] & 
// ((\arithmetic_logic_unit|Mux14~8_combout )))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux14~6_combout ),
	.datad(\arithmetic_logic_unit|Mux14~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~9 .lut_mask = 16'hD9C8;
defparam \arithmetic_logic_unit|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux14~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux14~11_combout  = (\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux14~9_combout  & (\arithmetic_logic_unit|Mux14~10_combout )) # (!\arithmetic_logic_unit|Mux14~9_combout  & ((\arithmetic_logic_unit|Mux14~3_combout ))))) # 
// (!\ctrl_unit|alu_op [4] & (((\arithmetic_logic_unit|Mux14~9_combout ))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\arithmetic_logic_unit|Mux14~10_combout ),
	.datac(\arithmetic_logic_unit|Mux14~3_combout ),
	.datad(\arithmetic_logic_unit|Mux14~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux14~11 .lut_mask = 16'hDDA0;
defparam \arithmetic_logic_unit|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \arithmetic_logic_unit|Reg3[5] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux14~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl_unit|alu_op [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[5] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \arithmetic_logic_unit|result[5]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[5]~feeder_combout  = \arithmetic_logic_unit|Reg3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\arithmetic_logic_unit|Reg3 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[5]~feeder .lut_mask = 16'hF0F0;
defparam \arithmetic_logic_unit|result[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \arithmetic_logic_unit|result[5] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[5] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \reg_file~15 (
// Equation(s):
// \reg_file~15_combout  = (\reg_file~1_combout  & (\byte_manipulator|dst_out [5] & ((\reg_file~0_combout )))) # (!\reg_file~1_combout  & (((\arithmetic_logic_unit|result [5]) # (!\reg_file~0_combout ))))

	.dataa(\byte_manipulator|dst_out [5]),
	.datab(\reg_file~1_combout ),
	.datac(\arithmetic_logic_unit|result [5]),
	.datad(\reg_file~0_combout ),
	.cin(gnd),
	.combout(\reg_file~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~15 .lut_mask = 16'hB833;
defparam \reg_file~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \reg_file~16 (
// Equation(s):
// \reg_file~16_combout  = (\reg_file~15_combout  & ((mdr[5]) # ((!\instr_reg[13]~16_combout )))) # (!\reg_file~15_combout  & (((\instr_reg[13]~16_combout  & \instr_reg[5]~2_combout ))))

	.dataa(\reg_file~15_combout ),
	.datab(mdr[5]),
	.datac(\instr_reg[13]~16_combout ),
	.datad(\instr_reg[5]~2_combout ),
	.cin(gnd),
	.combout(\reg_file~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~16 .lut_mask = 16'hDA8A;
defparam \reg_file~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \reg_file[16][5]~feeder (
// Equation(s):
// \reg_file[16][5]~feeder_combout  = \reg_file~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \reg_file[16][5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][5] .is_wysiwyg = "true";
defparam \reg_file[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \Mux90~0 (
// Equation(s):
// \Mux90~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[5][5]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[4][5]~q )))))

	.dataa(\reg_file[5][5]~q ),
	.datab(\reg_file[4][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~0 .lut_mask = 16'hFA0C;
defparam \Mux90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \Mux90~1 (
// Equation(s):
// \Mux90~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux90~0_combout  & (\reg_file[7][5]~q )) # (!\Mux90~0_combout  & ((\reg_file[6][5]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux90~0_combout ))))

	.dataa(\reg_file[7][5]~q ),
	.datab(\reg_file[6][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux90~0_combout ),
	.cin(gnd),
	.combout(\Mux90~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~1 .lut_mask = 16'hAFC0;
defparam \Mux90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \Mux90~7 (
// Equation(s):
// \Mux90~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[13][5]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[12][5]~q )))))

	.dataa(\reg_file[13][5]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[12][5]~q ),
	.cin(gnd),
	.combout(\Mux90~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~7 .lut_mask = 16'hE3E0;
defparam \Mux90~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \Mux90~8 (
// Equation(s):
// \Mux90~8_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux90~7_combout  & (\reg_file[15][5]~q )) # (!\Mux90~7_combout  & ((\reg_file[14][5]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux90~7_combout ))))

	.dataa(\reg_file[15][5]~q ),
	.datab(\reg_file[14][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux90~7_combout ),
	.cin(gnd),
	.combout(\Mux90~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~8 .lut_mask = 16'hAFC0;
defparam \Mux90~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \Mux90~2 (
// Equation(s):
// \Mux90~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[10][5]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[8][5]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[10][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[8][5]~q ),
	.cin(gnd),
	.combout(\Mux90~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~2 .lut_mask = 16'hE5E0;
defparam \Mux90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \Mux90~3 (
// Equation(s):
// \Mux90~3_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux90~2_combout  & ((\reg_file[11][5]~q ))) # (!\Mux90~2_combout  & (\reg_file[9][5]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux90~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[9][5]~q ),
	.datac(\Mux90~2_combout ),
	.datad(\reg_file[11][5]~q ),
	.cin(gnd),
	.combout(\Mux90~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~3 .lut_mask = 16'hF858;
defparam \Mux90~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \Mux90~4 (
// Equation(s):
// \Mux90~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[2][5]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[0][5]~q )))))

	.dataa(\reg_file[2][5]~q ),
	.datab(\reg_file[0][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux90~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~4 .lut_mask = 16'hFA0C;
defparam \Mux90~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \Mux90~5 (
// Equation(s):
// \Mux90~5_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux90~4_combout  & (\reg_file[3][5]~q )) # (!\Mux90~4_combout  & ((\reg_file[1][5]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux90~4_combout ))))

	.dataa(\reg_file[3][5]~q ),
	.datab(\reg_file[1][5]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\Mux90~4_combout ),
	.cin(gnd),
	.combout(\Mux90~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~5 .lut_mask = 16'hAFC0;
defparam \Mux90~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \Mux90~6 (
// Equation(s):
// \Mux90~6_combout  = (\ctrl_unit|dbus_rnum_src [2] & (\ctrl_unit|dbus_rnum_src [3])) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3] & (\Mux90~3_combout )) # (!\ctrl_unit|dbus_rnum_src [3] & ((\Mux90~5_combout )))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux90~3_combout ),
	.datad(\Mux90~5_combout ),
	.cin(gnd),
	.combout(\Mux90~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~6 .lut_mask = 16'hD9C8;
defparam \Mux90~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \Mux90~9 (
// Equation(s):
// \Mux90~9_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux90~6_combout  & ((\Mux90~8_combout ))) # (!\Mux90~6_combout  & (\Mux90~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux90~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\Mux90~1_combout ),
	.datac(\Mux90~8_combout ),
	.datad(\Mux90~6_combout ),
	.cin(gnd),
	.combout(\Mux90~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~9 .lut_mask = 16'hF588;
defparam \Mux90~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \instr_reg[5]~2 (
// Equation(s):
// \instr_reg[5]~2_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][5]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux90~9_combout )))

	.dataa(\reg_file[16][5]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\Mux90~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[5]~2 .lut_mask = 16'hBB88;
defparam \instr_reg[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N11
dffeas \instr_reg[5] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[5]~2_combout ),
	.asdata(mdr[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[5] .is_wysiwyg = "true";
defparam \instr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \ID|ImByte[2]~feeder (
// Equation(s):
// \ID|ImByte[2]~feeder_combout  = instr_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|ImByte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[2]~feeder .lut_mask = 16'hF0F0;
defparam \ID|ImByte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N13
dffeas \ID|ImByte[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[2] .is_wysiwyg = "true";
defparam \ID|ImByte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \byte_manipulator|dst_val[10]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[10]~feeder_combout  = \ID|ImByte [2]

	.dataa(gnd),
	.datab(\ID|ImByte [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[10]~feeder .lut_mask = 16'hCCCC;
defparam \byte_manipulator|dst_val[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N25
dffeas \byte_manipulator|dst_val[10] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [10]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[10] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \byte_manipulator|Mux5~0 (
// Equation(s):
// \byte_manipulator|Mux5~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [2])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [10])))

	.dataa(gnd),
	.datab(\ID|ImByte [2]),
	.datac(\byte_manipulator|dst_val [10]),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux5~0 .lut_mask = 16'hCCF0;
defparam \byte_manipulator|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N3
dffeas \byte_manipulator|dst_val[2] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[2] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \byte_manipulator|dst_out[2]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[2]~feeder_combout  = \byte_manipulator|dst_val [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\byte_manipulator|dst_val [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[2]~feeder .lut_mask = 16'hF0F0;
defparam \byte_manipulator|dst_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \byte_manipulator|dst_out[2] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[2] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \reg_file~9 (
// Equation(s):
// \reg_file~9_combout  = (\reg_file~0_combout  & ((\reg_file~1_combout  & (\byte_manipulator|dst_out [2])) # (!\reg_file~1_combout  & ((\arithmetic_logic_unit|result [2]))))) # (!\reg_file~0_combout  & (((!\reg_file~1_combout ))))

	.dataa(\byte_manipulator|dst_out [2]),
	.datab(\reg_file~0_combout ),
	.datac(\arithmetic_logic_unit|result [2]),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~9 .lut_mask = 16'h88F3;
defparam \reg_file~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \reg_file~10 (
// Equation(s):
// \reg_file~10_combout  = (\reg_file~9_combout  & ((mdr[2]) # ((!\instr_reg[13]~16_combout )))) # (!\reg_file~9_combout  & (((\instr_reg[13]~16_combout  & \instr_reg[2]~13_combout ))))

	.dataa(\reg_file~9_combout ),
	.datab(mdr[2]),
	.datac(\instr_reg[13]~16_combout ),
	.datad(\instr_reg[2]~13_combout ),
	.cin(gnd),
	.combout(\reg_file~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~10 .lut_mask = 16'hDA8A;
defparam \reg_file~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \reg_file[15][2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[15][0]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[15][2] .is_wysiwyg = "true";
defparam \reg_file[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \Mux29~7 (
// Equation(s):
// \Mux29~7_combout  = (\ctrl_unit|alu_rnum_dst [1] & (\ctrl_unit|alu_rnum_dst [0])) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[13][2]~q ))) # (!\ctrl_unit|alu_rnum_dst [0] & (\reg_file[12][2]~q ))))

	.dataa(\ctrl_unit|alu_rnum_dst [1]),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\reg_file[12][2]~q ),
	.datad(\reg_file[13][2]~q ),
	.cin(gnd),
	.combout(\Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~7 .lut_mask = 16'hDC98;
defparam \Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \Mux29~8 (
// Equation(s):
// \Mux29~8_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux29~7_combout  & (\reg_file[15][2]~q )) # (!\Mux29~7_combout  & ((\reg_file[14][2]~q ))))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux29~7_combout ))))

	.dataa(\reg_file[15][2]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\reg_file[14][2]~q ),
	.datad(\Mux29~7_combout ),
	.cin(gnd),
	.combout(\Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~8 .lut_mask = 16'hBBC0;
defparam \Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & (\reg_file[10][2]~q )) # (!\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[8][2]~q )))))

	.dataa(\reg_file[10][2]~q ),
	.datab(\reg_file[8][2]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\ctrl_unit|alu_rnum_dst [1]),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hFA0C;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux29~0_combout  & ((\reg_file[11][2]~q ))) # (!\Mux29~0_combout  & (\reg_file[9][2]~q )))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux29~0_combout ))))

	.dataa(\reg_file[9][2]~q ),
	.datab(\reg_file[11][2]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\Mux29~0_combout ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hCFA0;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\ctrl_unit|alu_rnum_dst [1] & (((\ctrl_unit|alu_rnum_dst [0])))) # (!\ctrl_unit|alu_rnum_dst [1] & ((\ctrl_unit|alu_rnum_dst [0] & (\reg_file[5][2]~q )) # (!\ctrl_unit|alu_rnum_dst [0] & ((\reg_file[4][2]~q )))))

	.dataa(\reg_file[5][2]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [1]),
	.datac(\ctrl_unit|alu_rnum_dst [0]),
	.datad(\reg_file[4][2]~q ),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hE3E0;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\ctrl_unit|alu_rnum_dst [1] & ((\Mux29~2_combout  & ((\reg_file[7][2]~q ))) # (!\Mux29~2_combout  & (\reg_file[6][2]~q )))) # (!\ctrl_unit|alu_rnum_dst [1] & (((\Mux29~2_combout ))))

	.dataa(\reg_file[6][2]~q ),
	.datab(\reg_file[7][2]~q ),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\Mux29~2_combout ),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hCFA0;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = (\ctrl_unit|alu_rnum_dst [0] & (((\ctrl_unit|alu_rnum_dst [1])))) # (!\ctrl_unit|alu_rnum_dst [0] & ((\ctrl_unit|alu_rnum_dst [1] & ((\reg_file[2][2]~q ))) # (!\ctrl_unit|alu_rnum_dst [1] & (\reg_file[0][2]~q ))))

	.dataa(\reg_file[0][2]~q ),
	.datab(\ctrl_unit|alu_rnum_dst [0]),
	.datac(\ctrl_unit|alu_rnum_dst [1]),
	.datad(\reg_file[2][2]~q ),
	.cin(gnd),
	.combout(\Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = 16'hF2C2;
defparam \Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \Mux29~5 (
// Equation(s):
// \Mux29~5_combout  = (\ctrl_unit|alu_rnum_dst [0] & ((\Mux29~4_combout  & (\reg_file[3][2]~q )) # (!\Mux29~4_combout  & ((\reg_file[1][2]~q ))))) # (!\ctrl_unit|alu_rnum_dst [0] & (((\Mux29~4_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [0]),
	.datab(\reg_file[3][2]~q ),
	.datac(\reg_file[1][2]~q ),
	.datad(\Mux29~4_combout ),
	.cin(gnd),
	.combout(\Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~5 .lut_mask = 16'hDDA0;
defparam \Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \Mux29~6 (
// Equation(s):
// \Mux29~6_combout  = (\ctrl_unit|alu_rnum_dst [3] & (\ctrl_unit|alu_rnum_dst [2])) # (!\ctrl_unit|alu_rnum_dst [3] & ((\ctrl_unit|alu_rnum_dst [2] & (\Mux29~3_combout )) # (!\ctrl_unit|alu_rnum_dst [2] & ((\Mux29~5_combout )))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\ctrl_unit|alu_rnum_dst [2]),
	.datac(\Mux29~3_combout ),
	.datad(\Mux29~5_combout ),
	.cin(gnd),
	.combout(\Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~6 .lut_mask = 16'hD9C8;
defparam \Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \Mux29~9 (
// Equation(s):
// \Mux29~9_combout  = (\ctrl_unit|alu_rnum_dst [3] & ((\Mux29~6_combout  & (\Mux29~8_combout )) # (!\Mux29~6_combout  & ((\Mux29~1_combout ))))) # (!\ctrl_unit|alu_rnum_dst [3] & (((\Mux29~6_combout ))))

	.dataa(\ctrl_unit|alu_rnum_dst [3]),
	.datab(\Mux29~8_combout ),
	.datac(\Mux29~1_combout ),
	.datad(\Mux29~6_combout ),
	.cin(gnd),
	.combout(\Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~9 .lut_mask = 16'hDDA0;
defparam \Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~5_combout  = (\Mux29~9_combout  & (\Mux31~9_combout  & \Mux30~9_combout ))

	.dataa(gnd),
	.datab(\Mux29~9_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\Mux30~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~5 .lut_mask = 16'hC000;
defparam \arithmetic_logic_unit|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~6_combout  = (\arithmetic_logic_unit|LessThan4~0_combout  & (((\ctrl_unit|alu_op [0])))) # (!\arithmetic_logic_unit|LessThan4~0_combout  & (\arithmetic_logic_unit|Mux12~5_combout  & ((\ctrl_unit|alu_op [0]) # 
// (\arithmetic_logic_unit|Reg3[11]~14_combout ))))

	.dataa(\arithmetic_logic_unit|Mux12~5_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~6 .lut_mask = 16'hCAC8;
defparam \arithmetic_logic_unit|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~7_combout  = (\ctrl_unit|alu_op [1] & ((\s_bus[7]~87_combout ))) # (!\ctrl_unit|alu_op [1] & (\Mux24~9_combout  & !\s_bus[7]~87_combout ))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\Mux24~9_combout ),
	.datad(\s_bus[7]~87_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~7 .lut_mask = 16'hCC30;
defparam \arithmetic_logic_unit|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~8_combout  = (\arithmetic_logic_unit|Mux12~7_combout  & ((\ctrl_unit|alu_op [2] $ (!\s_bus[7]~87_combout )))) # (!\arithmetic_logic_unit|Mux12~7_combout  & (\s_bus[7]~87_combout  & ((!\ctrl_unit|alu_op [2]) # 
// (!\arithmetic_logic_unit|Mux12~6_combout ))))

	.dataa(\arithmetic_logic_unit|Mux12~6_combout ),
	.datab(\arithmetic_logic_unit|Mux12~7_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\s_bus[7]~87_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~8 .lut_mask = 16'hD30C;
defparam \arithmetic_logic_unit|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~2_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & (\ctrl_unit|psw [0])) # (!\ctrl_unit|alu_op [1] & ((\s_bus[6]~76_combout )))))

	.dataa(\ctrl_unit|psw [0]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\s_bus[6]~76_combout ),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~2 .lut_mask = 16'h88C0;
defparam \arithmetic_logic_unit|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~13_combout  = (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux12~2_combout ) # ((\s_bus[8]~98_combout  & !\ctrl_unit|alu_op [0]))))

	.dataa(\arithmetic_logic_unit|Mux12~2_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\s_bus[8]~98_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~13 .lut_mask = 16'h2232;
defparam \arithmetic_logic_unit|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~3_combout  = (\Mux31~9_combout  & (\Mux30~9_combout  & (\Mux29~9_combout  & !\arithmetic_logic_unit|LessThan4~0_combout )))

	.dataa(\Mux31~9_combout ),
	.datab(\Mux30~9_combout ),
	.datac(\Mux29~9_combout ),
	.datad(\arithmetic_logic_unit|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~3 .lut_mask = 16'h0080;
defparam \arithmetic_logic_unit|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~4_combout  = (\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|LessThan4~0_combout ) # (\arithmetic_logic_unit|Mux12~3_combout )))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Reg3[11]~14_combout  & 
// ((\arithmetic_logic_unit|Mux12~3_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\arithmetic_logic_unit|LessThan4~0_combout ),
	.datad(\arithmetic_logic_unit|Mux12~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~4 .lut_mask = 16'hEEC0;
defparam \arithmetic_logic_unit|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~12_combout  = (\arithmetic_logic_unit|Mux12~4_combout  & ((\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [2] & ((\s_bus[7]~87_combout )))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Mux12~4_combout ),
	.datad(\s_bus[7]~87_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~12 .lut_mask = 16'hD080;
defparam \arithmetic_logic_unit|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~14_combout  = (\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux12~13_combout )))) # (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux12~8_combout ) # ((\arithmetic_logic_unit|Mux12~12_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|Mux12~8_combout ),
	.datac(\arithmetic_logic_unit|Mux12~13_combout ),
	.datad(\arithmetic_logic_unit|Mux12~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~14 .lut_mask = 16'hF5E4;
defparam \arithmetic_logic_unit|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Add12~14 (
// Equation(s):
// \arithmetic_logic_unit|Add12~14_combout  = \s_bus[7]~87_combout  $ (\arithmetic_logic_unit|Add12~13  $ (!\Mux24~9_combout ))

	.dataa(gnd),
	.datab(\s_bus[7]~87_combout ),
	.datac(gnd),
	.datad(\Mux24~9_combout ),
	.cin(\arithmetic_logic_unit|Add12~13 ),
	.combout(\arithmetic_logic_unit|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add12~14 .lut_mask = 16'h3CC3;
defparam \arithmetic_logic_unit|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~4_combout  = (\ctrl_unit|alu_op [1] & ((\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Add12~14_combout ))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Add11~14_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~14_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add12~14_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~4 .lut_mask = 16'hC088;
defparam \arithmetic_logic_unit|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~9_combout  = (\Mux24~9_combout  & (\ctrl_unit|alu_op [1] $ (!\s_bus[7]~87_combout ))) # (!\Mux24~9_combout  & (!\ctrl_unit|alu_op [1] & \s_bus[7]~87_combout ))

	.dataa(\Mux24~9_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(gnd),
	.datad(\s_bus[7]~87_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~9 .lut_mask = 16'h9922;
defparam \arithmetic_logic_unit|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Add2~14 (
// Equation(s):
// \arithmetic_logic_unit|Add2~14_combout  = \Mux24~9_combout  $ (\arithmetic_logic_unit|Add2~13  $ (\s_bus[7]~87_combout ))

	.dataa(\Mux24~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_bus[7]~87_combout ),
	.cin(\arithmetic_logic_unit|Add2~13 ),
	.combout(\arithmetic_logic_unit|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add2~14 .lut_mask = 16'hA55A;
defparam \arithmetic_logic_unit|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Add3~14 (
// Equation(s):
// \arithmetic_logic_unit|Add3~14_combout  = \arithmetic_logic_unit|Add3~13  $ (\arithmetic_logic_unit|Add2~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Add2~14_combout ),
	.cin(\arithmetic_logic_unit|Add3~13 ),
	.combout(\arithmetic_logic_unit|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add3~14 .lut_mask = 16'h0FF0;
defparam \arithmetic_logic_unit|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~7_combout  = (\ctrl_unit|alu_op [1] & (((\ctrl_unit|alu_op [0]) # (\arithmetic_logic_unit|Add1~14_combout )))) # (!\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add0~6_combout  & (!\ctrl_unit|alu_op [0])))

	.dataa(\arithmetic_logic_unit|Add0~6_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~7 .lut_mask = 16'hCEC2;
defparam \arithmetic_logic_unit|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~8_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~7_combout  & ((\arithmetic_logic_unit|Add3~14_combout ))) # (!\arithmetic_logic_unit|Mux4~7_combout  & (\arithmetic_logic_unit|Add2~14_combout )))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux4~7_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Add2~14_combout ),
	.datac(\arithmetic_logic_unit|Add3~14_combout ),
	.datad(\arithmetic_logic_unit|Mux4~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~8 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Add5~14 (
// Equation(s):
// \arithmetic_logic_unit|Add5~14_combout  = \arithmetic_logic_unit|Add12~14_combout  $ (\arithmetic_logic_unit|Add5~13 )

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Add12~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\arithmetic_logic_unit|Add5~13 ),
	.combout(\arithmetic_logic_unit|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add5~14 .lut_mask = 16'h3C3C;
defparam \arithmetic_logic_unit|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~5_combout  = (\ctrl_unit|alu_op [0] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add4~14_combout ))) # (!\ctrl_unit|alu_op [1] & 
// (\arithmetic_logic_unit|Add11~14_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|Add11~14_combout ),
	.datad(\arithmetic_logic_unit|Add4~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~5 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~6_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~5_combout  & ((\arithmetic_logic_unit|Add5~14_combout ))) # (!\arithmetic_logic_unit|Mux4~5_combout  & (\arithmetic_logic_unit|Add12~14_combout )))) # 
// (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux4~5_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Add12~14_combout ),
	.datac(\arithmetic_logic_unit|Add5~14_combout ),
	.datad(\arithmetic_logic_unit|Mux4~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~6 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~9_combout  = (\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3]) # ((\arithmetic_logic_unit|Mux4~6_combout )))) # (!\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux4~8_combout )))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux4~8_combout ),
	.datad(\arithmetic_logic_unit|Mux4~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~9 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~10_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux12~9_combout  & ((\arithmetic_logic_unit|Mux4~9_combout ))) # (!\arithmetic_logic_unit|Mux12~9_combout  & (\arithmetic_logic_unit|Mux4~4_combout )))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux12~9_combout ))))

	.dataa(\arithmetic_logic_unit|Mux4~4_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux4~9_combout ),
	.datad(\arithmetic_logic_unit|Mux12~9_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~10 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux12~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux12~11_combout  = (!\ctrl_unit|alu_op [5] & ((\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux12~14_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux12~10_combout )))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [5]),
	.datac(\arithmetic_logic_unit|Mux12~14_combout ),
	.datad(\arithmetic_logic_unit|Mux12~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux12~11 .lut_mask = 16'h3120;
defparam \arithmetic_logic_unit|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \arithmetic_logic_unit|Reg3[7] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux12~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[7] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \arithmetic_logic_unit|result[7]~feeder (
// Equation(s):
// \arithmetic_logic_unit|result[7]~feeder_combout  = \arithmetic_logic_unit|Reg3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|result[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|result[7]~feeder .lut_mask = 16'hFF00;
defparam \arithmetic_logic_unit|result[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \arithmetic_logic_unit|result[7] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|result[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[7] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \mdr[7]~15 (
// Equation(s):
// \mdr[7]~15_combout  = (\reg_file~24_combout  & (\instr_reg[7]~3_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [7])))

	.dataa(\instr_reg[7]~3_combout ),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [7]),
	.cin(gnd),
	.combout(\mdr[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[7]~15 .lut_mask = 16'hBB88;
defparam \mdr[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 .lut_mask = 16'hFAF8;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N5
dffeas \mdr[7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[7]~15_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[7] .is_wysiwyg = "true";
defparam \mdr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \byte_manipulator|Mux0~0 (
// Equation(s):
// \byte_manipulator|Mux0~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & (\ID|ImByte [7])) # (!\byte_manipulator|dst_val[2]~0_combout  & ((\byte_manipulator|dst_val [15])))

	.dataa(\byte_manipulator|dst_val[2]~0_combout ),
	.datab(\ID|ImByte [7]),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [15]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux0~0 .lut_mask = 16'hDD88;
defparam \byte_manipulator|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N25
dffeas \byte_manipulator|dst_val[7] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[7] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \byte_manipulator|dst_out[7]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[7]~feeder_combout  = \byte_manipulator|dst_val [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [7]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[7]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \byte_manipulator|dst_out[7] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[7] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \reg_file~19 (
// Equation(s):
// \reg_file~19_combout  = (\reg_file~1_combout  & (\byte_manipulator|dst_out [7] & (\reg_file~0_combout ))) # (!\reg_file~1_combout  & (((\arithmetic_logic_unit|result [7]) # (!\reg_file~0_combout ))))

	.dataa(\reg_file~1_combout ),
	.datab(\byte_manipulator|dst_out [7]),
	.datac(\reg_file~0_combout ),
	.datad(\arithmetic_logic_unit|result [7]),
	.cin(gnd),
	.combout(\reg_file~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~19 .lut_mask = 16'hD585;
defparam \reg_file~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \reg_file~20 (
// Equation(s):
// \reg_file~20_combout  = (\instr_reg[13]~16_combout  & ((\reg_file~19_combout  & (mdr[7])) # (!\reg_file~19_combout  & ((\instr_reg[7]~3_combout ))))) # (!\instr_reg[13]~16_combout  & (((\reg_file~19_combout ))))

	.dataa(mdr[7]),
	.datab(\instr_reg[13]~16_combout ),
	.datac(\reg_file~19_combout ),
	.datad(\instr_reg[7]~3_combout ),
	.cin(gnd),
	.combout(\reg_file~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~20 .lut_mask = 16'hBCB0;
defparam \reg_file~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \reg_file[16][7]~feeder (
// Equation(s):
// \reg_file[16][7]~feeder_combout  = \reg_file~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_file~20_combout ),
	.cin(gnd),
	.combout(\reg_file[16][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file[16][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \reg_file[16][7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][7] .is_wysiwyg = "true";
defparam \reg_file[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \Mux88~0 (
// Equation(s):
// \Mux88~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (\ctrl_unit|dbus_rnum_src [0])) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[9][7]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[8][7]~q )))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[9][7]~q ),
	.datad(\reg_file[8][7]~q ),
	.cin(gnd),
	.combout(\Mux88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~0 .lut_mask = 16'hD9C8;
defparam \Mux88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \Mux88~1 (
// Equation(s):
// \Mux88~1_combout  = (\Mux88~0_combout  & (((\reg_file[11][7]~q ) # (!\ctrl_unit|dbus_rnum_src [1])))) # (!\Mux88~0_combout  & (\reg_file[10][7]~q  & ((\ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\Mux88~0_combout ),
	.datab(\reg_file[10][7]~q ),
	.datac(\reg_file[11][7]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux88~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~1 .lut_mask = 16'hE4AA;
defparam \Mux88~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \Mux88~7 (
// Equation(s):
// \Mux88~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[14][7]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[12][7]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[12][7]~q ),
	.datac(\reg_file[14][7]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux88~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~7 .lut_mask = 16'hAAE4;
defparam \Mux88~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \Mux88~8 (
// Equation(s):
// \Mux88~8_combout  = (\Mux88~7_combout  & ((\reg_file[15][7]~q ) # ((!\ctrl_unit|dbus_rnum_src [0])))) # (!\Mux88~7_combout  & (((\ctrl_unit|dbus_rnum_src [0] & \reg_file[13][7]~q ))))

	.dataa(\Mux88~7_combout ),
	.datab(\reg_file[15][7]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[13][7]~q ),
	.cin(gnd),
	.combout(\Mux88~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~8 .lut_mask = 16'hDA8A;
defparam \Mux88~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \Mux88~4 (
// Equation(s):
// \Mux88~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\reg_file[1][7]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[0][7]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[1][7]~q ),
	.datad(\reg_file[0][7]~q ),
	.cin(gnd),
	.combout(\Mux88~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~4 .lut_mask = 16'hB9A8;
defparam \Mux88~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \Mux88~5 (
// Equation(s):
// \Mux88~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux88~4_combout  & ((\reg_file[3][7]~q ))) # (!\Mux88~4_combout  & (\reg_file[2][7]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux88~4_combout ))))

	.dataa(\reg_file[2][7]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[3][7]~q ),
	.datad(\Mux88~4_combout ),
	.cin(gnd),
	.combout(\Mux88~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~5 .lut_mask = 16'hF388;
defparam \Mux88~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \Mux88~2 (
// Equation(s):
// \Mux88~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[6][7]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[4][7]~q ))))

	.dataa(\reg_file[4][7]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[6][7]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux88~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~2 .lut_mask = 16'hFC22;
defparam \Mux88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \Mux88~3 (
// Equation(s):
// \Mux88~3_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux88~2_combout  & (\reg_file[7][7]~q )) # (!\Mux88~2_combout  & ((\reg_file[5][7]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux88~2_combout ))))

	.dataa(\reg_file[7][7]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\Mux88~2_combout ),
	.datad(\reg_file[5][7]~q ),
	.cin(gnd),
	.combout(\Mux88~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~3 .lut_mask = 16'hBCB0;
defparam \Mux88~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \Mux88~6 (
// Equation(s):
// \Mux88~6_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\Mux88~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [2] & (!\ctrl_unit|dbus_rnum_src [3] & (\Mux88~5_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux88~5_combout ),
	.datad(\Mux88~3_combout ),
	.cin(gnd),
	.combout(\Mux88~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~6 .lut_mask = 16'hBA98;
defparam \Mux88~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \Mux88~9 (
// Equation(s):
// \Mux88~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux88~6_combout  & ((\Mux88~8_combout ))) # (!\Mux88~6_combout  & (\Mux88~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux88~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux88~1_combout ),
	.datac(\Mux88~8_combout ),
	.datad(\Mux88~6_combout ),
	.cin(gnd),
	.combout(\Mux88~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~9 .lut_mask = 16'hF588;
defparam \Mux88~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \instr_reg[7]~3 (
// Equation(s):
// \instr_reg[7]~3_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][7]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux88~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][7]~q ),
	.datac(gnd),
	.datad(\Mux88~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[7]~3 .lut_mask = 16'hDD88;
defparam \instr_reg[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N15
dffeas \instr_reg[7] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[7]~3_combout ),
	.asdata(mdr[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[7] .is_wysiwyg = "true";
defparam \instr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \ID|ImByte[4]~feeder (
// Equation(s):
// \ID|ImByte[4]~feeder_combout  = instr_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|ImByte[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[4]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N29
dffeas \ID|ImByte[4] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[4] .is_wysiwyg = "true";
defparam \ID|ImByte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \byte_manipulator|dst_val[12]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[12]~feeder_combout  = \ID|ImByte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|ImByte [4]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[12]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_val[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N21
dffeas \byte_manipulator|dst_val[12] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [12]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[12] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \byte_manipulator|Mux11~0 (
// Equation(s):
// \byte_manipulator|Mux11~0_combout  = (\ctrl_unit|bm_op [0] & (\ctrl_unit|bm_op [1] & \byte_manipulator|dst_val [12])) # (!\ctrl_unit|bm_op [0] & ((\ctrl_unit|bm_op [1]) # (\byte_manipulator|dst_val [12])))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [0]),
	.datac(\ctrl_unit|bm_op [1]),
	.datad(\byte_manipulator|dst_val [12]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux11~0 .lut_mask = 16'hF330;
defparam \byte_manipulator|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N3
dffeas \byte_manipulator|dst_out[12] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[12] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \reg_file~33 (
// Equation(s):
// \reg_file~33_combout  = (\reg_file~24_combout  & (((\instr_reg[12]~7_combout )))) # (!\reg_file~24_combout  & ((\byte_manipulator|dst_out [12]) # ((\Equal9~0_combout ))))

	.dataa(\reg_file~24_combout ),
	.datab(\byte_manipulator|dst_out [12]),
	.datac(\Equal9~0_combout ),
	.datad(\instr_reg[12]~7_combout ),
	.cin(gnd),
	.combout(\reg_file~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~33 .lut_mask = 16'hFE54;
defparam \reg_file~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \reg_file~34 (
// Equation(s):
// \reg_file~34_combout  = (\reg_file~33_combout  & ((\reg_file[7][8]~23_combout ) # ((mdr[12] & \reg_file[7][8]~22_combout )))) # (!\reg_file~33_combout  & (((mdr[12] & \reg_file[7][8]~22_combout ))))

	.dataa(\reg_file~33_combout ),
	.datab(\reg_file[7][8]~23_combout ),
	.datac(mdr[12]),
	.datad(\reg_file[7][8]~22_combout ),
	.cin(gnd),
	.combout(\reg_file~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~34 .lut_mask = 16'hF888;
defparam \reg_file~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \reg_file[16][12]~feeder (
// Equation(s):
// \reg_file[16][12]~feeder_combout  = \reg_file~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \reg_file[16][12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][12] .is_wysiwyg = "true";
defparam \reg_file[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \Mux83~7 (
// Equation(s):
// \Mux83~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[7][12]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[3][12]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[7][12]~q ),
	.datac(\reg_file[3][12]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux83~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~7 .lut_mask = 16'hAAD8;
defparam \Mux83~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \Mux83~8 (
// Equation(s):
// \Mux83~8_combout  = (\Mux83~7_combout  & (((\reg_file[15][12]~q ) # (!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux83~7_combout  & (\reg_file[11][12]~q  & ((\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[11][12]~q ),
	.datab(\reg_file[15][12]~q ),
	.datac(\Mux83~7_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux83~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~8 .lut_mask = 16'hCAF0;
defparam \Mux83~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \Mux83~0 (
// Equation(s):
// \Mux83~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[6][12]~q ) # (\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[2][12]~q  & ((!\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[2][12]~q ),
	.datab(\reg_file[6][12]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~0 .lut_mask = 16'hF0CA;
defparam \Mux83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \Mux83~1 (
// Equation(s):
// \Mux83~1_combout  = (\Mux83~0_combout  & ((\reg_file[14][12]~q ) # ((!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux83~0_combout  & (((\reg_file[10][12]~q  & \ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\Mux83~0_combout ),
	.datab(\reg_file[14][12]~q ),
	.datac(\reg_file[10][12]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux83~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~1 .lut_mask = 16'hD8AA;
defparam \Mux83~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \Mux83~4 (
// Equation(s):
// \Mux83~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[4][12]~q ) # (\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[0][12]~q  & ((!\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[0][12]~q ),
	.datab(\reg_file[4][12]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux83~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~4 .lut_mask = 16'hF0CA;
defparam \Mux83~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \Mux83~5 (
// Equation(s):
// \Mux83~5_combout  = (\Mux83~4_combout  & ((\reg_file[12][12]~q ) # ((!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux83~4_combout  & (((\reg_file[8][12]~q  & \ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[12][12]~q ),
	.datab(\reg_file[8][12]~q ),
	.datac(\Mux83~4_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux83~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~5 .lut_mask = 16'hACF0;
defparam \Mux83~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \Mux83~2 (
// Equation(s):
// \Mux83~2_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[5][12]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[1][12]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[5][12]~q ),
	.datab(\reg_file[1][12]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux83~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~2 .lut_mask = 16'hF0AC;
defparam \Mux83~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \Mux83~3 (
// Equation(s):
// \Mux83~3_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux83~2_combout  & ((\reg_file[13][12]~q ))) # (!\Mux83~2_combout  & (\reg_file[9][12]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux83~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\reg_file[9][12]~q ),
	.datac(\reg_file[13][12]~q ),
	.datad(\Mux83~2_combout ),
	.cin(gnd),
	.combout(\Mux83~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~3 .lut_mask = 16'hF588;
defparam \Mux83~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \Mux83~6 (
// Equation(s):
// \Mux83~6_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1]) # ((\Mux83~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [1] & (\Mux83~5_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux83~5_combout ),
	.datad(\Mux83~3_combout ),
	.cin(gnd),
	.combout(\Mux83~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~6 .lut_mask = 16'hBA98;
defparam \Mux83~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \Mux83~9 (
// Equation(s):
// \Mux83~9_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux83~6_combout  & (\Mux83~8_combout )) # (!\Mux83~6_combout  & ((\Mux83~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux83~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\Mux83~8_combout ),
	.datac(\Mux83~1_combout ),
	.datad(\Mux83~6_combout ),
	.cin(gnd),
	.combout(\Mux83~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~9 .lut_mask = 16'hDDA0;
defparam \Mux83~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \instr_reg[12]~7 (
// Equation(s):
// \instr_reg[12]~7_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][12]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux83~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][12]~q ),
	.datac(gnd),
	.datad(\Mux83~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[12]~7 .lut_mask = 16'hDD88;
defparam \instr_reg[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \instr_reg[12] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[12]~7_combout ),
	.asdata(mdr[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[12] .is_wysiwyg = "true";
defparam \instr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \ID|T[2]~0 (
// Equation(s):
// \ID|T[2]~0_combout  = (instr_reg[12] & (!instr_reg[10] & (!instr_reg[11] & \ID|Decoder4~0_combout )))

	.dataa(instr_reg[12]),
	.datab(instr_reg[10]),
	.datac(instr_reg[11]),
	.datad(\ID|Decoder4~0_combout ),
	.cin(gnd),
	.combout(\ID|T[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[2]~0 .lut_mask = 16'h0200;
defparam \ID|T[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N9
dffeas \ID|C[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[3] .is_wysiwyg = "true";
defparam \ID|C[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \ctrl_unit|code[3]~5 (
// Equation(s):
// \ctrl_unit|code[3]~5_combout  = (\ID|OP [3] & (((\ID|C [3] & \ID|OP [0])))) # (!\ID|OP [3] & (!\ID|OP [4]))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ID|C [3]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~5 .lut_mask = 16'hD111;
defparam \ctrl_unit|code[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \ctrl_unit|code[3]~4 (
// Equation(s):
// \ctrl_unit|code[3]~4_combout  = (!\ID|OP [4] & (\ctrl_unit|Selector39~8_combout  & ((\ctrl_unit|code [3]) # (\ID|OP [3]))))

	.dataa(\ctrl_unit|code [3]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|Selector39~8_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~4 .lut_mask = 16'h3020;
defparam \ctrl_unit|code[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \ctrl_unit|code[3]~6 (
// Equation(s):
// \ctrl_unit|code[3]~6_combout  = (\ctrl_unit|code[3]~4_combout ) # ((\ID|OP [2] & (\ctrl_unit|code[3]~5_combout  & \ID|OP [1])))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|code[3]~5_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|code[3]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~6 .lut_mask = 16'hFF80;
defparam \ctrl_unit|code[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \ctrl_unit|code[3]~7 (
// Equation(s):
// \ctrl_unit|code[3]~7_combout  = (\ctrl_unit|code[3]~3_combout  & ((\ctrl_unit|code [3]) # ((!\ID|OP [5] & \ctrl_unit|code[3]~6_combout )))) # (!\ctrl_unit|code[3]~3_combout  & (!\ID|OP [5] & ((\ctrl_unit|code[3]~6_combout ))))

	.dataa(\ctrl_unit|code[3]~3_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|code [3]),
	.datad(\ctrl_unit|code[3]~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[3]~7 .lut_mask = 16'hB3A0;
defparam \ctrl_unit|code[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \ctrl_unit|code[0]~8 (
// Equation(s):
// \ctrl_unit|code[0]~8_combout  = (((\ID|OP [4]) # (!\ID|OP [3])) # (!\ID|OP [1])) # (!\ID|OP [2])

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~8 .lut_mask = 16'hF7FF;
defparam \ctrl_unit|code[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \ctrl_unit|code[0]~9 (
// Equation(s):
// \ctrl_unit|code[0]~9_combout  = (\ID|OP [0] & (((\ctrl_unit|code[0]~8_combout )))) # (!\ID|OP [0] & (((\ID|OP [3])) # (!\ctrl_unit|addr_rnum_src[0]~1_combout )))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|code[0]~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~9 .lut_mask = 16'hFB51;
defparam \ctrl_unit|code[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \ctrl_unit|code[0]~10 (
// Equation(s):
// \ctrl_unit|code[0]~10_combout  = (\ctrl_unit|code[0]~9_combout  & (\ctrl_unit|cpucycle [0] & \ctrl_unit|s_bus_ctrl~1_combout ))

	.dataa(\ctrl_unit|code[0]~9_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~10 .lut_mask = 16'h8080;
defparam \ctrl_unit|code[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N21
dffeas \ctrl_unit|code[3] (
	.clk(\Clock~combout ),
	.d(\ctrl_unit|code[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|code[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[3] .is_wysiwyg = "true";
defparam \ctrl_unit|code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \ctrl_unit|code[0]~12 (
// Equation(s):
// \ctrl_unit|code[0]~12_combout  = (\ID|OP [1] & (\ID|OP [2] $ (\ctrl_unit|code [0] $ (!\ID|OP [0])))) # (!\ID|OP [1] & ((\ctrl_unit|code [0] & ((\ID|OP [0]))) # (!\ctrl_unit|code [0] & (\ID|OP [2] & !\ID|OP [0]))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|code [0]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~12 .lut_mask = 16'h7886;
defparam \ctrl_unit|code[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N31
dffeas \ID|C[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[0] .is_wysiwyg = "true";
defparam \ID|C[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \ctrl_unit|Decoder0~1 (
// Equation(s):
// \ctrl_unit|Decoder0~1_combout  = (\ID|OP [0] & (\ID|OP [1] & (\ID|OP [3] & \ID|OP [2])))

	.dataa(\ID|OP [0]),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Decoder0~1 .lut_mask = 16'h8000;
defparam \ctrl_unit|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneive_lcell_comb \ctrl_unit|code[0]~11 (
// Equation(s):
// \ctrl_unit|code[0]~11_combout  = (\ID|C [0] & \ctrl_unit|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|C [0]),
	.datad(\ctrl_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~11 .lut_mask = 16'hF000;
defparam \ctrl_unit|code[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \ctrl_unit|code[0]~13 (
// Equation(s):
// \ctrl_unit|code[0]~13_combout  = (\ctrl_unit|code[0]~11_combout ) # ((\ctrl_unit|addr_rnum_src[0]~0_combout  & (\ctrl_unit|code[0]~12_combout  $ (\ctrl_unit|code [0]))))

	.dataa(\ctrl_unit|code[0]~12_combout ),
	.datab(\ctrl_unit|code[0]~11_combout ),
	.datac(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datad(\ctrl_unit|code [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~13 .lut_mask = 16'hDCEC;
defparam \ctrl_unit|code[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \ctrl_unit|code[0]~14 (
// Equation(s):
// \ctrl_unit|code[0]~14_combout  = (\ID|OP [5] & (\ctrl_unit|code[3]~3_combout  & ((\ctrl_unit|code [0])))) # (!\ID|OP [5] & ((\ctrl_unit|code[0]~13_combout ) # ((\ctrl_unit|code[3]~3_combout  & \ctrl_unit|code [0]))))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|code[3]~3_combout ),
	.datac(\ctrl_unit|code[0]~13_combout ),
	.datad(\ctrl_unit|code [0]),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~14 .lut_mask = 16'hDC50;
defparam \ctrl_unit|code[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \ctrl_unit|code[0]~feeder (
// Equation(s):
// \ctrl_unit|code[0]~feeder_combout  = \ctrl_unit|code[0]~14_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|code[0]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|code[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[0]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|code[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N9
dffeas \ctrl_unit|code[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|code[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|code[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[0] .is_wysiwyg = "true";
defparam \ctrl_unit|code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \ctrl_unit|Add2~0 (
// Equation(s):
// \ctrl_unit|Add2~0_combout  = \ID|OP [2] $ (((\ID|OP [0]) # (\ID|OP [1])))

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add2~0 .lut_mask = 16'h03FC;
defparam \ctrl_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneive_lcell_comb \ID|C[2]~feeder (
// Equation(s):
// \ID|C[2]~feeder_combout  = instr_reg[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[8]),
	.cin(gnd),
	.combout(\ID|C[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|C[2]~feeder .lut_mask = 16'hFF00;
defparam \ID|C[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N21
dffeas \ID|C[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|C[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[2] .is_wysiwyg = "true";
defparam \ID|C[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \ctrl_unit|Selector58~0 (
// Equation(s):
// \ctrl_unit|Selector58~0_combout  = (\ID|C [2] & (\ID|OP [0] & \ID|OP [3]))

	.dataa(\ID|C [2]),
	.datab(\ID|OP [0]),
	.datac(gnd),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector58~0 .lut_mask = 16'h8800;
defparam \ctrl_unit|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \ctrl_unit|code[2]~1 (
// Equation(s):
// \ctrl_unit|code[2]~1_combout  = (\ID|OP [1] & ((\ctrl_unit|Selector58~0_combout ))) # (!\ID|OP [1] & (!\ctrl_unit|Add2~0_combout ))

	.dataa(\ctrl_unit|Add2~0_combout ),
	.datab(\ctrl_unit|Selector58~0_combout ),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|code[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[2]~1 .lut_mask = 16'hCC55;
defparam \ctrl_unit|code[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \ctrl_unit|Selector58~1 (
// Equation(s):
// \ctrl_unit|Selector58~1_combout  = (\ID|OP [2]) # ((!\ID|OP [1] & !\ID|OP [0]))

	.dataa(\ID|OP [2]),
	.datab(gnd),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector58~1 .lut_mask = 16'hAAAF;
defparam \ctrl_unit|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \ctrl_unit|code[2]~15 (
// Equation(s):
// \ctrl_unit|code[2]~15_combout  = (\ID|OP [4] & (((\ctrl_unit|Decoder0~1_combout )))) # (!\ID|OP [4] & (\ID|OP [3] $ (((!\ctrl_unit|Selector39~8_combout )))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [3]),
	.datac(\ctrl_unit|Decoder0~1_combout ),
	.datad(\ctrl_unit|Selector39~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[2]~15 .lut_mask = 16'hE4B1;
defparam \ctrl_unit|code[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \ctrl_unit|code[2]~16 (
// Equation(s):
// \ctrl_unit|code[2]~16_combout  = (\ctrl_unit|cpucycle [0] & (!\ID|OP [5] & (\ctrl_unit|s_bus_ctrl~1_combout  & \ctrl_unit|code[2]~15_combout )))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datad(\ctrl_unit|code[2]~15_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[2]~16 .lut_mask = 16'h2000;
defparam \ctrl_unit|code[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N21
dffeas \ctrl_unit|code[2] (
	.clk(\Clock~combout ),
	.d(\ctrl_unit|code[2]~1_combout ),
	.asdata(\ctrl_unit|Selector58~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ID|OP [2]),
	.ena(\ctrl_unit|code[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[2] .is_wysiwyg = "true";
defparam \ctrl_unit|code[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \ID|PSWb[1]~feeder (
// Equation(s):
// \ID|PSWb[1]~feeder_combout  = instr_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|PSWb[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[1]~feeder .lut_mask = 16'hF0F0;
defparam \ID|PSWb[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \ID|PSWb[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[1] .is_wysiwyg = "true";
defparam \ID|PSWb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \ctrl_unit|psw[1]~1 (
// Equation(s):
// \ctrl_unit|psw[1]~1_combout  = (\ID|PSWb [1] & (!\ID|OP [1])) # (!\ID|PSWb [1] & ((\ctrl_unit|psw [1])))

	.dataa(\ID|OP [1]),
	.datab(\ID|PSWb [1]),
	.datac(gnd),
	.datad(\ctrl_unit|psw [1]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[1]~1 .lut_mask = 16'h7744;
defparam \ctrl_unit|psw[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \ctrl_unit|psw[1]~feeder (
// Equation(s):
// \ctrl_unit|psw[1]~feeder_combout  = \ctrl_unit|psw[1]~1_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|psw[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[1]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|psw[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~0_combout  = (!\arithmetic_logic_unit|Reg3 [1] & (!\arithmetic_logic_unit|Reg3 [3] & (!\arithmetic_logic_unit|Reg3 [2] & !\arithmetic_logic_unit|Reg3 [0])))

	.dataa(\arithmetic_logic_unit|Reg3 [1]),
	.datab(\arithmetic_logic_unit|Reg3 [3]),
	.datac(\arithmetic_logic_unit|Reg3 [2]),
	.datad(\arithmetic_logic_unit|Reg3 [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~0 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~0_combout  = (\s_bus[10]~131_combout  & ((\arithmetic_logic_unit|Reg3[11]~48_combout ) # ((\arithmetic_logic_unit|Reg3[14]~50_combout  & \ctrl_unit|alu_op [4]))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~48_combout ),
	.datab(\arithmetic_logic_unit|Reg3[14]~50_combout ),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\s_bus[10]~131_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~0 .lut_mask = 16'hEA00;
defparam \arithmetic_logic_unit|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~63 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~63_combout  = (\s_bus[10]~131_combout  & (!\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout ))

	.dataa(\s_bus[10]~131_combout ),
	.datab(gnd),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~63_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~63 .lut_mask = 16'h0A00;
defparam \arithmetic_logic_unit|Reg3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~2_combout  = (\arithmetic_logic_unit|Reg3[11]~56_combout  & (!\Mux31~9_combout  & ((\arithmetic_logic_unit|ShiftLeft0~6_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~56_combout  & (((\Mux21~9_combout ))))

	.dataa(\Mux31~9_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datac(\Mux21~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~2 .lut_mask = 16'h7430;
defparam \arithmetic_logic_unit|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~3_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & (((\arithmetic_logic_unit|Reg3[11]~56_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~42_combout  & ((\arithmetic_logic_unit|Mux9~2_combout  & 
// ((!\arithmetic_logic_unit|Reg3[11]~56_combout ))) # (!\arithmetic_logic_unit|Mux9~2_combout  & (\s_bus[10]~131_combout ))))

	.dataa(\s_bus[10]~131_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~56_combout ),
	.datad(\arithmetic_logic_unit|Mux9~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~3 .lut_mask = 16'hC3E2;
defparam \arithmetic_logic_unit|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \arithmetic_logic_unit|ShiftLeft0~7 (
// Equation(s):
// \arithmetic_logic_unit|ShiftLeft0~7_combout  = (\arithmetic_logic_unit|Reg3[11]~14_combout  & (!\Mux31~9_combout  & \arithmetic_logic_unit|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|ShiftLeft0~7 .lut_mask = 16'h0C00;
defparam \arithmetic_logic_unit|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~4_combout  = (\arithmetic_logic_unit|Reg3[11]~42_combout  & ((\s_bus[10]~131_combout ) # ((!\arithmetic_logic_unit|Mux9~3_combout  & \arithmetic_logic_unit|ShiftLeft0~7_combout )))) # 
// (!\arithmetic_logic_unit|Reg3[11]~42_combout  & (((\arithmetic_logic_unit|Mux9~3_combout ))))

	.dataa(\s_bus[10]~131_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~42_combout ),
	.datac(\arithmetic_logic_unit|Mux9~3_combout ),
	.datad(\arithmetic_logic_unit|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~4 .lut_mask = 16'hBCB8;
defparam \arithmetic_logic_unit|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~64 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~64_combout  = (\Mux21~9_combout  & \s_bus[10]~131_combout )

	.dataa(\Mux21~9_combout ),
	.datab(gnd),
	.datac(\s_bus[10]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~64_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~64 .lut_mask = 16'hA0A0;
defparam \arithmetic_logic_unit|Reg3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \arithmetic_logic_unit|Add8~0 (
// Equation(s):
// \arithmetic_logic_unit|Add8~0_combout  = \arithmetic_logic_unit|sum1[10]~12_combout  $ (\arithmetic_logic_unit|Add6~0_combout  $ (((\arithmetic_logic_unit|sum1[9]~10_combout  & \arithmetic_logic_unit|sum1[8]~8_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.datab(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datac(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datad(\arithmetic_logic_unit|Add6~0_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Add8~0 .lut_mask = 16'h8778;
defparam \arithmetic_logic_unit|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~5_combout  = (\ctrl_unit|alu_op [2] & (\Mux21~9_combout )) # (!\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|sum1[10]~12_combout  $ (\arithmetic_logic_unit|sum1[9]~10_combout ))))

	.dataa(\Mux21~9_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datad(\arithmetic_logic_unit|sum1[9]~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~5 .lut_mask = 16'h8BB8;
defparam \arithmetic_logic_unit|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~6_combout  = (\arithmetic_logic_unit|Reg3[11]~58_combout  & (\ctrl_unit|alu_op [2])) # (!\arithmetic_logic_unit|Reg3[11]~58_combout  & (\arithmetic_logic_unit|Mux9~5_combout  $ (((\s_bus[10]~131_combout ) # (!\ctrl_unit|alu_op 
// [2])))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\s_bus[10]~131_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~58_combout ),
	.datad(\arithmetic_logic_unit|Mux9~5_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~6 .lut_mask = 16'hA2AD;
defparam \arithmetic_logic_unit|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~7_combout  = (\arithmetic_logic_unit|Reg3[11]~58_combout  & ((\arithmetic_logic_unit|Mux9~6_combout  & (\arithmetic_logic_unit|Reg3~64_combout )) # (!\arithmetic_logic_unit|Mux9~6_combout  & 
// ((!\arithmetic_logic_unit|Add8~0_combout ))))) # (!\arithmetic_logic_unit|Reg3[11]~58_combout  & (((\arithmetic_logic_unit|Mux9~6_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3~64_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~58_combout ),
	.datac(\arithmetic_logic_unit|Add8~0_combout ),
	.datad(\arithmetic_logic_unit|Mux9~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~7 .lut_mask = 16'hBB0C;
defparam \arithmetic_logic_unit|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~8_combout  = (\arithmetic_logic_unit|Reg3[11]~59_combout  & ((\arithmetic_logic_unit|Reg3[11]~60_combout ) # ((\arithmetic_logic_unit|Mux9~7_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~59_combout  & 
// (!\arithmetic_logic_unit|Reg3[11]~60_combout  & ((\arithmetic_logic_unit|Add1~20_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~59_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~60_combout ),
	.datac(\arithmetic_logic_unit|Mux9~7_combout ),
	.datad(\arithmetic_logic_unit|Add1~20_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~8 .lut_mask = 16'hB9A8;
defparam \arithmetic_logic_unit|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~9_combout  = (\arithmetic_logic_unit|Reg3[11]~60_combout  & ((\arithmetic_logic_unit|Mux9~8_combout  & (\arithmetic_logic_unit|Add11~20_combout )) # (!\arithmetic_logic_unit|Mux9~8_combout  & 
// ((\arithmetic_logic_unit|Add4~20_combout ))))) # (!\arithmetic_logic_unit|Reg3[11]~60_combout  & (((\arithmetic_logic_unit|Mux9~8_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~20_combout ),
	.datab(\arithmetic_logic_unit|Add4~20_combout ),
	.datac(\arithmetic_logic_unit|Reg3[11]~60_combout ),
	.datad(\arithmetic_logic_unit|Mux9~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~9 .lut_mask = 16'hAFC0;
defparam \arithmetic_logic_unit|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~10_combout  = (\arithmetic_logic_unit|Reg3[14]~51_combout  & (!\arithmetic_logic_unit|Reg3[11]~57_combout )) # (!\arithmetic_logic_unit|Reg3[14]~51_combout  & ((\arithmetic_logic_unit|Reg3[11]~57_combout  & 
// ((\s_bus[11]~120_combout ))) # (!\arithmetic_logic_unit|Reg3[11]~57_combout  & (\arithmetic_logic_unit|Mux9~9_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[14]~51_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~57_combout ),
	.datac(\arithmetic_logic_unit|Mux9~9_combout ),
	.datad(\s_bus[11]~120_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~10 .lut_mask = 16'h7632;
defparam \arithmetic_logic_unit|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~11_combout  = (\arithmetic_logic_unit|Reg3[11]~78_combout  & ((\arithmetic_logic_unit|Mux9~10_combout  & ((\arithmetic_logic_unit|Mux9~4_combout ))) # (!\arithmetic_logic_unit|Mux9~10_combout  & 
// (\arithmetic_logic_unit|Reg3~63_combout )))) # (!\arithmetic_logic_unit|Reg3[11]~78_combout  & (((\arithmetic_logic_unit|Mux9~10_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3[11]~78_combout ),
	.datab(\arithmetic_logic_unit|Reg3~63_combout ),
	.datac(\arithmetic_logic_unit|Mux9~4_combout ),
	.datad(\arithmetic_logic_unit|Mux9~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~11 .lut_mask = 16'hF588;
defparam \arithmetic_logic_unit|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~1_combout  = (!\arithmetic_logic_unit|Reg3[11]~54_combout  & (!\arithmetic_logic_unit|Reg3[11]~77_combout  & (\arithmetic_logic_unit|sum1[10]~12_combout  & !\arithmetic_logic_unit|Reg3[11]~52_combout )))

	.dataa(\arithmetic_logic_unit|Reg3[11]~54_combout ),
	.datab(\arithmetic_logic_unit|Reg3[11]~77_combout ),
	.datac(\arithmetic_logic_unit|sum1[10]~12_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~52_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~1 .lut_mask = 16'h0010;
defparam \arithmetic_logic_unit|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux9~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux9~12_combout  = (\arithmetic_logic_unit|Mux9~0_combout ) # ((\arithmetic_logic_unit|Mux9~1_combout ) # ((\arithmetic_logic_unit|Mux10~12_combout  & \arithmetic_logic_unit|Mux9~11_combout )))

	.dataa(\arithmetic_logic_unit|Mux9~0_combout ),
	.datab(\arithmetic_logic_unit|Mux10~12_combout ),
	.datac(\arithmetic_logic_unit|Mux9~11_combout ),
	.datad(\arithmetic_logic_unit|Mux9~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux9~12 .lut_mask = 16'hFFEA;
defparam \arithmetic_logic_unit|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \arithmetic_logic_unit|Reg3[10] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux9~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Reg3[11]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[10] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~3_combout  = (!\arithmetic_logic_unit|Reg3 [11] & (!\arithmetic_logic_unit|Reg3 [10] & (!\arithmetic_logic_unit|Reg3 [9] & !\arithmetic_logic_unit|Reg3 [8])))

	.dataa(\arithmetic_logic_unit|Reg3 [11]),
	.datab(\arithmetic_logic_unit|Reg3 [10]),
	.datac(\arithmetic_logic_unit|Reg3 [9]),
	.datad(\arithmetic_logic_unit|Reg3 [8]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~3 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~2_combout  = (!\arithmetic_logic_unit|Reg3 [15] & (!\arithmetic_logic_unit|Reg3 [12] & (!\arithmetic_logic_unit|Reg3 [14] & !\arithmetic_logic_unit|Reg3 [13])))

	.dataa(\arithmetic_logic_unit|Reg3 [15]),
	.datab(\arithmetic_logic_unit|Reg3 [12]),
	.datac(\arithmetic_logic_unit|Reg3 [14]),
	.datad(\arithmetic_logic_unit|Reg3 [13]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~2 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~1_combout  = (!\arithmetic_logic_unit|Reg3 [5] & (!\arithmetic_logic_unit|Reg3 [4] & (!\arithmetic_logic_unit|Reg3 [6] & !\arithmetic_logic_unit|Reg3 [7])))

	.dataa(\arithmetic_logic_unit|Reg3 [5]),
	.datab(\arithmetic_logic_unit|Reg3 [4]),
	.datac(\arithmetic_logic_unit|Reg3 [6]),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~1 .lut_mask = 16'h0001;
defparam \arithmetic_logic_unit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~4_combout  = (\arithmetic_logic_unit|Mux2~1_combout  & ((\ctrl_unit|alu_op [0]) # ((\arithmetic_logic_unit|Mux2~3_combout  & \arithmetic_logic_unit|Mux2~2_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\arithmetic_logic_unit|Mux2~3_combout ),
	.datac(\arithmetic_logic_unit|Mux2~2_combout ),
	.datad(\arithmetic_logic_unit|Mux2~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~4 .lut_mask = 16'hEA00;
defparam \arithmetic_logic_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux2~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux2~5_combout  = (\arithmetic_logic_unit|Mux2~0_combout  & \arithmetic_logic_unit|Mux2~4_combout )

	.dataa(\arithmetic_logic_unit|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Mux2~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux2~5 .lut_mask = 16'hAA00;
defparam \arithmetic_logic_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[2]~3 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[2]~3_combout  = (\ctrl_unit|alu_op [3] & ((\ctrl_unit|alu_op [4]) # ((!\ctrl_unit|alu_op [1] & !\ctrl_unit|alu_op [2]))))

	.dataa(\ctrl_unit|alu_op [4]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\ctrl_unit|alu_op [2]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[2]~3 .lut_mask = 16'hA0B0;
defparam \arithmetic_logic_unit|PSW_o[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[2]~4 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[2]~4_combout  = (!\ctrl_unit|alu_op [5] & (\ctrl_unit|psw_update~q  & !\arithmetic_logic_unit|PSW_o[2]~3_combout ))

	.dataa(\ctrl_unit|alu_op [5]),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|PSW_o[2]~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[2]~4 .lut_mask = 16'h0044;
defparam \arithmetic_logic_unit|PSW_o[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \arithmetic_logic_unit|PSW_o[1] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|PSW_o[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[1] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \psw_in[1]~feeder (
// Equation(s):
// \psw_in[1]~feeder_combout  = \arithmetic_logic_unit|PSW_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|PSW_o [1]),
	.cin(gnd),
	.combout(\psw_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \psw_in[1]~feeder .lut_mask = 16'hFF00;
defparam \psw_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N9
dffeas \psw_in[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\psw_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[1] .is_wysiwyg = "true";
defparam \psw_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N19
dffeas \ctrl_unit|psw[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[1]~feeder_combout ),
	.asdata(psw_in[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[1] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneive_lcell_comb \ID|C[1]~feeder (
// Equation(s):
// \ID|C[1]~feeder_combout  = instr_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|C[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|C[1]~feeder .lut_mask = 16'hF0F0;
defparam \ID|C[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N11
dffeas \ID|C[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|C[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|C[1] .is_wysiwyg = "true";
defparam \ID|C[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \ctrl_unit|Selector59~0 (
// Equation(s):
// \ctrl_unit|Selector59~0_combout  = (\ID|C [1]) # ((!\ID|OP [3]) # (!\ID|OP [0]))

	.dataa(\ID|C [1]),
	.datab(gnd),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector59~0 .lut_mask = 16'hAFFF;
defparam \ctrl_unit|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \ctrl_unit|code[1]~0 (
// Equation(s):
// \ctrl_unit|code[1]~0_combout  = (\ID|OP [1] & (\ctrl_unit|Selector59~0_combout )) # (!\ID|OP [1] & ((!\ctrl_unit|Selector62~0_combout )))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|Selector59~0_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|Selector62~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|code[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|code[1]~0 .lut_mask = 16'h88DD;
defparam \ctrl_unit|code[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \ctrl_unit|Selector59~1 (
// Equation(s):
// \ctrl_unit|Selector59~1_combout  = (\ID|OP [1] & \ID|OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector59~1 .lut_mask = 16'hF000;
defparam \ctrl_unit|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \ctrl_unit|code[1] (
	.clk(\Clock~combout ),
	.d(\ctrl_unit|code[1]~0_combout ),
	.asdata(\ctrl_unit|Selector59~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ID|OP [2]),
	.ena(\ctrl_unit|code[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|code[1] .is_wysiwyg = "true";
defparam \ctrl_unit|code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \ID|PSWb[2]~feeder (
// Equation(s):
// \ID|PSWb[2]~feeder_combout  = instr_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[2]),
	.cin(gnd),
	.combout(\ID|PSWb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[2]~feeder .lut_mask = 16'hFF00;
defparam \ID|PSWb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N23
dffeas \ID|PSWb[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[2] .is_wysiwyg = "true";
defparam \ID|PSWb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \ctrl_unit|psw[2]~2 (
// Equation(s):
// \ctrl_unit|psw[2]~2_combout  = (\ID|PSWb [2] & (!\ID|OP [1])) # (!\ID|PSWb [2] & ((\ctrl_unit|psw [2])))

	.dataa(\ID|OP [1]),
	.datab(\ID|PSWb [2]),
	.datac(gnd),
	.datad(\ctrl_unit|psw [2]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[2]~2 .lut_mask = 16'h7744;
defparam \ctrl_unit|psw[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \ctrl_unit|psw[2]~feeder (
// Equation(s):
// \ctrl_unit|psw[2]~feeder_combout  = \ctrl_unit|psw[2]~2_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|psw[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[2]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|psw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux1~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux1~0_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Reg3 [7]))) # (!\ctrl_unit|alu_op [0] & (\arithmetic_logic_unit|Reg3 [15]))

	.dataa(\arithmetic_logic_unit|Reg3 [15]),
	.datab(\arithmetic_logic_unit|Reg3 [7]),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux1~0 .lut_mask = 16'hCACA;
defparam \arithmetic_logic_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \arithmetic_logic_unit|PSW_o[2] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|PSW_o[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[2] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \psw_in[2]~feeder (
// Equation(s):
// \psw_in[2]~feeder_combout  = \arithmetic_logic_unit|PSW_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|PSW_o [2]),
	.cin(gnd),
	.combout(\psw_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \psw_in[2]~feeder .lut_mask = 16'hFF00;
defparam \psw_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N23
dffeas \psw_in[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\psw_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[2] .is_wysiwyg = "true";
defparam \psw_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N27
dffeas \ctrl_unit|psw[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[2]~feeder_combout ),
	.asdata(psw_in[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[2] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \ID|PSWb[4]~feeder (
// Equation(s):
// \ID|PSWb[4]~feeder_combout  = instr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|PSWb[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|PSWb[4]~feeder .lut_mask = 16'hF0F0;
defparam \ID|PSWb[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N17
dffeas \ID|PSWb[4] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|PSWb[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|PSWb[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PSWb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PSWb[4] .is_wysiwyg = "true";
defparam \ID|PSWb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \ctrl_unit|psw[4]~3 (
// Equation(s):
// \ctrl_unit|psw[4]~3_combout  = (\ID|PSWb [4] & ((!\ID|OP [1]))) # (!\ID|PSWb [4] & (\ctrl_unit|psw [4]))

	.dataa(\ctrl_unit|psw [4]),
	.datab(gnd),
	.datac(\ID|OP [1]),
	.datad(\ID|PSWb [4]),
	.cin(gnd),
	.combout(\ctrl_unit|psw[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[4]~3 .lut_mask = 16'h0FAA;
defparam \ctrl_unit|psw[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
cycloneive_lcell_comb \ctrl_unit|psw[4]~feeder (
// Equation(s):
// \ctrl_unit|psw[4]~feeder_combout  = \ctrl_unit|psw[4]~3_combout 

	.dataa(gnd),
	.datab(\ctrl_unit|psw[4]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[4]~feeder .lut_mask = 16'hCCCC;
defparam \ctrl_unit|psw[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~5 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~5_combout  = (\ctrl_unit|psw_update~q  & ((\Mux16~9_combout  & (\s_bus[15]~109_combout  & !\arithmetic_logic_unit|Reg3 [15])) # (!\Mux16~9_combout  & (!\s_bus[15]~109_combout  & \arithmetic_logic_unit|Reg3 [15]))))

	.dataa(\ctrl_unit|psw_update~q ),
	.datab(\Mux16~9_combout ),
	.datac(\s_bus[15]~109_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~5 .lut_mask = 16'h0280;
defparam \arithmetic_logic_unit|PSW_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~0 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~0_combout  = (\arithmetic_logic_unit|Reg3[11]~19_combout  & ((\arithmetic_logic_unit|PSW_o~5_combout ) # ((!\ctrl_unit|psw_update~q  & \arithmetic_logic_unit|PSW_o [4])))) # (!\arithmetic_logic_unit|Reg3[11]~19_combout  & 
// (((\arithmetic_logic_unit|PSW_o [4]))))

	.dataa(\ctrl_unit|psw_update~q ),
	.datab(\arithmetic_logic_unit|PSW_o~5_combout ),
	.datac(\arithmetic_logic_unit|PSW_o [4]),
	.datad(\arithmetic_logic_unit|Reg3[11]~19_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~0 .lut_mask = 16'hDCF0;
defparam \arithmetic_logic_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o~6 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o~6_combout  = (\ctrl_unit|psw_update~q  & ((\s_bus[7]~87_combout  & (\Mux24~9_combout  & !\arithmetic_logic_unit|Reg3 [7])) # (!\s_bus[7]~87_combout  & (!\Mux24~9_combout  & \arithmetic_logic_unit|Reg3 [7]))))

	.dataa(\ctrl_unit|psw_update~q ),
	.datab(\s_bus[7]~87_combout ),
	.datac(\Mux24~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o~6 .lut_mask = 16'h0280;
defparam \arithmetic_logic_unit|PSW_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~5_combout  = (\arithmetic_logic_unit|Reg3[11]~19_combout  & ((\arithmetic_logic_unit|PSW_o~6_combout ) # ((\arithmetic_logic_unit|PSW_o [4] & !\ctrl_unit|psw_update~q )))) # (!\arithmetic_logic_unit|Reg3[11]~19_combout  & 
// (\arithmetic_logic_unit|PSW_o [4]))

	.dataa(\arithmetic_logic_unit|PSW_o [4]),
	.datab(\ctrl_unit|psw_update~q ),
	.datac(\arithmetic_logic_unit|PSW_o~6_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~19_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~5 .lut_mask = 16'hF2AA;
defparam \arithmetic_logic_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~1 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~1_combout  = (\Mux16~9_combout  & (\s_bus[15]~109_combout  & !\arithmetic_logic_unit|Reg3 [15])) # (!\Mux16~9_combout  & (!\s_bus[15]~109_combout  & \arithmetic_logic_unit|Reg3 [15]))

	.dataa(gnd),
	.datab(\Mux16~9_combout ),
	.datac(\s_bus[15]~109_combout ),
	.datad(\arithmetic_logic_unit|Reg3 [15]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~1 .lut_mask = 16'h03C0;
defparam \arithmetic_logic_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~2 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~2_combout  = (\s_bus[7]~87_combout  & (\Mux24~9_combout  & !\arithmetic_logic_unit|Reg3 [7])) # (!\s_bus[7]~87_combout  & (!\Mux24~9_combout  & \arithmetic_logic_unit|Reg3 [7]))

	.dataa(\s_bus[7]~87_combout ),
	.datab(\Mux24~9_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|Reg3 [7]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~2 .lut_mask = 16'h1188;
defparam \arithmetic_logic_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~3_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [3]) # ((\arithmetic_logic_unit|Mux0~2_combout )))) # (!\ctrl_unit|alu_op [0] & (!\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux0~1_combout )))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux0~1_combout ),
	.datad(\arithmetic_logic_unit|Mux0~2_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~3 .lut_mask = 16'hBA98;
defparam \arithmetic_logic_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~4_combout  = (\ctrl_unit|psw_update~q  & (((\arithmetic_logic_unit|Mux0~3_combout )))) # (!\ctrl_unit|psw_update~q  & ((\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux0~3_combout ))) # (!\ctrl_unit|alu_op [3] & 
// (\arithmetic_logic_unit|PSW_o [4]))))

	.dataa(\ctrl_unit|psw_update~q ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|PSW_o [4]),
	.datad(\arithmetic_logic_unit|Mux0~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~4 .lut_mask = 16'hFE10;
defparam \arithmetic_logic_unit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux0~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux0~6_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux0~4_combout  & ((\arithmetic_logic_unit|Mux0~5_combout ))) # (!\arithmetic_logic_unit|Mux0~4_combout  & (\arithmetic_logic_unit|Mux0~0_combout )))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux0~4_combout ))))

	.dataa(\arithmetic_logic_unit|Mux0~0_combout ),
	.datab(\ctrl_unit|alu_op [3]),
	.datac(\arithmetic_logic_unit|Mux0~5_combout ),
	.datad(\arithmetic_logic_unit|Mux0~4_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux0~6 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \arithmetic_logic_unit|PSW_o[4]~7 (
// Equation(s):
// \arithmetic_logic_unit|PSW_o[4]~7_combout  = (\ctrl_unit|alu_op [5] & (\arithmetic_logic_unit|PSW_o [4])) # (!\ctrl_unit|alu_op [5] & ((\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|PSW_o [4])) # (!\ctrl_unit|alu_op [4] & 
// ((\arithmetic_logic_unit|Mux0~6_combout )))))

	.dataa(\arithmetic_logic_unit|PSW_o [4]),
	.datab(\ctrl_unit|alu_op [5]),
	.datac(\ctrl_unit|alu_op [4]),
	.datad(\arithmetic_logic_unit|Mux0~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|PSW_o[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[4]~7 .lut_mask = 16'hABA8;
defparam \arithmetic_logic_unit|PSW_o[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \arithmetic_logic_unit|PSW_o[4] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|PSW_o[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|PSW_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|PSW_o[4] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|PSW_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \psw_in[4]~feeder (
// Equation(s):
// \psw_in[4]~feeder_combout  = \arithmetic_logic_unit|PSW_o [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|PSW_o [4]),
	.cin(gnd),
	.combout(\psw_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \psw_in[4]~feeder .lut_mask = 16'hFF00;
defparam \psw_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \psw_in[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\psw_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(psw_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \psw_in[4] .is_wysiwyg = "true";
defparam \psw_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N1
dffeas \ctrl_unit|psw[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[4]~feeder_combout ),
	.asdata(psw_in[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|psw[0]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[4] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~2 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~2_combout  = \ctrl_unit|psw [2] $ (\ctrl_unit|psw [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|psw [2]),
	.datad(\ctrl_unit|psw [4]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~2 .lut_mask = 16'h0FF0;
defparam \ctrl_unit|cex_code_ctrl|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~3 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~3_combout  = (\ctrl_unit|code [2] & (!\ctrl_unit|code [1] & ((\ctrl_unit|psw [1]) # (\ctrl_unit|cex_code_ctrl|Mux1~2_combout )))) # (!\ctrl_unit|code [2] & (((\ctrl_unit|cex_code_ctrl|Mux1~2_combout ) # (!\ctrl_unit|code 
// [1]))))

	.dataa(\ctrl_unit|code [2]),
	.datab(\ctrl_unit|psw [1]),
	.datac(\ctrl_unit|code [1]),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~3 .lut_mask = 16'h5F0D;
defparam \ctrl_unit|cex_code_ctrl|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~7 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~7_combout  = (\ctrl_unit|code [1] & ((!\ctrl_unit|psw [4]))) # (!\ctrl_unit|code [1] & (!\ctrl_unit|psw [2]))

	.dataa(\ctrl_unit|code [1]),
	.datab(gnd),
	.datac(\ctrl_unit|psw [2]),
	.datad(\ctrl_unit|psw [4]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~7 .lut_mask = 16'h05AF;
defparam \ctrl_unit|cex_code_ctrl|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~4 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~4_combout  = (\ctrl_unit|code [1] & ((\ctrl_unit|code [3]) # ((!\ctrl_unit|psw [0])))) # (!\ctrl_unit|code [1] & ((\ctrl_unit|code [3] & ((\ctrl_unit|psw [1]) # (!\ctrl_unit|psw [0]))) # (!\ctrl_unit|code [3] & 
// ((!\ctrl_unit|psw [1])))))

	.dataa(\ctrl_unit|code [1]),
	.datab(\ctrl_unit|code [3]),
	.datac(\ctrl_unit|psw [0]),
	.datad(\ctrl_unit|psw [1]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~4 .lut_mask = 16'hCE9F;
defparam \ctrl_unit|cex_code_ctrl|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~5 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~5_combout  = (\ctrl_unit|code [2] & ((\ctrl_unit|code [3]) # ((\ctrl_unit|cex_code_ctrl|Mux1~7_combout )))) # (!\ctrl_unit|code [2] & (((\ctrl_unit|cex_code_ctrl|Mux1~4_combout ))))

	.dataa(\ctrl_unit|code [2]),
	.datab(\ctrl_unit|code [3]),
	.datac(\ctrl_unit|cex_code_ctrl|Mux1~7_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~5 .lut_mask = 16'hFDA8;
defparam \ctrl_unit|cex_code_ctrl|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux1~6 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux1~6_combout  = \ctrl_unit|code [0] $ ((((\ctrl_unit|code [3] & !\ctrl_unit|cex_code_ctrl|Mux1~3_combout )) # (!\ctrl_unit|cex_code_ctrl|Mux1~5_combout )))

	.dataa(\ctrl_unit|code [3]),
	.datab(\ctrl_unit|code [0]),
	.datac(\ctrl_unit|cex_code_ctrl|Mux1~3_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux1~6 .lut_mask = 16'hC633;
defparam \ctrl_unit|cex_code_ctrl|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|Mux0~0 (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|Mux0~0_combout  = (\ctrl_unit|code [0] & (\ctrl_unit|code [3] & (\ctrl_unit|code [1] & \ctrl_unit|code [2])))

	.dataa(\ctrl_unit|code [0]),
	.datab(\ctrl_unit|code [3]),
	.datac(\ctrl_unit|code [1]),
	.datad(\ctrl_unit|code [2]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|Mux0~0 .lut_mask = 16'h8000;
defparam \ctrl_unit|cex_code_ctrl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \ctrl_unit|cex_code_ctrl|result (
// Equation(s):
// \ctrl_unit|cex_code_ctrl|result~combout  = (\ctrl_unit|cex_code_ctrl|Mux0~0_combout  & (\ctrl_unit|cex_code_ctrl|result~combout )) # (!\ctrl_unit|cex_code_ctrl|Mux0~0_combout  & ((\ctrl_unit|cex_code_ctrl|Mux1~6_combout )))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(gnd),
	.datac(\ctrl_unit|cex_code_ctrl|Mux1~6_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_code_ctrl|result .lut_mask = 16'hAAF0;
defparam \ctrl_unit|cex_code_ctrl|result .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \ctrl_unit|Selector28~3 (
// Equation(s):
// \ctrl_unit|Selector28~3_combout  = (!\ID|OP [4] & !\ctrl_unit|cex_code_ctrl|result~combout )

	.dataa(\ID|OP [4]),
	.datab(gnd),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector28~3 .lut_mask = 16'h0505;
defparam \ctrl_unit|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \ctrl_unit|Selector39~11 (
// Equation(s):
// \ctrl_unit|Selector39~11_combout  = (\ID|OP [5]) # ((\ID|OP [4] & !\ctrl_unit|Mux6~3_combout ))

	.dataa(\ID|OP [5]),
	.datab(gnd),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~11 .lut_mask = 16'hAAFA;
defparam \ctrl_unit|Selector39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \ctrl_unit|Selector39~12 (
// Equation(s):
// \ctrl_unit|Selector39~12_combout  = (\ctrl_unit|dbus_rnum_dst [4] & ((\ctrl_unit|Selector39~11_combout ) # ((\ctrl_unit|Selector28~3_combout  & \ctrl_unit|Selector39~8_combout ))))

	.dataa(\ctrl_unit|Selector28~3_combout ),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|Selector39~11_combout ),
	.datad(\ctrl_unit|Selector39~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~12 .lut_mask = 16'hC8C0;
defparam \ctrl_unit|Selector39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \ctrl_unit|Selector39~7 (
// Equation(s):
// \ctrl_unit|Selector39~7_combout  = (\ID|OP [5] & (\ctrl_unit|dbus_rnum_dst [4] & ((\ID|OP [4]) # (\ID|OP [0])))) # (!\ID|OP [5] & (\ID|OP [4] & ((!\ID|OP [0]))))

	.dataa(\ID|OP [4]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~7 .lut_mask = 16'hC08A;
defparam \ctrl_unit|Selector39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \ctrl_unit|Selector39~6 (
// Equation(s):
// \ctrl_unit|Selector39~6_combout  = (\ID|OP [5] & (\ctrl_unit|dbus_rnum_dst [4] & ((\ID|OP [0]) # (\ID|OP [4])))) # (!\ID|OP [5] & ((\ID|OP [4] & (!\ID|OP [0])) # (!\ID|OP [4] & ((\ctrl_unit|dbus_rnum_dst [4])))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [4]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~6 .lut_mask = 16'hB1D0;
defparam \ctrl_unit|Selector39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \ctrl_unit|Selector39~21 (
// Equation(s):
// \ctrl_unit|Selector39~21_combout  = (\ID|OP [1] & ((\ctrl_unit|cex_code_ctrl|result~combout  & (\ctrl_unit|Selector39~7_combout )) # (!\ctrl_unit|cex_code_ctrl|result~combout  & ((\ctrl_unit|Selector39~6_combout )))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(\ctrl_unit|Selector39~7_combout ),
	.datad(\ctrl_unit|Selector39~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~21 .lut_mask = 16'hA280;
defparam \ctrl_unit|Selector39~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \ctrl_unit|Selector39~14 (
// Equation(s):
// \ctrl_unit|Selector39~14_combout  = (\ID|OP [4] & (\ID|OP [5])) # (!\ID|OP [4] & (((\ctrl_unit|alu_op[5]~4_combout  & \ID|OP [0]))))

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [4]),
	.datac(\ctrl_unit|alu_op[5]~4_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~14 .lut_mask = 16'hB888;
defparam \ctrl_unit|Selector39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneive_lcell_comb \ctrl_unit|Selector39~13 (
// Equation(s):
// \ctrl_unit|Selector39~13_combout  = (\ID|OP [5] & ((\ID|OP [4]))) # (!\ID|OP [5] & (!\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [4]))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datac(gnd),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~13 .lut_mask = 16'hAA11;
defparam \ctrl_unit|Selector39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneive_lcell_comb \ctrl_unit|Selector39~15 (
// Equation(s):
// \ctrl_unit|Selector39~15_combout  = (\ID|OP [1] & (((\ctrl_unit|Selector39~13_combout  & !\ID|OP [2])))) # (!\ID|OP [1] & ((\ID|OP [2] & ((\ctrl_unit|Selector39~13_combout ))) # (!\ID|OP [2] & (\ctrl_unit|Selector39~14_combout ))))

	.dataa(\ctrl_unit|Selector39~14_combout ),
	.datab(\ctrl_unit|Selector39~13_combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~15 .lut_mask = 16'h0CCA;
defparam \ctrl_unit|Selector39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \ctrl_unit|Selector39~22 (
// Equation(s):
// \ctrl_unit|Selector39~22_combout  = (\ID|OP [2] & ((\ctrl_unit|Selector39~21_combout ) # ((\ctrl_unit|dbus_rnum_dst [4] & \ctrl_unit|Selector39~15_combout )))) # (!\ID|OP [2] & (\ctrl_unit|dbus_rnum_dst [4] & ((\ctrl_unit|Selector39~15_combout ))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|dbus_rnum_dst [4]),
	.datac(\ctrl_unit|Selector39~21_combout ),
	.datad(\ctrl_unit|Selector39~15_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~22 .lut_mask = 16'hECA0;
defparam \ctrl_unit|Selector39~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \ctrl_unit|Selector39~16 (
// Equation(s):
// \ctrl_unit|Selector39~16_combout  = (\ID|OP [3] & (((\ctrl_unit|Selector39~12_combout )) # (!\ctrl_unit|cpucycle [0]))) # (!\ID|OP [3] & (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector39~22_combout ))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|Selector39~12_combout ),
	.datad(\ctrl_unit|Selector39~22_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~16 .lut_mask = 16'hE6A2;
defparam \ctrl_unit|Selector39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \ctrl_unit|Selector39~10 (
// Equation(s):
// \ctrl_unit|Selector39~10_combout  = (\ID|OP [4] & (((!\ctrl_unit|Selector39~9_combout ) # (!\ID|OP [2])))) # (!\ID|OP [4] & ((\ctrl_unit|Selector22~11_combout ) # ((\ID|OP [2]))))

	.dataa(\ctrl_unit|Selector22~11_combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|Selector39~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~10 .lut_mask = 16'h3EFE;
defparam \ctrl_unit|Selector39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \ctrl_unit|Selector39~20 (
// Equation(s):
// \ctrl_unit|Selector39~20_combout  = (\ctrl_unit|Selector39~10_combout ) # (\ID|OP [1] $ (\ID|OP [2]))

	.dataa(gnd),
	.datab(\ctrl_unit|Selector39~10_combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~20 .lut_mask = 16'hCFFC;
defparam \ctrl_unit|Selector39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \ctrl_unit|Selector39~17 (
// Equation(s):
// \ctrl_unit|Selector39~17_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector39~16_combout )) # (!\ctrl_unit|cpucycle [0] & (\ctrl_unit|dbus_rnum_dst [4] & ((\ctrl_unit|Selector39~16_combout ) # (\ctrl_unit|Selector39~20_combout ))))

	.dataa(\ctrl_unit|Selector39~16_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|dbus_rnum_dst [4]),
	.datad(\ctrl_unit|Selector39~20_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~17 .lut_mask = 16'hB8A8;
defparam \ctrl_unit|Selector39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \ctrl_unit|dbus_rnum_dst[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector39~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_dst[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_dst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[4] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_dst[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \Decoder0~8 (
// Equation(s):
// \Decoder0~8_combout  = (\ctrl_unit|dbus_rnum_dst [4] & (!\ctrl_unit|dbus_rnum_dst [1] & (!\ctrl_unit|dbus_rnum_dst [2] & !\ctrl_unit|dbus_rnum_dst [0])))

	.dataa(\ctrl_unit|dbus_rnum_dst [4]),
	.datab(\ctrl_unit|dbus_rnum_dst [1]),
	.datac(\ctrl_unit|dbus_rnum_dst [2]),
	.datad(\ctrl_unit|dbus_rnum_dst [0]),
	.cin(gnd),
	.combout(\Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~8 .lut_mask = 16'h0002;
defparam \Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \reg_file[16][0]~63 (
// Equation(s):
// \reg_file[16][0]~63_combout  = (\Decoder0~8_combout  & \reg_file[7][7]~5_combout )

	.dataa(gnd),
	.datab(\Decoder0~8_combout ),
	.datac(gnd),
	.datad(\reg_file[7][7]~5_combout ),
	.cin(gnd),
	.combout(\reg_file[16][0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][0]~63 .lut_mask = 16'hCC00;
defparam \reg_file[16][0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \reg_file[16][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][9] .is_wysiwyg = "true";
defparam \reg_file[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \Mux86~0 (
// Equation(s):
// \Mux86~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[10][9]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[8][9]~q ))))

	.dataa(\reg_file[8][9]~q ),
	.datab(\reg_file[10][9]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux86~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~0 .lut_mask = 16'hFC0A;
defparam \Mux86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \Mux86~1 (
// Equation(s):
// \Mux86~1_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux86~0_combout  & ((\reg_file[14][9]~q ))) # (!\Mux86~0_combout  & (\reg_file[12][9]~q )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux86~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[12][9]~q ),
	.datac(\reg_file[14][9]~q ),
	.datad(\Mux86~0_combout ),
	.cin(gnd),
	.combout(\Mux86~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~1 .lut_mask = 16'hF588;
defparam \Mux86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \Mux86~7 (
// Equation(s):
// \Mux86~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[11][9]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[9][9]~q ))))

	.dataa(\reg_file[9][9]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[11][9]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux86~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~7 .lut_mask = 16'hFC22;
defparam \Mux86~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \Mux86~8 (
// Equation(s):
// \Mux86~8_combout  = (\Mux86~7_combout  & ((\reg_file[15][9]~q ) # ((!\ctrl_unit|dbus_rnum_src [2])))) # (!\Mux86~7_combout  & (((\ctrl_unit|dbus_rnum_src [2] & \reg_file[13][9]~q ))))

	.dataa(\reg_file[15][9]~q ),
	.datab(\Mux86~7_combout ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\reg_file[13][9]~q ),
	.cin(gnd),
	.combout(\Mux86~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~8 .lut_mask = 16'hBC8C;
defparam \Mux86~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \Mux86~2 (
// Equation(s):
// \Mux86~2_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[3][9]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[1][9]~q )))))

	.dataa(\reg_file[3][9]~q ),
	.datab(\reg_file[1][9]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux86~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~2 .lut_mask = 16'hFA0C;
defparam \Mux86~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \Mux86~3 (
// Equation(s):
// \Mux86~3_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux86~2_combout  & (\reg_file[7][9]~q )) # (!\Mux86~2_combout  & ((\reg_file[5][9]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux86~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[7][9]~q ),
	.datac(\Mux86~2_combout ),
	.datad(\reg_file[5][9]~q ),
	.cin(gnd),
	.combout(\Mux86~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~3 .lut_mask = 16'hDAD0;
defparam \Mux86~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \Mux86~4 (
// Equation(s):
// \Mux86~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [1] & (\reg_file[2][9]~q )) # (!\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[0][9]~q )))))

	.dataa(\reg_file[2][9]~q ),
	.datab(\reg_file[0][9]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux86~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~4 .lut_mask = 16'hFA0C;
defparam \Mux86~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \Mux86~5 (
// Equation(s):
// \Mux86~5_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux86~4_combout  & (\reg_file[6][9]~q )) # (!\Mux86~4_combout  & ((\reg_file[4][9]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux86~4_combout ))))

	.dataa(\reg_file[6][9]~q ),
	.datab(\reg_file[4][9]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux86~4_combout ),
	.cin(gnd),
	.combout(\Mux86~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~5 .lut_mask = 16'hAFC0;
defparam \Mux86~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \Mux86~6 (
// Equation(s):
// \Mux86~6_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [3]) # ((\Mux86~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [0] & (!\ctrl_unit|dbus_rnum_src [3] & ((\Mux86~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux86~3_combout ),
	.datad(\Mux86~5_combout ),
	.cin(gnd),
	.combout(\Mux86~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~6 .lut_mask = 16'hB9A8;
defparam \Mux86~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \Mux86~9 (
// Equation(s):
// \Mux86~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux86~6_combout  & ((\Mux86~8_combout ))) # (!\Mux86~6_combout  & (\Mux86~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux86~6_combout ))))

	.dataa(\Mux86~1_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\Mux86~8_combout ),
	.datad(\Mux86~6_combout ),
	.cin(gnd),
	.combout(\Mux86~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~9 .lut_mask = 16'hF388;
defparam \Mux86~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \instr_reg[9]~5 (
// Equation(s):
// \instr_reg[9]~5_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][9]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux86~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][9]~q ),
	.datac(gnd),
	.datad(\Mux86~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[9]~5 .lut_mask = 16'hDD88;
defparam \instr_reg[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \instr_reg[9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[9]~5_combout ),
	.asdata(mdr[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[9] .is_wysiwyg = "true";
defparam \instr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \ID|PRPO (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(gnd),
	.asdata(instr_reg[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID|PRPO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|PRPO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ID|PRPO .is_wysiwyg = "true";
defparam \ID|PRPO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~10 (
// Equation(s):
// \ctrl_unit|alu_op[3]~10_combout  = (!\ctrl_unit|cpucycle [0] & (((\ID|PRPO~q  & !\ctrl_unit|Selector39~9_combout )) # (!\ctrl_unit|alu_op[3]~9_combout )))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|alu_op[3]~9_combout ),
	.datac(\ID|PRPO~q ),
	.datad(\ctrl_unit|Selector39~9_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~10 .lut_mask = 16'h1151;
defparam \ctrl_unit|alu_op[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~14 (
// Equation(s):
// \ctrl_unit|alu_op[5]~14_combout  = (\ID|OP [0] & (!\ctrl_unit|alu_op[5]~4_combout )) # (!\ID|OP [0] & (((\ID|PRPO~q  & !\ID|OP [3]))))

	.dataa(\ID|OP [0]),
	.datab(\ctrl_unit|alu_op[5]~4_combout ),
	.datac(\ID|PRPO~q ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~14 .lut_mask = 16'h2272;
defparam \ctrl_unit|alu_op[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~15 (
// Equation(s):
// \ctrl_unit|alu_op[5]~15_combout  = (\ctrl_unit|addr_rnum_src[0]~1_combout  & ((\ctrl_unit|alu_op[5]~14_combout ) # ((\ctrl_unit|cex_code_ctrl|result~combout  & !\ctrl_unit|alu_op[5]~8_combout )))) # (!\ctrl_unit|addr_rnum_src[0]~1_combout  & 
// (\ctrl_unit|cex_code_ctrl|result~combout ))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datac(\ctrl_unit|alu_op[5]~14_combout ),
	.datad(\ctrl_unit|alu_op[5]~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~15 .lut_mask = 16'hE2EA;
defparam \ctrl_unit|alu_op[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~16 (
// Equation(s):
// \ctrl_unit|alu_op[5]~16_combout  = (\ID|OP [5]) # ((\ID|OP [4] & ((\ID|OP [3]))) # (!\ID|OP [4] & (!\ctrl_unit|alu_op[5]~15_combout  & !\ID|OP [3])))

	.dataa(\ctrl_unit|alu_op[5]~15_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~16 .lut_mask = 16'hFCCD;
defparam \ctrl_unit|alu_op[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~18 (
// Equation(s):
// \ctrl_unit|alu_op[5]~18_combout  = (\ID|OP [2] & (((\ID|OP [0])))) # (!\ID|OP [2] & (!\ID|OP [4] & ((!\ID|OP [0]) # (!\ID|OP [3]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [3]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~18 .lut_mask = 16'hAB05;
defparam \ctrl_unit|alu_op[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~17 (
// Equation(s):
// \ctrl_unit|alu_op[5]~17_combout  = (\ID|OP [3] & ((\ID|OP [5]) # ((\ID|OP [4] & \ID|OP [0])))) # (!\ID|OP [3] & ((\ID|OP [4] & (\ID|OP [5])) # (!\ID|OP [4] & (!\ID|OP [5] & !\ID|OP [0]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~17 .lut_mask = 16'hE8E1;
defparam \ctrl_unit|alu_op[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~19 (
// Equation(s):
// \ctrl_unit|alu_op[5]~19_combout  = (\ID|OP [2] & (\ctrl_unit|alu_op[5]~18_combout )) # (!\ID|OP [2] & ((\ctrl_unit|alu_op[5]~17_combout ) # ((\ctrl_unit|alu_op[5]~18_combout  & !\ctrl_unit|alu_op[5]~15_combout ))))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|alu_op[5]~18_combout ),
	.datac(\ctrl_unit|alu_op[5]~15_combout ),
	.datad(\ctrl_unit|alu_op[5]~17_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~19 .lut_mask = 16'hDD8C;
defparam \ctrl_unit|alu_op[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~26 (
// Equation(s):
// \ctrl_unit|alu_op[5]~26_combout  = (\ID|OP [5]) # ((\ID|OP [4]) # ((!\ctrl_unit|alu_op[5]~15_combout  & !\ID|OP [3])))

	.dataa(\ctrl_unit|alu_op[5]~15_combout ),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~26 .lut_mask = 16'hFCFD;
defparam \ctrl_unit|alu_op[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \ctrl_unit|alu_op[5]~20 (
// Equation(s):
// \ctrl_unit|alu_op[5]~20_combout  = (\ctrl_unit|alu_op[5]~19_combout  & (((\ctrl_unit|alu_op[5]~26_combout ) # (!\ID|OP [2])))) # (!\ctrl_unit|alu_op[5]~19_combout  & (\ctrl_unit|alu_op[5]~16_combout  & ((\ID|OP [2]))))

	.dataa(\ctrl_unit|alu_op[5]~16_combout ),
	.datab(\ctrl_unit|alu_op[5]~19_combout ),
	.datac(\ctrl_unit|alu_op[5]~26_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[5]~20 .lut_mask = 16'hE2CC;
defparam \ctrl_unit|alu_op[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N8
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~11 (
// Equation(s):
// \ctrl_unit|alu_op[3]~11_combout  = (\ID|OP [4] & ((\ID|OP [3]) # ((!\ID|OP [0] & \ID|OP [2]))))

	.dataa(\ID|OP [4]),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [2]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~11 .lut_mask = 16'hAA20;
defparam \ctrl_unit|alu_op[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N22
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~12 (
// Equation(s):
// \ctrl_unit|alu_op[3]~12_combout  = (\ctrl_unit|alu_op[3]~11_combout ) # ((\ID|OP [5] & ((!\ctrl_unit|addr_rnum_src[0]~0_combout ) # (!\ID|OP [2]))))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|alu_op[3]~11_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~12 .lut_mask = 16'hF4FC;
defparam \ctrl_unit|alu_op[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N24
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~13 (
// Equation(s):
// \ctrl_unit|alu_op[3]~13_combout  = (\ctrl_unit|alu_op[3]~12_combout ) # ((\ctrl_unit|addr_rnum_src[0]~0_combout  & (!\ID|OP [5] & !\ctrl_unit|cex_code_ctrl|result~combout )))

	.dataa(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|alu_op[3]~12_combout ),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~13 .lut_mask = 16'hF0F2;
defparam \ctrl_unit|alu_op[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~21 (
// Equation(s):
// \ctrl_unit|alu_op[3]~21_combout  = (\ID|OP [1] & (((\ctrl_unit|alu_op[3]~13_combout )))) # (!\ID|OP [1] & (\ctrl_unit|alu_op[5]~20_combout  & ((\ctrl_unit|cpucycle [0]))))

	.dataa(\ctrl_unit|alu_op[5]~20_combout ),
	.datab(\ctrl_unit|alu_op[3]~13_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~21 .lut_mask = 16'hCAC0;
defparam \ctrl_unit|alu_op[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \ctrl_unit|alu_op[3]~22 (
// Equation(s):
// \ctrl_unit|alu_op[3]~22_combout  = (!\ctrl_unit|alu_op[3]~10_combout  & (\ctrl_unit|data_bus_ctrl~19_combout  & ((\ctrl_unit|cpucycle [1]) # (!\ctrl_unit|alu_op[3]~21_combout ))))

	.dataa(\ctrl_unit|alu_op[3]~10_combout ),
	.datab(\ctrl_unit|alu_op[3]~21_combout ),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|data_bus_ctrl~19_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|alu_op[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|alu_op[3]~22 .lut_mask = 16'h5100;
defparam \ctrl_unit|alu_op[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \ctrl_unit|alu_op[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|alu_op[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|alu_op [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|alu_op[5] .is_wysiwyg = "true";
defparam \ctrl_unit|alu_op[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \s_bus[8]~176 (
// Equation(s):
// \s_bus[8]~176_combout  = (\ctrl_unit|alu_rnum_src [4] & (\reg_file[16][8]~q )) # (!\ctrl_unit|alu_rnum_src [4] & ((\s_bus[8]~97_combout )))

	.dataa(\ctrl_unit|alu_rnum_src [4]),
	.datab(\reg_file[16][8]~q ),
	.datac(gnd),
	.datad(\s_bus[8]~97_combout ),
	.cin(gnd),
	.combout(\s_bus[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \s_bus[8]~176 .lut_mask = 16'hDD88;
defparam \s_bus[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~3 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~3_combout  = (!\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_rnum_src [4] & ((\reg_file[16][9]~q ))) # (!\ctrl_unit|alu_rnum_src [4] & (\s_bus[9]~141_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\s_bus[9]~141_combout ),
	.datac(\reg_file[16][9]~q ),
	.datad(\ctrl_unit|alu_rnum_src [4]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~3 .lut_mask = 16'h5044;
defparam \arithmetic_logic_unit|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~4 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~4_combout  = (\ctrl_unit|s_bus_ctrl~q ) # ((\arithmetic_logic_unit|Mux11~3_combout ) # ((\s_bus[8]~176_combout  & \ctrl_unit|alu_op [0])))

	.dataa(\ctrl_unit|s_bus_ctrl~q ),
	.datab(\s_bus[8]~176_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\arithmetic_logic_unit|Mux11~3_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~4 .lut_mask = 16'hFFEA;
defparam \arithmetic_logic_unit|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~10_combout  = (\ctrl_unit|alu_op [1] & (((\ctrl_unit|alu_op [0])))) # (!\ctrl_unit|alu_op [1] & ((\s_bus[8]~98_combout ) # ((\Mux23~9_combout  & !\ctrl_unit|alu_op [0]))))

	.dataa(\Mux23~9_combout ),
	.datab(\s_bus[8]~98_combout ),
	.datac(\ctrl_unit|alu_op [0]),
	.datad(\ctrl_unit|alu_op [1]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~10 .lut_mask = 16'hF0CE;
defparam \arithmetic_logic_unit|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~46 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~46_combout  = (\arithmetic_logic_unit|ShiftLeft0~5_combout  & (!\Mux31~9_combout  & \arithmetic_logic_unit|Reg3[11]~14_combout ))

	.dataa(gnd),
	.datab(\arithmetic_logic_unit|ShiftLeft0~5_combout ),
	.datac(\Mux31~9_combout ),
	.datad(\arithmetic_logic_unit|Reg3[11]~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~46_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~46 .lut_mask = 16'h0C00;
defparam \arithmetic_logic_unit|Reg3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~11_combout  = (\arithmetic_logic_unit|Mux4~10_combout  & (!\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Mux4~10_combout  & (\ctrl_unit|alu_op [1] & (\s_bus[8]~98_combout  & \arithmetic_logic_unit|Reg3~46_combout )))

	.dataa(\arithmetic_logic_unit|Mux4~10_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[8]~98_combout ),
	.datad(\arithmetic_logic_unit|Reg3~46_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~11 .lut_mask = 16'h6222;
defparam \arithmetic_logic_unit|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~5 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~5_combout  = (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [3] & (\arithmetic_logic_unit|Mux11~4_combout )) # (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux4~11_combout )))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|Mux11~4_combout ),
	.datac(\ctrl_unit|alu_op [2]),
	.datad(\arithmetic_logic_unit|Mux4~11_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~5 .lut_mask = 16'h0D08;
defparam \arithmetic_logic_unit|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~12_combout  = (\ctrl_unit|alu_op [0] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Reg3~46_combout  & (\ctrl_unit|alu_op [1])) # (!\arithmetic_logic_unit|Reg3~46_combout  & 
// ((\s_bus[8]~98_combout )))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\s_bus[8]~98_combout ),
	.datad(\arithmetic_logic_unit|Reg3~46_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~12 .lut_mask = 16'hCCD8;
defparam \arithmetic_logic_unit|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~13 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~13_combout  = (\ctrl_unit|alu_op [0] & ((\ctrl_unit|s_bus_ctrl~q ) # ((\s_bus[8]~176_combout )))) # (!\ctrl_unit|alu_op [0] & (((\arithmetic_logic_unit|Mux4~12_combout ))))

	.dataa(\ctrl_unit|alu_op [0]),
	.datab(\ctrl_unit|s_bus_ctrl~q ),
	.datac(\s_bus[8]~176_combout ),
	.datad(\arithmetic_logic_unit|Mux4~12_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~13 .lut_mask = 16'hFDA8;
defparam \arithmetic_logic_unit|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~12 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~12_combout  = (\arithmetic_logic_unit|Mux11~5_combout ) # ((\ctrl_unit|alu_op [2] & (!\ctrl_unit|alu_op [3] & \arithmetic_logic_unit|Mux4~13_combout )))

	.dataa(\arithmetic_logic_unit|Mux11~5_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|Mux4~13_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~12 .lut_mask = 16'hAEAA;
defparam \arithmetic_logic_unit|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~16 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~16_combout  = (\s_bus[8]~98_combout  & ((\ctrl_unit|alu_op [0]) # (\ctrl_unit|alu_op [1] $ (!\Mux23~9_combout )))) # (!\s_bus[8]~98_combout  & (!\ctrl_unit|alu_op [1] & (\Mux23~9_combout  & !\ctrl_unit|alu_op [0])))

	.dataa(\s_bus[8]~98_combout ),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\Mux23~9_combout ),
	.datad(\ctrl_unit|alu_op [0]),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~16 .lut_mask = 16'hAA92;
defparam \arithmetic_logic_unit|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~6 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~6_combout  = (\ctrl_unit|alu_op [2] & (\ctrl_unit|alu_op [1])) # (!\ctrl_unit|alu_op [2] & ((\ctrl_unit|alu_op [1] & ((\arithmetic_logic_unit|Add1~16_combout ))) # (!\ctrl_unit|alu_op [1] & 
// (\arithmetic_logic_unit|sum1[8]~8_combout ))))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(\ctrl_unit|alu_op [1]),
	.datac(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datad(\arithmetic_logic_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~6 .lut_mask = 16'hDC98;
defparam \arithmetic_logic_unit|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~7 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~7_combout  = (\ctrl_unit|alu_op [2] & ((\arithmetic_logic_unit|Mux11~6_combout  & ((\arithmetic_logic_unit|Add4~16_combout ))) # (!\arithmetic_logic_unit|Mux11~6_combout  & (\arithmetic_logic_unit|Add11~16_combout )))) # 
// (!\ctrl_unit|alu_op [2] & (((\arithmetic_logic_unit|Mux11~6_combout ))))

	.dataa(\arithmetic_logic_unit|Add11~16_combout ),
	.datab(\ctrl_unit|alu_op [2]),
	.datac(\arithmetic_logic_unit|Add4~16_combout ),
	.datad(\arithmetic_logic_unit|Mux11~6_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~7 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~8 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~8_combout  = (\ctrl_unit|alu_op [0] & (\s_bus[8]~98_combout )) # (!\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux11~7_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\s_bus[8]~98_combout ),
	.datad(\arithmetic_logic_unit|Mux11~7_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~8 .lut_mask = 16'hF3C0;
defparam \arithmetic_logic_unit|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~9 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~9_combout  = (\ctrl_unit|alu_op [3] & (\ctrl_unit|alu_op [2])) # (!\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux11~8_combout )))

	.dataa(\ctrl_unit|alu_op [2]),
	.datab(gnd),
	.datac(\ctrl_unit|alu_op [3]),
	.datad(\arithmetic_logic_unit|Mux11~8_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~9 .lut_mask = 16'hAFA0;
defparam \arithmetic_logic_unit|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \arithmetic_logic_unit|Reg3~47 (
// Equation(s):
// \arithmetic_logic_unit|Reg3~47_combout  = \arithmetic_logic_unit|sum1[8]~8_combout  $ (((\arithmetic_logic_unit|LessThan2~0_combout ) # ((!\arithmetic_logic_unit|LessThan0~0_combout  & !\arithmetic_logic_unit|LessThan0~1_combout ))))

	.dataa(\arithmetic_logic_unit|sum1[8]~8_combout ),
	.datab(\arithmetic_logic_unit|LessThan2~0_combout ),
	.datac(\arithmetic_logic_unit|LessThan0~0_combout ),
	.datad(\arithmetic_logic_unit|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Reg3~47_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3~47 .lut_mask = 16'h6665;
defparam \arithmetic_logic_unit|Reg3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~14 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~14_combout  = (\ctrl_unit|alu_op [0] & (((\ctrl_unit|alu_op [1])))) # (!\ctrl_unit|alu_op [0] & ((\ctrl_unit|alu_op [1] & (\arithmetic_logic_unit|Add11~16_combout )) # (!\ctrl_unit|alu_op [1] & 
// ((!\arithmetic_logic_unit|Reg3~47_combout )))))

	.dataa(\arithmetic_logic_unit|Add11~16_combout ),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\ctrl_unit|alu_op [1]),
	.datad(\arithmetic_logic_unit|Reg3~47_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~14 .lut_mask = 16'hE0E3;
defparam \arithmetic_logic_unit|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \arithmetic_logic_unit|Mux4~15 (
// Equation(s):
// \arithmetic_logic_unit|Mux4~15_combout  = (\ctrl_unit|alu_op [0] & ((\arithmetic_logic_unit|Mux4~14_combout  & ((\s_bus[8]~98_combout ))) # (!\arithmetic_logic_unit|Mux4~14_combout  & (\arithmetic_logic_unit|Reg3 [8])))) # (!\ctrl_unit|alu_op [0] & 
// (((\arithmetic_logic_unit|Mux4~14_combout ))))

	.dataa(\arithmetic_logic_unit|Reg3 [8]),
	.datab(\ctrl_unit|alu_op [0]),
	.datac(\s_bus[8]~98_combout ),
	.datad(\arithmetic_logic_unit|Mux4~14_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux4~15 .lut_mask = 16'hF388;
defparam \arithmetic_logic_unit|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~10 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~10_combout  = (\ctrl_unit|alu_op [3] & ((\arithmetic_logic_unit|Mux11~9_combout  & (\arithmetic_logic_unit|Mux4~16_combout )) # (!\arithmetic_logic_unit|Mux11~9_combout  & ((\arithmetic_logic_unit|Mux4~15_combout ))))) # 
// (!\ctrl_unit|alu_op [3] & (((\arithmetic_logic_unit|Mux11~9_combout ))))

	.dataa(\ctrl_unit|alu_op [3]),
	.datab(\arithmetic_logic_unit|Mux4~16_combout ),
	.datac(\arithmetic_logic_unit|Mux11~9_combout ),
	.datad(\arithmetic_logic_unit|Mux4~15_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~10 .lut_mask = 16'hDAD0;
defparam \arithmetic_logic_unit|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \arithmetic_logic_unit|Mux11~11 (
// Equation(s):
// \arithmetic_logic_unit|Mux11~11_combout  = (!\ctrl_unit|alu_op [5] & ((\ctrl_unit|alu_op [4] & (\arithmetic_logic_unit|Mux11~12_combout )) # (!\ctrl_unit|alu_op [4] & ((\arithmetic_logic_unit|Mux11~10_combout )))))

	.dataa(\ctrl_unit|alu_op [5]),
	.datab(\ctrl_unit|alu_op [4]),
	.datac(\arithmetic_logic_unit|Mux11~12_combout ),
	.datad(\arithmetic_logic_unit|Mux11~10_combout ),
	.cin(gnd),
	.combout(\arithmetic_logic_unit|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \arithmetic_logic_unit|Mux11~11 .lut_mask = 16'h5140;
defparam \arithmetic_logic_unit|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \arithmetic_logic_unit|Reg3[8] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(\arithmetic_logic_unit|Mux11~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arithmetic_logic_unit|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|Reg3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|Reg3[8] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|Reg3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \arithmetic_logic_unit|result[8] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|Reg3 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[8] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \mdr[8]~0 (
// Equation(s):
// \mdr[8]~0_combout  = (\reg_file~24_combout  & ((\instr_reg[8]~4_combout ))) # (!\reg_file~24_combout  & (\arithmetic_logic_unit|result [8]))

	.dataa(\arithmetic_logic_unit|result [8]),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\instr_reg[8]~4_combout ),
	.cin(gnd),
	.combout(\mdr[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[8]~0 .lut_mask = 16'hEE22;
defparam \mdr[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 .lut_mask = 16'h0D08;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 .lut_mask = 16'hC840;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout 
// )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ) 
// # (\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 .lut_mask = 16'hFFC8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \mdr[8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[8]~0_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[8] .is_wysiwyg = "true";
defparam \mdr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \ID|ImByte[0]~feeder (
// Equation(s):
// \ID|ImByte[0]~feeder_combout  = instr_reg[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[3]),
	.cin(gnd),
	.combout(\ID|ImByte[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|ImByte[0]~feeder .lut_mask = 16'hFF00;
defparam \ID|ImByte[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \ID|ImByte[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|ImByte[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|Decoder4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|ImByte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|ImByte[0] .is_wysiwyg = "true";
defparam \ID|ImByte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \byte_manipulator|dst_val[8]~feeder (
// Equation(s):
// \byte_manipulator|dst_val[8]~feeder_combout  = \ID|ImByte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID|ImByte [0]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_val[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_val[8]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_val[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N1
dffeas \byte_manipulator|dst_val[8] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_val[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [8]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[8] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \byte_manipulator|Mux15~0 (
// Equation(s):
// \byte_manipulator|Mux15~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [8]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [8]))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [8]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux15~0 .lut_mask = 16'hCF0C;
defparam \byte_manipulator|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N25
dffeas \byte_manipulator|dst_out[8] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[8] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \reg_file~25 (
// Equation(s):
// \reg_file~25_combout  = (\reg_file~24_combout  & (((\instr_reg[8]~4_combout )))) # (!\reg_file~24_combout  & ((\Equal9~0_combout ) # ((\byte_manipulator|dst_out [8]))))

	.dataa(\Equal9~0_combout ),
	.datab(\byte_manipulator|dst_out [8]),
	.datac(\reg_file~24_combout ),
	.datad(\instr_reg[8]~4_combout ),
	.cin(gnd),
	.combout(\reg_file~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~25 .lut_mask = 16'hFE0E;
defparam \reg_file~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \reg_file~26 (
// Equation(s):
// \reg_file~26_combout  = (mdr[8] & ((\reg_file[7][8]~22_combout ) # ((\reg_file~25_combout  & \reg_file[7][8]~23_combout )))) # (!mdr[8] & (\reg_file~25_combout  & (\reg_file[7][8]~23_combout )))

	.dataa(mdr[8]),
	.datab(\reg_file~25_combout ),
	.datac(\reg_file[7][8]~23_combout ),
	.datad(\reg_file[7][8]~22_combout ),
	.cin(gnd),
	.combout(\reg_file~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~26 .lut_mask = 16'hEAC0;
defparam \reg_file~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \reg_file[16][8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][8] .is_wysiwyg = "true";
defparam \reg_file[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \Mux87~0 (
// Equation(s):
// \Mux87~0_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[6][8]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[4][8]~q ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[4][8]~q ),
	.datac(\reg_file[6][8]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~0 .lut_mask = 16'hFA44;
defparam \Mux87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \Mux87~1 (
// Equation(s):
// \Mux87~1_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux87~0_combout  & ((\reg_file[7][8]~q ))) # (!\Mux87~0_combout  & (\reg_file[5][8]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux87~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[5][8]~q ),
	.datac(\Mux87~0_combout ),
	.datad(\reg_file[7][8]~q ),
	.cin(gnd),
	.combout(\Mux87~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~1 .lut_mask = 16'hF858;
defparam \Mux87~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \Mux87~7 (
// Equation(s):
// \Mux87~7_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[14][8]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[12][8]~q ))))

	.dataa(\reg_file[12][8]~q ),
	.datab(\reg_file[14][8]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux87~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~7 .lut_mask = 16'hFC0A;
defparam \Mux87~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \Mux87~8 (
// Equation(s):
// \Mux87~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux87~7_combout  & (\reg_file[15][8]~q )) # (!\Mux87~7_combout  & ((\reg_file[13][8]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux87~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[15][8]~q ),
	.datac(\reg_file[13][8]~q ),
	.datad(\Mux87~7_combout ),
	.cin(gnd),
	.combout(\Mux87~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~8 .lut_mask = 16'hDDA0;
defparam \Mux87~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \Mux87~2 (
// Equation(s):
// \Mux87~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\reg_file[9][8]~q ) # (\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[8][8]~q  & ((!\ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\reg_file[8][8]~q ),
	.datab(\reg_file[9][8]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux87~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~2 .lut_mask = 16'hF0CA;
defparam \Mux87~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \Mux87~3 (
// Equation(s):
// \Mux87~3_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux87~2_combout  & ((\reg_file[11][8]~q ))) # (!\Mux87~2_combout  & (\reg_file[10][8]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux87~2_combout ))))

	.dataa(\reg_file[10][8]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[11][8]~q ),
	.datad(\Mux87~2_combout ),
	.cin(gnd),
	.combout(\Mux87~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~3 .lut_mask = 16'hF388;
defparam \Mux87~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \Mux87~4 (
// Equation(s):
// \Mux87~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\reg_file[1][8]~q ) # (\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[0][8]~q  & ((!\ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[0][8]~q ),
	.datac(\reg_file[1][8]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux87~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~4 .lut_mask = 16'hAAE4;
defparam \Mux87~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \Mux87~5 (
// Equation(s):
// \Mux87~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux87~4_combout  & (\reg_file[3][8]~q )) # (!\Mux87~4_combout  & ((\reg_file[2][8]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux87~4_combout ))))

	.dataa(\reg_file[3][8]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[2][8]~q ),
	.datad(\Mux87~4_combout ),
	.cin(gnd),
	.combout(\Mux87~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~5 .lut_mask = 16'hBBC0;
defparam \Mux87~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \Mux87~6 (
// Equation(s):
// \Mux87~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2]) # ((\Mux87~3_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (!\ctrl_unit|dbus_rnum_src [2] & ((\Mux87~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux87~3_combout ),
	.datad(\Mux87~5_combout ),
	.cin(gnd),
	.combout(\Mux87~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~6 .lut_mask = 16'hB9A8;
defparam \Mux87~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \Mux87~9 (
// Equation(s):
// \Mux87~9_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux87~6_combout  & ((\Mux87~8_combout ))) # (!\Mux87~6_combout  & (\Mux87~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux87~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\Mux87~1_combout ),
	.datac(\Mux87~8_combout ),
	.datad(\Mux87~6_combout ),
	.cin(gnd),
	.combout(\Mux87~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~9 .lut_mask = 16'hF588;
defparam \Mux87~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \instr_reg[8]~4 (
// Equation(s):
// \instr_reg[8]~4_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][8]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux87~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(\reg_file[16][8]~q ),
	.datac(gnd),
	.datad(\Mux87~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[8]~4 .lut_mask = 16'hDD88;
defparam \instr_reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \instr_reg[8] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[8]~4_combout ),
	.asdata(mdr[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[8] .is_wysiwyg = "true";
defparam \instr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \ID|Add0~5 (
// Equation(s):
// \ID|Add0~5_combout  = (instr_reg[5] & (instr_reg[10] & (!instr_reg[9] & !instr_reg[7])))

	.dataa(instr_reg[5]),
	.datab(instr_reg[10]),
	.datac(instr_reg[9]),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~5 .lut_mask = 16'h0008;
defparam \ID|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \ID|Add0~6 (
// Equation(s):
// \ID|Add0~6_combout  = (instr_reg[13] & (((instr_reg[12])))) # (!instr_reg[13] & (instr_reg[8] & ((\ID|Add0~5_combout ))))

	.dataa(instr_reg[8]),
	.datab(instr_reg[12]),
	.datac(\ID|Add0~5_combout ),
	.datad(instr_reg[13]),
	.cin(gnd),
	.combout(\ID|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~6 .lut_mask = 16'hCCA0;
defparam \ID|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \ID|Add0~3 (
// Equation(s):
// \ID|Add0~3_combout  = (instr_reg[10] & (!instr_reg[7] & ((instr_reg[3]) # (!instr_reg[14]))))

	.dataa(instr_reg[14]),
	.datab(instr_reg[3]),
	.datac(instr_reg[10]),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~3 .lut_mask = 16'h00D0;
defparam \ID|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \ID|Add0~2 (
// Equation(s):
// \ID|Add0~2_combout  = (instr_reg[13] & ((instr_reg[14] & ((instr_reg[3]))) # (!instr_reg[14] & (instr_reg[10]))))

	.dataa(instr_reg[14]),
	.datab(instr_reg[13]),
	.datac(instr_reg[10]),
	.datad(instr_reg[3]),
	.cin(gnd),
	.combout(\ID|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~2 .lut_mask = 16'hC840;
defparam \ID|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \ID|Add0~1 (
// Equation(s):
// \ID|Add0~1_combout  = (instr_reg[14] & (instr_reg[4])) # (!instr_reg[14] & ((instr_reg[11])))

	.dataa(gnd),
	.datab(instr_reg[14]),
	.datac(instr_reg[4]),
	.datad(instr_reg[11]),
	.cin(gnd),
	.combout(\ID|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~1 .lut_mask = 16'hF3C0;
defparam \ID|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \ID|Add0~7 (
// Equation(s):
// \ID|Add0~7_combout  = (\ID|Add0~0_combout  & (\ID|Add0~1_combout  & ((\ID|Add0~3_combout ) # (\ID|Add0~2_combout )))) # (!\ID|Add0~0_combout  & ((\ID|Add0~3_combout ) # ((\ID|Add0~2_combout ) # (\ID|Add0~1_combout ))))

	.dataa(\ID|Add0~0_combout ),
	.datab(\ID|Add0~3_combout ),
	.datac(\ID|Add0~2_combout ),
	.datad(\ID|Add0~1_combout ),
	.cin(gnd),
	.combout(\ID|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~7 .lut_mask = 16'hFD54;
defparam \ID|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \ID|Mux26~7 (
// Equation(s):
// \ID|Mux26~7_combout  = (instr_reg[13] & ((\ID|Add0~0_combout  & (\ID|Add0~6_combout  & \ID|Add0~7_combout )) # (!\ID|Add0~0_combout  & ((\ID|Add0~6_combout ) # (\ID|Add0~7_combout )))))

	.dataa(\ID|Add0~0_combout ),
	.datab(\ID|Add0~6_combout ),
	.datac(instr_reg[13]),
	.datad(\ID|Add0~7_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~7 .lut_mask = 16'hD040;
defparam \ID|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \ID|Mux26~0 (
// Equation(s):
// \ID|Mux26~0_combout  = (!instr_reg[11] & instr_reg[10])

	.dataa(instr_reg[11]),
	.datab(gnd),
	.datac(instr_reg[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~0 .lut_mask = 16'h5050;
defparam \ID|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \ID|Equal2~1 (
// Equation(s):
// \ID|Equal2~1_combout  = (!instr_reg[1] & (!instr_reg[3] & (!instr_reg[4] & !instr_reg[0])))

	.dataa(instr_reg[1]),
	.datab(instr_reg[3]),
	.datac(instr_reg[4]),
	.datad(instr_reg[0]),
	.cin(gnd),
	.combout(\ID|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Equal2~1 .lut_mask = 16'h0001;
defparam \ID|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \ID|Equal2~0 (
// Equation(s):
// \ID|Equal2~0_combout  = (!instr_reg[5] & (!instr_reg[7] & (!instr_reg[8] & !instr_reg[9])))

	.dataa(instr_reg[5]),
	.datab(instr_reg[7]),
	.datac(instr_reg[8]),
	.datad(instr_reg[9]),
	.cin(gnd),
	.combout(\ID|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Equal2~0 .lut_mask = 16'h0001;
defparam \ID|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \ID|Equal2~2 (
// Equation(s):
// \ID|Equal2~2_combout  = (!instr_reg[2] & (\ID|Equal2~1_combout  & (!instr_reg[6] & \ID|Equal2~0_combout )))

	.dataa(instr_reg[2]),
	.datab(\ID|Equal2~1_combout ),
	.datac(instr_reg[6]),
	.datad(\ID|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ID|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Equal2~2 .lut_mask = 16'h0400;
defparam \ID|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \ID|Mux26~1 (
// Equation(s):
// \ID|Mux26~1_combout  = (instr_reg[12] & (\ID|Mux26~0_combout  & ((\ID|Equal2~2_combout ) # (\ID|OP [3]))))

	.dataa(instr_reg[12]),
	.datab(\ID|Mux26~0_combout ),
	.datac(\ID|Equal2~2_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ID|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~1 .lut_mask = 16'h8880;
defparam \ID|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \ID|Mux26~4 (
// Equation(s):
// \ID|Mux26~4_combout  = (instr_reg[9] & instr_reg[8])

	.dataa(gnd),
	.datab(instr_reg[9]),
	.datac(gnd),
	.datad(instr_reg[8]),
	.cin(gnd),
	.combout(\ID|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~4 .lut_mask = 16'hCC00;
defparam \ID|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \ID|Mux26~2 (
// Equation(s):
// \ID|Mux26~2_combout  = (instr_reg[7]) # ((\ID|Add0~0_combout  & (\ID|Add0~6_combout  & \ID|Add0~7_combout )) # (!\ID|Add0~0_combout  & ((\ID|Add0~6_combout ) # (\ID|Add0~7_combout ))))

	.dataa(\ID|Add0~0_combout ),
	.datab(instr_reg[7]),
	.datac(\ID|Add0~6_combout ),
	.datad(\ID|Add0~7_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~2 .lut_mask = 16'hFDDC;
defparam \ID|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \ID|Mux26~3 (
// Equation(s):
// \ID|Mux26~3_combout  = (instr_reg[9] & (((\ID|OP [3])))) # (!instr_reg[9] & (instr_reg[8] & (\ID|Mux26~2_combout )))

	.dataa(instr_reg[9]),
	.datab(instr_reg[8]),
	.datac(\ID|Mux26~2_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ID|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~3 .lut_mask = 16'hEA40;
defparam \ID|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \ID|Mux26~5 (
// Equation(s):
// \ID|Mux26~5_combout  = (instr_reg[10] & ((instr_reg[11] & ((\ID|Mux26~3_combout ))) # (!instr_reg[11] & (!\ID|Mux26~4_combout )))) # (!instr_reg[10] & (((!instr_reg[11]))))

	.dataa(\ID|Mux26~4_combout ),
	.datab(instr_reg[10]),
	.datac(instr_reg[11]),
	.datad(\ID|Mux26~3_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~5 .lut_mask = 16'hC707;
defparam \ID|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \ID|Mux26~6 (
// Equation(s):
// \ID|Mux26~6_combout  = (!instr_reg[13] & ((\ID|Mux26~1_combout ) # ((!instr_reg[12] & \ID|Mux26~5_combout ))))

	.dataa(instr_reg[12]),
	.datab(\ID|Mux26~1_combout ),
	.datac(instr_reg[13]),
	.datad(\ID|Mux26~5_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~6 .lut_mask = 16'h0D0C;
defparam \ID|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \ID|Mux26~8 (
// Equation(s):
// \ID|Mux26~8_combout  = (instr_reg[15] & (instr_reg[14])) # (!instr_reg[15] & ((instr_reg[14] & ((\ID|Mux26~6_combout ))) # (!instr_reg[14] & (\ID|Mux26~7_combout ))))

	.dataa(instr_reg[15]),
	.datab(instr_reg[14]),
	.datac(\ID|Mux26~7_combout ),
	.datad(\ID|Mux26~6_combout ),
	.cin(gnd),
	.combout(\ID|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux26~8 .lut_mask = 16'hDC98;
defparam \ID|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \ID|OP[3] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux26~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[3] .is_wysiwyg = "true";
defparam \ID|OP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \ctrl_unit|Selector37~9 (
// Equation(s):
// \ctrl_unit|Selector37~9_combout  = (\ID|OP [4] & (!\ID|OP [3])) # (!\ID|OP [4] & ((\ID|OP [3]) # (\ctrl_unit|cex_code_ctrl|result~combout )))

	.dataa(gnd),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~9 .lut_mask = 16'h3F3C;
defparam \ctrl_unit|Selector37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \ctrl_unit|Selector37~14 (
// Equation(s):
// \ctrl_unit|Selector37~14_combout  = (\ctrl_unit|Selector37~9_combout  & ((\ID|OP [0] & (\ID|OP [1])) # (!\ID|OP [0] & (!\ID|OP [1] & \ID|OP [2]))))

	.dataa(\ctrl_unit|Selector37~9_combout ),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~14 .lut_mask = 16'h8280;
defparam \ctrl_unit|Selector37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \ctrl_unit|Selector37~11 (
// Equation(s):
// \ctrl_unit|Selector37~11_combout  = (\ctrl_unit|cex_code_ctrl|result~combout  & ((\ctrl_unit|Selector62~0_combout ) # ((\ID|OP [3] & \ctrl_unit|addr_rnum_src[0]~1_combout )))) # (!\ctrl_unit|cex_code_ctrl|result~combout  & (\ctrl_unit|Selector62~0_combout 
//  & (\ID|OP [3])))

	.dataa(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datab(\ctrl_unit|Selector62~0_combout ),
	.datac(\ID|OP [3]),
	.datad(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~11 .lut_mask = 16'hE8C8;
defparam \ctrl_unit|Selector37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \ctrl_unit|Selector37~10 (
// Equation(s):
// \ctrl_unit|Selector37~10_combout  = (!\ID|OP [2] & ((\ID|OP [1] & (!\ID|OP [3] & !\ID|OP [0])) # (!\ID|OP [1] & ((!\ID|OP [0]) # (!\ID|OP [3])))))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~10 .lut_mask = 16'h0113;
defparam \ctrl_unit|Selector37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \ctrl_unit|Selector37~12 (
// Equation(s):
// \ctrl_unit|Selector37~12_combout  = (\ctrl_unit|Selector37~14_combout ) # ((\ID|OP [4] & ((\ctrl_unit|Selector37~10_combout ))) # (!\ID|OP [4] & (\ctrl_unit|Selector37~11_combout )))

	.dataa(\ctrl_unit|Selector37~14_combout ),
	.datab(\ctrl_unit|Selector37~11_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|Selector37~10_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~12 .lut_mask = 16'hFEAE;
defparam \ctrl_unit|Selector37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneive_lcell_comb \ctrl_unit|Selector37~8 (
// Equation(s):
// \ctrl_unit|Selector37~8_combout  = (\ID|OP [1] & (\ID|OP [2])) # (!\ID|OP [1] & (!\ID|OP [2] & \ID|PRPO~q ))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [2]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~8 .lut_mask = 16'hC3C0;
defparam \ctrl_unit|Selector37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \ctrl_unit|Selector37~13 (
// Equation(s):
// \ctrl_unit|Selector37~13_combout  = (\ID|OP [5] & (((\ctrl_unit|Selector37~8_combout  & \ctrl_unit|addr_rnum_src[0]~0_combout )))) # (!\ID|OP [5] & (\ctrl_unit|Selector37~12_combout ))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Selector37~12_combout ),
	.datac(\ctrl_unit|Selector37~8_combout ),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector37~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector37~13 .lut_mask = 16'hE444;
defparam \ctrl_unit|Selector37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \ctrl_unit|enables~6 (
// Equation(s):
// \ctrl_unit|enables~6_combout  = (\ctrl_unit|cpucycle [2] & ((\ctrl_unit|enables~5_combout ) # ((\ctrl_unit|cpucycle [0] & \ctrl_unit|Selector37~13_combout )))) # (!\ctrl_unit|cpucycle [2] & (\ctrl_unit|cpucycle [0]))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector37~13_combout ),
	.datac(\ctrl_unit|enables~5_combout ),
	.datad(\ctrl_unit|cpucycle [2]),
	.cin(gnd),
	.combout(\ctrl_unit|enables~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~6 .lut_mask = 16'hF8AA;
defparam \ctrl_unit|enables~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \ctrl_unit|enables~9 (
// Equation(s):
// \ctrl_unit|enables~9_combout  = (\ctrl_unit|enables~6_combout  & (\ctrl_unit|dbus_rnum_dst[1]~4_combout  & (\ctrl_unit|cpucycle [2] $ (\ctrl_unit|cpucycle [1]))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|enables~6_combout ),
	.datac(\ctrl_unit|cpucycle [1]),
	.datad(\ctrl_unit|dbus_rnum_dst[1]~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~9 .lut_mask = 16'h4800;
defparam \ctrl_unit|enables~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \ctrl_unit|enables[15] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|enables~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|enables [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|enables[15] .is_wysiwyg = "true";
defparam \ctrl_unit|enables[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \ctrl_unit|enables[15]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_unit|enables [15]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_unit|enables[15]~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_unit|enables[15]~clkctrl .clock_type = "global clock";
defparam \ctrl_unit|enables[15]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \arithmetic_logic_unit|result[10] (
	.clk(\ctrl_unit|enables[15]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\arithmetic_logic_unit|Reg3 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arithmetic_logic_unit|result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arithmetic_logic_unit|result[10] .is_wysiwyg = "true";
defparam \arithmetic_logic_unit|result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \mdr[10]~2 (
// Equation(s):
// \mdr[10]~2_combout  = (\reg_file~24_combout  & ((\instr_reg[10]~6_combout ))) # (!\reg_file~24_combout  & (\arithmetic_logic_unit|result [10]))

	.dataa(\arithmetic_logic_unit|result [10]),
	.datab(\reg_file~24_combout ),
	.datac(gnd),
	.datad(\instr_reg[10]~6_combout ),
	.cin(gnd),
	.combout(\mdr[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[10]~2 .lut_mask = 16'hEE22;
defparam \mdr[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 .lut_mask = 16'hC480;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000968E7BEC46EC45520;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|memory_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 .lut_mask = 16'hA808;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [2] & ((\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout )))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 .lut_mask = 16'h5550;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \ram|memory_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({mdr[10]}),
	.portaaddr({\Add0~38_combout ,\Add0~36_combout ,\Add0~34_combout ,\Add0~32_combout ,\Add0~30_combout ,\Add0~28_combout ,\Add0~26_combout ,\Add0~24_combout ,\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({mdr[2]}),
	.portbaddr({\Add0~1_combout ,\Add0~2_combout ,\Add0~3_combout ,\Add0~4_combout ,\Add0~5_combout ,\Add0~6_combout ,\Add0~7_combout ,\Add0~8_combout ,\Add0~9_combout ,\Add0~10_combout ,\Add0~11_combout ,\Add0~12_combout ,\Add0~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|memory_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\ram|memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .init_file = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "old_data";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|memory_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_a [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_a [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_a [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 .lut_mask = 16'h3120;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout  = (\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_a [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ) # (\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16_combout ),
	.datac(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 .lut_mask = 16'hFAF8;
defparam \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \mdr[10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[10]~2_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[10] .is_wysiwyg = "true";
defparam \mdr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \byte_manipulator|Mux13~0 (
// Equation(s):
// \byte_manipulator|Mux13~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [10]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [10]))

	.dataa(gnd),
	.datab(\ctrl_unit|bm_op [1]),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [10]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux13~0 .lut_mask = 16'hCF0C;
defparam \byte_manipulator|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \byte_manipulator|dst_out[10] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[10] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \reg_file~29 (
// Equation(s):
// \reg_file~29_combout  = (\reg_file~24_combout  & (((\instr_reg[10]~6_combout )))) # (!\reg_file~24_combout  & ((\byte_manipulator|dst_out [10]) # ((\Equal9~0_combout ))))

	.dataa(\byte_manipulator|dst_out [10]),
	.datab(\reg_file~24_combout ),
	.datac(\instr_reg[10]~6_combout ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\reg_file~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~29 .lut_mask = 16'hF3E2;
defparam \reg_file~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \reg_file~30 (
// Equation(s):
// \reg_file~30_combout  = (mdr[10] & ((\reg_file[7][8]~22_combout ) # ((\reg_file~29_combout  & \reg_file[7][8]~23_combout )))) # (!mdr[10] & (\reg_file~29_combout  & (\reg_file[7][8]~23_combout )))

	.dataa(mdr[10]),
	.datab(\reg_file~29_combout ),
	.datac(\reg_file[7][8]~23_combout ),
	.datad(\reg_file[7][8]~22_combout ),
	.cin(gnd),
	.combout(\reg_file~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~30 .lut_mask = 16'hEAC0;
defparam \reg_file~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \reg_file[16][10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][10] .is_wysiwyg = "true";
defparam \reg_file[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \Mux85~7 (
// Equation(s):
// \Mux85~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [2] & ((\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[11][10]~q ))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[10][10]~q ))))

	.dataa(\reg_file[10][10]~q ),
	.datab(\reg_file[11][10]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux85~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~7 .lut_mask = 16'hFC0A;
defparam \Mux85~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \Mux85~8 (
// Equation(s):
// \Mux85~8_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux85~7_combout  & (\reg_file[15][10]~q )) # (!\Mux85~7_combout  & ((\reg_file[14][10]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux85~7_combout ))))

	.dataa(\reg_file[15][10]~q ),
	.datab(\reg_file[14][10]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\Mux85~7_combout ),
	.cin(gnd),
	.combout(\Mux85~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~8 .lut_mask = 16'hAFC0;
defparam \Mux85~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \Mux85~4 (
// Equation(s):
// \Mux85~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[4][10]~q ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[0][10]~q ))))

	.dataa(\reg_file[0][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\reg_file[4][10]~q ),
	.cin(gnd),
	.combout(\Mux85~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~4 .lut_mask = 16'hF2C2;
defparam \Mux85~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \Mux85~5 (
// Equation(s):
// \Mux85~5_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux85~4_combout  & (\reg_file[5][10]~q )) # (!\Mux85~4_combout  & ((\reg_file[1][10]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux85~4_combout ))))

	.dataa(\reg_file[5][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[1][10]~q ),
	.datad(\Mux85~4_combout ),
	.cin(gnd),
	.combout(\Mux85~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~5 .lut_mask = 16'hBBC0;
defparam \Mux85~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \Mux85~2 (
// Equation(s):
// \Mux85~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[3][10]~q ) # ((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [0] & (((!\ctrl_unit|dbus_rnum_src [2] & \reg_file[2][10]~q ))))

	.dataa(\reg_file[3][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\ctrl_unit|dbus_rnum_src [2]),
	.datad(\reg_file[2][10]~q ),
	.cin(gnd),
	.combout(\Mux85~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~2 .lut_mask = 16'hCBC8;
defparam \Mux85~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \Mux85~3 (
// Equation(s):
// \Mux85~3_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\Mux85~2_combout  & (\reg_file[7][10]~q )) # (!\Mux85~2_combout  & ((\reg_file[6][10]~q ))))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\Mux85~2_combout ))))

	.dataa(\reg_file[7][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[6][10]~q ),
	.datad(\Mux85~2_combout ),
	.cin(gnd),
	.combout(\Mux85~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~3 .lut_mask = 16'hBBC0;
defparam \Mux85~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \Mux85~6 (
// Equation(s):
// \Mux85~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & (\ctrl_unit|dbus_rnum_src [1])) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [1] & ((\Mux85~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\Mux85~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux85~5_combout ),
	.datad(\Mux85~3_combout ),
	.cin(gnd),
	.combout(\Mux85~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~6 .lut_mask = 16'hDC98;
defparam \Mux85~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \Mux85~0 (
// Equation(s):
// \Mux85~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[12][10]~q ) # (\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[8][10]~q  & ((!\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\reg_file[8][10]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[12][10]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~0 .lut_mask = 16'hCCE2;
defparam \Mux85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \Mux85~1 (
// Equation(s):
// \Mux85~1_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux85~0_combout  & ((\reg_file[13][10]~q ))) # (!\Mux85~0_combout  & (\reg_file[9][10]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux85~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[9][10]~q ),
	.datac(\reg_file[13][10]~q ),
	.datad(\Mux85~0_combout ),
	.cin(gnd),
	.combout(\Mux85~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~1 .lut_mask = 16'hF588;
defparam \Mux85~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \Mux85~9 (
// Equation(s):
// \Mux85~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux85~6_combout  & (\Mux85~8_combout )) # (!\Mux85~6_combout  & ((\Mux85~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux85~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux85~8_combout ),
	.datac(\Mux85~6_combout ),
	.datad(\Mux85~1_combout ),
	.cin(gnd),
	.combout(\Mux85~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~9 .lut_mask = 16'hDAD0;
defparam \Mux85~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \instr_reg[10]~6 (
// Equation(s):
// \instr_reg[10]~6_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][10]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux85~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [4]),
	.datab(gnd),
	.datac(\reg_file[16][10]~q ),
	.datad(\Mux85~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[10]~6 .lut_mask = 16'hF5A0;
defparam \instr_reg[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \instr_reg[10]~feeder (
// Equation(s):
// \instr_reg[10]~feeder_combout  = \instr_reg[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[10]~6_combout ),
	.cin(gnd),
	.combout(\instr_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \instr_reg[10] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[10]~feeder_combout ),
	.asdata(mdr[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[10] .is_wysiwyg = "true";
defparam \instr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \ID|Add0~0 (
// Equation(s):
// \ID|Add0~0_combout  = (instr_reg[13]) # ((instr_reg[7]) # (!instr_reg[10]))

	.dataa(gnd),
	.datab(instr_reg[13]),
	.datac(instr_reg[10]),
	.datad(instr_reg[7]),
	.cin(gnd),
	.combout(\ID|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~0 .lut_mask = 16'hFFCF;
defparam \ID|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \ID|Add0~8 (
// Equation(s):
// \ID|Add0~8_combout  = \ID|Add0~0_combout  $ (\ID|Add0~6_combout  $ (\ID|Add0~7_combout ))

	.dataa(\ID|Add0~0_combout ),
	.datab(gnd),
	.datac(\ID|Add0~6_combout ),
	.datad(\ID|Add0~7_combout ),
	.cin(gnd),
	.combout(\ID|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~8 .lut_mask = 16'hA55A;
defparam \ID|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \ID|Mux27~3 (
// Equation(s):
// \ID|Mux27~3_combout  = (instr_reg[8] & (((!instr_reg[7] & \ID|Add0~8_combout )) # (!instr_reg[10])))

	.dataa(instr_reg[7]),
	.datab(instr_reg[10]),
	.datac(instr_reg[8]),
	.datad(\ID|Add0~8_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~3 .lut_mask = 16'h7030;
defparam \ID|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \ID|Mux27~4 (
// Equation(s):
// \ID|Mux27~4_combout  = (instr_reg[11] & ((\ID|OP [2]) # (!instr_reg[9])))

	.dataa(instr_reg[9]),
	.datab(gnd),
	.datac(\ID|OP [2]),
	.datad(instr_reg[11]),
	.cin(gnd),
	.combout(\ID|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~4 .lut_mask = 16'hF500;
defparam \ID|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \ID|Mux27~5 (
// Equation(s):
// \ID|Mux27~5_combout  = (instr_reg[10] & (\ID|Mux27~4_combout  & ((instr_reg[9]) # (!\ID|Mux27~3_combout )))) # (!instr_reg[10] & (instr_reg[9] & (\ID|Mux27~3_combout )))

	.dataa(instr_reg[10]),
	.datab(instr_reg[9]),
	.datac(\ID|Mux27~3_combout ),
	.datad(\ID|Mux27~4_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~5 .lut_mask = 16'hCA40;
defparam \ID|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \ID|Mux27~6 (
// Equation(s):
// \ID|Mux27~6_combout  = (instr_reg[13] & (instr_reg[12])) # (!instr_reg[13] & (!instr_reg[12] & \ID|Mux27~5_combout ))

	.dataa(gnd),
	.datab(instr_reg[13]),
	.datac(instr_reg[12]),
	.datad(\ID|Mux27~5_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~6 .lut_mask = 16'hC3C0;
defparam \ID|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \ID|Mux27~2 (
// Equation(s):
// \ID|Mux27~2_combout  = (instr_reg[12] & (((!\ID|Equal2~2_combout  & \ID|OP [2])))) # (!instr_reg[12] & (!\ID|Mux26~4_combout ))

	.dataa(instr_reg[12]),
	.datab(\ID|Mux26~4_combout ),
	.datac(\ID|Equal2~2_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ID|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~2 .lut_mask = 16'h1B11;
defparam \ID|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \ID|Mux27~7 (
// Equation(s):
// \ID|Mux27~7_combout  = (instr_reg[13] & (((instr_reg[11])))) # (!instr_reg[13] & (instr_reg[10] & (!instr_reg[11] & \ID|Mux27~2_combout )))

	.dataa(instr_reg[13]),
	.datab(instr_reg[10]),
	.datac(instr_reg[11]),
	.datad(\ID|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~7 .lut_mask = 16'hA4A0;
defparam \ID|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \ID|Mux27~8 (
// Equation(s):
// \ID|Mux27~8_combout  = (instr_reg[14] & (!instr_reg[15] & ((\ID|Mux27~6_combout ) # (\ID|Mux27~7_combout )))) # (!instr_reg[14] & (instr_reg[15]))

	.dataa(instr_reg[14]),
	.datab(instr_reg[15]),
	.datac(\ID|Mux27~6_combout ),
	.datad(\ID|Mux27~7_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~8 .lut_mask = 16'h6664;
defparam \ID|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \ID|Mux27~9 (
// Equation(s):
// \ID|Mux27~9_combout  = (\ID|Mux27~8_combout ) # ((!instr_reg[14] & (instr_reg[13] & !\ID|Add0~8_combout )))

	.dataa(instr_reg[14]),
	.datab(instr_reg[13]),
	.datac(\ID|Add0~8_combout ),
	.datad(\ID|Mux27~8_combout ),
	.cin(gnd),
	.combout(\ID|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux27~9 .lut_mask = 16'hFF04;
defparam \ID|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \ID|OP[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux27~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[2] .is_wysiwyg = "true";
defparam \ID|OP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \ctrl_unit|Selector23~13 (
// Equation(s):
// \ctrl_unit|Selector23~13_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((!\ctrl_unit|addr_rnum_src[0]~0_combout ) # (!\ID|OP [5])) # (!\ID|OP [2])))

	.dataa(\ID|OP [2]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|dbus_rnum_src [3]),
	.datad(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~13 .lut_mask = 16'h70F0;
defparam \ctrl_unit|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \ctrl_unit|Selector23~8 (
// Equation(s):
// \ctrl_unit|Selector23~8_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ID|OP [3]) # (!\ID|OP [2])) # (!\ctrl_unit|Decoder0~0_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|Decoder0~0_combout ),
	.datac(\ID|OP [3]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~8 .lut_mask = 16'hA2AA;
defparam \ctrl_unit|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \ctrl_unit|Selector23~10 (
// Equation(s):
// \ctrl_unit|Selector23~10_combout  = (\ctrl_unit|Selector23~8_combout  & ((\ID|PRPO~q ) # ((!\ID|OP [5]) # (!\ctrl_unit|Selector23~9_combout ))))

	.dataa(\ID|PRPO~q ),
	.datab(\ctrl_unit|Selector23~9_combout ),
	.datac(\ctrl_unit|Selector23~8_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~10 .lut_mask = 16'hB0F0;
defparam \ctrl_unit|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \ctrl_unit|Selector23~11 (
// Equation(s):
// \ctrl_unit|Selector23~11_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ID|OP [5]) # (!\ctrl_unit|Selector23~9_combout )))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ID|OP [5]),
	.datac(\ctrl_unit|Selector23~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~11 .lut_mask = 16'h8A8A;
defparam \ctrl_unit|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \ctrl_unit|Selector23~12 (
// Equation(s):
// \ctrl_unit|Selector23~12_combout  = (\ID|OP [1] & (((\ID|OP [0])))) # (!\ID|OP [1] & ((\ID|OP [0] & (\ctrl_unit|Selector23~10_combout )) # (!\ID|OP [0] & ((\ctrl_unit|Selector23~11_combout )))))

	.dataa(\ctrl_unit|Selector23~10_combout ),
	.datab(\ID|OP [1]),
	.datac(\ctrl_unit|Selector23~11_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~12 .lut_mask = 16'hEE30;
defparam \ctrl_unit|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \ctrl_unit|Selector23~14 (
// Equation(s):
// \ctrl_unit|Selector23~14_combout  = (\ctrl_unit|Selector23~12_combout  & ((\ctrl_unit|Selector23~13_combout ) # ((!\ID|OP [1])))) # (!\ctrl_unit|Selector23~12_combout  & (((\ID|OP [1] & \ctrl_unit|Selector23~8_combout ))))

	.dataa(\ctrl_unit|Selector23~13_combout ),
	.datab(\ctrl_unit|Selector23~12_combout ),
	.datac(\ID|OP [1]),
	.datad(\ctrl_unit|Selector23~8_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~14 .lut_mask = 16'hBC8C;
defparam \ctrl_unit|Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \ctrl_unit|Selector23~16 (
// Equation(s):
// \ctrl_unit|Selector23~16_combout  = (!\ID|OP [3] & (!\ID|OP [4] & (!\ID|OP [2] & \ctrl_unit|dbus_rnum_dst[0]~5_combout )))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [2]),
	.datad(\ctrl_unit|dbus_rnum_dst[0]~5_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~16 .lut_mask = 16'h0100;
defparam \ctrl_unit|Selector23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \ctrl_unit|Selector23~17 (
// Equation(s):
// \ctrl_unit|Selector23~17_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\ID|OP [0] & ((\ID|OP [1]) # (!\ctrl_unit|Selector23~16_combout ))) # (!\ID|OP [0] & ((!\ID|OP [1])))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|Selector23~16_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~17 .lut_mask = 16'h882A;
defparam \ctrl_unit|Selector23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \ctrl_unit|Selector23~18 (
// Equation(s):
// \ctrl_unit|Selector23~18_combout  = (\ctrl_unit|Selector23~8_combout  & (!\ID|OP [0] & \ID|OP [1]))

	.dataa(\ctrl_unit|Selector23~8_combout ),
	.datab(gnd),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~18 .lut_mask = 16'h0A00;
defparam \ctrl_unit|Selector23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \ctrl_unit|Selector23~15 (
// Equation(s):
// \ctrl_unit|Selector23~15_combout  = (\ctrl_unit|cpucycle [0] & (\ctrl_unit|Selector23~14_combout )) # (!\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector23~17_combout ) # (\ctrl_unit|Selector23~18_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector23~14_combout ),
	.datac(\ctrl_unit|Selector23~17_combout ),
	.datad(\ctrl_unit|Selector23~18_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector23~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector23~15 .lut_mask = 16'hDDD8;
defparam \ctrl_unit|Selector23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \ctrl_unit|dbus_rnum_src[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector23~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[3] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \Mux80~0 (
// Equation(s):
// \Mux80~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[9][15]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[8][15]~q )))))

	.dataa(\reg_file[9][15]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\reg_file[8][15]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux80~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~0 .lut_mask = 16'hEE30;
defparam \Mux80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \Mux80~1 (
// Equation(s):
// \Mux80~1_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux80~0_combout  & (\reg_file[11][15]~q )) # (!\Mux80~0_combout  & ((\reg_file[10][15]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux80~0_combout ))))

	.dataa(\reg_file[11][15]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux80~0_combout ),
	.datad(\reg_file[10][15]~q ),
	.cin(gnd),
	.combout(\Mux80~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~1 .lut_mask = 16'hBCB0;
defparam \Mux80~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \Mux80~7 (
// Equation(s):
// \Mux80~7_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0]) # (\reg_file[14][15]~q )))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[12][15]~q  & (!\ctrl_unit|dbus_rnum_src [0])))

	.dataa(\reg_file[12][15]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\reg_file[14][15]~q ),
	.cin(gnd),
	.combout(\Mux80~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~7 .lut_mask = 16'hCEC2;
defparam \Mux80~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \Mux80~8 (
// Equation(s):
// \Mux80~8_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux80~7_combout  & (\reg_file[15][15]~q )) # (!\Mux80~7_combout  & ((\reg_file[13][15]~q ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux80~7_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[15][15]~q ),
	.datac(\Mux80~7_combout ),
	.datad(\reg_file[13][15]~q ),
	.cin(gnd),
	.combout(\Mux80~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~8 .lut_mask = 16'hDAD0;
defparam \Mux80~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \Mux80~2 (
// Equation(s):
// \Mux80~2_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[6][15]~q ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\reg_file[4][15]~q ))))

	.dataa(\reg_file[4][15]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[6][15]~q ),
	.cin(gnd),
	.combout(\Mux80~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~2 .lut_mask = 16'hF2C2;
defparam \Mux80~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \Mux80~3 (
// Equation(s):
// \Mux80~3_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux80~2_combout  & ((\reg_file[7][15]~q ))) # (!\Mux80~2_combout  & (\reg_file[5][15]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux80~2_combout ))))

	.dataa(\reg_file[5][15]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [0]),
	.datac(\reg_file[7][15]~q ),
	.datad(\Mux80~2_combout ),
	.cin(gnd),
	.combout(\Mux80~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~3 .lut_mask = 16'hF388;
defparam \Mux80~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \Mux80~4 (
// Equation(s):
// \Mux80~4_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\ctrl_unit|dbus_rnum_src [1]) # (\reg_file[1][15]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[0][15]~q  & (!\ctrl_unit|dbus_rnum_src [1])))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[0][15]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\reg_file[1][15]~q ),
	.cin(gnd),
	.combout(\Mux80~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~4 .lut_mask = 16'hAEA4;
defparam \Mux80~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \Mux80~5 (
// Equation(s):
// \Mux80~5_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux80~4_combout  & (\reg_file[3][15]~q )) # (!\Mux80~4_combout  & ((\reg_file[2][15]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux80~4_combout ))))

	.dataa(\reg_file[3][15]~q ),
	.datab(\reg_file[2][15]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\Mux80~4_combout ),
	.cin(gnd),
	.combout(\Mux80~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~5 .lut_mask = 16'hAFC0;
defparam \Mux80~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \Mux80~6 (
// Equation(s):
// \Mux80~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & (\ctrl_unit|dbus_rnum_src [2])) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & (\Mux80~3_combout )) # (!\ctrl_unit|dbus_rnum_src [2] & ((\Mux80~5_combout )))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux80~3_combout ),
	.datad(\Mux80~5_combout ),
	.cin(gnd),
	.combout(\Mux80~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~6 .lut_mask = 16'hD9C8;
defparam \Mux80~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \Mux80~9 (
// Equation(s):
// \Mux80~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux80~6_combout  & ((\Mux80~8_combout ))) # (!\Mux80~6_combout  & (\Mux80~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux80~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux80~1_combout ),
	.datac(\Mux80~8_combout ),
	.datad(\Mux80~6_combout ),
	.cin(gnd),
	.combout(\Mux80~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux80~9 .lut_mask = 16'hF588;
defparam \Mux80~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \instr_reg[15]~15 (
// Equation(s):
// \instr_reg[15]~15_combout  = (\ctrl_unit|dbus_rnum_src [4] & ((\reg_file[16][15]~q ))) # (!\ctrl_unit|dbus_rnum_src [4] & (\Mux80~9_combout ))

	.dataa(\Mux80~9_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(gnd),
	.datad(\reg_file[16][15]~q ),
	.cin(gnd),
	.combout(\instr_reg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[15]~15 .lut_mask = 16'hEE22;
defparam \instr_reg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \instr_reg[15]~feeder (
// Equation(s):
// \instr_reg[15]~feeder_combout  = \instr_reg[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[15]~15_combout ),
	.cin(gnd),
	.combout(\instr_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N1
dffeas \instr_reg[15] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[15]~feeder_combout ),
	.asdata(mdr[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[15] .is_wysiwyg = "true";
defparam \instr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \ID|Mux29~2 (
// Equation(s):
// \ID|Mux29~2_combout  = (!instr_reg[14] & ((instr_reg[15]) # ((!instr_reg[10] & instr_reg[13]))))

	.dataa(instr_reg[10]),
	.datab(instr_reg[15]),
	.datac(instr_reg[13]),
	.datad(instr_reg[14]),
	.cin(gnd),
	.combout(\ID|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux29~2 .lut_mask = 16'h00DC;
defparam \ID|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \ID|Mux17~4 (
// Equation(s):
// \ID|Mux17~4_combout  = (instr_reg[12] & (instr_reg[10] $ (instr_reg[11])))

	.dataa(instr_reg[10]),
	.datab(instr_reg[11]),
	.datac(gnd),
	.datad(instr_reg[12]),
	.cin(gnd),
	.combout(\ID|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~4 .lut_mask = 16'h6600;
defparam \ID|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \ID|Mux17~5 (
// Equation(s):
// \ID|Mux17~5_combout  = (\ID|Mux17~4_combout  & ((\ID|Equal2~2_combout ) # ((instr_reg[11]) # (\ID|OP [0]))))

	.dataa(\ID|Equal2~2_combout ),
	.datab(instr_reg[11]),
	.datac(\ID|Mux17~4_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ID|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~5 .lut_mask = 16'hF0E0;
defparam \ID|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \ID|Mux17~2 (
// Equation(s):
// \ID|Mux17~2_combout  = (((!instr_reg[7] & !instr_reg[9])) # (!instr_reg[11])) # (!instr_reg[10])

	.dataa(instr_reg[10]),
	.datab(instr_reg[7]),
	.datac(instr_reg[9]),
	.datad(instr_reg[11]),
	.cin(gnd),
	.combout(\ID|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~2 .lut_mask = 16'h57FF;
defparam \ID|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \ID|Mux17~0 (
// Equation(s):
// \ID|Mux17~0_combout  = (instr_reg[7] & (instr_reg[5] & (instr_reg[8]))) # (!instr_reg[7] & (((!instr_reg[3]))))

	.dataa(instr_reg[5]),
	.datab(instr_reg[7]),
	.datac(instr_reg[8]),
	.datad(instr_reg[3]),
	.cin(gnd),
	.combout(\ID|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~0 .lut_mask = 16'h80B3;
defparam \ID|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \ID|Mux17~1 (
// Equation(s):
// \ID|Mux17~1_combout  = (\ID|Mux12~0_combout  & ((instr_reg[9] & ((\ID|OP [0]))) # (!instr_reg[9] & (\ID|Mux17~0_combout ))))

	.dataa(instr_reg[9]),
	.datab(\ID|Mux17~0_combout ),
	.datac(\ID|Mux12~0_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ID|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~1 .lut_mask = 16'hE040;
defparam \ID|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \ID|Mux17~3 (
// Equation(s):
// \ID|Mux17~3_combout  = (!instr_reg[12] & ((\ID|Mux17~1_combout ) # ((\ID|Mux17~2_combout  & !instr_reg[8]))))

	.dataa(\ID|Mux17~2_combout ),
	.datab(instr_reg[12]),
	.datac(instr_reg[8]),
	.datad(\ID|Mux17~1_combout ),
	.cin(gnd),
	.combout(\ID|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux17~3 .lut_mask = 16'h3302;
defparam \ID|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \ID|Mux29~3 (
// Equation(s):
// \ID|Mux29~3_combout  = (instr_reg[13] & (((!instr_reg[11])))) # (!instr_reg[13] & ((\ID|Mux17~5_combout ) # ((\ID|Mux17~3_combout ))))

	.dataa(\ID|Mux17~5_combout ),
	.datab(instr_reg[11]),
	.datac(instr_reg[13]),
	.datad(\ID|Mux17~3_combout ),
	.cin(gnd),
	.combout(\ID|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux29~3 .lut_mask = 16'h3F3A;
defparam \ID|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \ID|Mux29~4 (
// Equation(s):
// \ID|Mux29~4_combout  = (\ID|Mux29~2_combout ) # ((instr_reg[14] & (!instr_reg[15] & \ID|Mux29~3_combout )))

	.dataa(instr_reg[14]),
	.datab(instr_reg[15]),
	.datac(\ID|Mux29~2_combout ),
	.datad(\ID|Mux29~3_combout ),
	.cin(gnd),
	.combout(\ID|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux29~4 .lut_mask = 16'hF2F0;
defparam \ID|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \ID|OP[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[0] .is_wysiwyg = "true";
defparam \ID|OP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \ctrl_unit|dbus_rnum_dst[0]~34 (
// Equation(s):
// \ctrl_unit|dbus_rnum_dst[0]~34_combout  = (\ID|OP [0] & !\ID|OP [4])

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(gnd),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|dbus_rnum_dst[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_dst[0]~34 .lut_mask = 16'h00CC;
defparam \ctrl_unit|dbus_rnum_dst[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N23
dffeas \ctrl_unit|bm_op[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_unit|dbus_rnum_dst[0]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl_unit|bm_op[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|bm_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|bm_op[0] .is_wysiwyg = "true";
defparam \ctrl_unit|bm_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \byte_manipulator|Mux9~0 (
// Equation(s):
// \byte_manipulator|Mux9~0_combout  = (\ctrl_unit|bm_op [0] & (\ctrl_unit|bm_op [1] & \byte_manipulator|dst_val [14])) # (!\ctrl_unit|bm_op [0] & ((\ctrl_unit|bm_op [1]) # (\byte_manipulator|dst_val [14])))

	.dataa(\ctrl_unit|bm_op [0]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [1]),
	.datad(\byte_manipulator|dst_val [14]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux9~0 .lut_mask = 16'hF550;
defparam \byte_manipulator|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N27
dffeas \byte_manipulator|dst_out[14] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[14] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \reg_file~37 (
// Equation(s):
// \reg_file~37_combout  = (\reg_file~24_combout  & (((\instr_reg[14]~1_combout )))) # (!\reg_file~24_combout  & ((\byte_manipulator|dst_out [14]) # ((\Equal9~0_combout ))))

	.dataa(\byte_manipulator|dst_out [14]),
	.datab(\reg_file~24_combout ),
	.datac(\Equal9~0_combout ),
	.datad(\instr_reg[14]~1_combout ),
	.cin(gnd),
	.combout(\reg_file~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~37 .lut_mask = 16'hFE32;
defparam \reg_file~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \reg_file~38 (
// Equation(s):
// \reg_file~38_combout  = (\reg_file~37_combout  & ((\reg_file[7][8]~23_combout ) # ((\reg_file[7][8]~22_combout  & mdr[14])))) # (!\reg_file~37_combout  & (((\reg_file[7][8]~22_combout  & mdr[14]))))

	.dataa(\reg_file~37_combout ),
	.datab(\reg_file[7][8]~23_combout ),
	.datac(\reg_file[7][8]~22_combout ),
	.datad(mdr[14]),
	.cin(gnd),
	.combout(\reg_file~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~38 .lut_mask = 16'hF888;
defparam \reg_file~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \reg_file[16][14]~feeder (
// Equation(s):
// \reg_file[16][14]~feeder_combout  = \reg_file~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_file~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file[16][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file[16][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file[16][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \reg_file[16][14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\reg_file[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file[16][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[16][14] .is_wysiwyg = "true";
defparam \reg_file[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \Mux81~7 (
// Equation(s):
// \Mux81~7_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[7][14]~q ) # (\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[3][14]~q  & ((!\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[3][14]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[7][14]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux81~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~7 .lut_mask = 16'hCCE2;
defparam \Mux81~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \Mux81~8 (
// Equation(s):
// \Mux81~8_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux81~7_combout  & ((\reg_file[15][14]~q ))) # (!\Mux81~7_combout  & (\reg_file[11][14]~q )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux81~7_combout ))))

	.dataa(\reg_file[11][14]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[15][14]~q ),
	.datad(\Mux81~7_combout ),
	.cin(gnd),
	.combout(\Mux81~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~8 .lut_mask = 16'hF388;
defparam \Mux81~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \Mux81~0 (
// Equation(s):
// \Mux81~0_combout  = (\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[5][14]~q ) # (\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[1][14]~q  & ((!\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[1][14]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\reg_file[5][14]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux81~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~0 .lut_mask = 16'hCCE2;
defparam \Mux81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \Mux81~1 (
// Equation(s):
// \Mux81~1_combout  = (\Mux81~0_combout  & (((\reg_file[13][14]~q ) # (!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux81~0_combout  & (\reg_file[9][14]~q  & ((\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[9][14]~q ),
	.datab(\Mux81~0_combout ),
	.datac(\reg_file[13][14]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux81~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~1 .lut_mask = 16'hE2CC;
defparam \Mux81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \Mux81~4 (
// Equation(s):
// \Mux81~4_combout  = (\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[4][14]~q ) # ((\ctrl_unit|dbus_rnum_src [3])))) # (!\ctrl_unit|dbus_rnum_src [2] & (((\reg_file[0][14]~q  & !\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\ctrl_unit|dbus_rnum_src [2]),
	.datab(\reg_file[4][14]~q ),
	.datac(\reg_file[0][14]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux81~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~4 .lut_mask = 16'hAAD8;
defparam \Mux81~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \Mux81~5 (
// Equation(s):
// \Mux81~5_combout  = (\Mux81~4_combout  & (((\reg_file[12][14]~q ) # (!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux81~4_combout  & (\reg_file[8][14]~q  & ((\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[8][14]~q ),
	.datab(\reg_file[12][14]~q ),
	.datac(\Mux81~4_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux81~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~5 .lut_mask = 16'hCAF0;
defparam \Mux81~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \Mux81~2 (
// Equation(s):
// \Mux81~2_combout  = (\ctrl_unit|dbus_rnum_src [3] & (((\ctrl_unit|dbus_rnum_src [2])))) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & ((\reg_file[6][14]~q ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\reg_file[2][14]~q ))))

	.dataa(\reg_file[2][14]~q ),
	.datab(\ctrl_unit|dbus_rnum_src [3]),
	.datac(\reg_file[6][14]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [2]),
	.cin(gnd),
	.combout(\Mux81~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~2 .lut_mask = 16'hFC22;
defparam \Mux81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \Mux81~3 (
// Equation(s):
// \Mux81~3_combout  = (\Mux81~2_combout  & (((\reg_file[14][14]~q ) # (!\ctrl_unit|dbus_rnum_src [3])))) # (!\Mux81~2_combout  & (\reg_file[10][14]~q  & ((\ctrl_unit|dbus_rnum_src [3]))))

	.dataa(\reg_file[10][14]~q ),
	.datab(\reg_file[14][14]~q ),
	.datac(\Mux81~2_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [3]),
	.cin(gnd),
	.combout(\Mux81~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~3 .lut_mask = 16'hCAF0;
defparam \Mux81~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \Mux81~6 (
// Equation(s):
// \Mux81~6_combout  = (\ctrl_unit|dbus_rnum_src [0] & (\ctrl_unit|dbus_rnum_src [1])) # (!\ctrl_unit|dbus_rnum_src [0] & ((\ctrl_unit|dbus_rnum_src [1] & ((\Mux81~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [1] & (\Mux81~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\ctrl_unit|dbus_rnum_src [1]),
	.datac(\Mux81~5_combout ),
	.datad(\Mux81~3_combout ),
	.cin(gnd),
	.combout(\Mux81~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~6 .lut_mask = 16'hDC98;
defparam \Mux81~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \Mux81~9 (
// Equation(s):
// \Mux81~9_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux81~6_combout  & (\Mux81~8_combout )) # (!\Mux81~6_combout  & ((\Mux81~1_combout ))))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux81~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\Mux81~8_combout ),
	.datac(\Mux81~1_combout ),
	.datad(\Mux81~6_combout ),
	.cin(gnd),
	.combout(\Mux81~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux81~9 .lut_mask = 16'hDDA0;
defparam \Mux81~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \instr_reg[14]~1 (
// Equation(s):
// \instr_reg[14]~1_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][14]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux81~9_combout )))

	.dataa(\reg_file[16][14]~q ),
	.datab(gnd),
	.datac(\ctrl_unit|dbus_rnum_src [4]),
	.datad(\Mux81~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[14]~1 .lut_mask = 16'hAFA0;
defparam \instr_reg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \instr_reg[14]~feeder (
// Equation(s):
// \instr_reg[14]~feeder_combout  = \instr_reg[14]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[14]~1_combout ),
	.cin(gnd),
	.combout(\instr_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N3
dffeas \instr_reg[14] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[14]~feeder_combout ),
	.asdata(mdr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[14] .is_wysiwyg = "true";
defparam \instr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \ID|Add0~4 (
// Equation(s):
// \ID|Add0~4_combout  = \ID|Add0~0_combout  $ (\ID|Add0~1_combout  $ (((\ID|Add0~3_combout ) # (\ID|Add0~2_combout ))))

	.dataa(\ID|Add0~0_combout ),
	.datab(\ID|Add0~3_combout ),
	.datac(\ID|Add0~2_combout ),
	.datad(\ID|Add0~1_combout ),
	.cin(gnd),
	.combout(\ID|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Add0~4 .lut_mask = 16'hA956;
defparam \ID|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \ID|Mux28~2 (
// Equation(s):
// \ID|Mux28~2_combout  = (!instr_reg[14] & ((instr_reg[15]) # ((instr_reg[13] & !\ID|Add0~4_combout ))))

	.dataa(instr_reg[15]),
	.datab(instr_reg[13]),
	.datac(\ID|Add0~4_combout ),
	.datad(instr_reg[14]),
	.cin(gnd),
	.combout(\ID|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~2 .lut_mask = 16'h00AE;
defparam \ID|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \ID|Mux28~5 (
// Equation(s):
// \ID|Mux28~5_combout  = (\ID|OP [1] & ((instr_reg[11]) # (!\ID|Equal2~2_combout )))

	.dataa(\ID|Equal2~2_combout ),
	.datab(instr_reg[11]),
	.datac(gnd),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ID|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~5 .lut_mask = 16'hDD00;
defparam \ID|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \ID|Mux28~6 (
// Equation(s):
// \ID|Mux28~6_combout  = (instr_reg[10] & ((instr_reg[11] & ((instr_reg[12]) # (\ID|Mux28~5_combout ))) # (!instr_reg[11] & (instr_reg[12] & \ID|Mux28~5_combout ))))

	.dataa(instr_reg[10]),
	.datab(instr_reg[11]),
	.datac(instr_reg[12]),
	.datad(\ID|Mux28~5_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~6 .lut_mask = 16'hA880;
defparam \ID|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \ID|Mux28~3 (
// Equation(s):
// \ID|Mux28~3_combout  = (instr_reg[7] & ((instr_reg[6]) # ((!instr_reg[8])))) # (!instr_reg[7] & (((instr_reg[8] & !\ID|Add0~4_combout ))))

	.dataa(instr_reg[7]),
	.datab(instr_reg[6]),
	.datac(instr_reg[8]),
	.datad(\ID|Add0~4_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~3 .lut_mask = 16'h8ADA;
defparam \ID|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \ID|Mux28~4 (
// Equation(s):
// \ID|Mux28~4_combout  = (\ID|Mux12~0_combout  & (((instr_reg[9]) # (\ID|Mux28~3_combout )))) # (!\ID|Mux12~0_combout  & (instr_reg[8]))

	.dataa(instr_reg[8]),
	.datab(instr_reg[9]),
	.datac(\ID|Mux12~0_combout ),
	.datad(\ID|Mux28~3_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~4 .lut_mask = 16'hFACA;
defparam \ID|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \ID|Mux28~7 (
// Equation(s):
// \ID|Mux28~7_combout  = (instr_reg[12] & (((\ID|Mux28~6_combout )))) # (!instr_reg[12] & ((instr_reg[9] & ((\ID|Mux28~6_combout ) # (!\ID|Mux28~4_combout ))) # (!instr_reg[9] & ((\ID|Mux28~4_combout )))))

	.dataa(instr_reg[9]),
	.datab(instr_reg[12]),
	.datac(\ID|Mux28~6_combout ),
	.datad(\ID|Mux28~4_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~7 .lut_mask = 16'hF1E2;
defparam \ID|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \ID|Mux28~8 (
// Equation(s):
// \ID|Mux28~8_combout  = (instr_reg[13] & (instr_reg[11] $ ((!instr_reg[12])))) # (!instr_reg[13] & (((\ID|Mux28~7_combout ))))

	.dataa(instr_reg[13]),
	.datab(instr_reg[11]),
	.datac(instr_reg[12]),
	.datad(\ID|Mux28~7_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~8 .lut_mask = 16'hD782;
defparam \ID|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \ID|Mux28~9 (
// Equation(s):
// \ID|Mux28~9_combout  = (\ID|Mux28~2_combout ) # ((instr_reg[14] & (!instr_reg[15] & \ID|Mux28~8_combout )))

	.dataa(instr_reg[14]),
	.datab(instr_reg[15]),
	.datac(\ID|Mux28~2_combout ),
	.datad(\ID|Mux28~8_combout ),
	.cin(gnd),
	.combout(\ID|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux28~9 .lut_mask = 16'hF2F0;
defparam \ID|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N1
dffeas \ID|OP[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux28~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[1] .is_wysiwyg = "true";
defparam \ID|OP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \ctrl_unit|Selector39~8 (
// Equation(s):
// \ctrl_unit|Selector39~8_combout  = (!\ID|OP [1] & (!\ID|OP [0] & !\ID|OP [2]))

	.dataa(gnd),
	.datab(\ID|OP [1]),
	.datac(\ID|OP [0]),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector39~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector39~8 .lut_mask = 16'h0003;
defparam \ctrl_unit|Selector39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \ctrl_unit|Selector28~1 (
// Equation(s):
// \ctrl_unit|Selector28~1_combout  = (\ID|OP [3] & (\ctrl_unit|Selector39~8_combout  & (!\ctrl_unit|cex_code_ctrl|result~combout  & !\ID|OP [4])))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector39~8_combout ),
	.datac(\ctrl_unit|cex_code_ctrl|result~combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector28~1 .lut_mask = 16'h0008;
defparam \ctrl_unit|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \ctrl_unit|Selector28~2 (
// Equation(s):
// \ctrl_unit|Selector28~2_combout  = (\ctrl_unit|Selector28~1_combout ) # ((!\ctrl_unit|Selector39~8_combout  & (!\ID|OP [5] & \ctrl_unit|Selector30~0_combout )))

	.dataa(\ctrl_unit|Selector39~8_combout ),
	.datab(\ctrl_unit|Selector28~1_combout ),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|Selector30~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector28~2 .lut_mask = 16'hCDCC;
defparam \ctrl_unit|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \ctrl_unit|Selector28~0 (
// Equation(s):
// \ctrl_unit|Selector28~0_combout  = (\ID|OP [5] & ((\ID|OP [2] $ (\ID|OP [1])) # (!\ctrl_unit|addr_rnum_src[0]~0_combout )))

	.dataa(\ID|OP [2]),
	.datab(\ctrl_unit|addr_rnum_src[0]~0_combout ),
	.datac(\ID|OP [1]),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector28~0 .lut_mask = 16'h7B00;
defparam \ctrl_unit|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~11 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~11_combout  = (\ctrl_unit|Mux6~2_combout ) # ((\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector28~2_combout ) # (\ctrl_unit|Selector28~0_combout ))))

	.dataa(\ctrl_unit|Selector28~2_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|Selector28~0_combout ),
	.datad(\ctrl_unit|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~11 .lut_mask = 16'hFFC8;
defparam \ctrl_unit|data_bus_ctrl~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~13 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~13_combout  = ((\ctrl_unit|cpucycle [2] & ((\ctrl_unit|data_bus_ctrl~11_combout ) # (\ctrl_unit|cpucycle [1])))) # (!\ctrl_unit|data_bus_ctrl~12_combout )

	.dataa(\ctrl_unit|data_bus_ctrl~11_combout ),
	.datab(\ctrl_unit|cpucycle [1]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|data_bus_ctrl~12_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~13 .lut_mask = 16'hE0FF;
defparam \ctrl_unit|data_bus_ctrl~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \ctrl_unit|data_bus_ctrl[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[5] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \reg_file~1 (
// Equation(s):
// \reg_file~1_combout  = (\ctrl_unit|data_bus_ctrl [3] & ((\ctrl_unit|data_bus_ctrl [5]) # (!\ctrl_unit|data_bus_ctrl [4]))) # (!\ctrl_unit|data_bus_ctrl [3] & ((\ctrl_unit|data_bus_ctrl [4])))

	.dataa(\ctrl_unit|data_bus_ctrl [5]),
	.datab(\ctrl_unit|data_bus_ctrl [3]),
	.datac(gnd),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~1 .lut_mask = 16'hBBCC;
defparam \reg_file~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \byte_manipulator|Mux7~0 (
// Equation(s):
// \byte_manipulator|Mux7~0_combout  = (\byte_manipulator|dst_val[2]~0_combout  & ((\ID|ImByte [0]))) # (!\byte_manipulator|dst_val[2]~0_combout  & (\byte_manipulator|dst_val [8]))

	.dataa(gnd),
	.datab(\byte_manipulator|dst_val [8]),
	.datac(\ID|ImByte [0]),
	.datad(\byte_manipulator|dst_val[2]~0_combout ),
	.cin(gnd),
	.combout(\byte_manipulator|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux7~0 .lut_mask = 16'hF0CC;
defparam \byte_manipulator|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N7
dffeas \byte_manipulator|dst_val[0] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_val[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_val[0] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \byte_manipulator|dst_out[0]~feeder (
// Equation(s):
// \byte_manipulator|dst_out[0]~feeder_combout  = \byte_manipulator|dst_val [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\byte_manipulator|dst_val [0]),
	.cin(gnd),
	.combout(\byte_manipulator|dst_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|dst_out[0]~feeder .lut_mask = 16'hFF00;
defparam \byte_manipulator|dst_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \byte_manipulator|dst_out[0] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|dst_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[0] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \reg_file~2 (
// Equation(s):
// \reg_file~2_combout  = (\reg_file~1_combout  & (\byte_manipulator|dst_out [0] & ((\reg_file~0_combout )))) # (!\reg_file~1_combout  & (((\arithmetic_logic_unit|result [0]) # (!\reg_file~0_combout ))))

	.dataa(\reg_file~1_combout ),
	.datab(\byte_manipulator|dst_out [0]),
	.datac(\arithmetic_logic_unit|result [0]),
	.datad(\reg_file~0_combout ),
	.cin(gnd),
	.combout(\reg_file~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~2 .lut_mask = 16'hD855;
defparam \reg_file~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \reg_file~3 (
// Equation(s):
// \reg_file~3_combout  = (\reg_file~2_combout  & ((mdr[0]) # ((!\instr_reg[13]~16_combout )))) # (!\reg_file~2_combout  & (((\instr_reg[13]~16_combout  & \instr_reg[0]~11_combout ))))

	.dataa(\reg_file~2_combout ),
	.datab(mdr[0]),
	.datac(\instr_reg[13]~16_combout ),
	.datad(\instr_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\reg_file~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~3 .lut_mask = 16'hDA8A;
defparam \reg_file~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \reg_file[7][0] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][0] .is_wysiwyg = "true";
defparam \reg_file[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \bkpnt[0] (
// Equation(s):
// bkpnt[0] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[0]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[0])))

	.dataa(\SW[0]~input_o ),
	.datab(bkpnt[0]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[0]),
	.cout());
// synopsys translate_off
defparam \bkpnt[0] .lut_mask = 16'hAACC;
defparam \bkpnt[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \ctrl_unit|Equal0~0 (
// Equation(s):
// \ctrl_unit|Equal0~0_combout  = (bkpnt[1] & (\reg_file[7][1]~q  & (\reg_file[7][0]~q  $ (!bkpnt[0])))) # (!bkpnt[1] & (!\reg_file[7][1]~q  & (\reg_file[7][0]~q  $ (!bkpnt[0]))))

	.dataa(bkpnt[1]),
	.datab(\reg_file[7][0]~q ),
	.datac(\reg_file[7][1]~q ),
	.datad(bkpnt[0]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~0 .lut_mask = 16'h8421;
defparam \ctrl_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \bkpnt[7] (
// Equation(s):
// bkpnt[7] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[7]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[7])))

	.dataa(\SW[7]~input_o ),
	.datab(gnd),
	.datac(bkpnt[7]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[7]),
	.cout());
// synopsys translate_off
defparam \bkpnt[7] .lut_mask = 16'hAAF0;
defparam \bkpnt[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \bkpnt[6] (
// Equation(s):
// bkpnt[6] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[6]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[6])))

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(bkpnt[6]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[6]),
	.cout());
// synopsys translate_off
defparam \bkpnt[6] .lut_mask = 16'hCCF0;
defparam \bkpnt[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \ctrl_unit|Equal0~3 (
// Equation(s):
// \ctrl_unit|Equal0~3_combout  = (\reg_file[7][6]~q  & (bkpnt[6] & (\reg_file[7][7]~q  $ (!bkpnt[7])))) # (!\reg_file[7][6]~q  & (!bkpnt[6] & (\reg_file[7][7]~q  $ (!bkpnt[7]))))

	.dataa(\reg_file[7][6]~q ),
	.datab(\reg_file[7][7]~q ),
	.datac(bkpnt[7]),
	.datad(bkpnt[6]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~3 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \bkpnt[2] (
// Equation(s):
// bkpnt[2] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[2]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[2])))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(bkpnt[2]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[2]),
	.cout());
// synopsys translate_off
defparam \bkpnt[2] .lut_mask = 16'hAAF0;
defparam \bkpnt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \bkpnt[3] (
// Equation(s):
// bkpnt[3] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[3]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[3])))

	.dataa(\SW[3]~input_o ),
	.datab(bkpnt[3]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[3]),
	.cout());
// synopsys translate_off
defparam \bkpnt[3] .lut_mask = 16'hAACC;
defparam \bkpnt[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \ctrl_unit|Equal0~1 (
// Equation(s):
// \ctrl_unit|Equal0~1_combout  = (bkpnt[2] & (\reg_file[7][2]~q  & (bkpnt[3] $ (!\reg_file[7][3]~q )))) # (!bkpnt[2] & (!\reg_file[7][2]~q  & (bkpnt[3] $ (!\reg_file[7][3]~q ))))

	.dataa(bkpnt[2]),
	.datab(bkpnt[3]),
	.datac(\reg_file[7][2]~q ),
	.datad(\reg_file[7][3]~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~1 .lut_mask = 16'h8421;
defparam \ctrl_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \bkpnt[4] (
// Equation(s):
// bkpnt[4] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[4]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[4])))

	.dataa(\SW[4]~input_o ),
	.datab(bkpnt[4]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[4]),
	.cout());
// synopsys translate_off
defparam \bkpnt[4] .lut_mask = 16'hAACC;
defparam \bkpnt[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \bkpnt[5] (
// Equation(s):
// bkpnt[5] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[5]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[5]))

	.dataa(gnd),
	.datab(bkpnt[5]),
	.datac(\SW[5]~input_o ),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[5]),
	.cout());
// synopsys translate_off
defparam \bkpnt[5] .lut_mask = 16'hF0CC;
defparam \bkpnt[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \ctrl_unit|Equal0~2 (
// Equation(s):
// \ctrl_unit|Equal0~2_combout  = (\reg_file[7][5]~q  & (bkpnt[5] & (bkpnt[4] $ (!\reg_file[7][4]~q )))) # (!\reg_file[7][5]~q  & (!bkpnt[5] & (bkpnt[4] $ (!\reg_file[7][4]~q ))))

	.dataa(\reg_file[7][5]~q ),
	.datab(bkpnt[4]),
	.datac(\reg_file[7][4]~q ),
	.datad(bkpnt[5]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~2 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \ctrl_unit|Equal0~4 (
// Equation(s):
// \ctrl_unit|Equal0~4_combout  = (\ctrl_unit|Equal0~0_combout  & (\ctrl_unit|Equal0~3_combout  & (\ctrl_unit|Equal0~1_combout  & \ctrl_unit|Equal0~2_combout )))

	.dataa(\ctrl_unit|Equal0~0_combout ),
	.datab(\ctrl_unit|Equal0~3_combout ),
	.datac(\ctrl_unit|Equal0~1_combout ),
	.datad(\ctrl_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~4 .lut_mask = 16'h8000;
defparam \ctrl_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \ctrl_unit|Equal0~10 (
// Equation(s):
// \ctrl_unit|Equal0~10_combout  = (!\ctrl_unit|Equal0~4_combout ) # (!\ctrl_unit|Equal0~9_combout )

	.dataa(gnd),
	.datab(\ctrl_unit|Equal0~9_combout ),
	.datac(gnd),
	.datad(\ctrl_unit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~10 .lut_mask = 16'h33FF;
defparam \ctrl_unit|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \ctrl_unit|cpucycle[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cpucycle[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_unit|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cpucycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cpucycle[0] .is_wysiwyg = "true";
defparam \ctrl_unit|cpucycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \ctrl_unit|Selector22~9 (
// Equation(s):
// \ctrl_unit|Selector22~9_combout  = (\ctrl_unit|dbus_rnum_src [4] & (((\ctrl_unit|Selector35~0_combout ) # (!\ID|OP [0])) # (!\ctrl_unit|Selector23~16_combout )))

	.dataa(\ctrl_unit|Selector23~16_combout ),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(\ctrl_unit|Selector35~0_combout ),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~9 .lut_mask = 16'hC4CC;
defparam \ctrl_unit|Selector22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \ctrl_unit|Selector22~6 (
// Equation(s):
// \ctrl_unit|Selector22~6_combout  = (\ID|OP [5] & ((\ID|PRPO~q ) # (!\ID|OP [0]))) # (!\ID|OP [5] & ((\ID|OP [0])))

	.dataa(gnd),
	.datab(\ID|PRPO~q ),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~6 .lut_mask = 16'hCFF0;
defparam \ctrl_unit|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \ctrl_unit|Selector22~12 (
// Equation(s):
// \ctrl_unit|Selector22~12_combout  = (\ctrl_unit|dbus_rnum_src [4] & ((\ID|OP [3]) # ((\ctrl_unit|Selector22~6_combout ) # (\ID|OP [4]))))

	.dataa(\ID|OP [3]),
	.datab(\ctrl_unit|Selector22~6_combout ),
	.datac(\ID|OP [4]),
	.datad(\ctrl_unit|dbus_rnum_src [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~12 .lut_mask = 16'hFE00;
defparam \ctrl_unit|Selector22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \ctrl_unit|Selector22~5 (
// Equation(s):
// \ctrl_unit|Selector22~5_combout  = (\ctrl_unit|dbus_rnum_src [4] & ((\ID|OP [3]) # ((!\ctrl_unit|Decoder0~0_combout ) # (!\ID|OP [0]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|Decoder0~0_combout ),
	.datad(\ctrl_unit|dbus_rnum_src [4]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~5 .lut_mask = 16'hBF00;
defparam \ctrl_unit|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \ctrl_unit|Selector22~7 (
// Equation(s):
// \ctrl_unit|Selector22~7_combout  = (\ID|OP [1] & (((\ID|OP [2])))) # (!\ID|OP [1] & ((\ID|OP [2] & ((\ctrl_unit|Selector22~5_combout ))) # (!\ID|OP [2] & (\ctrl_unit|Selector22~12_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|Selector22~12_combout ),
	.datac(\ctrl_unit|Selector22~5_combout ),
	.datad(\ID|OP [2]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~7 .lut_mask = 16'hFA44;
defparam \ctrl_unit|Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \ctrl_unit|Selector22~4 (
// Equation(s):
// \ctrl_unit|Selector22~4_combout  = (!\ID|OP [3] & ((\ID|OP [5] & (!\ID|OP [4] & \ID|OP [0])) # (!\ID|OP [5] & (\ID|OP [4] & !\ID|OP [0]))))

	.dataa(\ID|OP [3]),
	.datab(\ID|OP [5]),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~4 .lut_mask = 16'h0410;
defparam \ctrl_unit|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \ctrl_unit|Selector22~8 (
// Equation(s):
// \ctrl_unit|Selector22~8_combout  = (\ID|OP [1] & (\ctrl_unit|dbus_rnum_src [4] & ((!\ctrl_unit|Selector22~4_combout ) # (!\ctrl_unit|Selector22~7_combout )))) # (!\ID|OP [1] & (((\ctrl_unit|Selector22~7_combout ))))

	.dataa(\ID|OP [1]),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(\ctrl_unit|Selector22~7_combout ),
	.datad(\ctrl_unit|Selector22~4_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~8 .lut_mask = 16'h58D8;
defparam \ctrl_unit|Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneive_lcell_comb \ctrl_unit|Selector9~4 (
// Equation(s):
// \ctrl_unit|Selector9~4_combout  = (!\ID|OP [0] & !\ID|OP [3])

	.dataa(gnd),
	.datab(\ID|OP [0]),
	.datac(\ID|OP [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector9~4 .lut_mask = 16'h0303;
defparam \ctrl_unit|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \ctrl_unit|Selector22~13 (
// Equation(s):
// \ctrl_unit|Selector22~13_combout  = (\ctrl_unit|Selector9~4_combout  & (\ID|OP [2] & (\ctrl_unit|Decoder0~0_combout  & \ID|OP [1])))

	.dataa(\ctrl_unit|Selector9~4_combout ),
	.datab(\ID|OP [2]),
	.datac(\ctrl_unit|Decoder0~0_combout ),
	.datad(\ID|OP [1]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~13 .lut_mask = 16'h8000;
defparam \ctrl_unit|Selector22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \ctrl_unit|Selector22~10 (
// Equation(s):
// \ctrl_unit|Selector22~10_combout  = (\ctrl_unit|cpucycle [0] & (((\ctrl_unit|Selector22~8_combout )))) # (!\ctrl_unit|cpucycle [0] & ((\ctrl_unit|Selector22~9_combout ) # ((\ctrl_unit|Selector22~13_combout ))))

	.dataa(\ctrl_unit|cpucycle [0]),
	.datab(\ctrl_unit|Selector22~9_combout ),
	.datac(\ctrl_unit|Selector22~8_combout ),
	.datad(\ctrl_unit|Selector22~13_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Selector22~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector22~10 .lut_mask = 16'hF5E4;
defparam \ctrl_unit|Selector22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \ctrl_unit|dbus_rnum_src[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Selector22~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ctrl_unit|cpucycle [2]),
	.sload(gnd),
	.ena(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|dbus_rnum_src [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|dbus_rnum_src[4] .is_wysiwyg = "true";
defparam \ctrl_unit|dbus_rnum_src[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \Mux82~0 (
// Equation(s):
// \Mux82~0_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[10][13]~q ) # ((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[8][13]~q  & !\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[10][13]~q ),
	.datac(\reg_file[8][13]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~0 .lut_mask = 16'hAAD8;
defparam \Mux82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \Mux82~1 (
// Equation(s):
// \Mux82~1_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux82~0_combout  & ((\reg_file[11][13]~q ))) # (!\Mux82~0_combout  & (\reg_file[9][13]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux82~0_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[9][13]~q ),
	.datac(\reg_file[11][13]~q ),
	.datad(\Mux82~0_combout ),
	.cin(gnd),
	.combout(\Mux82~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~1 .lut_mask = 16'hF588;
defparam \Mux82~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \Mux82~7 (
// Equation(s):
// \Mux82~7_combout  = (\ctrl_unit|dbus_rnum_src [0] & (((\reg_file[13][13]~q ) # (\ctrl_unit|dbus_rnum_src [1])))) # (!\ctrl_unit|dbus_rnum_src [0] & (\reg_file[12][13]~q  & ((!\ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\reg_file[12][13]~q ),
	.datab(\reg_file[13][13]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [0]),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux82~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~7 .lut_mask = 16'hF0CA;
defparam \Mux82~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \Mux82~8 (
// Equation(s):
// \Mux82~8_combout  = (\Mux82~7_combout  & (((\reg_file[15][13]~q ) # (!\ctrl_unit|dbus_rnum_src [1])))) # (!\Mux82~7_combout  & (\reg_file[14][13]~q  & ((\ctrl_unit|dbus_rnum_src [1]))))

	.dataa(\Mux82~7_combout ),
	.datab(\reg_file[14][13]~q ),
	.datac(\reg_file[15][13]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [1]),
	.cin(gnd),
	.combout(\Mux82~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~8 .lut_mask = 16'hE4AA;
defparam \Mux82~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \Mux82~4 (
// Equation(s):
// \Mux82~4_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\reg_file[2][13]~q ) # ((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\reg_file[0][13]~q  & !\ctrl_unit|dbus_rnum_src [0]))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[2][13]~q ),
	.datac(\reg_file[0][13]~q ),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux82~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~4 .lut_mask = 16'hAAD8;
defparam \Mux82~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \Mux82~5 (
// Equation(s):
// \Mux82~5_combout  = (\ctrl_unit|dbus_rnum_src [0] & ((\Mux82~4_combout  & ((\reg_file[3][13]~q ))) # (!\Mux82~4_combout  & (\reg_file[1][13]~q )))) # (!\ctrl_unit|dbus_rnum_src [0] & (((\Mux82~4_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [0]),
	.datab(\reg_file[1][13]~q ),
	.datac(\reg_file[3][13]~q ),
	.datad(\Mux82~4_combout ),
	.cin(gnd),
	.combout(\Mux82~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~5 .lut_mask = 16'hF588;
defparam \Mux82~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \Mux82~2 (
// Equation(s):
// \Mux82~2_combout  = (\ctrl_unit|dbus_rnum_src [1] & (((\ctrl_unit|dbus_rnum_src [0])))) # (!\ctrl_unit|dbus_rnum_src [1] & ((\ctrl_unit|dbus_rnum_src [0] & (\reg_file[5][13]~q )) # (!\ctrl_unit|dbus_rnum_src [0] & ((\reg_file[4][13]~q )))))

	.dataa(\reg_file[5][13]~q ),
	.datab(\reg_file[4][13]~q ),
	.datac(\ctrl_unit|dbus_rnum_src [1]),
	.datad(\ctrl_unit|dbus_rnum_src [0]),
	.cin(gnd),
	.combout(\Mux82~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~2 .lut_mask = 16'hFA0C;
defparam \Mux82~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \Mux82~3 (
// Equation(s):
// \Mux82~3_combout  = (\ctrl_unit|dbus_rnum_src [1] & ((\Mux82~2_combout  & (\reg_file[7][13]~q )) # (!\Mux82~2_combout  & ((\reg_file[6][13]~q ))))) # (!\ctrl_unit|dbus_rnum_src [1] & (((\Mux82~2_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [1]),
	.datab(\reg_file[7][13]~q ),
	.datac(\Mux82~2_combout ),
	.datad(\reg_file[6][13]~q ),
	.cin(gnd),
	.combout(\Mux82~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~3 .lut_mask = 16'hDAD0;
defparam \Mux82~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \Mux82~6 (
// Equation(s):
// \Mux82~6_combout  = (\ctrl_unit|dbus_rnum_src [3] & (\ctrl_unit|dbus_rnum_src [2])) # (!\ctrl_unit|dbus_rnum_src [3] & ((\ctrl_unit|dbus_rnum_src [2] & ((\Mux82~3_combout ))) # (!\ctrl_unit|dbus_rnum_src [2] & (\Mux82~5_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\ctrl_unit|dbus_rnum_src [2]),
	.datac(\Mux82~5_combout ),
	.datad(\Mux82~3_combout ),
	.cin(gnd),
	.combout(\Mux82~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~6 .lut_mask = 16'hDC98;
defparam \Mux82~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \Mux82~9 (
// Equation(s):
// \Mux82~9_combout  = (\ctrl_unit|dbus_rnum_src [3] & ((\Mux82~6_combout  & ((\Mux82~8_combout ))) # (!\Mux82~6_combout  & (\Mux82~1_combout )))) # (!\ctrl_unit|dbus_rnum_src [3] & (((\Mux82~6_combout ))))

	.dataa(\ctrl_unit|dbus_rnum_src [3]),
	.datab(\Mux82~1_combout ),
	.datac(\Mux82~8_combout ),
	.datad(\Mux82~6_combout ),
	.cin(gnd),
	.combout(\Mux82~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~9 .lut_mask = 16'hF588;
defparam \Mux82~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \instr_reg[13]~0 (
// Equation(s):
// \instr_reg[13]~0_combout  = (\ctrl_unit|dbus_rnum_src [4] & (\reg_file[16][13]~q )) # (!\ctrl_unit|dbus_rnum_src [4] & ((\Mux82~9_combout )))

	.dataa(gnd),
	.datab(\ctrl_unit|dbus_rnum_src [4]),
	.datac(\reg_file[16][13]~q ),
	.datad(\Mux82~9_combout ),
	.cin(gnd),
	.combout(\instr_reg[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[13]~0 .lut_mask = 16'hF3C0;
defparam \instr_reg[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \instr_reg[13]~feeder (
// Equation(s):
// \instr_reg[13]~feeder_combout  = \instr_reg[13]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_reg[13]~0_combout ),
	.cin(gnd),
	.combout(\instr_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \instr_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \instr_reg[13] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\instr_reg[13]~feeder_combout ),
	.asdata(mdr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_file~24_combout ),
	.ena(\instr_reg[13]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg[13] .is_wysiwyg = "true";
defparam \instr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \ID|Decoder4~0 (
// Equation(s):
// \ID|Decoder4~0_combout  = (!instr_reg[13] & (!instr_reg[15] & instr_reg[14]))

	.dataa(instr_reg[13]),
	.datab(gnd),
	.datac(instr_reg[15]),
	.datad(instr_reg[14]),
	.cin(gnd),
	.combout(\ID|Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Decoder4~0 .lut_mask = 16'h0500;
defparam \ID|Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \ID|OP[4]~2 (
// Equation(s):
// \ID|OP[4]~2_combout  = (instr_reg[12] & (((!\ID|Equal2~2_combout  & \ID|OP [4])))) # (!instr_reg[12] & (\ID|Mux26~4_combout ))

	.dataa(instr_reg[12]),
	.datab(\ID|Mux26~4_combout ),
	.datac(\ID|Equal2~2_combout ),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ID|OP[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~2 .lut_mask = 16'h4E44;
defparam \ID|OP[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \ID|OP[4]~0 (
// Equation(s):
// \ID|OP[4]~0_combout  = (!instr_reg[9]) # (!instr_reg[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[10]),
	.datad(instr_reg[9]),
	.cin(gnd),
	.combout(\ID|OP[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~0 .lut_mask = 16'h0FFF;
defparam \ID|OP[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \ID|OP[4]~1 (
// Equation(s):
// \ID|OP[4]~1_combout  = (!instr_reg[12] & (instr_reg[11] & ((\ID|OP[4]~0_combout ) # (\ID|OP [4]))))

	.dataa(instr_reg[12]),
	.datab(\ID|OP[4]~0_combout ),
	.datac(instr_reg[11]),
	.datad(\ID|OP [4]),
	.cin(gnd),
	.combout(\ID|OP[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~1 .lut_mask = 16'h5040;
defparam \ID|OP[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \ID|OP[4]~3 (
// Equation(s):
// \ID|OP[4]~3_combout  = (\ID|Decoder4~0_combout  & ((\ID|OP[4]~1_combout ) # ((\ID|Mux26~0_combout  & \ID|OP[4]~2_combout ))))

	.dataa(\ID|Decoder4~0_combout ),
	.datab(\ID|Mux26~0_combout ),
	.datac(\ID|OP[4]~2_combout ),
	.datad(\ID|OP[4]~1_combout ),
	.cin(gnd),
	.combout(\ID|OP[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID|OP[4]~3 .lut_mask = 16'hAA80;
defparam \ID|OP[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \ID|OP[4] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|OP[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[4] .is_wysiwyg = "true";
defparam \ID|OP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \ctrl_unit|Selector42~25 (
// Equation(s):
// \ctrl_unit|Selector42~25_combout  = \ID|OP [5] $ (\ID|OP [4])

	.dataa(\ID|OP [5]),
	.datab(\ID|OP [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|Selector42~25_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector42~25 .lut_mask = 16'h6666;
defparam \ctrl_unit|Selector42~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \ctrl_unit|enables~7 (
// Equation(s):
// \ctrl_unit|enables~7_combout  = (\ctrl_unit|bm_op[2]~2_combout ) # ((\ID|OP [5] & (\ctrl_unit|Selector35~0_combout  & !\ID|OP [3])))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|Selector35~0_combout ),
	.datac(\ctrl_unit|bm_op[2]~2_combout ),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|enables~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~7 .lut_mask = 16'hF0F8;
defparam \ctrl_unit|enables~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \ctrl_unit|enables~8 (
// Equation(s):
// \ctrl_unit|enables~8_combout  = (\ctrl_unit|Selector42~25_combout  & (\ctrl_unit|enables~7_combout  & (\ctrl_unit|cpucycle [0] & \ctrl_unit|s_bus_ctrl~1_combout )))

	.dataa(\ctrl_unit|Selector42~25_combout ),
	.datab(\ctrl_unit|enables~7_combout ),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|s_bus_ctrl~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~8 .lut_mask = 16'h8000;
defparam \ctrl_unit|enables~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N5
dffeas \ctrl_unit|enables[12] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|enables~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|enables [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|enables[12] .is_wysiwyg = "true";
defparam \ctrl_unit|enables[12] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \ctrl_unit|enables[12]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_unit|enables [12]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_unit|enables[12]~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_unit|enables[12]~clkctrl .clock_type = "global clock";
defparam \ctrl_unit|enables[12]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \byte_manipulator|Mux14~0 (
// Equation(s):
// \byte_manipulator|Mux14~0_combout  = (\ctrl_unit|bm_op [1] & ((\byte_manipulator|dst_val [9]) # (!\ctrl_unit|bm_op [0]))) # (!\ctrl_unit|bm_op [1] & (!\ctrl_unit|bm_op [0] & \byte_manipulator|dst_val [9]))

	.dataa(\ctrl_unit|bm_op [1]),
	.datab(gnd),
	.datac(\ctrl_unit|bm_op [0]),
	.datad(\byte_manipulator|dst_val [9]),
	.cin(gnd),
	.combout(\byte_manipulator|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \byte_manipulator|Mux14~0 .lut_mask = 16'hAF0A;
defparam \byte_manipulator|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \byte_manipulator|dst_out[9] (
	.clk(\ctrl_unit|enables[12]~clkctrl_outclk ),
	.d(\byte_manipulator|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\byte_manipulator|dst_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byte_manipulator|dst_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \byte_manipulator|dst_out[9] .is_wysiwyg = "true";
defparam \byte_manipulator|dst_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \reg_file~27 (
// Equation(s):
// \reg_file~27_combout  = (\reg_file~24_combout  & (((\instr_reg[9]~5_combout )))) # (!\reg_file~24_combout  & ((\byte_manipulator|dst_out [9]) # ((\Equal9~0_combout ))))

	.dataa(\byte_manipulator|dst_out [9]),
	.datab(\reg_file~24_combout ),
	.datac(\instr_reg[9]~5_combout ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\reg_file~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~27 .lut_mask = 16'hF3E2;
defparam \reg_file~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \reg_file~28 (
// Equation(s):
// \reg_file~28_combout  = (\reg_file~27_combout  & ((\reg_file[7][8]~23_combout ) # ((mdr[9] & \reg_file[7][8]~22_combout )))) # (!\reg_file~27_combout  & (mdr[9] & (\reg_file[7][8]~22_combout )))

	.dataa(\reg_file~27_combout ),
	.datab(mdr[9]),
	.datac(\reg_file[7][8]~22_combout ),
	.datad(\reg_file[7][8]~23_combout ),
	.cin(gnd),
	.combout(\reg_file~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~28 .lut_mask = 16'hEAC0;
defparam \reg_file~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \reg_file[7][9] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_file~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file[7][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file[7][9] .is_wysiwyg = "true";
defparam \reg_file[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \bkpnt[8] (
// Equation(s):
// bkpnt[8] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[8]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[8])))

	.dataa(gnd),
	.datab(\SW[8]~input_o ),
	.datac(bkpnt[8]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[8]),
	.cout());
// synopsys translate_off
defparam \bkpnt[8] .lut_mask = 16'hCCF0;
defparam \bkpnt[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \bkpnt[9] (
// Equation(s):
// bkpnt[9] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[9]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[9])))

	.dataa(\SW[9]~input_o ),
	.datab(bkpnt[9]),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[9]),
	.cout());
// synopsys translate_off
defparam \bkpnt[9] .lut_mask = 16'hAACC;
defparam \bkpnt[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \ctrl_unit|Equal0~5 (
// Equation(s):
// \ctrl_unit|Equal0~5_combout  = (\reg_file[7][9]~q  & (bkpnt[9] & (\reg_file[7][8]~q  $ (!bkpnt[8])))) # (!\reg_file[7][9]~q  & (!bkpnt[9] & (\reg_file[7][8]~q  $ (!bkpnt[8]))))

	.dataa(\reg_file[7][9]~q ),
	.datab(\reg_file[7][8]~q ),
	.datac(bkpnt[8]),
	.datad(bkpnt[9]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~5 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \bkpnt[14] (
// Equation(s):
// bkpnt[14] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[14]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[14]))

	.dataa(bkpnt[14]),
	.datab(\SW[14]~input_o ),
	.datac(gnd),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[14]),
	.cout());
// synopsys translate_off
defparam \bkpnt[14] .lut_mask = 16'hCCAA;
defparam \bkpnt[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \bkpnt[15] (
// Equation(s):
// bkpnt[15] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[15]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[15]))

	.dataa(gnd),
	.datab(bkpnt[15]),
	.datac(\SW[15]~input_o ),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[15]),
	.cout());
// synopsys translate_off
defparam \bkpnt[15] .lut_mask = 16'hF0CC;
defparam \bkpnt[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \ctrl_unit|Equal0~8 (
// Equation(s):
// \ctrl_unit|Equal0~8_combout  = (bkpnt[14] & (\reg_file[7][14]~q  & (bkpnt[15] $ (!\reg_file[7][15]~q )))) # (!bkpnt[14] & (!\reg_file[7][14]~q  & (bkpnt[15] $ (!\reg_file[7][15]~q ))))

	.dataa(bkpnt[14]),
	.datab(bkpnt[15]),
	.datac(\reg_file[7][14]~q ),
	.datad(\reg_file[7][15]~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~8 .lut_mask = 16'h8421;
defparam \ctrl_unit|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \bkpnt[12] (
// Equation(s):
// bkpnt[12] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[12]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[12])))

	.dataa(gnd),
	.datab(\SW[12]~input_o ),
	.datac(bkpnt[12]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[12]),
	.cout());
// synopsys translate_off
defparam \bkpnt[12] .lut_mask = 16'hCCF0;
defparam \bkpnt[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \bkpnt[13] (
// Equation(s):
// bkpnt[13] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[13]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[13]))

	.dataa(gnd),
	.datab(bkpnt[13]),
	.datac(\SW[13]~input_o ),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[13]),
	.cout());
// synopsys translate_off
defparam \bkpnt[13] .lut_mask = 16'hF0CC;
defparam \bkpnt[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \ctrl_unit|Equal0~7 (
// Equation(s):
// \ctrl_unit|Equal0~7_combout  = (bkpnt[12] & (\reg_file[7][12]~q  & (bkpnt[13] $ (!\reg_file[7][13]~q )))) # (!bkpnt[12] & (!\reg_file[7][12]~q  & (bkpnt[13] $ (!\reg_file[7][13]~q ))))

	.dataa(bkpnt[12]),
	.datab(bkpnt[13]),
	.datac(\reg_file[7][12]~q ),
	.datad(\reg_file[7][13]~q ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~7 .lut_mask = 16'h8421;
defparam \ctrl_unit|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \bkpnt[10] (
// Equation(s):
// bkpnt[10] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & (\SW[10]~input_o )) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((bkpnt[10])))

	.dataa(\SW[10]~input_o ),
	.datab(gnd),
	.datac(bkpnt[10]),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[10]),
	.cout());
// synopsys translate_off
defparam \bkpnt[10] .lut_mask = 16'hAAF0;
defparam \bkpnt[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \bkpnt[11] (
// Equation(s):
// bkpnt[11] = (GLOBAL(\SW[17]~inputclkctrl_outclk ) & ((\SW[11]~input_o ))) # (!GLOBAL(\SW[17]~inputclkctrl_outclk ) & (bkpnt[11]))

	.dataa(gnd),
	.datab(bkpnt[11]),
	.datac(\SW[11]~input_o ),
	.datad(\SW[17]~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(bkpnt[11]),
	.cout());
// synopsys translate_off
defparam \bkpnt[11] .lut_mask = 16'hF0CC;
defparam \bkpnt[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \ctrl_unit|Equal0~6 (
// Equation(s):
// \ctrl_unit|Equal0~6_combout  = (\reg_file[7][11]~q  & (bkpnt[11] & (\reg_file[7][10]~q  $ (!bkpnt[10])))) # (!\reg_file[7][11]~q  & (!bkpnt[11] & (\reg_file[7][10]~q  $ (!bkpnt[10]))))

	.dataa(\reg_file[7][11]~q ),
	.datab(\reg_file[7][10]~q ),
	.datac(bkpnt[10]),
	.datad(bkpnt[11]),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~6 .lut_mask = 16'h8241;
defparam \ctrl_unit|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \ctrl_unit|Equal0~9 (
// Equation(s):
// \ctrl_unit|Equal0~9_combout  = (\ctrl_unit|Equal0~5_combout  & (\ctrl_unit|Equal0~8_combout  & (\ctrl_unit|Equal0~7_combout  & \ctrl_unit|Equal0~6_combout )))

	.dataa(\ctrl_unit|Equal0~5_combout ),
	.datab(\ctrl_unit|Equal0~8_combout ),
	.datac(\ctrl_unit|Equal0~7_combout ),
	.datad(\ctrl_unit|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Equal0~9 .lut_mask = 16'h8000;
defparam \ctrl_unit|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \ctrl_unit|enables~2 (
// Equation(s):
// \ctrl_unit|enables~2_combout  = (!\ctrl_unit|cpucycle [0] & (\ctrl_unit|cpucycle [1] & ((!\ctrl_unit|Equal0~4_combout ) # (!\ctrl_unit|Equal0~9_combout ))))

	.dataa(\ctrl_unit|Equal0~9_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|Equal0~4_combout ),
	.datad(\ctrl_unit|cpucycle [1]),
	.cin(gnd),
	.combout(\ctrl_unit|enables~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~2 .lut_mask = 16'h1300;
defparam \ctrl_unit|enables~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneive_lcell_comb \ctrl_unit|cex_state[6]~10 (
// Equation(s):
// \ctrl_unit|cex_state[6]~10_combout  = (\ctrl_unit|Decoder0~1_combout  & (\ID|OP [4] & (!\ID|OP [5] & \ctrl_unit|cpucycle [0])))

	.dataa(\ctrl_unit|Decoder0~1_combout ),
	.datab(\ID|OP [4]),
	.datac(\ID|OP [5]),
	.datad(\ctrl_unit|cpucycle [0]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[6]~10 .lut_mask = 16'h0800;
defparam \ctrl_unit|cex_state[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \ctrl_unit|cex_state[6]~6 (
// Equation(s):
// \ctrl_unit|cex_state[6]~6_combout  = (\ctrl_unit|cex_state[6]~10_combout  & ((\ctrl_unit|s_bus_ctrl~1_combout  & ((\ctrl_unit|cex_code_ctrl|result~combout ))) # (!\ctrl_unit|s_bus_ctrl~1_combout  & (\ctrl_unit|cex_state [6])))) # 
// (!\ctrl_unit|cex_state[6]~10_combout  & (((\ctrl_unit|cex_state [6]))))

	.dataa(\ctrl_unit|cex_state[6]~10_combout ),
	.datab(\ctrl_unit|s_bus_ctrl~1_combout ),
	.datac(\ctrl_unit|cex_state [6]),
	.datad(\ctrl_unit|cex_code_ctrl|result~combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[6]~6 .lut_mask = 16'hF870;
defparam \ctrl_unit|cex_state[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N19
dffeas \ctrl_unit|cex_state[6] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cex_state[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[6] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~7 (
// Equation(s):
// \ctrl_unit|cex_state[3]~7_combout  = (\ctrl_unit|cex_state[3]~2_combout ) # ((\ctrl_unit|cpucycle [0]) # (!\ctrl_unit|cex_state [6]))

	.dataa(\ctrl_unit|cex_state[3]~2_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(gnd),
	.datad(\ctrl_unit|cex_state [6]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~7 .lut_mask = 16'hEEFF;
defparam \ctrl_unit|cex_state[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~8 (
// Equation(s):
// \ctrl_unit|cex_state[3]~8_combout  = (\ctrl_unit|data_bus_ctrl~19_combout  & ((\ctrl_unit|cpucycle [2] & (\ctrl_unit|cex_state[6]~10_combout )) # (!\ctrl_unit|cpucycle [2] & ((!\ctrl_unit|cex_state[3]~7_combout )))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cex_state[6]~10_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~19_combout ),
	.datad(\ctrl_unit|cex_state[3]~7_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~8 .lut_mask = 16'h80D0;
defparam \ctrl_unit|cex_state[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \ID|T[0]~feeder (
// Equation(s):
// \ID|T[0]~feeder_combout  = instr_reg[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|T[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[0]~feeder .lut_mask = 16'hF0F0;
defparam \ID|T[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N31
dffeas \ID|T[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|T[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|T[0] .is_wysiwyg = "true";
defparam \ID|T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~9 (
// Equation(s):
// \ctrl_unit|cex_state[3]~9_combout  = (\ctrl_unit|cex_state[3]~8_combout  & ((\ctrl_unit|cpucycle [2] & ((\ID|T [0]))) # (!\ctrl_unit|cpucycle [2] & (!\ctrl_unit|cex_state [3])))) # (!\ctrl_unit|cex_state[3]~8_combout  & (((\ctrl_unit|cex_state [3]))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cex_state[3]~8_combout ),
	.datac(\ctrl_unit|cex_state [3]),
	.datad(\ID|T [0]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~9 .lut_mask = 16'hBC34;
defparam \ctrl_unit|cex_state[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \ctrl_unit|cex_state[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cex_state[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[3] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \ctrl_unit|Add0~0 (
// Equation(s):
// \ctrl_unit|Add0~0_combout  = \ctrl_unit|cex_state [4] $ (!\ctrl_unit|cex_state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|cex_state [4]),
	.datad(\ctrl_unit|cex_state [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add0~0 .lut_mask = 16'hF00F;
defparam \ctrl_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \ID|T[1]~feeder (
// Equation(s):
// \ID|T[1]~feeder_combout  = instr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[4]),
	.cin(gnd),
	.combout(\ID|T[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[1]~feeder .lut_mask = 16'hFF00;
defparam \ID|T[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N13
dffeas \ID|T[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|T[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|T[1] .is_wysiwyg = "true";
defparam \ID|T[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \ctrl_unit|cex_state[4] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add0~0_combout ),
	.asdata(\ID|T [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[4] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
cycloneive_lcell_comb \ctrl_unit|Add0~1 (
// Equation(s):
// \ctrl_unit|Add0~1_combout  = \ctrl_unit|cex_state [5] $ (((!\ctrl_unit|cex_state [4] & !\ctrl_unit|cex_state [3])))

	.dataa(\ctrl_unit|cex_state [4]),
	.datab(gnd),
	.datac(\ctrl_unit|cex_state [5]),
	.datad(\ctrl_unit|cex_state [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add0~1 .lut_mask = 16'hF0A5;
defparam \ctrl_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \ID|T[2]~feeder (
// Equation(s):
// \ID|T[2]~feeder_combout  = instr_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[5]),
	.cin(gnd),
	.combout(\ID|T[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|T[2]~feeder .lut_mask = 16'hFF00;
defparam \ID|T[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \ID|T[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|T[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|T[2] .is_wysiwyg = "true";
defparam \ID|T[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \ctrl_unit|cex_state[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add0~1_combout ),
	.asdata(\ID|T [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[5] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
cycloneive_lcell_comb \ctrl_unit|cex_state[3]~2 (
// Equation(s):
// \ctrl_unit|cex_state[3]~2_combout  = (!\ctrl_unit|cex_state [4] & (!\ctrl_unit|cex_state [5] & !\ctrl_unit|cex_state [3]))

	.dataa(\ctrl_unit|cex_state [4]),
	.datab(gnd),
	.datac(\ctrl_unit|cex_state [5]),
	.datad(\ctrl_unit|cex_state [3]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[3]~2 .lut_mask = 16'h0005;
defparam \ctrl_unit|cex_state[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneive_lcell_comb \ctrl_unit|cex_state[0]~3 (
// Equation(s):
// \ctrl_unit|cex_state[0]~3_combout  = ((\ctrl_unit|cpucycle [0]) # ((\ctrl_unit|cex_state [6]) # (!\ctrl_unit|cex_state[3]~2_combout ))) # (!\ctrl_unit|always0~0_combout )

	.dataa(\ctrl_unit|always0~0_combout ),
	.datab(\ctrl_unit|cpucycle [0]),
	.datac(\ctrl_unit|cex_state[3]~2_combout ),
	.datad(\ctrl_unit|cex_state [6]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[0]~3 .lut_mask = 16'hFFDF;
defparam \ctrl_unit|cex_state[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneive_lcell_comb \ctrl_unit|cex_state[0]~4 (
// Equation(s):
// \ctrl_unit|cex_state[0]~4_combout  = (\ctrl_unit|data_bus_ctrl~19_combout  & ((\ctrl_unit|cpucycle [2] & (\ctrl_unit|cex_state[6]~10_combout )) # (!\ctrl_unit|cpucycle [2] & ((!\ctrl_unit|cex_state[0]~3_combout )))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cex_state[6]~10_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~19_combout ),
	.datad(\ctrl_unit|cex_state[0]~3_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[0]~4 .lut_mask = 16'h80D0;
defparam \ctrl_unit|cex_state[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \ID|F[0]~feeder (
// Equation(s):
// \ID|F[0]~feeder_combout  = instr_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[0]),
	.cin(gnd),
	.combout(\ID|F[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|F[0]~feeder .lut_mask = 16'hFF00;
defparam \ID|F[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N25
dffeas \ID|F[0] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|F[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|F [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|F[0] .is_wysiwyg = "true";
defparam \ID|F[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \ctrl_unit|cex_state[0]~5 (
// Equation(s):
// \ctrl_unit|cex_state[0]~5_combout  = (\ctrl_unit|cex_state[0]~4_combout  & ((\ctrl_unit|cpucycle [2] & ((\ID|F [0]))) # (!\ctrl_unit|cpucycle [2] & (!\ctrl_unit|cex_state [0])))) # (!\ctrl_unit|cex_state[0]~4_combout  & (((\ctrl_unit|cex_state [0]))))

	.dataa(\ctrl_unit|cpucycle [2]),
	.datab(\ctrl_unit|cex_state[0]~4_combout ),
	.datac(\ctrl_unit|cex_state [0]),
	.datad(\ID|F [0]),
	.cin(gnd),
	.combout(\ctrl_unit|cex_state[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|cex_state[0]~5 .lut_mask = 16'hBC34;
defparam \ctrl_unit|cex_state[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \ctrl_unit|cex_state[0] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|cex_state[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[0] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \ctrl_unit|Add1~0 (
// Equation(s):
// \ctrl_unit|Add1~0_combout  = \ctrl_unit|cex_state [1] $ (!\ctrl_unit|cex_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_unit|cex_state [1]),
	.datad(\ctrl_unit|cex_state [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add1~0 .lut_mask = 16'hF00F;
defparam \ctrl_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \ID|F[1]~feeder (
// Equation(s):
// \ID|F[1]~feeder_combout  = instr_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(instr_reg[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID|F[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|F[1]~feeder .lut_mask = 16'hF0F0;
defparam \ID|F[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \ID|F[1] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|F[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|F [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|F[1] .is_wysiwyg = "true";
defparam \ID|F[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \ctrl_unit|cex_state[1] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add1~0_combout ),
	.asdata(\ID|F [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[1] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \ctrl_unit|Add1~1 (
// Equation(s):
// \ctrl_unit|Add1~1_combout  = \ctrl_unit|cex_state [2] $ (((!\ctrl_unit|cex_state [1] & !\ctrl_unit|cex_state [0])))

	.dataa(gnd),
	.datab(\ctrl_unit|cex_state [1]),
	.datac(\ctrl_unit|cex_state [2]),
	.datad(\ctrl_unit|cex_state [0]),
	.cin(gnd),
	.combout(\ctrl_unit|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Add1~1 .lut_mask = 16'hF0C3;
defparam \ctrl_unit|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \ID|F[2]~feeder (
// Equation(s):
// \ID|F[2]~feeder_combout  = instr_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg[2]),
	.cin(gnd),
	.combout(\ID|F[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID|F[2]~feeder .lut_mask = 16'hFF00;
defparam \ID|F[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \ID|F[2] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|F[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID|T[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|F [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|F[2] .is_wysiwyg = "true";
defparam \ID|F[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \ctrl_unit|cex_state[2] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|Add1~1_combout ),
	.asdata(\ID|F [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ctrl_unit|cpucycle [2]),
	.ena(\ctrl_unit|cex_state[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|cex_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|cex_state[2] .is_wysiwyg = "true";
defparam \ctrl_unit|cex_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \ctrl_unit|always0~0 (
// Equation(s):
// \ctrl_unit|always0~0_combout  = (\ctrl_unit|cex_state [1]) # ((\ctrl_unit|cex_state [2]) # (\ctrl_unit|cex_state [0]))

	.dataa(gnd),
	.datab(\ctrl_unit|cex_state [1]),
	.datac(\ctrl_unit|cex_state [2]),
	.datad(\ctrl_unit|cex_state [0]),
	.cin(gnd),
	.combout(\ctrl_unit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|always0~0 .lut_mask = 16'hFFFC;
defparam \ctrl_unit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \ctrl_unit|always0~1 (
// Equation(s):
// \ctrl_unit|always0~1_combout  = (\ctrl_unit|cex_state[3]~2_combout  & (\ctrl_unit|always0~0_combout  & !\ctrl_unit|cex_state [6])) # (!\ctrl_unit|cex_state[3]~2_combout  & ((\ctrl_unit|cex_state [6])))

	.dataa(\ctrl_unit|cex_state[3]~2_combout ),
	.datab(gnd),
	.datac(\ctrl_unit|always0~0_combout ),
	.datad(\ctrl_unit|cex_state [6]),
	.cin(gnd),
	.combout(\ctrl_unit|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|always0~1 .lut_mask = 16'h55A0;
defparam \ctrl_unit|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \ctrl_unit|enables~3 (
// Equation(s):
// \ctrl_unit|enables~3_combout  = (\ctrl_unit|enables~2_combout  & (!\ctrl_unit|cpucycle [3] & (!\ctrl_unit|cpucycle [2] & \ctrl_unit|always0~1_combout )))

	.dataa(\ctrl_unit|enables~2_combout ),
	.datab(\ctrl_unit|cpucycle [3]),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|always0~1_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|enables~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|enables~3 .lut_mask = 16'h0200;
defparam \ctrl_unit|enables~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N5
dffeas \ctrl_unit|enables[14] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|enables~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|enables [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|enables[14] .is_wysiwyg = "true";
defparam \ctrl_unit|enables[14] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \ctrl_unit|enables[14]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_unit|enables [14]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_unit|enables[14]~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_unit|enables[14]~clkctrl .clock_type = "global clock";
defparam \ctrl_unit|enables[14]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \ID|Mux25~0 (
// Equation(s):
// \ID|Mux25~0_combout  = (instr_reg[12] & (\ID|Mux26~0_combout  & (!\ID|OP [5]))) # (!instr_reg[12] & (((\ID|OP [5] & \ID|Mux12~0_combout ))))

	.dataa(instr_reg[12]),
	.datab(\ID|Mux26~0_combout ),
	.datac(\ID|OP [5]),
	.datad(\ID|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ID|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux25~0 .lut_mask = 16'h5808;
defparam \ID|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \ID|Mux25~1 (
// Equation(s):
// \ID|Mux25~1_combout  = (instr_reg[12] & ((\ID|Equal2~2_combout ) # ((!\ID|Mux25~0_combout )))) # (!instr_reg[12] & (((instr_reg[9] & \ID|Mux25~0_combout ))))

	.dataa(instr_reg[12]),
	.datab(\ID|Equal2~2_combout ),
	.datac(instr_reg[9]),
	.datad(\ID|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ID|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux25~1 .lut_mask = 16'hD8AA;
defparam \ID|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \ID|Mux25~2 (
// Equation(s):
// \ID|Mux25~2_combout  = (instr_reg[15]) # ((instr_reg[14] & ((instr_reg[13]) # (\ID|Mux25~1_combout ))))

	.dataa(instr_reg[13]),
	.datab(instr_reg[15]),
	.datac(instr_reg[14]),
	.datad(\ID|Mux25~1_combout ),
	.cin(gnd),
	.combout(\ID|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID|Mux25~2 .lut_mask = 16'hFCEC;
defparam \ID|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N9
dffeas \ID|OP[5] (
	.clk(\ctrl_unit|enables[14]~clkctrl_outclk ),
	.d(\ID|Mux25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID|OP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID|OP[5] .is_wysiwyg = "true";
defparam \ID|OP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \ctrl_unit|Selector33~5 (
// Equation(s):
// \ctrl_unit|Selector33~5_combout  = (\ID|OP [5] & (\ctrl_unit|addr_rnum_src[0]~1_combout  & (!\ID|OP [4] & !\ID|OP [3])))

	.dataa(\ID|OP [5]),
	.datab(\ctrl_unit|addr_rnum_src[0]~1_combout ),
	.datac(\ID|OP [4]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|Selector33~5 .lut_mask = 16'h0008;
defparam \ctrl_unit|Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~14 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~14_combout  = (!\ctrl_unit|cpucycle [0] & (((!\ID|OP [0] & !\ID|PRPO~q )) # (!\ctrl_unit|Selector33~5_combout )))

	.dataa(\ctrl_unit|Selector33~5_combout ),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ID|PRPO~q ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~14 .lut_mask = 16'h0507;
defparam \ctrl_unit|data_bus_ctrl~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~15 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~15_combout  = (!\ID|OP [5] & (((\ID|OP [2]) # (!\ID|OP [3])) # (!\ID|OP [1])))

	.dataa(\ID|OP [1]),
	.datab(\ID|OP [2]),
	.datac(\ID|OP [5]),
	.datad(\ID|OP [3]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~15 .lut_mask = 16'h0D0F;
defparam \ctrl_unit|data_bus_ctrl~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~16 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~16_combout  = (\ctrl_unit|data_bus_ctrl~15_combout ) # ((\ID|OP [5] & ((\ctrl_unit|Selector48~0_combout ) # (!\ctrl_unit|ctrl_reg_bus~0_combout ))))

	.dataa(\ctrl_unit|Selector48~0_combout ),
	.datab(\ctrl_unit|ctrl_reg_bus~0_combout ),
	.datac(\ctrl_unit|data_bus_ctrl~15_combout ),
	.datad(\ID|OP [5]),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~16 .lut_mask = 16'hFBF0;
defparam \ctrl_unit|data_bus_ctrl~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~17 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~17_combout  = (\ctrl_unit|cpucycle [0] & ((\ctrl_unit|data_bus_ctrl~16_combout ) # ((\ID|OP [0]) # (\ctrl_unit|Selector13~0_combout ))))

	.dataa(\ctrl_unit|data_bus_ctrl~16_combout ),
	.datab(\ID|OP [0]),
	.datac(\ctrl_unit|cpucycle [0]),
	.datad(\ctrl_unit|Selector13~0_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~17 .lut_mask = 16'hF0E0;
defparam \ctrl_unit|data_bus_ctrl~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \ctrl_unit|data_bus_ctrl~18 (
// Equation(s):
// \ctrl_unit|data_bus_ctrl~18_combout  = ((\ctrl_unit|cpucycle [2] & ((\ctrl_unit|data_bus_ctrl~14_combout ) # (\ctrl_unit|data_bus_ctrl~17_combout )))) # (!\ctrl_unit|dbus_rnum_src[3]~7_combout )

	.dataa(\ctrl_unit|data_bus_ctrl~14_combout ),
	.datab(\ctrl_unit|dbus_rnum_src[3]~7_combout ),
	.datac(\ctrl_unit|cpucycle [2]),
	.datad(\ctrl_unit|data_bus_ctrl~17_combout ),
	.cin(gnd),
	.combout(\ctrl_unit|data_bus_ctrl~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl~18 .lut_mask = 16'hF3B3;
defparam \ctrl_unit|data_bus_ctrl~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \ctrl_unit|data_bus_ctrl[3] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|data_bus_ctrl~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|data_bus_ctrl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|data_bus_ctrl[3] .is_wysiwyg = "true";
defparam \ctrl_unit|data_bus_ctrl[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \reg_file~24 (
// Equation(s):
// \reg_file~24_combout  = (\ctrl_unit|data_bus_ctrl [3] & (!\ctrl_unit|data_bus_ctrl [5] & !\ctrl_unit|data_bus_ctrl [4]))

	.dataa(gnd),
	.datab(\ctrl_unit|data_bus_ctrl [3]),
	.datac(\ctrl_unit|data_bus_ctrl [5]),
	.datad(\ctrl_unit|data_bus_ctrl [4]),
	.cin(gnd),
	.combout(\reg_file~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~24 .lut_mask = 16'h000C;
defparam \reg_file~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \mdr[2]~10 (
// Equation(s):
// \mdr[2]~10_combout  = (\reg_file~24_combout  & (\instr_reg[2]~13_combout )) # (!\reg_file~24_combout  & ((\arithmetic_logic_unit|result [2])))

	.dataa(\reg_file~24_combout ),
	.datab(\instr_reg[2]~13_combout ),
	.datac(gnd),
	.datad(\arithmetic_logic_unit|result [2]),
	.cin(gnd),
	.combout(\mdr[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[2]~10 .lut_mask = 16'hDD88;
defparam \mdr[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12 .lut_mask = 16'h5140;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [2] & ((\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ) # 
// (\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout )))

	.dataa(gnd),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14 .lut_mask = 16'h3330;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout  = (\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16 .lut_mask = 16'hA820;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout  = (!\ram|memory_rtl_0|auto_generated|address_reg_b [1] & ((\ram|memory_rtl_0|auto_generated|address_reg_b [0] & ((\ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # 
// (!\ram|memory_rtl_0|auto_generated|address_reg_b [0] & (\ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ))))

	.dataa(\ram|memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram|memory_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datad(\ram|memory_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15 .lut_mask = 16'h5410;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17 (
// Equation(s):
// \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout  = (\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ) # ((\ram|memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ) # (\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ))))

	.dataa(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14_combout ),
	.datab(\ram|memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16_combout ),
	.datad(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15_combout ),
	.cin(gnd),
	.combout(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17 .lut_mask = 16'hEEEA;
defparam \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N21
dffeas \mdr[2] (
	.clk(!\Clock~clkctrl_outclk ),
	.d(\mdr[2]~10_combout ),
	.asdata(\ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mdr[14]~17_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr[2] .is_wysiwyg = "true";
defparam \mdr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \data_viewer|Equal2~0 (
// Equation(s):
// \data_viewer|Equal2~0_combout  = (\SW[3]~input_o  & (!\SW[0]~input_o  & (!\SW[2]~input_o  & !\SW[1]~input_o )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|Equal2~0 .lut_mask = 16'h0002;
defparam \data_viewer|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \data_viewer|data[2]~28 (
// Equation(s):
// \data_viewer|data[2]~28_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\reg_file[9][2]~q )) # (!\SW[3]~input_o  & ((\reg_file[1][2]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[9][2]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_file[1][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~28 .lut_mask = 16'hE5E0;
defparam \data_viewer|data[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \data_viewer|data[2]~29 (
// Equation(s):
// \data_viewer|data[2]~29_combout  = (\SW[2]~input_o  & ((\data_viewer|data[2]~28_combout  & ((\reg_file[13][2]~q ))) # (!\data_viewer|data[2]~28_combout  & (\reg_file[5][2]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[2]~28_combout ))))

	.dataa(\reg_file[5][2]~q ),
	.datab(\reg_file[13][2]~q ),
	.datac(\SW[2]~input_o ),
	.datad(\data_viewer|data[2]~28_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~29 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \data_viewer|data[2]~26 (
// Equation(s):
// \data_viewer|data[2]~26_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[4][2]~q )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\reg_file[0][2]~q )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[0][2]~q ),
	.datad(\reg_file[4][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~26 .lut_mask = 16'hBA98;
defparam \data_viewer|data[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \data_viewer|data[2]~27 (
// Equation(s):
// \data_viewer|data[2]~27_combout  = (\SW[3]~input_o  & ((\data_viewer|data[2]~26_combout  & ((\reg_file[12][2]~q ))) # (!\data_viewer|data[2]~26_combout  & (\reg_file[8][2]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[2]~26_combout ))))

	.dataa(\reg_file[8][2]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[2]~26_combout ),
	.datad(\reg_file[12][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~27 .lut_mask = 16'hF838;
defparam \data_viewer|data[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \data_viewer|data[2]~30 (
// Equation(s):
// \data_viewer|data[2]~30_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[6][2]~q )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\reg_file[2][2]~q )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[2][2]~q ),
	.datad(\reg_file[6][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~30 .lut_mask = 16'hBA98;
defparam \data_viewer|data[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \data_viewer|data[2]~31 (
// Equation(s):
// \data_viewer|data[2]~31_combout  = (\SW[3]~input_o  & ((\data_viewer|data[2]~30_combout  & (\reg_file[14][2]~q )) # (!\data_viewer|data[2]~30_combout  & ((\reg_file[10][2]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[2]~30_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[14][2]~q ),
	.datac(\reg_file[10][2]~q ),
	.datad(\data_viewer|data[2]~30_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~31 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \data_viewer|data[2]~32 (
// Equation(s):
// \data_viewer|data[2]~32_combout  = (\SW[2]~input_o  & (\SW[3]~input_o )) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & ((\reg_file[11][2]~q ))) # (!\SW[3]~input_o  & (\reg_file[3][2]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[3][2]~q ),
	.datad(\reg_file[11][2]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~32 .lut_mask = 16'hDC98;
defparam \data_viewer|data[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \data_viewer|data[2]~33 (
// Equation(s):
// \data_viewer|data[2]~33_combout  = (\SW[2]~input_o  & ((\data_viewer|data[2]~32_combout  & ((\reg_file[15][2]~q ))) # (!\data_viewer|data[2]~32_combout  & (\reg_file[7][2]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[2]~32_combout ))))

	.dataa(\reg_file[7][2]~q ),
	.datab(\reg_file[15][2]~q ),
	.datac(\SW[2]~input_o ),
	.datad(\data_viewer|data[2]~32_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~33 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \data_viewer|data[2]~34 (
// Equation(s):
// \data_viewer|data[2]~34_combout  = (\SW[0]~input_o  & (((\data_viewer|data[2]~33_combout )) # (!\SW[1]~input_o ))) # (!\SW[0]~input_o  & (\SW[1]~input_o  & (\data_viewer|data[2]~31_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\data_viewer|data[2]~31_combout ),
	.datad(\data_viewer|data[2]~33_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~34 .lut_mask = 16'hEA62;
defparam \data_viewer|data[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \data_viewer|data[2]~35 (
// Equation(s):
// \data_viewer|data[2]~35_combout  = (\SW[1]~input_o  & (((\data_viewer|data[2]~34_combout )))) # (!\SW[1]~input_o  & ((\data_viewer|data[2]~34_combout  & (\data_viewer|data[2]~29_combout )) # (!\data_viewer|data[2]~34_combout  & 
// ((\data_viewer|data[2]~27_combout )))))

	.dataa(\data_viewer|data[2]~29_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\data_viewer|data[2]~27_combout ),
	.datad(\data_viewer|data[2]~34_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~35 .lut_mask = 16'hEE30;
defparam \data_viewer|data[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \data_viewer|data[2]~36 (
// Equation(s):
// \data_viewer|data[2]~36_combout  = (\data_viewer|Equal2~0_combout  & ((\ctrl_unit|psw [2]))) # (!\data_viewer|Equal2~0_combout  & (\data_viewer|data[2]~35_combout ))

	.dataa(gnd),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\data_viewer|data[2]~35_combout ),
	.datad(\ctrl_unit|psw [2]),
	.cin(gnd),
	.combout(\data_viewer|data[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~36 .lut_mask = 16'hFC30;
defparam \data_viewer|data[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \data_viewer|data[2]~37 (
// Equation(s):
// \data_viewer|data[2]~37_combout  = (\data_viewer|LEDG [0] & (mdr[2])) # (!\data_viewer|LEDG [0] & ((\data_viewer|data[2]~36_combout )))

	.dataa(gnd),
	.datab(\data_viewer|LEDG [0]),
	.datac(mdr[2]),
	.datad(\data_viewer|data[2]~36_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2]~37 .lut_mask = 16'hF3C0;
defparam \data_viewer|data[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \data_viewer|data[2] (
// Equation(s):
// \data_viewer|data [2] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[2]~37_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [2]))

	.dataa(\data_viewer|data [2]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[2]~37_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [2]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[2] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \data_viewer|data[0]~0 (
// Equation(s):
// \data_viewer|data[0]~0_combout  = (\SW[3]~input_o  & (((\reg_file[9][0]~q ) # (\SW[2]~input_o )))) # (!\SW[3]~input_o  & (\reg_file[1][0]~q  & ((!\SW[2]~input_o ))))

	.dataa(\reg_file[1][0]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[9][0]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~0 .lut_mask = 16'hCCE2;
defparam \data_viewer|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \data_viewer|data[0]~1 (
// Equation(s):
// \data_viewer|data[0]~1_combout  = (\SW[2]~input_o  & ((\data_viewer|data[0]~0_combout  & ((\reg_file[13][0]~q ))) # (!\data_viewer|data[0]~0_combout  & (\reg_file[5][0]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[0]~0_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[5][0]~q ),
	.datac(\data_viewer|data[0]~0_combout ),
	.datad(\reg_file[13][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~1 .lut_mask = 16'hF858;
defparam \data_viewer|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \data_viewer|data[0]~7 (
// Equation(s):
// \data_viewer|data[0]~7_combout  = (\SW[2]~input_o  & (\SW[3]~input_o )) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\reg_file[11][0]~q )) # (!\SW[3]~input_o  & ((\reg_file[3][0]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[11][0]~q ),
	.datad(\reg_file[3][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~7 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \data_viewer|data[0]~8 (
// Equation(s):
// \data_viewer|data[0]~8_combout  = (\SW[2]~input_o  & ((\data_viewer|data[0]~7_combout  & ((\reg_file[15][0]~q ))) # (!\data_viewer|data[0]~7_combout  & (\reg_file[7][0]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[0]~7_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[7][0]~q ),
	.datac(\reg_file[15][0]~q ),
	.datad(\data_viewer|data[0]~7_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~8 .lut_mask = 16'hF588;
defparam \data_viewer|data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \data_viewer|data[0]~4 (
// Equation(s):
// \data_viewer|data[0]~4_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\reg_file[8][0]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & ((\reg_file[0][0]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[8][0]~q ),
	.datad(\reg_file[0][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~4 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \data_viewer|data[0]~5 (
// Equation(s):
// \data_viewer|data[0]~5_combout  = (\SW[2]~input_o  & ((\data_viewer|data[0]~4_combout  & (\reg_file[12][0]~q )) # (!\data_viewer|data[0]~4_combout  & ((\reg_file[4][0]~q ))))) # (!\SW[2]~input_o  & (((\data_viewer|data[0]~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[12][0]~q ),
	.datac(\reg_file[4][0]~q ),
	.datad(\data_viewer|data[0]~4_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~5 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \data_viewer|data[0]~2 (
// Equation(s):
// \data_viewer|data[0]~2_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[6][0]~q )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\reg_file[2][0]~q )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[2][0]~q ),
	.datad(\reg_file[6][0]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~2 .lut_mask = 16'hBA98;
defparam \data_viewer|data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \data_viewer|data[0]~3 (
// Equation(s):
// \data_viewer|data[0]~3_combout  = (\SW[3]~input_o  & ((\data_viewer|data[0]~2_combout  & (\reg_file[14][0]~q )) # (!\data_viewer|data[0]~2_combout  & ((\reg_file[10][0]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[0]~2_combout ))))

	.dataa(\reg_file[14][0]~q ),
	.datab(\reg_file[10][0]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\data_viewer|data[0]~2_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~3 .lut_mask = 16'hAFC0;
defparam \data_viewer|data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \data_viewer|data[0]~6 (
// Equation(s):
// \data_viewer|data[0]~6_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\data_viewer|data[0]~3_combout )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\data_viewer|data[0]~5_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[0]~5_combout ),
	.datad(\data_viewer|data[0]~3_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~6 .lut_mask = 16'hBA98;
defparam \data_viewer|data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \data_viewer|data[0]~9 (
// Equation(s):
// \data_viewer|data[0]~9_combout  = (\SW[0]~input_o  & ((\data_viewer|data[0]~6_combout  & ((\data_viewer|data[0]~8_combout ))) # (!\data_viewer|data[0]~6_combout  & (\data_viewer|data[0]~1_combout )))) # (!\SW[0]~input_o  & 
// (((\data_viewer|data[0]~6_combout ))))

	.dataa(\data_viewer|data[0]~1_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[0]~8_combout ),
	.datad(\data_viewer|data[0]~6_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~9 .lut_mask = 16'hF388;
defparam \data_viewer|data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \data_viewer|data[0]~10 (
// Equation(s):
// \data_viewer|data[0]~10_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & ((\ctrl_unit|psw [0]))) # (!\data_viewer|Equal2~0_combout  & (\data_viewer|data[0]~9_combout ))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[0]~9_combout ),
	.datad(\ctrl_unit|psw [0]),
	.cin(gnd),
	.combout(\data_viewer|data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~10 .lut_mask = 16'h3210;
defparam \data_viewer|data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \data_viewer|data[0]~11 (
// Equation(s):
// \data_viewer|data[0]~11_combout  = (\data_viewer|data[0]~10_combout ) # ((\data_viewer|LEDG [0] & mdr[0]))

	.dataa(gnd),
	.datab(\data_viewer|LEDG [0]),
	.datac(mdr[0]),
	.datad(\data_viewer|data[0]~10_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0]~11 .lut_mask = 16'hFFC0;
defparam \data_viewer|data[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \data_viewer|data[0] (
// Equation(s):
// \data_viewer|data [0] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[0]~11_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [0]))

	.dataa(gnd),
	.datab(\data_viewer|data [0]),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[0]~11_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [0]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[0] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \data_viewer|data[3]~45 (
// Equation(s):
// \data_viewer|data[3]~45_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\reg_file[11][3]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\reg_file[3][3]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[3][3]~q ),
	.datad(\reg_file[11][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~45 .lut_mask = 16'hBA98;
defparam \data_viewer|data[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \data_viewer|data[3]~46 (
// Equation(s):
// \data_viewer|data[3]~46_combout  = (\SW[2]~input_o  & ((\data_viewer|data[3]~45_combout  & ((\reg_file[15][3]~q ))) # (!\data_viewer|data[3]~45_combout  & (\reg_file[7][3]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[3]~45_combout ))))

	.dataa(\reg_file[7][3]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[15][3]~q ),
	.datad(\data_viewer|data[3]~45_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~46 .lut_mask = 16'hF388;
defparam \data_viewer|data[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \data_viewer|data[3]~38 (
// Equation(s):
// \data_viewer|data[3]~38_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\reg_file[6][3]~q ))) # (!\SW[2]~input_o  & (\reg_file[2][3]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[2][3]~q ),
	.datad(\reg_file[6][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~38 .lut_mask = 16'hDC98;
defparam \data_viewer|data[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \data_viewer|data[3]~39 (
// Equation(s):
// \data_viewer|data[3]~39_combout  = (\SW[3]~input_o  & ((\data_viewer|data[3]~38_combout  & (\reg_file[14][3]~q )) # (!\data_viewer|data[3]~38_combout  & ((\reg_file[10][3]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[3]~38_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[14][3]~q ),
	.datac(\reg_file[10][3]~q ),
	.datad(\data_viewer|data[3]~38_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~39 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \data_viewer|data[3]~40 (
// Equation(s):
// \data_viewer|data[3]~40_combout  = (\SW[2]~input_o  & (\SW[3]~input_o )) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & ((\reg_file[9][3]~q ))) # (!\SW[3]~input_o  & (\reg_file[1][3]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[1][3]~q ),
	.datad(\reg_file[9][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~40 .lut_mask = 16'hDC98;
defparam \data_viewer|data[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \data_viewer|data[3]~41 (
// Equation(s):
// \data_viewer|data[3]~41_combout  = (\SW[2]~input_o  & ((\data_viewer|data[3]~40_combout  & ((\reg_file[13][3]~q ))) # (!\data_viewer|data[3]~40_combout  & (\reg_file[5][3]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[3]~40_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[5][3]~q ),
	.datac(\reg_file[13][3]~q ),
	.datad(\data_viewer|data[3]~40_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~41 .lut_mask = 16'hF588;
defparam \data_viewer|data[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \data_viewer|data[3]~42 (
// Equation(s):
// \data_viewer|data[3]~42_combout  = (\SW[3]~input_o  & (((\SW[2]~input_o )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\reg_file[4][3]~q ))) # (!\SW[2]~input_o  & (\reg_file[0][3]~q ))))

	.dataa(\reg_file[0][3]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\reg_file[4][3]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~42 .lut_mask = 16'hF2C2;
defparam \data_viewer|data[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \data_viewer|data[3]~43 (
// Equation(s):
// \data_viewer|data[3]~43_combout  = (\SW[3]~input_o  & ((\data_viewer|data[3]~42_combout  & ((\reg_file[12][3]~q ))) # (!\data_viewer|data[3]~42_combout  & (\reg_file[8][3]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[3]~42_combout ))))

	.dataa(\reg_file[8][3]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[12][3]~q ),
	.datad(\data_viewer|data[3]~42_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~43 .lut_mask = 16'hF388;
defparam \data_viewer|data[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \data_viewer|data[3]~44 (
// Equation(s):
// \data_viewer|data[3]~44_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\data_viewer|data[3]~41_combout )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & ((\data_viewer|data[3]~43_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\data_viewer|data[3]~41_combout ),
	.datad(\data_viewer|data[3]~43_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~44 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \data_viewer|data[3]~47 (
// Equation(s):
// \data_viewer|data[3]~47_combout  = (\SW[1]~input_o  & ((\data_viewer|data[3]~44_combout  & (\data_viewer|data[3]~46_combout )) # (!\data_viewer|data[3]~44_combout  & ((\data_viewer|data[3]~39_combout ))))) # (!\SW[1]~input_o  & 
// (((\data_viewer|data[3]~44_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\data_viewer|data[3]~46_combout ),
	.datac(\data_viewer|data[3]~39_combout ),
	.datad(\data_viewer|data[3]~44_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~47 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \data_viewer|data[3]~48 (
// Equation(s):
// \data_viewer|data[3]~48_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & ((\ctrl_unit|psw [3]))) # (!\data_viewer|Equal2~0_combout  & (\data_viewer|data[3]~47_combout ))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[3]~47_combout ),
	.datad(\ctrl_unit|psw [3]),
	.cin(gnd),
	.combout(\data_viewer|data[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~48 .lut_mask = 16'h3210;
defparam \data_viewer|data[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \data_viewer|data[3]~49 (
// Equation(s):
// \data_viewer|data[3]~49_combout  = (\data_viewer|data[3]~48_combout ) # ((\data_viewer|LEDG [0] & mdr[3]))

	.dataa(gnd),
	.datab(\data_viewer|LEDG [0]),
	.datac(mdr[3]),
	.datad(\data_viewer|data[3]~48_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3]~49 .lut_mask = 16'hFFC0;
defparam \data_viewer|data[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \data_viewer|data[3] (
// Equation(s):
// \data_viewer|data [3] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[3]~49_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [3]))

	.dataa(\data_viewer|data [3]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[3]~49_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [3]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[3] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \data_viewer|data[1]~21 (
// Equation(s):
// \data_viewer|data[1]~21_combout  = (\SW[3]~input_o  & ((\reg_file[11][1]~q ) # ((\SW[2]~input_o )))) # (!\SW[3]~input_o  & (((!\SW[2]~input_o  & \reg_file[3][1]~q ))))

	.dataa(\reg_file[11][1]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\reg_file[3][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~21 .lut_mask = 16'hCBC8;
defparam \data_viewer|data[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \data_viewer|data[1]~22 (
// Equation(s):
// \data_viewer|data[1]~22_combout  = (\SW[2]~input_o  & ((\data_viewer|data[1]~21_combout  & (\reg_file[15][1]~q )) # (!\data_viewer|data[1]~21_combout  & ((\reg_file[7][1]~q ))))) # (!\SW[2]~input_o  & (\data_viewer|data[1]~21_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[1]~21_combout ),
	.datac(\reg_file[15][1]~q ),
	.datad(\reg_file[7][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~22 .lut_mask = 16'hE6C4;
defparam \data_viewer|data[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \data_viewer|data[1]~16 (
// Equation(s):
// \data_viewer|data[1]~16_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\reg_file[9][1]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & ((\reg_file[1][1]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[9][1]~q ),
	.datad(\reg_file[1][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~16 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \data_viewer|data[1]~17 (
// Equation(s):
// \data_viewer|data[1]~17_combout  = (\data_viewer|data[1]~16_combout  & (((\reg_file[13][1]~q )) # (!\SW[2]~input_o ))) # (!\data_viewer|data[1]~16_combout  & (\SW[2]~input_o  & ((\reg_file[5][1]~q ))))

	.dataa(\data_viewer|data[1]~16_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[13][1]~q ),
	.datad(\reg_file[5][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~17 .lut_mask = 16'hE6A2;
defparam \data_viewer|data[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \data_viewer|data[1]~18 (
// Equation(s):
// \data_viewer|data[1]~18_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\reg_file[4][1]~q ))) # (!\SW[2]~input_o  & (\reg_file[0][1]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[0][1]~q ),
	.datad(\reg_file[4][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~18 .lut_mask = 16'hDC98;
defparam \data_viewer|data[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \data_viewer|data[1]~19 (
// Equation(s):
// \data_viewer|data[1]~19_combout  = (\SW[3]~input_o  & ((\data_viewer|data[1]~18_combout  & ((\reg_file[12][1]~q ))) # (!\data_viewer|data[1]~18_combout  & (\reg_file[8][1]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[1]~18_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[8][1]~q ),
	.datac(\data_viewer|data[1]~18_combout ),
	.datad(\reg_file[12][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~19 .lut_mask = 16'hF858;
defparam \data_viewer|data[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \data_viewer|data[1]~20 (
// Equation(s):
// \data_viewer|data[1]~20_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\data_viewer|data[1]~17_combout )) # (!\SW[0]~input_o  & ((\data_viewer|data[1]~19_combout )))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[1]~17_combout ),
	.datad(\data_viewer|data[1]~19_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~20 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \data_viewer|data[1]~14 (
// Equation(s):
// \data_viewer|data[1]~14_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[6][1]~q )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\reg_file[2][1]~q )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[2][1]~q ),
	.datad(\reg_file[6][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~14 .lut_mask = 16'hBA98;
defparam \data_viewer|data[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \data_viewer|data[1]~15 (
// Equation(s):
// \data_viewer|data[1]~15_combout  = (\SW[3]~input_o  & ((\data_viewer|data[1]~14_combout  & (\reg_file[14][1]~q )) # (!\data_viewer|data[1]~14_combout  & ((\reg_file[10][1]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[1]~14_combout ))))

	.dataa(\reg_file[14][1]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[1]~14_combout ),
	.datad(\reg_file[10][1]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~15 .lut_mask = 16'hBCB0;
defparam \data_viewer|data[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \data_viewer|data[1]~23 (
// Equation(s):
// \data_viewer|data[1]~23_combout  = (\SW[1]~input_o  & ((\data_viewer|data[1]~20_combout  & (\data_viewer|data[1]~22_combout )) # (!\data_viewer|data[1]~20_combout  & ((\data_viewer|data[1]~15_combout ))))) # (!\SW[1]~input_o  & 
// (((\data_viewer|data[1]~20_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\data_viewer|data[1]~22_combout ),
	.datac(\data_viewer|data[1]~20_combout ),
	.datad(\data_viewer|data[1]~15_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~23 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \data_viewer|data[1]~24 (
// Equation(s):
// \data_viewer|data[1]~24_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & ((\ctrl_unit|psw [1]))) # (!\data_viewer|Equal2~0_combout  & (\data_viewer|data[1]~23_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\data_viewer|data[1]~23_combout ),
	.datad(\ctrl_unit|psw [1]),
	.cin(gnd),
	.combout(\data_viewer|data[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~24 .lut_mask = 16'h5410;
defparam \data_viewer|data[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \data_viewer|data[1]~25 (
// Equation(s):
// \data_viewer|data[1]~25_combout  = (\data_viewer|data[1]~24_combout ) # ((mdr[1] & \data_viewer|LEDG [0]))

	.dataa(mdr[1]),
	.datab(\data_viewer|LEDG [0]),
	.datac(gnd),
	.datad(\data_viewer|data[1]~24_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1]~25 .lut_mask = 16'hFF88;
defparam \data_viewer|data[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \data_viewer|data[1] (
// Equation(s):
// \data_viewer|data [1] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[1]~25_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [1]))

	.dataa(gnd),
	.datab(\data_viewer|data [1]),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[1]~25_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [1]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[1] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \data_viewer|decode1|WideOr6~0 (
// Equation(s):
// \data_viewer|decode1|WideOr6~0_combout  = (\data_viewer|data [2] & (!\data_viewer|data [1] & (\data_viewer|data [0] $ (!\data_viewer|data [3])))) # (!\data_viewer|data [2] & (\data_viewer|data [0] & (\data_viewer|data [3] $ (!\data_viewer|data [1]))))

	.dataa(\data_viewer|data [2]),
	.datab(\data_viewer|data [0]),
	.datac(\data_viewer|data [3]),
	.datad(\data_viewer|data [1]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr6~0 .lut_mask = 16'h4086;
defparam \data_viewer|decode1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \data_viewer|decode1|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \data_viewer|decode1|WideOr5~0 (
// Equation(s):
// \data_viewer|decode1|WideOr5~0_combout  = (\data_viewer|data [3] & ((\data_viewer|data [0] & (\data_viewer|data [1])) # (!\data_viewer|data [0] & ((\data_viewer|data [2]))))) # (!\data_viewer|data [3] & (\data_viewer|data [2] & (\data_viewer|data [0] $ 
// (\data_viewer|data [1]))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [0]),
	.datac(\data_viewer|data [1]),
	.datad(\data_viewer|data [2]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr5~0 .lut_mask = 16'hB680;
defparam \data_viewer|decode1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N23
dffeas \data_viewer|decode1|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \data_viewer|decode1|WideOr4~0 (
// Equation(s):
// \data_viewer|decode1|WideOr4~0_combout  = (\data_viewer|data [3] & (\data_viewer|data [2] & ((\data_viewer|data [1]) # (!\data_viewer|data [0])))) # (!\data_viewer|data [3] & (\data_viewer|data [1] & (!\data_viewer|data [0] & !\data_viewer|data [2])))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [1]),
	.datac(\data_viewer|data [0]),
	.datad(\data_viewer|data [2]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr4~0 .lut_mask = 16'h8A04;
defparam \data_viewer|decode1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N1
dffeas \data_viewer|decode1|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \data_viewer|decode1|WideOr3~0 (
// Equation(s):
// \data_viewer|decode1|WideOr3~0_combout  = (\data_viewer|data [1] & ((\data_viewer|data [2] & (\data_viewer|data [0])) # (!\data_viewer|data [2] & (!\data_viewer|data [0] & \data_viewer|data [3])))) # (!\data_viewer|data [1] & (!\data_viewer|data [3] & 
// (\data_viewer|data [2] $ (\data_viewer|data [0]))))

	.dataa(\data_viewer|data [2]),
	.datab(\data_viewer|data [0]),
	.datac(\data_viewer|data [3]),
	.datad(\data_viewer|data [1]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr3~0 .lut_mask = 16'h9806;
defparam \data_viewer|decode1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \data_viewer|decode1|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \data_viewer|decode1|WideOr2~0 (
// Equation(s):
// \data_viewer|decode1|WideOr2~0_combout  = (\data_viewer|data [1] & (!\data_viewer|data [3] & (\data_viewer|data [0]))) # (!\data_viewer|data [1] & ((\data_viewer|data [2] & (!\data_viewer|data [3])) # (!\data_viewer|data [2] & ((\data_viewer|data [0])))))

	.dataa(\data_viewer|data [3]),
	.datab(\data_viewer|data [1]),
	.datac(\data_viewer|data [0]),
	.datad(\data_viewer|data [2]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr2~0 .lut_mask = 16'h5170;
defparam \data_viewer|decode1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N25
dffeas \data_viewer|decode1|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \data_viewer|decode1|WideOr1~0 (
// Equation(s):
// \data_viewer|decode1|WideOr1~0_combout  = (\data_viewer|data [1] & (!\data_viewer|data [3] & ((\data_viewer|data [0]) # (!\data_viewer|data [2])))) # (!\data_viewer|data [1] & (\data_viewer|data [0] & (\data_viewer|data [3] $ (!\data_viewer|data [2]))))

	.dataa(\data_viewer|data [1]),
	.datab(\data_viewer|data [0]),
	.datac(\data_viewer|data [3]),
	.datad(\data_viewer|data [2]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr1~0 .lut_mask = 16'h480E;
defparam \data_viewer|decode1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N27
dffeas \data_viewer|decode1|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \data_viewer|decode1|WideOr0~0 (
// Equation(s):
// \data_viewer|decode1|WideOr0~0_combout  = (\data_viewer|data [0] & (!\data_viewer|data [3] & (\data_viewer|data [2] $ (!\data_viewer|data [1])))) # (!\data_viewer|data [0] & (!\data_viewer|data [1] & (\data_viewer|data [2] $ (!\data_viewer|data [3]))))

	.dataa(\data_viewer|data [2]),
	.datab(\data_viewer|data [0]),
	.datac(\data_viewer|data [3]),
	.datad(\data_viewer|data [1]),
	.cin(gnd),
	.combout(\data_viewer|decode1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode1|WideOr0~0 .lut_mask = 16'h0825;
defparam \data_viewer|decode1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N9
dffeas \data_viewer|decode1|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode1|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode1|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode1|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \data_viewer|data[4]~52 (
// Equation(s):
// \data_viewer|data[4]~52_combout  = (\SW[3]~input_o  & (((\SW[1]~input_o )))) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[6][4]~q )) # (!\SW[1]~input_o  & ((\reg_file[4][4]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[6][4]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[4][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~52 .lut_mask = 16'hE5E0;
defparam \data_viewer|data[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \data_viewer|data[4]~53 (
// Equation(s):
// \data_viewer|data[4]~53_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~52_combout  & (\reg_file[14][4]~q )) # (!\data_viewer|data[4]~52_combout  & ((\reg_file[12][4]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~52_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[14][4]~q ),
	.datac(\reg_file[12][4]~q ),
	.datad(\data_viewer|data[4]~52_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~53 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \data_viewer|data[4]~50 (
// Equation(s):
// \data_viewer|data[4]~50_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[2][4]~q )) # (!\SW[1]~input_o  & ((\reg_file[0][4]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[2][4]~q ),
	.datad(\reg_file[0][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~50 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \data_viewer|data[4]~51 (
// Equation(s):
// \data_viewer|data[4]~51_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~50_combout  & (\reg_file[10][4]~q )) # (!\data_viewer|data[4]~50_combout  & ((\reg_file[8][4]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~50_combout ))))

	.dataa(\reg_file[10][4]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[8][4]~q ),
	.datad(\data_viewer|data[4]~50_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~51 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \data_viewer|data[4]~56 (
// Equation(s):
// \data_viewer|data[4]~56_combout  = (\SW[1]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[7][4]~q )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\reg_file[5][4]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[5][4]~q ),
	.datad(\reg_file[7][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~56 .lut_mask = 16'hBA98;
defparam \data_viewer|data[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \data_viewer|data[4]~57 (
// Equation(s):
// \data_viewer|data[4]~57_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~56_combout  & (\reg_file[15][4]~q )) # (!\data_viewer|data[4]~56_combout  & ((\reg_file[13][4]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~56_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[15][4]~q ),
	.datac(\reg_file[13][4]~q ),
	.datad(\data_viewer|data[4]~56_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~57 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \data_viewer|data[4]~54 (
// Equation(s):
// \data_viewer|data[4]~54_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[3][4]~q ))) # (!\SW[1]~input_o  & (\reg_file[1][4]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[1][4]~q ),
	.datad(\reg_file[3][4]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~54 .lut_mask = 16'hDC98;
defparam \data_viewer|data[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \data_viewer|data[4]~55 (
// Equation(s):
// \data_viewer|data[4]~55_combout  = (\SW[3]~input_o  & ((\data_viewer|data[4]~54_combout  & ((\reg_file[11][4]~q ))) # (!\data_viewer|data[4]~54_combout  & (\reg_file[9][4]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[4]~54_combout ))))

	.dataa(\reg_file[9][4]~q ),
	.datab(\reg_file[11][4]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\data_viewer|data[4]~54_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~55 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \data_viewer|data[4]~58 (
// Equation(s):
// \data_viewer|data[4]~58_combout  = (\SW[2]~input_o  & (((\data_viewer|data[4]~57_combout )) # (!\SW[0]~input_o ))) # (!\SW[2]~input_o  & (\SW[0]~input_o  & ((\data_viewer|data[4]~55_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[4]~57_combout ),
	.datad(\data_viewer|data[4]~55_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~58 .lut_mask = 16'hE6A2;
defparam \data_viewer|data[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \data_viewer|data[4]~59 (
// Equation(s):
// \data_viewer|data[4]~59_combout  = (\SW[0]~input_o  & (((\data_viewer|data[4]~58_combout )))) # (!\SW[0]~input_o  & ((\data_viewer|data[4]~58_combout  & (\data_viewer|data[4]~53_combout )) # (!\data_viewer|data[4]~58_combout  & 
// ((\data_viewer|data[4]~51_combout )))))

	.dataa(\SW[0]~input_o ),
	.datab(\data_viewer|data[4]~53_combout ),
	.datac(\data_viewer|data[4]~51_combout ),
	.datad(\data_viewer|data[4]~58_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~59 .lut_mask = 16'hEE50;
defparam \data_viewer|data[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \data_viewer|data[4]~60 (
// Equation(s):
// \data_viewer|data[4]~60_combout  = (\data_viewer|Equal2~0_combout  & ((\ctrl_unit|psw [4]))) # (!\data_viewer|Equal2~0_combout  & (\data_viewer|data[4]~59_combout ))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(gnd),
	.datac(\data_viewer|data[4]~59_combout ),
	.datad(\ctrl_unit|psw [4]),
	.cin(gnd),
	.combout(\data_viewer|data[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~60 .lut_mask = 16'hFA50;
defparam \data_viewer|data[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \data_viewer|data[4]~61 (
// Equation(s):
// \data_viewer|data[4]~61_combout  = (\data_viewer|LEDG [0] & (mdr[4])) # (!\data_viewer|LEDG [0] & ((\data_viewer|data[4]~60_combout )))

	.dataa(mdr[4]),
	.datab(\data_viewer|LEDG [0]),
	.datac(gnd),
	.datad(\data_viewer|data[4]~60_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4]~61 .lut_mask = 16'hBB88;
defparam \data_viewer|data[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \data_viewer|data[4] (
// Equation(s):
// \data_viewer|data [4] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[4]~61_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [4]))

	.dataa(\data_viewer|data [4]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[4]~61_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [4]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[4] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \ctrl_unit|psw[5]~feeder (
// Equation(s):
// \ctrl_unit|psw[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctrl_unit|psw[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl_unit|psw[5]~feeder .lut_mask = 16'hFFFF;
defparam \ctrl_unit|psw[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \ctrl_unit|psw[5] (
	.clk(\Clock~clkctrl_outclk ),
	.d(\ctrl_unit|psw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_unit|psw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_unit|psw[5] .is_wysiwyg = "true";
defparam \ctrl_unit|psw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \data_viewer|data[5]~62 (
// Equation(s):
// \data_viewer|data[5]~62_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & ((\reg_file[9][5]~q ))) # (!\SW[3]~input_o  & (\reg_file[1][5]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[1][5]~q ),
	.datac(\reg_file[9][5]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~62 .lut_mask = 16'hFA44;
defparam \data_viewer|data[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \data_viewer|data[5]~63 (
// Equation(s):
// \data_viewer|data[5]~63_combout  = (\data_viewer|data[5]~62_combout  & ((\reg_file[13][5]~q ) # ((!\SW[2]~input_o )))) # (!\data_viewer|data[5]~62_combout  & (((\reg_file[5][5]~q  & \SW[2]~input_o ))))

	.dataa(\reg_file[13][5]~q ),
	.datab(\data_viewer|data[5]~62_combout ),
	.datac(\reg_file[5][5]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~63 .lut_mask = 16'hB8CC;
defparam \data_viewer|data[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \data_viewer|data[5]~69 (
// Equation(s):
// \data_viewer|data[5]~69_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\reg_file[11][5]~q )) # (!\SW[3]~input_o  & ((\reg_file[3][5]~q )))))

	.dataa(\reg_file[11][5]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[3][5]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~69 .lut_mask = 16'hEE30;
defparam \data_viewer|data[5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \data_viewer|data[5]~70 (
// Equation(s):
// \data_viewer|data[5]~70_combout  = (\SW[2]~input_o  & ((\data_viewer|data[5]~69_combout  & ((\reg_file[15][5]~q ))) # (!\data_viewer|data[5]~69_combout  & (\reg_file[7][5]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[5]~69_combout ))))

	.dataa(\reg_file[7][5]~q ),
	.datab(\reg_file[15][5]~q ),
	.datac(\SW[2]~input_o ),
	.datad(\data_viewer|data[5]~69_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~70 .lut_mask = 16'hCFA0;
defparam \data_viewer|data[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \data_viewer|data[5]~66 (
// Equation(s):
// \data_viewer|data[5]~66_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & ((\reg_file[8][5]~q ))) # (!\SW[3]~input_o  & (\reg_file[0][5]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[0][5]~q ),
	.datac(\reg_file[8][5]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~66 .lut_mask = 16'hFA44;
defparam \data_viewer|data[5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \data_viewer|data[5]~67 (
// Equation(s):
// \data_viewer|data[5]~67_combout  = (\data_viewer|data[5]~66_combout  & ((\reg_file[12][5]~q ) # ((!\SW[2]~input_o )))) # (!\data_viewer|data[5]~66_combout  & (((\reg_file[4][5]~q  & \SW[2]~input_o ))))

	.dataa(\reg_file[12][5]~q ),
	.datab(\data_viewer|data[5]~66_combout ),
	.datac(\reg_file[4][5]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~67 .lut_mask = 16'hB8CC;
defparam \data_viewer|data[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \data_viewer|data[5]~64 (
// Equation(s):
// \data_viewer|data[5]~64_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\reg_file[10][5]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\reg_file[2][5]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[2][5]~q ),
	.datad(\reg_file[10][5]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~64 .lut_mask = 16'hBA98;
defparam \data_viewer|data[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \data_viewer|data[5]~65 (
// Equation(s):
// \data_viewer|data[5]~65_combout  = (\SW[2]~input_o  & ((\data_viewer|data[5]~64_combout  & (\reg_file[14][5]~q )) # (!\data_viewer|data[5]~64_combout  & ((\reg_file[6][5]~q ))))) # (!\SW[2]~input_o  & (((\data_viewer|data[5]~64_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[14][5]~q ),
	.datac(\reg_file[6][5]~q ),
	.datad(\data_viewer|data[5]~64_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~65 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \data_viewer|data[5]~68 (
// Equation(s):
// \data_viewer|data[5]~68_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o ) # (\data_viewer|data[5]~65_combout )))) # (!\SW[1]~input_o  & (\data_viewer|data[5]~67_combout  & (!\SW[0]~input_o )))

	.dataa(\data_viewer|data[5]~67_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\data_viewer|data[5]~65_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~68_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~68 .lut_mask = 16'hCEC2;
defparam \data_viewer|data[5]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \data_viewer|data[5]~71 (
// Equation(s):
// \data_viewer|data[5]~71_combout  = (\SW[0]~input_o  & ((\data_viewer|data[5]~68_combout  & ((\data_viewer|data[5]~70_combout ))) # (!\data_viewer|data[5]~68_combout  & (\data_viewer|data[5]~63_combout )))) # (!\SW[0]~input_o  & 
// (((\data_viewer|data[5]~68_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\data_viewer|data[5]~63_combout ),
	.datac(\data_viewer|data[5]~70_combout ),
	.datad(\data_viewer|data[5]~68_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~71 .lut_mask = 16'hF588;
defparam \data_viewer|data[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \data_viewer|data[5]~72 (
// Equation(s):
// \data_viewer|data[5]~72_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[5]~71_combout )))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\ctrl_unit|psw [5]),
	.datad(\data_viewer|data[5]~71_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~72 .lut_mask = 16'h1302;
defparam \data_viewer|data[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \data_viewer|data[5]~73 (
// Equation(s):
// \data_viewer|data[5]~73_combout  = (\data_viewer|data[5]~72_combout ) # ((\data_viewer|LEDG [0] & mdr[5]))

	.dataa(gnd),
	.datab(\data_viewer|LEDG [0]),
	.datac(mdr[5]),
	.datad(\data_viewer|data[5]~72_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5]~73 .lut_mask = 16'hFFC0;
defparam \data_viewer|data[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \data_viewer|data[5] (
// Equation(s):
// \data_viewer|data [5] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[5]~73_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [5]))

	.dataa(gnd),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[5]~73_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [5]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[5] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \data_viewer|data[7]~85 (
// Equation(s):
// \data_viewer|data[7]~85_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[6][7]~q )) # (!\SW[1]~input_o  & ((\reg_file[4][7]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[6][7]~q ),
	.datad(\reg_file[4][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~85 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \data_viewer|data[7]~86 (
// Equation(s):
// \data_viewer|data[7]~86_combout  = (\SW[3]~input_o  & ((\data_viewer|data[7]~85_combout  & ((\reg_file[14][7]~q ))) # (!\data_viewer|data[7]~85_combout  & (\reg_file[12][7]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[7]~85_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[12][7]~q ),
	.datac(\reg_file[14][7]~q ),
	.datad(\data_viewer|data[7]~85_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~86 .lut_mask = 16'hF588;
defparam \data_viewer|data[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \data_viewer|data[7]~89 (
// Equation(s):
// \data_viewer|data[7]~89_combout  = (\SW[1]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[2][7]~q )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\reg_file[0][7]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[0][7]~q ),
	.datad(\reg_file[2][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~89 .lut_mask = 16'hBA98;
defparam \data_viewer|data[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \data_viewer|data[7]~90 (
// Equation(s):
// \data_viewer|data[7]~90_combout  = (\SW[3]~input_o  & ((\data_viewer|data[7]~89_combout  & ((\reg_file[10][7]~q ))) # (!\data_viewer|data[7]~89_combout  & (\reg_file[8][7]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[7]~89_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[8][7]~q ),
	.datac(\reg_file[10][7]~q ),
	.datad(\data_viewer|data[7]~89_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~90 .lut_mask = 16'hF588;
defparam \data_viewer|data[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \data_viewer|data[7]~87 (
// Equation(s):
// \data_viewer|data[7]~87_combout  = (\SW[3]~input_o  & (\SW[1]~input_o )) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & (\reg_file[3][7]~q )) # (!\SW[1]~input_o  & ((\reg_file[1][7]~q )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[3][7]~q ),
	.datad(\reg_file[1][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~87 .lut_mask = 16'hD9C8;
defparam \data_viewer|data[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \data_viewer|data[7]~88 (
// Equation(s):
// \data_viewer|data[7]~88_combout  = (\SW[3]~input_o  & ((\data_viewer|data[7]~87_combout  & ((\reg_file[11][7]~q ))) # (!\data_viewer|data[7]~87_combout  & (\reg_file[9][7]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[7]~87_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[9][7]~q ),
	.datac(\reg_file[11][7]~q ),
	.datad(\data_viewer|data[7]~87_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~88 .lut_mask = 16'hF588;
defparam \data_viewer|data[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \data_viewer|data[7]~91 (
// Equation(s):
// \data_viewer|data[7]~91_combout  = (\SW[0]~input_o  & ((\SW[2]~input_o ) # ((\data_viewer|data[7]~88_combout )))) # (!\SW[0]~input_o  & (!\SW[2]~input_o  & (\data_viewer|data[7]~90_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[7]~90_combout ),
	.datad(\data_viewer|data[7]~88_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~91 .lut_mask = 16'hBA98;
defparam \data_viewer|data[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \data_viewer|data[7]~92 (
// Equation(s):
// \data_viewer|data[7]~92_combout  = (\SW[3]~input_o  & (((\SW[1]~input_o )))) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[7][7]~q ))) # (!\SW[1]~input_o  & (\reg_file[5][7]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[5][7]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[7][7]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~92 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \data_viewer|data[7]~93 (
// Equation(s):
// \data_viewer|data[7]~93_combout  = (\SW[3]~input_o  & ((\data_viewer|data[7]~92_combout  & ((\reg_file[15][7]~q ))) # (!\data_viewer|data[7]~92_combout  & (\reg_file[13][7]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[7]~92_combout ))))

	.dataa(\reg_file[13][7]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[15][7]~q ),
	.datad(\data_viewer|data[7]~92_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~93 .lut_mask = 16'hF388;
defparam \data_viewer|data[7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \data_viewer|data[7]~94 (
// Equation(s):
// \data_viewer|data[7]~94_combout  = (\SW[2]~input_o  & ((\data_viewer|data[7]~91_combout  & ((\data_viewer|data[7]~93_combout ))) # (!\data_viewer|data[7]~91_combout  & (\data_viewer|data[7]~86_combout )))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[7]~91_combout ))))

	.dataa(\data_viewer|data[7]~86_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[7]~91_combout ),
	.datad(\data_viewer|data[7]~93_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~94 .lut_mask = 16'hF838;
defparam \data_viewer|data[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \data_viewer|data[7]~95 (
// Equation(s):
// \data_viewer|data[7]~95_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[7]~94_combout )))))

	.dataa(\ctrl_unit|psw [5]),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|Equal2~0_combout ),
	.datad(\data_viewer|data[7]~94_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~95 .lut_mask = 16'h1310;
defparam \data_viewer|data[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \data_viewer|data[7]~96 (
// Equation(s):
// \data_viewer|data[7]~96_combout  = (\data_viewer|data[7]~95_combout ) # ((\data_viewer|LEDG [0] & mdr[7]))

	.dataa(gnd),
	.datab(\data_viewer|LEDG [0]),
	.datac(mdr[7]),
	.datad(\data_viewer|data[7]~95_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7]~96 .lut_mask = 16'hFFC0;
defparam \data_viewer|data[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \data_viewer|data[7] (
// Equation(s):
// \data_viewer|data [7] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[7]~96_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [7]))

	.dataa(\data_viewer|data [7]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[7]~96_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [7]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[7] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \data_viewer|data[6]~74 (
// Equation(s):
// \data_viewer|data[6]~74_combout  = (\SW[0]~input_o  & ((\reg_file[5][6]~q ) # ((\SW[3]~input_o )))) # (!\SW[0]~input_o  & (((\reg_file[4][6]~q  & !\SW[3]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[5][6]~q ),
	.datac(\reg_file[4][6]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~74 .lut_mask = 16'hAAD8;
defparam \data_viewer|data[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \data_viewer|data[6]~75 (
// Equation(s):
// \data_viewer|data[6]~75_combout  = (\SW[3]~input_o  & ((\data_viewer|data[6]~74_combout  & (\reg_file[13][6]~q )) # (!\data_viewer|data[6]~74_combout  & ((\reg_file[12][6]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[6]~74_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[13][6]~q ),
	.datac(\reg_file[12][6]~q ),
	.datad(\data_viewer|data[6]~74_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~75 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \data_viewer|data[6]~76 (
// Equation(s):
// \data_viewer|data[6]~76_combout  = (\SW[0]~input_o  & (((\SW[3]~input_o ) # (\reg_file[7][6]~q )))) # (!\SW[0]~input_o  & (\reg_file[6][6]~q  & (!\SW[3]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[6][6]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_file[7][6]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~76 .lut_mask = 16'hAEA4;
defparam \data_viewer|data[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \data_viewer|data[6]~77 (
// Equation(s):
// \data_viewer|data[6]~77_combout  = (\SW[3]~input_o  & ((\data_viewer|data[6]~76_combout  & ((\reg_file[15][6]~q ))) # (!\data_viewer|data[6]~76_combout  & (\reg_file[14][6]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[6]~76_combout ))))

	.dataa(\reg_file[14][6]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[15][6]~q ),
	.datad(\data_viewer|data[6]~76_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~77 .lut_mask = 16'hF388;
defparam \data_viewer|data[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \data_viewer|data[6]~78 (
// Equation(s):
// \data_viewer|data[6]~78_combout  = (\SW[1]~input_o  & ((\data_viewer|data[6]~77_combout ))) # (!\SW[1]~input_o  & (\data_viewer|data[6]~75_combout ))

	.dataa(\data_viewer|data[6]~75_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\data_viewer|data[6]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_viewer|data[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~78 .lut_mask = 16'hE2E2;
defparam \data_viewer|data[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \data_viewer|data[6]~81 (
// Equation(s):
// \data_viewer|data[6]~81_combout  = (\SW[0]~input_o  & (((\SW[3]~input_o ) # (\reg_file[3][6]~q )))) # (!\SW[0]~input_o  & (\reg_file[2][6]~q  & (!\SW[3]~input_o )))

	.dataa(\reg_file[2][6]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_file[3][6]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~81_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~81 .lut_mask = 16'hCEC2;
defparam \data_viewer|data[6]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \data_viewer|data[6]~82 (
// Equation(s):
// \data_viewer|data[6]~82_combout  = (\SW[3]~input_o  & ((\data_viewer|data[6]~81_combout  & (\reg_file[11][6]~q )) # (!\data_viewer|data[6]~81_combout  & ((\reg_file[10][6]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[6]~81_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_file[11][6]~q ),
	.datac(\reg_file[10][6]~q ),
	.datad(\data_viewer|data[6]~81_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~82_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~82 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[6]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \data_viewer|data[6]~79 (
// Equation(s):
// \data_viewer|data[6]~79_combout  = (\SW[0]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[1][6]~q )))) # (!\SW[0]~input_o  & (!\SW[3]~input_o  & ((\reg_file[0][6]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[1][6]~q ),
	.datad(\reg_file[0][6]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~79 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \data_viewer|data[6]~80 (
// Equation(s):
// \data_viewer|data[6]~80_combout  = (\SW[3]~input_o  & ((\data_viewer|data[6]~79_combout  & ((\reg_file[9][6]~q ))) # (!\data_viewer|data[6]~79_combout  & (\reg_file[8][6]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[6]~79_combout ))))

	.dataa(\reg_file[8][6]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[9][6]~q ),
	.datad(\data_viewer|data[6]~79_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~80_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~80 .lut_mask = 16'hF388;
defparam \data_viewer|data[6]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \data_viewer|data[6]~188 (
// Equation(s):
// \data_viewer|data[6]~188_combout  = (\SW[1]~input_o  & (\data_viewer|data[6]~82_combout )) # (!\SW[1]~input_o  & ((\data_viewer|data[6]~80_combout )))

	.dataa(\data_viewer|data[6]~82_combout ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\data_viewer|data[6]~80_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~188_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~188 .lut_mask = 16'hBB88;
defparam \data_viewer|data[6]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \data_viewer|data[6]~189 (
// Equation(s):
// \data_viewer|data[6]~189_combout  = (!\data_viewer|LEDG [0] & ((\SW[2]~input_o  & (\data_viewer|data[6]~78_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[6]~188_combout )))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[6]~78_combout ),
	.datad(\data_viewer|data[6]~188_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~189_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~189 .lut_mask = 16'h5140;
defparam \data_viewer|data[6]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \data_viewer|data[6]~83 (
// Equation(s):
// \data_viewer|data[6]~83_combout  = (\data_viewer|Equal2~0_combout  & (!\data_viewer|LEDG [0] & (!\ctrl_unit|psw [5]))) # (!\data_viewer|Equal2~0_combout  & (((\data_viewer|data[6]~189_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\ctrl_unit|psw [5]),
	.datad(\data_viewer|data[6]~189_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~83 .lut_mask = 16'h3704;
defparam \data_viewer|data[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \data_viewer|data[6]~84 (
// Equation(s):
// \data_viewer|data[6]~84_combout  = (\data_viewer|data[6]~83_combout ) # ((\data_viewer|LEDG [0] & mdr[6]))

	.dataa(\data_viewer|LEDG [0]),
	.datab(mdr[6]),
	.datac(gnd),
	.datad(\data_viewer|data[6]~83_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[6]~84_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6]~84 .lut_mask = 16'hFF88;
defparam \data_viewer|data[6]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \data_viewer|data[6] (
// Equation(s):
// \data_viewer|data [6] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[6]~84_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [6]))

	.dataa(\data_viewer|data [6]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[6]~84_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [6]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[6] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \data_viewer|decode2|WideOr6~0 (
// Equation(s):
// \data_viewer|decode2|WideOr6~0_combout  = (\data_viewer|data [7] & (\data_viewer|data [4] & (\data_viewer|data [5] $ (\data_viewer|data [6])))) # (!\data_viewer|data [7] & (!\data_viewer|data [5] & (\data_viewer|data [4] $ (\data_viewer|data [6]))))

	.dataa(\data_viewer|data [4]),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data [7]),
	.datad(\data_viewer|data [6]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr6~0 .lut_mask = 16'h2182;
defparam \data_viewer|decode2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \data_viewer|decode2|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \data_viewer|decode2|WideOr5~0 (
// Equation(s):
// \data_viewer|decode2|WideOr5~0_combout  = (\data_viewer|data [5] & ((\data_viewer|data [4] & (\data_viewer|data [7])) # (!\data_viewer|data [4] & ((\data_viewer|data [6]))))) # (!\data_viewer|data [5] & (\data_viewer|data [6] & (\data_viewer|data [4] $ 
// (\data_viewer|data [7]))))

	.dataa(\data_viewer|data [4]),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data [7]),
	.datad(\data_viewer|data [6]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr5~0 .lut_mask = 16'hD680;
defparam \data_viewer|decode2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \data_viewer|decode2|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \data_viewer|decode2|WideOr4~0 (
// Equation(s):
// \data_viewer|decode2|WideOr4~0_combout  = (\data_viewer|data [7] & (\data_viewer|data [6] & ((\data_viewer|data [5]) # (!\data_viewer|data [4])))) # (!\data_viewer|data [7] & (!\data_viewer|data [4] & (\data_viewer|data [5] & !\data_viewer|data [6])))

	.dataa(\data_viewer|data [4]),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data [7]),
	.datad(\data_viewer|data [6]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr4~0 .lut_mask = 16'hD004;
defparam \data_viewer|decode2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \data_viewer|decode2|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \data_viewer|decode2|WideOr3~0 (
// Equation(s):
// \data_viewer|decode2|WideOr3~0_combout  = (\data_viewer|data [5] & ((\data_viewer|data [4] & ((\data_viewer|data [6]))) # (!\data_viewer|data [4] & (\data_viewer|data [7] & !\data_viewer|data [6])))) # (!\data_viewer|data [5] & (!\data_viewer|data [7] & 
// (\data_viewer|data [4] $ (\data_viewer|data [6]))))

	.dataa(\data_viewer|data [4]),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data [7]),
	.datad(\data_viewer|data [6]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr3~0 .lut_mask = 16'h8942;
defparam \data_viewer|decode2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \data_viewer|decode2|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \data_viewer|decode2|WideOr2~0 (
// Equation(s):
// \data_viewer|decode2|WideOr2~0_combout  = (\data_viewer|data [5] & (\data_viewer|data [4] & (!\data_viewer|data [7]))) # (!\data_viewer|data [5] & ((\data_viewer|data [6] & ((!\data_viewer|data [7]))) # (!\data_viewer|data [6] & (\data_viewer|data [4]))))

	.dataa(\data_viewer|data [4]),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data [7]),
	.datad(\data_viewer|data [6]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \data_viewer|decode2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \data_viewer|decode2|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \data_viewer|decode2|WideOr1~0 (
// Equation(s):
// \data_viewer|decode2|WideOr1~0_combout  = (\data_viewer|data [4] & (\data_viewer|data [7] $ (((\data_viewer|data [5]) # (!\data_viewer|data [6]))))) # (!\data_viewer|data [4] & (\data_viewer|data [5] & (!\data_viewer|data [7] & !\data_viewer|data [6])))

	.dataa(\data_viewer|data [4]),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data [7]),
	.datad(\data_viewer|data [6]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr1~0 .lut_mask = 16'h280E;
defparam \data_viewer|decode2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \data_viewer|decode2|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \data_viewer|decode2|WideOr0~0 (
// Equation(s):
// \data_viewer|decode2|WideOr0~0_combout  = (\data_viewer|data [4] & (!\data_viewer|data [7] & (\data_viewer|data [5] $ (!\data_viewer|data [6])))) # (!\data_viewer|data [4] & (!\data_viewer|data [5] & (\data_viewer|data [7] $ (!\data_viewer|data [6]))))

	.dataa(\data_viewer|data [4]),
	.datab(\data_viewer|data [5]),
	.datac(\data_viewer|data [7]),
	.datad(\data_viewer|data [6]),
	.cin(gnd),
	.combout(\data_viewer|decode2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode2|WideOr0~0 .lut_mask = 16'h1803;
defparam \data_viewer|decode2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \data_viewer|decode2|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode2|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode2|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode2|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \data_viewer|data[8]~97 (
// Equation(s):
// \data_viewer|data[8]~97_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\SW[1]~input_o ) # (\SW[0]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~97 .lut_mask = 16'hF0E0;
defparam \data_viewer|data[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \data_viewer|data[11]~133 (
// Equation(s):
// \data_viewer|data[11]~133_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[10][11]~q ))) # (!\SW[1]~input_o  & (\reg_file[8][11]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[8][11]~q ),
	.datad(\reg_file[10][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~133_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~133 .lut_mask = 16'hDC98;
defparam \data_viewer|data[11]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \data_viewer|data[11]~134 (
// Equation(s):
// \data_viewer|data[11]~134_combout  = (\data_viewer|data[11]~133_combout  & ((\reg_file[11][11]~q ) # ((!\SW[0]~input_o )))) # (!\data_viewer|data[11]~133_combout  & (((\SW[0]~input_o  & \reg_file[9][11]~q ))))

	.dataa(\reg_file[11][11]~q ),
	.datab(\data_viewer|data[11]~133_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_file[9][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~134_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~134 .lut_mask = 16'hBC8C;
defparam \data_viewer|data[11]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \data_viewer|data[11]~131 (
// Equation(s):
// \data_viewer|data[11]~131_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[13][11]~q ))) # (!\SW[0]~input_o  & (\reg_file[12][11]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][11]~q ),
	.datad(\reg_file[13][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~131_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~131 .lut_mask = 16'hDC98;
defparam \data_viewer|data[11]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \data_viewer|data[11]~132 (
// Equation(s):
// \data_viewer|data[11]~132_combout  = (\SW[1]~input_o  & ((\data_viewer|data[11]~131_combout  & ((\reg_file[15][11]~q ))) # (!\data_viewer|data[11]~131_combout  & (\reg_file[14][11]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[11]~131_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[14][11]~q ),
	.datac(\reg_file[15][11]~q ),
	.datad(\data_viewer|data[11]~131_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~132_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~132 .lut_mask = 16'hF588;
defparam \data_viewer|data[11]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \data_viewer|data[11]~135 (
// Equation(s):
// \data_viewer|data[11]~135_combout  = (\data_viewer|data[8]~97_combout  & ((\SW[2]~input_o  & ((\data_viewer|data[11]~132_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[11]~134_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[8]~97_combout ),
	.datac(\data_viewer|data[11]~134_combout ),
	.datad(\data_viewer|data[11]~132_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~135_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~135 .lut_mask = 16'hC840;
defparam \data_viewer|data[11]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \data_viewer|data[11]~136 (
// Equation(s):
// \data_viewer|data[11]~136_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[5][11]~q ))) # (!\SW[0]~input_o  & (\reg_file[4][11]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[4][11]~q ),
	.datad(\reg_file[5][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~136_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~136 .lut_mask = 16'hDC98;
defparam \data_viewer|data[11]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \data_viewer|data[11]~137 (
// Equation(s):
// \data_viewer|data[11]~137_combout  = (\SW[1]~input_o  & ((\data_viewer|data[11]~136_combout  & ((\reg_file[7][11]~q ))) # (!\data_viewer|data[11]~136_combout  & (\reg_file[6][11]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[11]~136_combout ))))

	.dataa(\reg_file[6][11]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[7][11]~q ),
	.datad(\data_viewer|data[11]~136_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~137_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~137 .lut_mask = 16'hF388;
defparam \data_viewer|data[11]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \data_viewer|data[11]~138 (
// Equation(s):
// \data_viewer|data[11]~138_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\reg_file[2][11]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\reg_file[0][11]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[0][11]~q ),
	.datad(\reg_file[2][11]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~138_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~138 .lut_mask = 16'hBA98;
defparam \data_viewer|data[11]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \data_viewer|data[11]~139 (
// Equation(s):
// \data_viewer|data[11]~139_combout  = (\SW[0]~input_o  & ((\data_viewer|data[11]~138_combout  & ((\reg_file[3][11]~q ))) # (!\data_viewer|data[11]~138_combout  & (\reg_file[1][11]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[11]~138_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[1][11]~q ),
	.datac(\reg_file[3][11]~q ),
	.datad(\data_viewer|data[11]~138_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~139_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~139 .lut_mask = 16'hF588;
defparam \data_viewer|data[11]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \data_viewer|data[11]~140 (
// Equation(s):
// \data_viewer|data[11]~140_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[11]~137_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[11]~139_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[11]~137_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\data_viewer|data[11]~139_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~140_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~140 .lut_mask = 16'h0D08;
defparam \data_viewer|data[11]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \data_viewer|data[11]~141 (
// Equation(s):
// \data_viewer|data[11]~141_combout  = (\data_viewer|LEDG [0] & (mdr[11])) # (!\data_viewer|LEDG [0] & (((\data_viewer|data[11]~135_combout ) # (\data_viewer|data[11]~140_combout ))))

	.dataa(mdr[11]),
	.datab(\data_viewer|LEDG [0]),
	.datac(\data_viewer|data[11]~135_combout ),
	.datad(\data_viewer|data[11]~140_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[11]~141_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11]~141 .lut_mask = 16'hBBB8;
defparam \data_viewer|data[11]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \data_viewer|data[11] (
// Equation(s):
// \data_viewer|data [11] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[11]~141_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [11]))

	.dataa(\data_viewer|data [11]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[11]~141_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [11]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[11] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \data_viewer|data[8]~98 (
// Equation(s):
// \data_viewer|data[8]~98_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[13][8]~q ))) # (!\SW[0]~input_o  & (\reg_file[12][8]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][8]~q ),
	.datad(\reg_file[13][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~98 .lut_mask = 16'hDC98;
defparam \data_viewer|data[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \data_viewer|data[8]~99 (
// Equation(s):
// \data_viewer|data[8]~99_combout  = (\SW[1]~input_o  & ((\data_viewer|data[8]~98_combout  & ((\reg_file[15][8]~q ))) # (!\data_viewer|data[8]~98_combout  & (\reg_file[14][8]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[8]~98_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[14][8]~q ),
	.datac(\reg_file[15][8]~q ),
	.datad(\data_viewer|data[8]~98_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~99 .lut_mask = 16'hF588;
defparam \data_viewer|data[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \data_viewer|data[8]~100 (
// Equation(s):
// \data_viewer|data[8]~100_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[10][8]~q ))) # (!\SW[1]~input_o  & (\reg_file[8][8]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[8][8]~q ),
	.datad(\reg_file[10][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~100_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~100 .lut_mask = 16'hDC98;
defparam \data_viewer|data[8]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \data_viewer|data[8]~101 (
// Equation(s):
// \data_viewer|data[8]~101_combout  = (\SW[0]~input_o  & ((\data_viewer|data[8]~100_combout  & (\reg_file[11][8]~q )) # (!\data_viewer|data[8]~100_combout  & ((\reg_file[9][8]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[8]~100_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[11][8]~q ),
	.datac(\reg_file[9][8]~q ),
	.datad(\data_viewer|data[8]~100_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~101_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~101 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[8]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \data_viewer|data[8]~102 (
// Equation(s):
// \data_viewer|data[8]~102_combout  = (\data_viewer|data[8]~97_combout  & ((\SW[2]~input_o  & (\data_viewer|data[8]~99_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[8]~101_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[8]~97_combout ),
	.datac(\data_viewer|data[8]~99_combout ),
	.datad(\data_viewer|data[8]~101_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~102_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~102 .lut_mask = 16'hC480;
defparam \data_viewer|data[8]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \data_viewer|data[8]~103 (
// Equation(s):
// \data_viewer|data[8]~103_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[6][8]~q ))) # (!\SW[1]~input_o  & (\reg_file[4][8]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][8]~q ),
	.datad(\reg_file[6][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~103_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~103 .lut_mask = 16'hDC98;
defparam \data_viewer|data[8]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \data_viewer|data[8]~104 (
// Equation(s):
// \data_viewer|data[8]~104_combout  = (\SW[0]~input_o  & ((\data_viewer|data[8]~103_combout  & (\reg_file[7][8]~q )) # (!\data_viewer|data[8]~103_combout  & ((\reg_file[5][8]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[8]~103_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[7][8]~q ),
	.datac(\data_viewer|data[8]~103_combout ),
	.datad(\reg_file[5][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~104_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~104 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[8]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \data_viewer|data[8]~105 (
// Equation(s):
// \data_viewer|data[8]~105_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[2][8]~q ))) # (!\SW[1]~input_o  & (\reg_file[0][8]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[0][8]~q ),
	.datad(\reg_file[2][8]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~105_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~105 .lut_mask = 16'hDC98;
defparam \data_viewer|data[8]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \data_viewer|data[8]~106 (
// Equation(s):
// \data_viewer|data[8]~106_combout  = (\SW[0]~input_o  & ((\data_viewer|data[8]~105_combout  & ((\reg_file[3][8]~q ))) # (!\data_viewer|data[8]~105_combout  & (\reg_file[1][8]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[8]~105_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[1][8]~q ),
	.datac(\reg_file[3][8]~q ),
	.datad(\data_viewer|data[8]~105_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~106_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~106 .lut_mask = 16'hF588;
defparam \data_viewer|data[8]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \data_viewer|data[8]~107 (
// Equation(s):
// \data_viewer|data[8]~107_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[8]~104_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[8]~106_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[8]~104_combout ),
	.datad(\data_viewer|data[8]~106_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~107_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~107 .lut_mask = 16'h3120;
defparam \data_viewer|data[8]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \data_viewer|data[8]~108 (
// Equation(s):
// \data_viewer|data[8]~108_combout  = (\data_viewer|LEDG [0] & (mdr[8])) # (!\data_viewer|LEDG [0] & (((\data_viewer|data[8]~102_combout ) # (\data_viewer|data[8]~107_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(mdr[8]),
	.datac(\data_viewer|data[8]~102_combout ),
	.datad(\data_viewer|data[8]~107_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[8]~108_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8]~108 .lut_mask = 16'hDDD8;
defparam \data_viewer|data[8]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \data_viewer|data[8] (
// Equation(s):
// \data_viewer|data [8] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[8]~108_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [8]))

	.dataa(\data_viewer|data [8]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[8]~108_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [8]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[8] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \data_viewer|data[9]~109 (
// Equation(s):
// \data_viewer|data[9]~109_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[13][9]~q ))) # (!\SW[0]~input_o  & (\reg_file[12][9]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[12][9]~q ),
	.datad(\reg_file[13][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~109 .lut_mask = 16'hDC98;
defparam \data_viewer|data[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \data_viewer|data[9]~110 (
// Equation(s):
// \data_viewer|data[9]~110_combout  = (\SW[1]~input_o  & ((\data_viewer|data[9]~109_combout  & ((\reg_file[15][9]~q ))) # (!\data_viewer|data[9]~109_combout  & (\reg_file[14][9]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[9]~109_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[14][9]~q ),
	.datac(\reg_file[15][9]~q ),
	.datad(\data_viewer|data[9]~109_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~110_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~110 .lut_mask = 16'hF588;
defparam \data_viewer|data[9]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \data_viewer|data[9]~111 (
// Equation(s):
// \data_viewer|data[9]~111_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[10][9]~q ))) # (!\SW[1]~input_o  & (\reg_file[8][9]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[8][9]~q ),
	.datad(\reg_file[10][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~111_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~111 .lut_mask = 16'hDC98;
defparam \data_viewer|data[9]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \data_viewer|data[9]~112 (
// Equation(s):
// \data_viewer|data[9]~112_combout  = (\SW[0]~input_o  & ((\data_viewer|data[9]~111_combout  & ((\reg_file[11][9]~q ))) # (!\data_viewer|data[9]~111_combout  & (\reg_file[9][9]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[9]~111_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[9][9]~q ),
	.datac(\reg_file[11][9]~q ),
	.datad(\data_viewer|data[9]~111_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~112_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~112 .lut_mask = 16'hF588;
defparam \data_viewer|data[9]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \data_viewer|data[9]~113 (
// Equation(s):
// \data_viewer|data[9]~113_combout  = (\data_viewer|data[8]~97_combout  & ((\SW[2]~input_o  & (\data_viewer|data[9]~110_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[9]~112_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[8]~97_combout ),
	.datac(\data_viewer|data[9]~110_combout ),
	.datad(\data_viewer|data[9]~112_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~113_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~113 .lut_mask = 16'hC480;
defparam \data_viewer|data[9]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \data_viewer|data[9]~116 (
// Equation(s):
// \data_viewer|data[9]~116_combout  = (\SW[1]~input_o  & (((\reg_file[2][9]~q ) # (\SW[0]~input_o )))) # (!\SW[1]~input_o  & (\reg_file[0][9]~q  & ((!\SW[0]~input_o ))))

	.dataa(\reg_file[0][9]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[2][9]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~116_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~116 .lut_mask = 16'hCCE2;
defparam \data_viewer|data[9]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \data_viewer|data[9]~117 (
// Equation(s):
// \data_viewer|data[9]~117_combout  = (\SW[0]~input_o  & ((\data_viewer|data[9]~116_combout  & ((\reg_file[3][9]~q ))) # (!\data_viewer|data[9]~116_combout  & (\reg_file[1][9]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[9]~116_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[1][9]~q ),
	.datac(\reg_file[3][9]~q ),
	.datad(\data_viewer|data[9]~116_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~117_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~117 .lut_mask = 16'hF588;
defparam \data_viewer|data[9]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \data_viewer|data[9]~114 (
// Equation(s):
// \data_viewer|data[9]~114_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\reg_file[5][9]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\reg_file[4][9]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][9]~q ),
	.datad(\reg_file[5][9]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~114_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~114 .lut_mask = 16'hBA98;
defparam \data_viewer|data[9]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \data_viewer|data[9]~115 (
// Equation(s):
// \data_viewer|data[9]~115_combout  = (\SW[1]~input_o  & ((\data_viewer|data[9]~114_combout  & (\reg_file[7][9]~q )) # (!\data_viewer|data[9]~114_combout  & ((\reg_file[6][9]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[9]~114_combout ))))

	.dataa(\reg_file[7][9]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[6][9]~q ),
	.datad(\data_viewer|data[9]~114_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~115_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~115 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[9]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \data_viewer|data[9]~118 (
// Equation(s):
// \data_viewer|data[9]~118_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\data_viewer|data[9]~115_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[9]~117_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[9]~117_combout ),
	.datad(\data_viewer|data[9]~115_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~118_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~118 .lut_mask = 16'h3210;
defparam \data_viewer|data[9]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \data_viewer|data[9]~119 (
// Equation(s):
// \data_viewer|data[9]~119_combout  = (\data_viewer|LEDG [0] & (((mdr[9])))) # (!\data_viewer|LEDG [0] & ((\data_viewer|data[9]~113_combout ) # ((\data_viewer|data[9]~118_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|data[9]~113_combout ),
	.datac(mdr[9]),
	.datad(\data_viewer|data[9]~118_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[9]~119_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9]~119 .lut_mask = 16'hF5E4;
defparam \data_viewer|data[9]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \data_viewer|data[9] (
// Equation(s):
// \data_viewer|data [9] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[9]~119_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [9]))

	.dataa(\data_viewer|data [9]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[9]~119_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [9]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[9] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \data_viewer|data[10]~120 (
// Equation(s):
// \data_viewer|data[10]~120_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[13][10]~q ))) # (!\SW[0]~input_o  & (\reg_file[12][10]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[12][10]~q ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_file[13][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~120_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~120 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[10]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \data_viewer|data[10]~121 (
// Equation(s):
// \data_viewer|data[10]~121_combout  = (\SW[1]~input_o  & ((\data_viewer|data[10]~120_combout  & ((\reg_file[15][10]~q ))) # (!\data_viewer|data[10]~120_combout  & (\reg_file[14][10]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[10]~120_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[14][10]~q ),
	.datac(\data_viewer|data[10]~120_combout ),
	.datad(\reg_file[15][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~121_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~121 .lut_mask = 16'hF858;
defparam \data_viewer|data[10]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \data_viewer|data[10]~122 (
// Equation(s):
// \data_viewer|data[10]~122_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\reg_file[10][10]~q )) # (!\SW[1]~input_o  & ((\reg_file[8][10]~q )))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[10][10]~q ),
	.datac(\reg_file[8][10]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~122_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~122 .lut_mask = 16'hEE50;
defparam \data_viewer|data[10]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \data_viewer|data[10]~123 (
// Equation(s):
// \data_viewer|data[10]~123_combout  = (\SW[0]~input_o  & ((\data_viewer|data[10]~122_combout  & ((\reg_file[11][10]~q ))) # (!\data_viewer|data[10]~122_combout  & (\reg_file[9][10]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[10]~122_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[9][10]~q ),
	.datac(\reg_file[11][10]~q ),
	.datad(\data_viewer|data[10]~122_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~123_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~123 .lut_mask = 16'hF588;
defparam \data_viewer|data[10]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \data_viewer|data[10]~124 (
// Equation(s):
// \data_viewer|data[10]~124_combout  = (\data_viewer|data[8]~97_combout  & ((\SW[2]~input_o  & (\data_viewer|data[10]~121_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[10]~123_combout )))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[8]~97_combout ),
	.datac(\data_viewer|data[10]~121_combout ),
	.datad(\data_viewer|data[10]~123_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~124_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~124 .lut_mask = 16'hC480;
defparam \data_viewer|data[10]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \data_viewer|data[10]~127 (
// Equation(s):
// \data_viewer|data[10]~127_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[2][10]~q ))) # (!\SW[1]~input_o  & (\reg_file[0][10]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[0][10]~q ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[2][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~127_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~127 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[10]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \data_viewer|data[10]~128 (
// Equation(s):
// \data_viewer|data[10]~128_combout  = (\SW[0]~input_o  & ((\data_viewer|data[10]~127_combout  & (\reg_file[3][10]~q )) # (!\data_viewer|data[10]~127_combout  & ((\reg_file[1][10]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[10]~127_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[3][10]~q ),
	.datac(\data_viewer|data[10]~127_combout ),
	.datad(\reg_file[1][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~128_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~128 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[10]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \data_viewer|data[10]~125 (
// Equation(s):
// \data_viewer|data[10]~125_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[5][10]~q ))) # (!\SW[0]~input_o  & (\reg_file[4][10]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[4][10]~q ),
	.datad(\reg_file[5][10]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~125_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~125 .lut_mask = 16'hDC98;
defparam \data_viewer|data[10]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \data_viewer|data[10]~126 (
// Equation(s):
// \data_viewer|data[10]~126_combout  = (\SW[1]~input_o  & ((\data_viewer|data[10]~125_combout  & ((\reg_file[7][10]~q ))) # (!\data_viewer|data[10]~125_combout  & (\reg_file[6][10]~q )))) # (!\SW[1]~input_o  & (((\data_viewer|data[10]~125_combout ))))

	.dataa(\reg_file[6][10]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[7][10]~q ),
	.datad(\data_viewer|data[10]~125_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~126_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~126 .lut_mask = 16'hF388;
defparam \data_viewer|data[10]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \data_viewer|data[10]~129 (
// Equation(s):
// \data_viewer|data[10]~129_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\data_viewer|data[10]~126_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[10]~128_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[10]~128_combout ),
	.datad(\data_viewer|data[10]~126_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~129_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~129 .lut_mask = 16'h3210;
defparam \data_viewer|data[10]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \data_viewer|data[10]~130 (
// Equation(s):
// \data_viewer|data[10]~130_combout  = (\data_viewer|LEDG [0] & (mdr[10])) # (!\data_viewer|LEDG [0] & (((\data_viewer|data[10]~124_combout ) # (\data_viewer|data[10]~129_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(mdr[10]),
	.datac(\data_viewer|data[10]~124_combout ),
	.datad(\data_viewer|data[10]~129_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[10]~130_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10]~130 .lut_mask = 16'hDDD8;
defparam \data_viewer|data[10]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \data_viewer|data[10] (
// Equation(s):
// \data_viewer|data [10] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[10]~130_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [10]))

	.dataa(\data_viewer|data [10]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[10]~130_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [10]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[10] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \data_viewer|decode3|WideOr6~0 (
// Equation(s):
// \data_viewer|decode3|WideOr6~0_combout  = (\data_viewer|data [11] & (\data_viewer|data [8] & (\data_viewer|data [9] $ (\data_viewer|data [10])))) # (!\data_viewer|data [11] & (!\data_viewer|data [9] & (\data_viewer|data [8] $ (\data_viewer|data [10]))))

	.dataa(\data_viewer|data [11]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [9]),
	.datad(\data_viewer|data [10]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr6~0 .lut_mask = 16'h0984;
defparam \data_viewer|decode3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \data_viewer|decode3|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \data_viewer|decode3|WideOr5~0 (
// Equation(s):
// \data_viewer|decode3|WideOr5~0_combout  = (\data_viewer|data [11] & ((\data_viewer|data [8] & (\data_viewer|data [9])) # (!\data_viewer|data [8] & ((\data_viewer|data [10]))))) # (!\data_viewer|data [11] & (\data_viewer|data [10] & (\data_viewer|data [8] 
// $ (\data_viewer|data [9]))))

	.dataa(\data_viewer|data [11]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [9]),
	.datad(\data_viewer|data [10]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr5~0 .lut_mask = 16'hB680;
defparam \data_viewer|decode3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N15
dffeas \data_viewer|decode3|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \data_viewer|decode3|WideOr4~0 (
// Equation(s):
// \data_viewer|decode3|WideOr4~0_combout  = (\data_viewer|data [11] & (\data_viewer|data [10] & ((\data_viewer|data [9]) # (!\data_viewer|data [8])))) # (!\data_viewer|data [11] & (!\data_viewer|data [10] & (\data_viewer|data [9] & !\data_viewer|data [8])))

	.dataa(\data_viewer|data [11]),
	.datab(\data_viewer|data [10]),
	.datac(\data_viewer|data [9]),
	.datad(\data_viewer|data [8]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr4~0 .lut_mask = 16'h8098;
defparam \data_viewer|decode3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \data_viewer|decode3|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \data_viewer|decode3|WideOr3~0 (
// Equation(s):
// \data_viewer|decode3|WideOr3~0_combout  = (\data_viewer|data [9] & ((\data_viewer|data [8] & ((\data_viewer|data [10]))) # (!\data_viewer|data [8] & (\data_viewer|data [11] & !\data_viewer|data [10])))) # (!\data_viewer|data [9] & (!\data_viewer|data [11] 
// & (\data_viewer|data [8] $ (\data_viewer|data [10]))))

	.dataa(\data_viewer|data [11]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [9]),
	.datad(\data_viewer|data [10]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr3~0 .lut_mask = 16'hC124;
defparam \data_viewer|decode3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \data_viewer|decode3|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \data_viewer|decode3|WideOr2~0 (
// Equation(s):
// \data_viewer|decode3|WideOr2~0_combout  = (\data_viewer|data [9] & (!\data_viewer|data [11] & ((\data_viewer|data [8])))) # (!\data_viewer|data [9] & ((\data_viewer|data [10] & (!\data_viewer|data [11])) # (!\data_viewer|data [10] & ((\data_viewer|data 
// [8])))))

	.dataa(\data_viewer|data [11]),
	.datab(\data_viewer|data [10]),
	.datac(\data_viewer|data [9]),
	.datad(\data_viewer|data [8]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr2~0 .lut_mask = 16'h5704;
defparam \data_viewer|decode3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \data_viewer|decode3|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \data_viewer|decode3|WideOr1~0 (
// Equation(s):
// \data_viewer|decode3|WideOr1~0_combout  = (\data_viewer|data [8] & (\data_viewer|data [11] $ (((\data_viewer|data [9]) # (!\data_viewer|data [10]))))) # (!\data_viewer|data [8] & (!\data_viewer|data [11] & (\data_viewer|data [9] & !\data_viewer|data 
// [10])))

	.dataa(\data_viewer|data [11]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [9]),
	.datad(\data_viewer|data [10]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr1~0 .lut_mask = 16'h4854;
defparam \data_viewer|decode3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N3
dffeas \data_viewer|decode3|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \data_viewer|decode3|WideOr0~0 (
// Equation(s):
// \data_viewer|decode3|WideOr0~0_combout  = (\data_viewer|data [8] & (!\data_viewer|data [11] & (\data_viewer|data [9] $ (!\data_viewer|data [10])))) # (!\data_viewer|data [8] & (!\data_viewer|data [9] & (\data_viewer|data [11] $ (!\data_viewer|data 
// [10]))))

	.dataa(\data_viewer|data [11]),
	.datab(\data_viewer|data [8]),
	.datac(\data_viewer|data [9]),
	.datad(\data_viewer|data [10]),
	.cin(gnd),
	.combout(\data_viewer|decode3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode3|WideOr0~0 .lut_mask = 16'h4205;
defparam \data_viewer|decode3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \data_viewer|decode3|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode3|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode3|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode3|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \data_viewer|data[15]~179 (
// Equation(s):
// \data_viewer|data[15]~179_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[10][15]~q ))) # (!\SW[1]~input_o  & (\reg_file[8][15]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[8][15]~q ),
	.datad(\reg_file[10][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~179_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~179 .lut_mask = 16'hDC98;
defparam \data_viewer|data[15]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \data_viewer|data[15]~180 (
// Equation(s):
// \data_viewer|data[15]~180_combout  = (\SW[0]~input_o  & ((\data_viewer|data[15]~179_combout  & (\reg_file[11][15]~q )) # (!\data_viewer|data[15]~179_combout  & ((\reg_file[9][15]~q ))))) # (!\SW[0]~input_o  & (\data_viewer|data[15]~179_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\data_viewer|data[15]~179_combout ),
	.datac(\reg_file[11][15]~q ),
	.datad(\reg_file[9][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~180_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~180 .lut_mask = 16'hE6C4;
defparam \data_viewer|data[15]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \data_viewer|data[15]~177 (
// Equation(s):
// \data_viewer|data[15]~177_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\reg_file[13][15]~q )) # (!\SW[0]~input_o  & ((\reg_file[12][15]~q )))))

	.dataa(\reg_file[13][15]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[12][15]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~177_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~177 .lut_mask = 16'hEE30;
defparam \data_viewer|data[15]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \data_viewer|data[15]~178 (
// Equation(s):
// \data_viewer|data[15]~178_combout  = (\data_viewer|data[15]~177_combout  & (((\reg_file[15][15]~q )) # (!\SW[1]~input_o ))) # (!\data_viewer|data[15]~177_combout  & (\SW[1]~input_o  & ((\reg_file[14][15]~q ))))

	.dataa(\data_viewer|data[15]~177_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[15][15]~q ),
	.datad(\reg_file[14][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~178_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~178 .lut_mask = 16'hE6A2;
defparam \data_viewer|data[15]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \data_viewer|data[15]~181 (
// Equation(s):
// \data_viewer|data[15]~181_combout  = (\data_viewer|data[8]~97_combout  & ((\SW[2]~input_o  & ((\data_viewer|data[15]~178_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[15]~180_combout ))))

	.dataa(\data_viewer|data[15]~180_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[8]~97_combout ),
	.datad(\data_viewer|data[15]~178_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~181_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~181 .lut_mask = 16'hE020;
defparam \data_viewer|data[15]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \data_viewer|data[15]~182 (
// Equation(s):
// \data_viewer|data[15]~182_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\reg_file[5][15]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\reg_file[4][15]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[4][15]~q ),
	.datad(\reg_file[5][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~182_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~182 .lut_mask = 16'hBA98;
defparam \data_viewer|data[15]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \data_viewer|data[15]~183 (
// Equation(s):
// \data_viewer|data[15]~183_combout  = (\SW[1]~input_o  & ((\data_viewer|data[15]~182_combout  & (\reg_file[7][15]~q )) # (!\data_viewer|data[15]~182_combout  & ((\reg_file[6][15]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[15]~182_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[7][15]~q ),
	.datac(\data_viewer|data[15]~182_combout ),
	.datad(\reg_file[6][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~183_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~183 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[15]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \data_viewer|data[15]~184 (
// Equation(s):
// \data_viewer|data[15]~184_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[2][15]~q ))) # (!\SW[1]~input_o  & (\reg_file[0][15]~q ))))

	.dataa(\reg_file[0][15]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[2][15]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~184_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~184 .lut_mask = 16'hF2C2;
defparam \data_viewer|data[15]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \data_viewer|data[15]~185 (
// Equation(s):
// \data_viewer|data[15]~185_combout  = (\SW[0]~input_o  & ((\data_viewer|data[15]~184_combout  & ((\reg_file[3][15]~q ))) # (!\data_viewer|data[15]~184_combout  & (\reg_file[1][15]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[15]~184_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[1][15]~q ),
	.datac(\reg_file[3][15]~q ),
	.datad(\data_viewer|data[15]~184_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~185_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~185 .lut_mask = 16'hF588;
defparam \data_viewer|data[15]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \data_viewer|data[15]~186 (
// Equation(s):
// \data_viewer|data[15]~186_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\data_viewer|data[15]~183_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[15]~185_combout )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[15]~183_combout ),
	.datad(\data_viewer|data[15]~185_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~186_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~186 .lut_mask = 16'h5140;
defparam \data_viewer|data[15]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \data_viewer|data[15]~187 (
// Equation(s):
// \data_viewer|data[15]~187_combout  = (\data_viewer|LEDG [0] & (mdr[15])) # (!\data_viewer|LEDG [0] & (((\data_viewer|data[15]~181_combout ) # (\data_viewer|data[15]~186_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(mdr[15]),
	.datac(\data_viewer|data[15]~181_combout ),
	.datad(\data_viewer|data[15]~186_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[15]~187_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15]~187 .lut_mask = 16'hDDD8;
defparam \data_viewer|data[15]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \data_viewer|data[15] (
// Equation(s):
// \data_viewer|data [15] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[15]~187_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [15]))

	.dataa(gnd),
	.datab(\data_viewer|data [15]),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[15]~187_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [15]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[15] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \data_viewer|data[14]~172 (
// Equation(s):
// \data_viewer|data[14]~172_combout  = (\SW[1]~input_o  & ((\SW[3]~input_o ) # ((\reg_file[7][14]~q )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\reg_file[5][14]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[5][14]~q ),
	.datad(\reg_file[7][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~172_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~172 .lut_mask = 16'hBA98;
defparam \data_viewer|data[14]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \data_viewer|data[14]~173 (
// Equation(s):
// \data_viewer|data[14]~173_combout  = (\SW[3]~input_o  & ((\data_viewer|data[14]~172_combout  & (\reg_file[15][14]~q )) # (!\data_viewer|data[14]~172_combout  & ((\reg_file[13][14]~q ))))) # (!\SW[3]~input_o  & (((\data_viewer|data[14]~172_combout ))))

	.dataa(\reg_file[15][14]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[13][14]~q ),
	.datad(\data_viewer|data[14]~172_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~173_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~173 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[14]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \data_viewer|data[14]~169 (
// Equation(s):
// \data_viewer|data[14]~169_combout  = (\SW[1]~input_o  & (\SW[3]~input_o )) # (!\SW[1]~input_o  & ((\SW[3]~input_o  & ((\reg_file[8][14]~q ))) # (!\SW[3]~input_o  & (\reg_file[0][14]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[0][14]~q ),
	.datad(\reg_file[8][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~169_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~169 .lut_mask = 16'hDC98;
defparam \data_viewer|data[14]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \data_viewer|data[14]~170 (
// Equation(s):
// \data_viewer|data[14]~170_combout  = (\SW[1]~input_o  & ((\data_viewer|data[14]~169_combout  & (\reg_file[10][14]~q )) # (!\data_viewer|data[14]~169_combout  & ((\reg_file[2][14]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[14]~169_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[10][14]~q ),
	.datac(\reg_file[2][14]~q ),
	.datad(\data_viewer|data[14]~169_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~170_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~170 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[14]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \data_viewer|data[14]~167 (
// Equation(s):
// \data_viewer|data[14]~167_combout  = (\SW[1]~input_o  & (((\SW[3]~input_o )))) # (!\SW[1]~input_o  & ((\SW[3]~input_o  & ((\reg_file[9][14]~q ))) # (!\SW[3]~input_o  & (\reg_file[1][14]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[1][14]~q ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_file[9][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~167_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~167 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[14]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \data_viewer|data[14]~168 (
// Equation(s):
// \data_viewer|data[14]~168_combout  = (\SW[1]~input_o  & ((\data_viewer|data[14]~167_combout  & (\reg_file[11][14]~q )) # (!\data_viewer|data[14]~167_combout  & ((\reg_file[3][14]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[14]~167_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[11][14]~q ),
	.datac(\reg_file[3][14]~q ),
	.datad(\data_viewer|data[14]~167_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~168_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~168 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[14]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \data_viewer|data[14]~171 (
// Equation(s):
// \data_viewer|data[14]~171_combout  = (\SW[2]~input_o  & (\SW[0]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o  & ((\data_viewer|data[14]~168_combout ))) # (!\SW[0]~input_o  & (\data_viewer|data[14]~170_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|data[14]~170_combout ),
	.datad(\data_viewer|data[14]~168_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~171_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~171 .lut_mask = 16'hDC98;
defparam \data_viewer|data[14]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \data_viewer|data[14]~165 (
// Equation(s):
// \data_viewer|data[14]~165_combout  = (\SW[3]~input_o  & (((\SW[1]~input_o )))) # (!\SW[3]~input_o  & ((\SW[1]~input_o  & ((\reg_file[6][14]~q ))) # (!\SW[1]~input_o  & (\reg_file[4][14]~q ))))

	.dataa(\reg_file[4][14]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\reg_file[6][14]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~165_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~165 .lut_mask = 16'hF2C2;
defparam \data_viewer|data[14]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \data_viewer|data[14]~166 (
// Equation(s):
// \data_viewer|data[14]~166_combout  = (\SW[3]~input_o  & ((\data_viewer|data[14]~165_combout  & ((\reg_file[14][14]~q ))) # (!\data_viewer|data[14]~165_combout  & (\reg_file[12][14]~q )))) # (!\SW[3]~input_o  & (((\data_viewer|data[14]~165_combout ))))

	.dataa(\reg_file[12][14]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\reg_file[14][14]~q ),
	.datad(\data_viewer|data[14]~165_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~166_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~166 .lut_mask = 16'hF388;
defparam \data_viewer|data[14]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \data_viewer|data[14]~174 (
// Equation(s):
// \data_viewer|data[14]~174_combout  = (\SW[2]~input_o  & ((\data_viewer|data[14]~171_combout  & (\data_viewer|data[14]~173_combout )) # (!\data_viewer|data[14]~171_combout  & ((\data_viewer|data[14]~166_combout ))))) # (!\SW[2]~input_o  & 
// (((\data_viewer|data[14]~171_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|data[14]~173_combout ),
	.datac(\data_viewer|data[14]~171_combout ),
	.datad(\data_viewer|data[14]~166_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~174_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~174 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[14]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \data_viewer|data[14]~175 (
// Equation(s):
// \data_viewer|data[14]~175_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[14]~174_combout )))))

	.dataa(\data_viewer|Equal2~0_combout ),
	.datab(\data_viewer|LEDG [0]),
	.datac(\ctrl_unit|psw [5]),
	.datad(\data_viewer|data[14]~174_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~175_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~175 .lut_mask = 16'h1302;
defparam \data_viewer|data[14]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \data_viewer|data[14]~176 (
// Equation(s):
// \data_viewer|data[14]~176_combout  = (\data_viewer|data[14]~175_combout ) # ((mdr[14] & \data_viewer|LEDG [0]))

	.dataa(mdr[14]),
	.datab(gnd),
	.datac(\data_viewer|LEDG [0]),
	.datad(\data_viewer|data[14]~175_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[14]~176_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14]~176 .lut_mask = 16'hFFA0;
defparam \data_viewer|data[14]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \data_viewer|data[14] (
// Equation(s):
// \data_viewer|data [14] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[14]~176_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [14]))

	.dataa(gnd),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[14]~176_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [14]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[14] .lut_mask = 16'hFC0C;
defparam \data_viewer|data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \data_viewer|data[12]~142 (
// Equation(s):
// \data_viewer|data[12]~142_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[13][12]~q ))) # (!\SW[0]~input_o  & (\reg_file[12][12]~q ))))

	.dataa(\reg_file[12][12]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_file[13][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~142_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~142 .lut_mask = 16'hF2C2;
defparam \data_viewer|data[12]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \data_viewer|data[12]~143 (
// Equation(s):
// \data_viewer|data[12]~143_combout  = (\SW[1]~input_o  & ((\data_viewer|data[12]~142_combout  & (\reg_file[15][12]~q )) # (!\data_viewer|data[12]~142_combout  & ((\reg_file[14][12]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[12]~142_combout ))))

	.dataa(\reg_file[15][12]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[14][12]~q ),
	.datad(\data_viewer|data[12]~142_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~143_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~143 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[12]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \data_viewer|data[12]~144 (
// Equation(s):
// \data_viewer|data[12]~144_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\reg_file[10][12]~q ))) # (!\SW[1]~input_o  & (\reg_file[8][12]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[8][12]~q ),
	.datad(\reg_file[10][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~144_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~144 .lut_mask = 16'hDC98;
defparam \data_viewer|data[12]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \data_viewer|data[12]~145 (
// Equation(s):
// \data_viewer|data[12]~145_combout  = (\SW[0]~input_o  & ((\data_viewer|data[12]~144_combout  & ((\reg_file[11][12]~q ))) # (!\data_viewer|data[12]~144_combout  & (\reg_file[9][12]~q )))) # (!\SW[0]~input_o  & (((\data_viewer|data[12]~144_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[9][12]~q ),
	.datac(\reg_file[11][12]~q ),
	.datad(\data_viewer|data[12]~144_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~145_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~145 .lut_mask = 16'hF588;
defparam \data_viewer|data[12]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \data_viewer|data[12]~146 (
// Equation(s):
// \data_viewer|data[12]~146_combout  = (\data_viewer|data[8]~97_combout  & ((\SW[2]~input_o  & (\data_viewer|data[12]~143_combout )) # (!\SW[2]~input_o  & ((\data_viewer|data[12]~145_combout )))))

	.dataa(\data_viewer|data[8]~97_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[12]~143_combout ),
	.datad(\data_viewer|data[12]~145_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~146_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~146 .lut_mask = 16'hA280;
defparam \data_viewer|data[12]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \data_viewer|data[12]~149 (
// Equation(s):
// \data_viewer|data[12]~149_combout  = (\SW[1]~input_o  & ((\reg_file[2][12]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\reg_file[0][12]~q  & !\SW[0]~input_o ))))

	.dataa(\reg_file[2][12]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\reg_file[0][12]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~149_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~149 .lut_mask = 16'hCCB8;
defparam \data_viewer|data[12]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \data_viewer|data[12]~150 (
// Equation(s):
// \data_viewer|data[12]~150_combout  = (\SW[0]~input_o  & ((\data_viewer|data[12]~149_combout  & (\reg_file[3][12]~q )) # (!\data_viewer|data[12]~149_combout  & ((\reg_file[1][12]~q ))))) # (!\SW[0]~input_o  & (((\data_viewer|data[12]~149_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\reg_file[3][12]~q ),
	.datac(\reg_file[1][12]~q ),
	.datad(\data_viewer|data[12]~149_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~150_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~150 .lut_mask = 16'hDDA0;
defparam \data_viewer|data[12]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \data_viewer|data[12]~147 (
// Equation(s):
// \data_viewer|data[12]~147_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\reg_file[5][12]~q ))) # (!\SW[0]~input_o  & (\reg_file[4][12]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[4][12]~q ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_file[5][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~147_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~147 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[12]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \data_viewer|data[12]~148 (
// Equation(s):
// \data_viewer|data[12]~148_combout  = (\SW[1]~input_o  & ((\data_viewer|data[12]~147_combout  & (\reg_file[7][12]~q )) # (!\data_viewer|data[12]~147_combout  & ((\reg_file[6][12]~q ))))) # (!\SW[1]~input_o  & (((\data_viewer|data[12]~147_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_file[7][12]~q ),
	.datac(\data_viewer|data[12]~147_combout ),
	.datad(\reg_file[6][12]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~148_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~148 .lut_mask = 16'hDAD0;
defparam \data_viewer|data[12]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \data_viewer|data[12]~151 (
// Equation(s):
// \data_viewer|data[12]~151_combout  = (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\data_viewer|data[12]~148_combout ))) # (!\SW[2]~input_o  & (\data_viewer|data[12]~150_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\data_viewer|data[12]~150_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\data_viewer|data[12]~148_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~151_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~151 .lut_mask = 16'h5404;
defparam \data_viewer|data[12]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \data_viewer|data[12]~152 (
// Equation(s):
// \data_viewer|data[12]~152_combout  = (\data_viewer|LEDG [0] & (mdr[12])) # (!\data_viewer|LEDG [0] & (((\data_viewer|data[12]~146_combout ) # (\data_viewer|data[12]~151_combout ))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(mdr[12]),
	.datac(\data_viewer|data[12]~146_combout ),
	.datad(\data_viewer|data[12]~151_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[12]~152_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12]~152 .lut_mask = 16'hDDD8;
defparam \data_viewer|data[12]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \data_viewer|data[12] (
// Equation(s):
// \data_viewer|data [12] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[12]~152_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [12]))

	.dataa(\data_viewer|data [12]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[12]~152_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [12]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[12] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \data_viewer|data[13]~153 (
// Equation(s):
// \data_viewer|data[13]~153_combout  = (\SW[2]~input_o  & (\SW[0]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o  & ((\reg_file[9][13]~q ))) # (!\SW[0]~input_o  & (\reg_file[8][13]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[8][13]~q ),
	.datad(\reg_file[9][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~153_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~153 .lut_mask = 16'hDC98;
defparam \data_viewer|data[13]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \data_viewer|data[13]~154 (
// Equation(s):
// \data_viewer|data[13]~154_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~153_combout  & ((\reg_file[13][13]~q ))) # (!\data_viewer|data[13]~153_combout  & (\reg_file[12][13]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~153_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[12][13]~q ),
	.datac(\data_viewer|data[13]~153_combout ),
	.datad(\reg_file[13][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~154_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~154 .lut_mask = 16'hF858;
defparam \data_viewer|data[13]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \data_viewer|data[13]~160 (
// Equation(s):
// \data_viewer|data[13]~160_combout  = (\SW[2]~input_o  & (\SW[0]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o  & ((\reg_file[11][13]~q ))) # (!\SW[0]~input_o  & (\reg_file[10][13]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\reg_file[10][13]~q ),
	.datad(\reg_file[11][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~160_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~160 .lut_mask = 16'hDC98;
defparam \data_viewer|data[13]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \data_viewer|data[13]~161 (
// Equation(s):
// \data_viewer|data[13]~161_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~160_combout  & ((\reg_file[15][13]~q ))) # (!\data_viewer|data[13]~160_combout  & (\reg_file[14][13]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~160_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[14][13]~q ),
	.datac(\reg_file[15][13]~q ),
	.datad(\data_viewer|data[13]~160_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~161_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~161 .lut_mask = 16'hF588;
defparam \data_viewer|data[13]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \data_viewer|data[13]~157 (
// Equation(s):
// \data_viewer|data[13]~157_combout  = (\SW[2]~input_o  & (((\SW[0]~input_o )))) # (!\SW[2]~input_o  & ((\SW[0]~input_o  & ((\reg_file[1][13]~q ))) # (!\SW[0]~input_o  & (\reg_file[0][13]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\reg_file[0][13]~q ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_file[1][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~157_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~157 .lut_mask = 16'hF4A4;
defparam \data_viewer|data[13]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \data_viewer|data[13]~158 (
// Equation(s):
// \data_viewer|data[13]~158_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~157_combout  & (\reg_file[5][13]~q )) # (!\data_viewer|data[13]~157_combout  & ((\reg_file[4][13]~q ))))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~157_combout ))))

	.dataa(\reg_file[5][13]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[4][13]~q ),
	.datad(\data_viewer|data[13]~157_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~158_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~158 .lut_mask = 16'hBBC0;
defparam \data_viewer|data[13]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \data_viewer|data[13]~155 (
// Equation(s):
// \data_viewer|data[13]~155_combout  = (\SW[0]~input_o  & ((\SW[2]~input_o ) # ((\reg_file[3][13]~q )))) # (!\SW[0]~input_o  & (!\SW[2]~input_o  & ((\reg_file[2][13]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\reg_file[3][13]~q ),
	.datad(\reg_file[2][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~155_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~155 .lut_mask = 16'hB9A8;
defparam \data_viewer|data[13]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \data_viewer|data[13]~156 (
// Equation(s):
// \data_viewer|data[13]~156_combout  = (\SW[2]~input_o  & ((\data_viewer|data[13]~155_combout  & ((\reg_file[7][13]~q ))) # (!\data_viewer|data[13]~155_combout  & (\reg_file[6][13]~q )))) # (!\SW[2]~input_o  & (((\data_viewer|data[13]~155_combout ))))

	.dataa(\reg_file[6][13]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\data_viewer|data[13]~155_combout ),
	.datad(\reg_file[7][13]~q ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~156_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~156 .lut_mask = 16'hF838;
defparam \data_viewer|data[13]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \data_viewer|data[13]~159 (
// Equation(s):
// \data_viewer|data[13]~159_combout  = (\SW[1]~input_o  & ((\SW[3]~input_o ) # ((\data_viewer|data[13]~156_combout )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\data_viewer|data[13]~158_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[13]~158_combout ),
	.datad(\data_viewer|data[13]~156_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~159_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~159 .lut_mask = 16'hBA98;
defparam \data_viewer|data[13]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \data_viewer|data[13]~162 (
// Equation(s):
// \data_viewer|data[13]~162_combout  = (\SW[3]~input_o  & ((\data_viewer|data[13]~159_combout  & ((\data_viewer|data[13]~161_combout ))) # (!\data_viewer|data[13]~159_combout  & (\data_viewer|data[13]~154_combout )))) # (!\SW[3]~input_o  & 
// (((\data_viewer|data[13]~159_combout ))))

	.dataa(\data_viewer|data[13]~154_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\data_viewer|data[13]~161_combout ),
	.datad(\data_viewer|data[13]~159_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~162_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~162 .lut_mask = 16'hF388;
defparam \data_viewer|data[13]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \data_viewer|data[13]~163 (
// Equation(s):
// \data_viewer|data[13]~163_combout  = (!\data_viewer|LEDG [0] & ((\data_viewer|Equal2~0_combout  & (!\ctrl_unit|psw [5])) # (!\data_viewer|Equal2~0_combout  & ((\data_viewer|data[13]~162_combout )))))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|Equal2~0_combout ),
	.datac(\ctrl_unit|psw [5]),
	.datad(\data_viewer|data[13]~162_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~163_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~163 .lut_mask = 16'h1504;
defparam \data_viewer|data[13]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \data_viewer|data[13]~164 (
// Equation(s):
// \data_viewer|data[13]~164_combout  = (\data_viewer|data[13]~163_combout ) # ((\data_viewer|LEDG [0] & mdr[13]))

	.dataa(\data_viewer|LEDG [0]),
	.datab(gnd),
	.datac(mdr[13]),
	.datad(\data_viewer|data[13]~163_combout ),
	.cin(gnd),
	.combout(\data_viewer|data[13]~164_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13]~164 .lut_mask = 16'hFFA0;
defparam \data_viewer|data[13]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \data_viewer|data[13] (
// Equation(s):
// \data_viewer|data [13] = (GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & ((\data_viewer|data[13]~164_combout ))) # (!GLOBAL(\data_viewer|data[0]~13clkctrl_outclk ) & (\data_viewer|data [13]))

	.dataa(\data_viewer|data [13]),
	.datab(gnd),
	.datac(\data_viewer|data[0]~13clkctrl_outclk ),
	.datad(\data_viewer|data[13]~164_combout ),
	.cin(gnd),
	.combout(\data_viewer|data [13]),
	.cout());
// synopsys translate_off
defparam \data_viewer|data[13] .lut_mask = 16'hFA0A;
defparam \data_viewer|data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \data_viewer|decode4|WideOr6~0 (
// Equation(s):
// \data_viewer|decode4|WideOr6~0_combout  = (\data_viewer|data [15] & (\data_viewer|data [12] & (\data_viewer|data [14] $ (\data_viewer|data [13])))) # (!\data_viewer|data [15] & (!\data_viewer|data [13] & (\data_viewer|data [14] $ (\data_viewer|data 
// [12]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr6~0 .lut_mask = 16'h2094;
defparam \data_viewer|decode4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \data_viewer|decode4|HEX0[0] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[0] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \data_viewer|decode4|WideOr5~0 (
// Equation(s):
// \data_viewer|decode4|WideOr5~0_combout  = (\data_viewer|data [15] & ((\data_viewer|data [12] & ((\data_viewer|data [13]))) # (!\data_viewer|data [12] & (\data_viewer|data [14])))) # (!\data_viewer|data [15] & (\data_viewer|data [14] & (\data_viewer|data 
// [12] $ (\data_viewer|data [13]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr5~0 .lut_mask = 16'hAC48;
defparam \data_viewer|decode4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \data_viewer|decode4|HEX0[1] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[1] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \data_viewer|decode4|WideOr4~0 (
// Equation(s):
// \data_viewer|decode4|WideOr4~0_combout  = (\data_viewer|data [15] & (\data_viewer|data [14] & ((\data_viewer|data [13]) # (!\data_viewer|data [12])))) # (!\data_viewer|data [15] & (!\data_viewer|data [14] & (!\data_viewer|data [12] & \data_viewer|data 
// [13])))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr4~0 .lut_mask = 16'h8908;
defparam \data_viewer|decode4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \data_viewer|decode4|HEX0[2] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[2] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \data_viewer|decode4|WideOr3~0 (
// Equation(s):
// \data_viewer|decode4|WideOr3~0_combout  = (\data_viewer|data [13] & ((\data_viewer|data [14] & ((\data_viewer|data [12]))) # (!\data_viewer|data [14] & (\data_viewer|data [15] & !\data_viewer|data [12])))) # (!\data_viewer|data [13] & (!\data_viewer|data 
// [15] & (\data_viewer|data [14] $ (\data_viewer|data [12]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr3~0 .lut_mask = 16'hC214;
defparam \data_viewer|decode4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \data_viewer|decode4|HEX0[3] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[3] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \data_viewer|decode4|WideOr2~0 (
// Equation(s):
// \data_viewer|decode4|WideOr2~0_combout  = (\data_viewer|data [13] & (!\data_viewer|data [15] & ((\data_viewer|data [12])))) # (!\data_viewer|data [13] & ((\data_viewer|data [14] & (!\data_viewer|data [15])) # (!\data_viewer|data [14] & ((\data_viewer|data 
// [12])))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr2~0 .lut_mask = 16'h5074;
defparam \data_viewer|decode4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \data_viewer|decode4|HEX0[4] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[4] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \data_viewer|decode4|WideOr1~0 (
// Equation(s):
// \data_viewer|decode4|WideOr1~0_combout  = (\data_viewer|data [14] & (\data_viewer|data [12] & (\data_viewer|data [15] $ (\data_viewer|data [13])))) # (!\data_viewer|data [14] & (!\data_viewer|data [15] & ((\data_viewer|data [12]) # (\data_viewer|data 
// [13]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr1~0 .lut_mask = 16'h5190;
defparam \data_viewer|decode4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \data_viewer|decode4|HEX0[5] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[5] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \data_viewer|decode4|WideOr0~0 (
// Equation(s):
// \data_viewer|decode4|WideOr0~0_combout  = (\data_viewer|data [12] & (!\data_viewer|data [15] & (\data_viewer|data [14] $ (!\data_viewer|data [13])))) # (!\data_viewer|data [12] & (!\data_viewer|data [13] & (\data_viewer|data [15] $ (!\data_viewer|data 
// [14]))))

	.dataa(\data_viewer|data [15]),
	.datab(\data_viewer|data [14]),
	.datac(\data_viewer|data [12]),
	.datad(\data_viewer|data [13]),
	.cin(gnd),
	.combout(\data_viewer|decode4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|decode4|WideOr0~0 .lut_mask = 16'h4019;
defparam \data_viewer|decode4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \data_viewer|decode4|HEX0[6] (
	.clk(\KEY[3]~inputclkctrl_outclk ),
	.d(\data_viewer|decode4|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_viewer|decode4|HEX0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_viewer|decode4|HEX0[6] .is_wysiwyg = "true";
defparam \data_viewer|decode4|HEX0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneive_lcell_comb \data_viewer|LEDG[5]~1 (
// Equation(s):
// \data_viewer|LEDG[5]~1_combout  = \KEY[2]~input_o  $ (\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDG[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[5]~1 .lut_mask = 16'h0FF0;
defparam \data_viewer|LEDG[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneive_lcell_comb \data_viewer|LEDG[5]~0 (
// Equation(s):
// \data_viewer|LEDG[5]~0_combout  = (!\data_viewer|LEDG [0] & (\data_viewer|LEDG [1] & !\KEY[3]~input_o ))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\data_viewer|LEDG [1]),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDG[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[5]~0 .lut_mask = 16'h0044;
defparam \data_viewer|LEDG[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \data_viewer|LEDG[5]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_viewer|LEDG[5]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_viewer|LEDG[5]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_viewer|LEDG[5]~0clkctrl .clock_type = "global clock";
defparam \data_viewer|LEDG[5]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \data_viewer|LEDG[2] (
// Equation(s):
// \data_viewer|LEDG [2] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[0]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [2])))))

	.dataa(\data_viewer|LEDG[5]~1_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.datad(\data_viewer|LEDG [2]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [2]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[2] .lut_mask = 16'h4540;
defparam \data_viewer|LEDG[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \data_viewer|LEDG[3] (
// Equation(s):
// \data_viewer|LEDG [3] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[1]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [3])))))

	.dataa(\data_viewer|LEDG[5]~1_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.datad(\data_viewer|LEDG [3]),
	.cin(gnd),
	.combout(\data_viewer|LEDG [3]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[3] .lut_mask = 16'h4540;
defparam \data_viewer|LEDG[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \data_viewer|LEDG[4] (
// Equation(s):
// \data_viewer|LEDG [4] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[2]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [4])))))

	.dataa(\SW[2]~input_o ),
	.datab(\data_viewer|LEDG[5]~1_combout ),
	.datac(\data_viewer|LEDG [4]),
	.datad(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDG [4]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[4] .lut_mask = 16'h2230;
defparam \data_viewer|LEDG[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \data_viewer|LEDG[5] (
// Equation(s):
// \data_viewer|LEDG [5] = (!\data_viewer|LEDG[5]~1_combout  & ((GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & (\SW[3]~input_o )) # (!GLOBAL(\data_viewer|LEDG[5]~0clkctrl_outclk ) & ((\data_viewer|LEDG [5])))))

	.dataa(\SW[3]~input_o ),
	.datab(\data_viewer|LEDG[5]~1_combout ),
	.datac(\data_viewer|LEDG [5]),
	.datad(\data_viewer|LEDG[5]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDG [5]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDG[5] .lut_mask = 16'h2230;
defparam \data_viewer|LEDG[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \data_viewer|LEDR[0]~0 (
// Equation(s):
// \data_viewer|LEDR[0]~0_combout  = (\SW[0]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[0]~0 .lut_mask = 16'h88AA;
defparam \data_viewer|LEDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N20
cycloneive_lcell_comb \data_viewer|LEDR[15]~1 (
// Equation(s):
// \data_viewer|LEDR[15]~1_combout  = (\KEY[1]~input_o  & (((\data_viewer|LEDG [0] & !\KEY[3]~input_o )) # (!\KEY[2]~input_o ))) # (!\KEY[1]~input_o  & (\data_viewer|LEDG [0] & (!\KEY[2]~input_o  & !\KEY[3]~input_o )))

	.dataa(\data_viewer|LEDG [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[15]~1 .lut_mask = 16'h0C8E;
defparam \data_viewer|LEDR[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \data_viewer|LEDR[15]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_viewer|LEDR[15]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_viewer|LEDR[15]~1clkctrl_outclk ));
// synopsys translate_off
defparam \data_viewer|LEDR[15]~1clkctrl .clock_type = "global clock";
defparam \data_viewer|LEDR[15]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \data_viewer|LEDR[0] (
// Equation(s):
// \data_viewer|LEDR [0] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[0]~0_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [0])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[0]~0_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [0]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [0]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[0] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \data_viewer|LEDR[1]~2 (
// Equation(s):
// \data_viewer|LEDR[1]~2_combout  = (\SW[1]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[1]~2 .lut_mask = 16'hCC44;
defparam \data_viewer|LEDR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \data_viewer|LEDR[1] (
// Equation(s):
// \data_viewer|LEDR [1] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[1]~2_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [1])))

	.dataa(\data_viewer|LEDR[1]~2_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [1]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [1]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[1] .lut_mask = 16'hAFA0;
defparam \data_viewer|LEDR[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \data_viewer|LEDR[2]~3 (
// Equation(s):
// \data_viewer|LEDR[2]~3_combout  = (\SW[2]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[2]~3 .lut_mask = 16'hCC44;
defparam \data_viewer|LEDR[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \data_viewer|LEDR[2] (
// Equation(s):
// \data_viewer|LEDR [2] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[2]~3_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [2])))

	.dataa(\data_viewer|LEDR[2]~3_combout ),
	.datab(\data_viewer|LEDR [2]),
	.datac(gnd),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [2]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[2] .lut_mask = 16'hAACC;
defparam \data_viewer|LEDR[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N28
cycloneive_lcell_comb \data_viewer|LEDR[3]~4 (
// Equation(s):
// \data_viewer|LEDR[3]~4_combout  = (\SW[3]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[3]~4 .lut_mask = 16'hAA0A;
defparam \data_viewer|LEDR[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N14
cycloneive_lcell_comb \data_viewer|LEDR[3] (
// Equation(s):
// \data_viewer|LEDR [3] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[3]~4_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [3])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[3]~4_combout ),
	.datac(\data_viewer|LEDR [3]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [3]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[3] .lut_mask = 16'hCCF0;
defparam \data_viewer|LEDR[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N26
cycloneive_lcell_comb \data_viewer|LEDR[4]~5 (
// Equation(s):
// \data_viewer|LEDR[4]~5_combout  = (\SW[4]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[4]~5 .lut_mask = 16'hBB00;
defparam \data_viewer|LEDR[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N8
cycloneive_lcell_comb \data_viewer|LEDR[4] (
// Equation(s):
// \data_viewer|LEDR [4] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[4]~5_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [4])))

	.dataa(\data_viewer|LEDR[4]~5_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR [4]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [4]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[4] .lut_mask = 16'hAAF0;
defparam \data_viewer|LEDR[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N16
cycloneive_lcell_comb \data_viewer|LEDR[5]~6 (
// Equation(s):
// \data_viewer|LEDR[5]~6_combout  = (\SW[5]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[5]~6 .lut_mask = 16'hAA0A;
defparam \data_viewer|LEDR[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N22
cycloneive_lcell_comb \data_viewer|LEDR[5] (
// Equation(s):
// \data_viewer|LEDR [5] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[5]~6_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [5])))

	.dataa(\data_viewer|LEDR[5]~6_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR [5]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [5]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[5] .lut_mask = 16'hAAF0;
defparam \data_viewer|LEDR[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \data_viewer|LEDR[6]~7 (
// Equation(s):
// \data_viewer|LEDR[6]~7_combout  = (\SW[6]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[6]~7 .lut_mask = 16'hCC44;
defparam \data_viewer|LEDR[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \data_viewer|LEDR[6] (
// Equation(s):
// \data_viewer|LEDR [6] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[6]~7_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [6])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[6]~7_combout ),
	.datac(\data_viewer|LEDR [6]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [6]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[6] .lut_mask = 16'hCCF0;
defparam \data_viewer|LEDR[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \data_viewer|LEDR[7]~8 (
// Equation(s):
// \data_viewer|LEDR[7]~8_combout  = (\SW[7]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[7]~8 .lut_mask = 16'hCC44;
defparam \data_viewer|LEDR[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \data_viewer|LEDR[7] (
// Equation(s):
// \data_viewer|LEDR [7] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[7]~8_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [7])))

	.dataa(\data_viewer|LEDR[7]~8_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR [7]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [7]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[7] .lut_mask = 16'hAAF0;
defparam \data_viewer|LEDR[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \data_viewer|LEDR[8]~9 (
// Equation(s):
// \data_viewer|LEDR[8]~9_combout  = (\SW[8]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[8]~9 .lut_mask = 16'hDD00;
defparam \data_viewer|LEDR[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N20
cycloneive_lcell_comb \data_viewer|LEDR[8] (
// Equation(s):
// \data_viewer|LEDR [8] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[8]~9_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [8])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[8]~9_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [8]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [8]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[8] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \data_viewer|LEDR[9]~10 (
// Equation(s):
// \data_viewer|LEDR[9]~10_combout  = (\SW[9]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[9]~input_o ),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[9]~10 .lut_mask = 16'hAA22;
defparam \data_viewer|LEDR[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \data_viewer|LEDR[9] (
// Equation(s):
// \data_viewer|LEDR [9] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[9]~10_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [9])))

	.dataa(\data_viewer|LEDR[9]~10_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [9]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [9]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[9] .lut_mask = 16'hAFA0;
defparam \data_viewer|LEDR[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \data_viewer|LEDR[10]~11 (
// Equation(s):
// \data_viewer|LEDR[10]~11_combout  = (\SW[10]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[10]~11 .lut_mask = 16'hDD00;
defparam \data_viewer|LEDR[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \data_viewer|LEDR[10] (
// Equation(s):
// \data_viewer|LEDR [10] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[10]~11_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [10])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[10]~11_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [10]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [10]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[10] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \data_viewer|LEDR[11]~12 (
// Equation(s):
// \data_viewer|LEDR[11]~12_combout  = (\SW[11]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[1]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[11]~12 .lut_mask = 16'hCC44;
defparam \data_viewer|LEDR[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \data_viewer|LEDR[11] (
// Equation(s):
// \data_viewer|LEDR [11] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[11]~12_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [11])))

	.dataa(\data_viewer|LEDR[11]~12_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR [11]),
	.datad(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\data_viewer|LEDR [11]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[11] .lut_mask = 16'hAAF0;
defparam \data_viewer|LEDR[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N10
cycloneive_lcell_comb \data_viewer|LEDR[12]~13 (
// Equation(s):
// \data_viewer|LEDR[12]~13_combout  = (\SW[12]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(gnd),
	.datab(\SW[12]~input_o ),
	.datac(\KEY[1]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[12]~13 .lut_mask = 16'hCC0C;
defparam \data_viewer|LEDR[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N12
cycloneive_lcell_comb \data_viewer|LEDR[12] (
// Equation(s):
// \data_viewer|LEDR [12] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[12]~13_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [12])))

	.dataa(\data_viewer|LEDR[12]~13_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [12]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [12]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[12] .lut_mask = 16'hAFA0;
defparam \data_viewer|LEDR[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N8
cycloneive_lcell_comb \data_viewer|LEDR[13]~14 (
// Equation(s):
// \data_viewer|LEDR[13]~14_combout  = (\SW[13]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\KEY[2]~input_o ),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[13]~14 .lut_mask = 16'hAF00;
defparam \data_viewer|LEDR[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N18
cycloneive_lcell_comb \data_viewer|LEDR[13] (
// Equation(s):
// \data_viewer|LEDR [13] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[13]~14_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [13])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[13]~14_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [13]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [13]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[13] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N22
cycloneive_lcell_comb \data_viewer|LEDR[14]~15 (
// Equation(s):
// \data_viewer|LEDR[14]~15_combout  = (\SW[14]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(\SW[14]~input_o ),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[14]~15 .lut_mask = 16'hAA0A;
defparam \data_viewer|LEDR[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N20
cycloneive_lcell_comb \data_viewer|LEDR[14] (
// Equation(s):
// \data_viewer|LEDR [14] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[14]~15_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [14])))

	.dataa(\data_viewer|LEDR[14]~15_combout ),
	.datab(gnd),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [14]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [14]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[14] .lut_mask = 16'hAFA0;
defparam \data_viewer|LEDR[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N24
cycloneive_lcell_comb \data_viewer|LEDR[15]~16 (
// Equation(s):
// \data_viewer|LEDR[15]~16_combout  = (\SW[15]~input_o  & ((\KEY[2]~input_o ) # (!\KEY[1]~input_o )))

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\KEY[1]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\data_viewer|LEDR[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[15]~16 .lut_mask = 16'hCC0C;
defparam \data_viewer|LEDR[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N28
cycloneive_lcell_comb \data_viewer|LEDR[15] (
// Equation(s):
// \data_viewer|LEDR [15] = (GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & (\data_viewer|LEDR[15]~16_combout )) # (!GLOBAL(\data_viewer|LEDR[15]~1clkctrl_outclk ) & ((\data_viewer|LEDR [15])))

	.dataa(gnd),
	.datab(\data_viewer|LEDR[15]~16_combout ),
	.datac(\data_viewer|LEDR[15]~1clkctrl_outclk ),
	.datad(\data_viewer|LEDR [15]),
	.cin(gnd),
	.combout(\data_viewer|LEDR [15]),
	.cout());
// synopsys translate_off
defparam \data_viewer|LEDR[15] .lut_mask = 16'hCFC0;
defparam \data_viewer|LEDR[15] .sum_lutc_input = "datac";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG7 = \LEDG7~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR16_17[0] = \LEDR16_17[0]~output_o ;

assign LEDR16_17[1] = \LEDR16_17[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
