#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 24 09:22:24 2018
# Process ID: 9448
# Current directory: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12724 C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ\ball.xpr
# Log file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/vivado.log
# Journal file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_1/S_AXI]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_timer_1/interrupt] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
validate_bd_design
save_bd_design
generate_target all [get_files  C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd]
catch { config_ip_cache -export [get_ips -all pynq_design_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_axi_timer_1_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_xlconcat_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd]
launch_runs -jobs 4 {pynq_design_processing_system7_0_0_synth_1 pynq_design_axi_timer_0_0_synth_1 pynq_design_axi_timer_1_0_synth_1 pynq_design_rst_ps7_0_100M_0_synth_1 pynq_design_xlconcat_0_0_synth_1 pynq_design_xbar_0_synth_1 pynq_design_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd] -directory C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.ip_user_files/sim_scripts -ip_user_files_dir C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.ip_user_files -ipstatic_source_dir C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/modelsim} {questa=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/questa} {riviera=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/riviera} {activehdl=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd] -top
set_param general.maxThreads 8
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.runs/impl_1/pynq_design_wrapper.sysdef C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk/pynq_design_wrapper.hdf

launch_sdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk/pynq_design_wrapper.hdf
file copy -force C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.runs/impl_1/pynq_design_wrapper.sysdef C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk/pynq_design_wrapper.hdf

launch_sdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk/pynq_design_wrapper.hdf
launch_sdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.sdk/pynq_design_wrapper.hdf
open_bd_design {C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd}
