#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5589f340c720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5589f3397770 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x5589f33deb60 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000011010>;
enum0x5589f3345d80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x5589f34616f0_0 .net "active", 0 0, v0x5589f345ec60_0;  1 drivers
v0x5589f34617b0_0 .net "address", 31 0, L_0x5589f3472c10;  1 drivers
v0x5589f34618a0_0 .net "byteenable", 3 0, v0x5589f345ee00_0;  1 drivers
v0x5589f3461990_0 .var "clk", 0 0;
v0x5589f3461a30_0 .net "read", 0 0, v0x5589f3458d50_0;  1 drivers
v0x5589f3461b20_0 .net "readdata", 31 0, v0x5589f3461390_0;  1 drivers
v0x5589f3461be0_0 .net "register_v0", 31 0, L_0x5589f340db80;  1 drivers
v0x5589f3461ca0_0 .var "reset", 0 0;
v0x5589f3461d40_0 .net "state", 2 0, v0x5589f345c5b0_0;  1 drivers
v0x5589f3461e70_0 .var "waitrequest", 0 0;
v0x5589f3461f10_0 .net "write", 0 0, v0x5589f3458df0_0;  1 drivers
v0x5589f3461fb0_0 .net "writedata", 31 0, L_0x5589f340ee20;  1 drivers
E_0x5589f337d5d0 .event negedge, v0x5589f34572b0_0;
S_0x5589f340c380 .scope module, "datapath" "mips_cpu_bus" 3 79, 4 2 0, S_0x5589f3397770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x5589f340db80 .functor BUFZ 32, v0x5589f345c850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5589f340ee20 .functor BUFZ 32, v0x5589f345fbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5589f34243c0 .functor AND 1, v0x5589f34590f0_0, L_0x5589f3474fc0, C4<1>, C4<1>;
L_0x5589f33cbfb0 .functor OR 1, L_0x5589f34243c0, v0x5589f3459030_0, C4<0>, C4<0>;
v0x5589f345c6d0_0 .net "ALUAmux2to1", 31 0, L_0x5589f3473b90;  1 drivers
v0x5589f345c7b0_0 .net "ALUB", 31 0, v0x5589f3456390_0;  1 drivers
v0x5589f345c850_0 .var "ALUOut", 31 0;
v0x5589f345c920_0 .net "ALUSrcA", 0 0, v0x5589f3458900_0;  1 drivers
v0x5589f345c9f0_0 .net "ALUSrcB", 1 0, v0x5589f34589a0_0;  1 drivers
v0x5589f345cae0_0 .net "ALU_MULTorDIV_result", 63 0, v0x5589f3438220_0;  1 drivers
v0x5589f345cbd0_0 .net "ALU_result", 31 0, v0x5589f340dca0_0;  1 drivers
v0x5589f345cce0_0 .net "ALUctl", 3 0, v0x5589f3458a90_0;  1 drivers
v0x5589f345cdf0_0 .net "Decodemux2to1", 31 0, L_0x5589f3462620;  1 drivers
v0x5589f345ced0_0 .net "HI", 31 0, v0x5589f3456da0_0;  1 drivers
v0x5589f345cf90_0 .net "IRWrite", 0 0, v0x5589f3458b90_0;  1 drivers
v0x5589f345d030_0 .net "IorD", 0 0, v0x5589f3458c60_0;  1 drivers
v0x5589f345d0d0_0 .net "LO", 31 0, v0x5589f3456e60_0;  1 drivers
v0x5589f345d170_0 .net "MemtoReg", 0 0, v0x5589f3458e90_0;  1 drivers
v0x5589f345d210_0 .net "PC", 31 0, v0x5589f3459cb0_0;  1 drivers
v0x5589f345d300_0 .net "PCSource", 1 0, v0x5589f3458f50_0;  1 drivers
v0x5589f345d3f0_0 .net "PCWrite", 0 0, v0x5589f3459030_0;  1 drivers
v0x5589f345d5a0_0 .net "PCWriteCond", 0 0, v0x5589f34590f0_0;  1 drivers
v0x5589f345d640_0 .net "RegDst", 0 0, v0x5589f34591b0_0;  1 drivers
v0x5589f345d6e0_0 .net "RegWrite", 0 0, v0x5589f3459270_0;  1 drivers
v0x5589f345d7d0_0 .net "RegWritemux2to1", 31 0, L_0x5589f3473740;  1 drivers
v0x5589f345d870_0 .net "Regmux2to1", 4 0, L_0x5589f3473220;  1 drivers
L_0x7f2a6f323018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5589f345d910_0 .net/2u *"_ivl_12", 2 0, L_0x7f2a6f323018;  1 drivers
v0x5589f345d9b0_0 .net *"_ivl_14", 0 0, L_0x5589f3462530;  1 drivers
v0x5589f345da50_0 .net *"_ivl_22", 31 0, L_0x5589f3462930;  1 drivers
L_0x7f2a6f323060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345db10_0 .net *"_ivl_25", 30 0, L_0x7f2a6f323060;  1 drivers
L_0x7f2a6f3230a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345dbf0_0 .net/2u *"_ivl_26", 31 0, L_0x7f2a6f3230a8;  1 drivers
v0x5589f345dcd0_0 .net *"_ivl_28", 0 0, L_0x5589f3472a80;  1 drivers
v0x5589f345dd90_0 .net *"_ivl_32", 31 0, L_0x5589f3472d00;  1 drivers
L_0x7f2a6f3230f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345de70_0 .net *"_ivl_35", 30 0, L_0x7f2a6f3230f0;  1 drivers
L_0x7f2a6f323138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345df50_0 .net/2u *"_ivl_36", 31 0, L_0x7f2a6f323138;  1 drivers
v0x5589f345e030_0 .net *"_ivl_38", 0 0, L_0x5589f3472ea0;  1 drivers
v0x5589f345e0f0_0 .net *"_ivl_41", 4 0, L_0x5589f3472fe0;  1 drivers
v0x5589f345e3e0_0 .net *"_ivl_43", 4 0, L_0x5589f3473180;  1 drivers
v0x5589f345e4c0_0 .net *"_ivl_46", 31 0, L_0x5589f3473430;  1 drivers
L_0x7f2a6f323180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345e5a0_0 .net *"_ivl_49", 30 0, L_0x7f2a6f323180;  1 drivers
L_0x7f2a6f3231c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345e680_0 .net/2u *"_ivl_50", 31 0, L_0x7f2a6f3231c8;  1 drivers
v0x5589f345e760_0 .net *"_ivl_52", 0 0, L_0x5589f3473570;  1 drivers
v0x5589f345e820_0 .net *"_ivl_56", 31 0, L_0x5589f3473910;  1 drivers
L_0x7f2a6f323210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345e900_0 .net *"_ivl_59", 30 0, L_0x7f2a6f323210;  1 drivers
v0x5589f345e9e0_0 .net *"_ivl_6", 0 0, L_0x5589f34243c0;  1 drivers
L_0x7f2a6f323258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f345eac0_0 .net/2u *"_ivl_60", 31 0, L_0x7f2a6f323258;  1 drivers
v0x5589f345eba0_0 .net *"_ivl_62", 0 0, L_0x5589f3473aa0;  1 drivers
v0x5589f345ec60_0 .var "active", 0 0;
v0x5589f345ed20_0 .net "address", 31 0, L_0x5589f3472c10;  alias, 1 drivers
v0x5589f345ee00_0 .var "byteenable", 3 0;
v0x5589f345eee0_0 .net "clk", 0 0, v0x5589f3461990_0;  1 drivers
v0x5589f345ef80_0 .net "full_instr", 31 0, L_0x5589f34623a0;  1 drivers
v0x5589f345f060_0 .net "instr15_0", 15 0, v0x5589f3457e00_0;  1 drivers
v0x5589f345f170_0 .net "instr15_11", 4 0, L_0x5589f3462050;  1 drivers
v0x5589f345f250_0 .net "instr20_16", 4 0, v0x5589f3457f00_0;  1 drivers
v0x5589f345f310_0 .net "instr25_21", 4 0, v0x5589f3457fa0_0;  1 drivers
v0x5589f345f3e0_0 .net "instr31_26", 5 0, v0x5589f34580b0_0;  1 drivers
v0x5589f345f4b0_0 .net "pc_ctl", 0 0, L_0x5589f33cbfb0;  1 drivers
v0x5589f345f580_0 .net "pc_in", 31 0, v0x5589f345a8e0_0;  1 drivers
v0x5589f345f670_0 .net "read", 0 0, v0x5589f3458d50_0;  alias, 1 drivers
v0x5589f345f710_0 .net "readR1", 4 0, L_0x5589f3473e60;  1 drivers
v0x5589f345f7e0_0 .net "readR2", 4 0, L_0x5589f3473fc0;  1 drivers
v0x5589f345f8b0_0 .net "readdata", 31 0, v0x5589f3461390_0;  alias, 1 drivers
v0x5589f345f980_0 .net "readdata1", 31 0, L_0x5589f3473110;  1 drivers
v0x5589f345fa50_0 .net "readdata2", 31 0, L_0x5589f3440ea0;  1 drivers
v0x5589f345fb40_0 .var "regA", 31 0;
v0x5589f345fbe0_0 .var "regB", 31 0;
v0x5589f345fca0_0 .net "register_v0", 31 0, L_0x5589f340db80;  alias, 1 drivers
v0x5589f345fd80_0 .net "reset", 0 0, v0x5589f3461ca0_0;  1 drivers
v0x5589f3460230_0 .var "stall", 0 0;
v0x5589f3460300_0 .net "state", 2 0, v0x5589f345c5b0_0;  alias, 1 drivers
v0x5589f34603a0_0 .net "unsign", 0 0, v0x5589f3459690_0;  1 drivers
v0x5589f3460490_0 .net "waitrequest", 0 0, v0x5589f3461e70_0;  1 drivers
v0x5589f3460550_0 .net "write", 0 0, v0x5589f3458df0_0;  alias, 1 drivers
v0x5589f34605f0_0 .net "writedata", 31 0, L_0x5589f340ee20;  alias, 1 drivers
v0x5589f34606b0_0 .net "zero", 0 0, L_0x5589f3474fc0;  1 drivers
L_0x5589f3462050 .part v0x5589f3461390_0, 11, 5;
L_0x5589f34623a0 .concat [ 16 5 5 6], v0x5589f3457e00_0, v0x5589f3457f00_0, v0x5589f3457fa0_0, v0x5589f34580b0_0;
L_0x5589f3462530 .cmp/eq 3, v0x5589f345c5b0_0, L_0x7f2a6f323018;
L_0x5589f3462620 .functor MUXZ 32, L_0x5589f34623a0, v0x5589f3461390_0, L_0x5589f3462530, C4<>;
L_0x5589f3462760 .part L_0x5589f3462620, 26, 6;
L_0x5589f3462850 .part L_0x5589f3462620, 0, 6;
L_0x5589f3462930 .concat [ 1 31 0 0], v0x5589f3458c60_0, L_0x7f2a6f323060;
L_0x5589f3472a80 .cmp/eq 32, L_0x5589f3462930, L_0x7f2a6f3230a8;
L_0x5589f3472c10 .functor MUXZ 32, v0x5589f345c850_0, v0x5589f3459cb0_0, L_0x5589f3472a80, C4<>;
L_0x5589f3472d00 .concat [ 1 31 0 0], v0x5589f34591b0_0, L_0x7f2a6f3230f0;
L_0x5589f3472ea0 .cmp/eq 32, L_0x5589f3472d00, L_0x7f2a6f323138;
L_0x5589f3472fe0 .part L_0x5589f3462620, 16, 5;
L_0x5589f3473180 .part L_0x5589f3462620, 11, 5;
L_0x5589f3473220 .functor MUXZ 5, L_0x5589f3473180, L_0x5589f3472fe0, L_0x5589f3472ea0, C4<>;
L_0x5589f3473430 .concat [ 1 31 0 0], v0x5589f3458e90_0, L_0x7f2a6f323180;
L_0x5589f3473570 .cmp/eq 32, L_0x5589f3473430, L_0x7f2a6f3231c8;
L_0x5589f3473740 .functor MUXZ 32, v0x5589f3461390_0, v0x5589f345c850_0, L_0x5589f3473570, C4<>;
L_0x5589f3473910 .concat [ 1 31 0 0], v0x5589f3458900_0, L_0x7f2a6f323210;
L_0x5589f3473aa0 .cmp/eq 32, L_0x5589f3473910, L_0x7f2a6f323258;
L_0x5589f3473b90 .functor MUXZ 32, v0x5589f345fb40_0, v0x5589f3459cb0_0, L_0x5589f3473aa0, C4<>;
L_0x5589f34739b0 .part L_0x5589f3462620, 26, 6;
L_0x5589f3473e60 .part L_0x5589f3462620, 21, 5;
L_0x5589f3473fc0 .part L_0x5589f3462620, 16, 5;
L_0x5589f3475420 .part L_0x5589f3462620, 26, 6;
L_0x5589f3475590 .part L_0x5589f3462620, 0, 6;
L_0x5589f3475680 .part L_0x5589f3462620, 21, 5;
L_0x5589f3475800 .part L_0x5589f3462620, 16, 5;
L_0x5589f34758a0 .part L_0x5589f3462620, 0, 16;
S_0x5589f340e4a0 .scope module, "ALU" "alu" 4 145, 5 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /OUTPUT 32 "ALU_result";
    .port_info 5 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 6 /OUTPUT 1 "zero";
enum0x5589f33f3d40 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x5589f343a2f0_0 .net "ALUOperation", 3 0, v0x5589f3458a90_0;  alias, 1 drivers
v0x5589f3438220_0 .var "ALU_MULTorDIV_result", 63 0;
v0x5589f340dca0_0 .var "ALU_result", 31 0;
v0x5589f34279a0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x5589f340ef40_0 .var "ALU_temp_result", 32 0;
v0x5589f34244e0_0 .net "A_unsign", 32 0, L_0x5589f3474740;  1 drivers
v0x5589f3394cf0_0 .net "B_unsign", 32 0, L_0x5589f3474a60;  1 drivers
L_0x7f2a6f323330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f3454e20_0 .net/2u *"_ivl_0", 31 0, L_0x7f2a6f323330;  1 drivers
L_0x7f2a6f3233c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f3454f00_0 .net/2u *"_ivl_10", 31 0, L_0x7f2a6f3233c0;  1 drivers
v0x5589f3454fe0_0 .net *"_ivl_12", 31 0, L_0x5589f3474880;  1 drivers
v0x5589f34550c0_0 .net *"_ivl_14", 31 0, L_0x5589f3474970;  1 drivers
L_0x7f2a6f323408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589f34551a0_0 .net *"_ivl_19", 0 0, L_0x7f2a6f323408;  1 drivers
v0x5589f3455280_0 .net *"_ivl_2", 31 0, L_0x5589f3474560;  1 drivers
L_0x7f2a6f323450 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f3455360_0 .net/2u *"_ivl_20", 32 0, L_0x7f2a6f323450;  1 drivers
v0x5589f3455440_0 .net *"_ivl_22", 0 0, L_0x5589f3474be0;  1 drivers
L_0x7f2a6f323498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5589f3455500_0 .net/2s *"_ivl_24", 1 0, L_0x7f2a6f323498;  1 drivers
L_0x7f2a6f3234e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5589f34555e0_0 .net/2s *"_ivl_26", 1 0, L_0x7f2a6f3234e0;  1 drivers
v0x5589f34556c0_0 .net *"_ivl_28", 1 0, L_0x5589f3474de0;  1 drivers
v0x5589f34557a0_0 .net *"_ivl_4", 31 0, L_0x5589f3474650;  1 drivers
L_0x7f2a6f323378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589f3455880_0 .net *"_ivl_9", 0 0, L_0x7f2a6f323378;  1 drivers
v0x5589f3455960_0 .net "a", 31 0, L_0x5589f3473b90;  alias, 1 drivers
v0x5589f3455a40_0 .net "b", 31 0, v0x5589f3456390_0;  alias, 1 drivers
v0x5589f3455b20_0 .var "quotient", 31 0;
v0x5589f3455c00_0 .var "quotient_unsign", 32 0;
v0x5589f3455ce0_0 .var "remainder", 31 0;
v0x5589f3455dc0_0 .var "remainder_unsign", 32 0;
v0x5589f3455ea0_0 .net "unsign", 0 0, v0x5589f3459690_0;  alias, 1 drivers
v0x5589f3455f60_0 .net "zero", 0 0, L_0x5589f3474fc0;  alias, 1 drivers
E_0x5589f337e530/0 .event anyedge, v0x5589f3455ea0_0, v0x5589f343a2f0_0, v0x5589f34244e0_0, v0x5589f3394cf0_0;
E_0x5589f337e530/1 .event anyedge, v0x5589f34279a0_0, v0x5589f3455c00_0, v0x5589f3455dc0_0, v0x5589f340ef40_0;
E_0x5589f337e530/2 .event anyedge, v0x5589f3455960_0, v0x5589f3455a40_0, v0x5589f3455b20_0, v0x5589f3455ce0_0;
E_0x5589f337e530 .event/or E_0x5589f337e530/0, E_0x5589f337e530/1, E_0x5589f337e530/2;
L_0x5589f3474560 .arith/sum 32, L_0x7f2a6f323330, L_0x5589f3473b90;
L_0x5589f3474650 .concat [ 32 0 0 0], L_0x5589f3474560;
L_0x5589f3474740 .concat [ 32 1 0 0], L_0x5589f3474650, L_0x7f2a6f323378;
L_0x5589f3474880 .arith/sum 32, L_0x7f2a6f3233c0, v0x5589f3456390_0;
L_0x5589f3474970 .concat [ 32 0 0 0], L_0x5589f3474880;
L_0x5589f3474a60 .concat [ 32 1 0 0], L_0x5589f3474970, L_0x7f2a6f323408;
L_0x5589f3474be0 .cmp/eq 33, v0x5589f340ef40_0, L_0x7f2a6f323450;
L_0x5589f3474de0 .functor MUXZ 2, L_0x7f2a6f3234e0, L_0x7f2a6f323498, L_0x5589f3474be0, C4<>;
L_0x5589f3474fc0 .part L_0x5589f3474de0, 0, 1;
S_0x5589f3456100 .scope module, "ALUmux4to1" "ALUmux4to1" 4 109, 6 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x5589f33f2530 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x5589f3456390_0 .var "ALUB", 31 0;
v0x5589f3456470_0 .net "ALUSrcB", 1 0, v0x5589f34589a0_0;  alias, 1 drivers
v0x5589f3456530_0 .net "immediate", 15 0, v0x5589f3457e00_0;  alias, 1 drivers
v0x5589f34565f0_0 .net "opcode", 5 0, L_0x5589f34739b0;  1 drivers
v0x5589f34566d0_0 .net "register_b", 31 0, L_0x5589f3440ea0;  alias, 1 drivers
v0x5589f34567b0_0 .var "shift_2", 31 0;
v0x5589f3456890_0 .var "sign_extended", 31 0;
E_0x5589f3345280/0 .event anyedge, v0x5589f34565f0_0, v0x5589f3456530_0, v0x5589f3456890_0, v0x5589f3456470_0;
E_0x5589f3345280/1 .event anyedge, v0x5589f34566d0_0, v0x5589f34567b0_0;
E_0x5589f3345280 .event/or E_0x5589f3345280/0, E_0x5589f3345280/1;
S_0x5589f3456a10 .scope module, "HI_LO_Control" "HI_LO_Control" 4 151, 7 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x5589f33f5a10 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x5589f33f64f0 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x5589f3456ce0_0 .net "ALU_MULTorDIV_result", 63 0, v0x5589f3438220_0;  alias, 1 drivers
v0x5589f3456da0_0 .var "HI", 31 0;
v0x5589f3456e60_0 .var "LO", 31 0;
v0x5589f3456f50_0 .net *"_ivl_0", 31 0, L_0x5589f34750b0;  1 drivers
L_0x7f2a6f323528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f3457030_0 .net *"_ivl_3", 25 0, L_0x7f2a6f323528;  1 drivers
L_0x7f2a6f323570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589f3457110_0 .net/2u *"_ivl_4", 31 0, L_0x7f2a6f323570;  1 drivers
v0x5589f34571f0_0 .net *"_ivl_6", 0 0, L_0x5589f34751a0;  1 drivers
v0x5589f34572b0_0 .net "clk", 0 0, v0x5589f3461990_0;  alias, 1 drivers
v0x5589f3457370_0 .net "final_code", 5 0, L_0x5589f34752e0;  1 drivers
v0x5589f3457450_0 .net "func_code", 5 0, L_0x5589f3475590;  1 drivers
v0x5589f3457530_0 .net "opcode", 5 0, L_0x5589f3475420;  1 drivers
v0x5589f3457610_0 .net "regA", 31 0, v0x5589f345fb40_0;  1 drivers
v0x5589f34576f0_0 .net "reset", 0 0, v0x5589f3461ca0_0;  alias, 1 drivers
v0x5589f34577b0_0 .net "state", 2 0, v0x5589f345c5b0_0;  alias, 1 drivers
E_0x5589f3368680 .event posedge, v0x5589f34572b0_0;
L_0x5589f34750b0 .concat [ 6 26 0 0], L_0x5589f3475420, L_0x7f2a6f323528;
L_0x5589f34751a0 .cmp/eq 32, L_0x5589f34750b0, L_0x7f2a6f323570;
L_0x5589f34752e0 .functor MUXZ 6, L_0x5589f3475420, L_0x5589f3475590, L_0x5589f34751a0, C4<>;
S_0x5589f34579b0 .scope module, "IR" "instruction_reg" 4 115, 8 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x5589f3457c60_0 .net "IRWrite", 0 0, v0x5589f3458b90_0;  alias, 1 drivers
v0x5589f3457d40_0 .net "clk", 0 0, v0x5589f3461990_0;  alias, 1 drivers
v0x5589f3457e00_0 .var "instr15_0", 15 0;
v0x5589f3457f00_0 .var "instr20_16", 4 0;
v0x5589f3457fa0_0 .var "instr25_21", 4 0;
v0x5589f34580b0_0 .var "instr31_26", 5 0;
v0x5589f3458190_0 .net "memdata", 31 0, v0x5589f3461390_0;  alias, 1 drivers
v0x5589f3458270_0 .net "reset", 0 0, v0x5589f3461ca0_0;  alias, 1 drivers
S_0x5589f3458440 .scope module, "control" "control_signal_simplified" 4 91, 9 2 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 4 "byteenable";
enum0x5589f337b480 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x5589f33ee3d0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x5589f33eee40 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JALR" 6'b001001
 ;
enum0x5589f33f1070 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LW" 6'b100011,
   "SW" 6'b101011,
   "JR" 6'b001000
 ;
v0x5589f3458900_0 .var "ALUSrcA", 0 0;
v0x5589f34589a0_0 .var "ALUSrcB", 1 0;
v0x5589f3458a90_0 .var "ALUctl", 3 0;
v0x5589f3458b90_0 .var "IRWrite", 0 0;
v0x5589f3458c60_0 .var "IorD", 0 0;
v0x5589f3458d50_0 .var "MemRead", 0 0;
v0x5589f3458df0_0 .var "MemWrite", 0 0;
v0x5589f3458e90_0 .var "MemtoReg", 0 0;
v0x5589f3458f50_0 .var "PCSource", 1 0;
v0x5589f3459030_0 .var "PCWrite", 0 0;
v0x5589f34590f0_0 .var "PCWriteCond", 0 0;
v0x5589f34591b0_0 .var "RegDst", 0 0;
v0x5589f3459270_0 .var "RegWrite", 0 0;
v0x5589f3459330_0 .var "byteenable", 3 0;
v0x5589f3459410_0 .net "func_code", 5 0, L_0x5589f3462850;  1 drivers
v0x5589f34594f0_0 .net "opcode", 5 0, L_0x5589f3462760;  1 drivers
v0x5589f34595d0_0 .net "state", 2 0, v0x5589f345c5b0_0;  alias, 1 drivers
v0x5589f3459690_0 .var "unsign", 0 0;
E_0x5589f3442220 .event anyedge, v0x5589f34577b0_0, v0x5589f34594f0_0, v0x5589f3459410_0;
S_0x5589f3459a00 .scope module, "pc1" "pc" 4 82, 10 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /OUTPUT 32 "pc_new";
v0x5589f3458620_0 .net "clk", 0 0, v0x5589f3461990_0;  alias, 1 drivers
v0x5589f3459cb0_0 .var "pc_new", 31 0;
v0x5589f3459d90_0 .net "pc_prev", 31 0, v0x5589f345a8e0_0;  alias, 1 drivers
v0x5589f3459e50_0 .net "pcctl", 0 0, L_0x5589f33cbfb0;  alias, 1 drivers
v0x5589f3459f10_0 .net "reset", 0 0, v0x5589f3461ca0_0;  alias, 1 drivers
S_0x5589f345a0f0 .scope module, "pcmux" "PCmux3to1" 4 157, 11 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x5589f345a4a0_0 .net "ALUOut", 31 0, v0x5589f345c850_0;  1 drivers
v0x5589f345a5a0_0 .net "ALU_result", 31 0, v0x5589f340dca0_0;  alias, 1 drivers
v0x5589f345a660_0 .var "Jump_address", 31 0;
v0x5589f345a700_0 .net "PCSource", 1 0, v0x5589f3458f50_0;  alias, 1 drivers
v0x5589f345a7f0_0 .net "PC_in", 31 0, v0x5589f3459cb0_0;  alias, 1 drivers
v0x5589f345a8e0_0 .var "PC_out", 31 0;
v0x5589f345a9b0_0 .net "instr15_0", 15 0, L_0x5589f34758a0;  1 drivers
v0x5589f345aa70_0 .net "instr20_16", 4 0, L_0x5589f3475800;  1 drivers
v0x5589f345ab50_0 .net "instr25_21", 4 0, L_0x5589f3475680;  1 drivers
E_0x5589f345a3f0/0 .event anyedge, v0x5589f3459cb0_0, v0x5589f345ab50_0, v0x5589f345aa70_0, v0x5589f345a9b0_0;
E_0x5589f345a3f0/1 .event anyedge, v0x5589f3458f50_0, v0x5589f340dca0_0, v0x5589f345a4a0_0, v0x5589f345a660_0;
E_0x5589f345a3f0 .event/or E_0x5589f345a3f0/0, E_0x5589f345a3f0/1;
S_0x5589f345ad30 .scope module, "regfile" "registers" 4 124, 12 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x5589f3473110 .functor BUFZ 32, L_0x5589f34740b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5589f3440ea0 .functor BUFZ 32, L_0x5589f3474330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5589f345b2f0_0 .net "RegWrite", 0 0, v0x5589f3459270_0;  alias, 1 drivers
v0x5589f345b3e0_0 .net *"_ivl_0", 31 0, L_0x5589f34740b0;  1 drivers
v0x5589f345b4a0_0 .net *"_ivl_10", 6 0, L_0x5589f34743d0;  1 drivers
L_0x7f2a6f3232e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5589f345b590_0 .net *"_ivl_13", 1 0, L_0x7f2a6f3232e8;  1 drivers
v0x5589f345b670_0 .net *"_ivl_2", 6 0, L_0x5589f3474150;  1 drivers
L_0x7f2a6f3232a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5589f345b7a0_0 .net *"_ivl_5", 1 0, L_0x7f2a6f3232a0;  1 drivers
v0x5589f345b880_0 .net *"_ivl_8", 31 0, L_0x5589f3474330;  1 drivers
v0x5589f345b960_0 .net "clk", 0 0, v0x5589f3461990_0;  alias, 1 drivers
v0x5589f345ba00_0 .net "readR1", 4 0, L_0x5589f3473e60;  alias, 1 drivers
v0x5589f345bae0_0 .net "readR2", 4 0, L_0x5589f3473fc0;  alias, 1 drivers
v0x5589f345bbc0_0 .net "readdata1", 31 0, L_0x5589f3473110;  alias, 1 drivers
v0x5589f345bca0_0 .net "readdata2", 31 0, L_0x5589f3440ea0;  alias, 1 drivers
v0x5589f345bd60 .array "register", 0 31, 31 0;
v0x5589f345be00_0 .net "reset", 0 0, v0x5589f3461ca0_0;  alias, 1 drivers
v0x5589f345bea0_0 .net "writeR", 4 0, L_0x5589f3473220;  alias, 1 drivers
v0x5589f345bf80_0 .net "writedata", 31 0, L_0x5589f3473740;  alias, 1 drivers
L_0x5589f34740b0 .array/port v0x5589f345bd60, L_0x5589f3474150;
L_0x5589f3474150 .concat [ 5 2 0 0], L_0x5589f3473e60, L_0x7f2a6f3232a0;
L_0x5589f3474330 .array/port v0x5589f345bd60, L_0x5589f34743d0;
L_0x5589f34743d0 .concat [ 5 2 0 0], L_0x5589f3473fc0, L_0x7f2a6f3232e8;
S_0x5589f345aff0 .scope begin, "$unm_blk_74" "$unm_blk_74" 12 17, 12 17 0, S_0x5589f345ad30;
 .timescale 0 0;
v0x5589f345b1f0_0 .var/i "i", 31 0;
S_0x5589f345c180 .scope module, "stm" "CPU_statemachine" 4 79, 13 1 0, S_0x5589f340c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x5589f337a090 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x5589f345c360_0 .net "clk", 0 0, v0x5589f3461990_0;  alias, 1 drivers
v0x5589f345c420_0 .net "reset", 0 0, v0x5589f3461ca0_0;  alias, 1 drivers
v0x5589f345c4e0_0 .net "stall", 0 0, v0x5589f3460230_0;  1 drivers
v0x5589f345c5b0_0 .var "state", 2 0;
S_0x5589f34608e0 .scope module, "ram" "ram_tiny_CPU" 3 83, 14 1 0, S_0x5589f3397770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x5589f3460ae0 .param/str "RAM_INIT_FILE" 0 14 10, "./CPU_ram/ram_code.txt";
v0x5589f3460f60_0 .net "address", 31 0, L_0x5589f3472c10;  alias, 1 drivers
v0x5589f3461040_0 .net "byteenable", 3 0, v0x5589f345ee00_0;  alias, 1 drivers
v0x5589f34610e0_0 .net "clk", 0 0, v0x5589f3461990_0;  alias, 1 drivers
v0x5589f34611b0 .array "memory", 0 4095, 31 0;
v0x5589f3461250_0 .net "read", 0 0, v0x5589f3458d50_0;  alias, 1 drivers
v0x5589f3461390_0 .var "readdata", 31 0;
v0x5589f3461480_0 .net "write", 0 0, v0x5589f3458df0_0;  alias, 1 drivers
v0x5589f3461570_0 .net "writedata", 31 0, L_0x5589f340ee20;  alias, 1 drivers
S_0x5589f3460c60 .scope begin, "$unm_blk_78" "$unm_blk_78" 14 14, 14 14 0, S_0x5589f34608e0;
 .timescale 0 0;
v0x5589f3460e60_0 .var/i "i", 31 0;
    .scope S_0x5589f345c180;
T_0 ;
    %wait E_0x5589f3368680;
    %load/vec4 v0x5589f345c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5589f345c5b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5589f345c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5589f345c5b0_0;
    %assign/vec4 v0x5589f345c5b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5589f345c5b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5589f345c5b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5589f345c5b0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5589f345c5b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5589f345c5b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5589f345c5b0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5589f345c5b0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5589f345c5b0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x5589f345c5b0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5589f345c5b0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5589f3459a00;
T_1 ;
    %wait E_0x5589f3368680;
    %load/vec4 v0x5589f3459f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5589f3459cb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5589f3459e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5589f3459d90_0;
    %assign/vec4 v0x5589f3459cb0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5589f3458440;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459270_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5589f3458440;
T_3 ;
Ewait_0 .event/or E_0x5589f3442220, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f34591b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f3458f50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f34590f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %load/vec4 v0x5589f34595d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f3458f50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458c60_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5589f34595d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458b90_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5589f34595d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5589f34594f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x5589f3459410_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5589f34594f0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.18, 5;
    %load/vec4 v0x5589f34594f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459690_0, 0, 1;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589f34589a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589f3458a90_0, 0, 4;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
T_3.18 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5589f34595d0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.31, 4;
    %load/vec4 v0x5589f34594f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0x5589f3459410_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f34591b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458e90_0, 0, 1;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x5589f34594f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.37, 4;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x5589f34594f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %jmp T_3.42;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458d50_0, 0, 1;
    %jmp T_3.42;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458df0_0, 0, 1;
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f34591b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3458e90_0, 0, 1;
    %jmp T_3.42;
T_3.42 ;
    %pop/vec4 1;
T_3.38 ;
T_3.34 ;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x5589f34595d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3459270_0, 0, 1;
    %load/vec4 v0x5589f34594f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f34591b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3458e90_0, 0, 1;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
T_3.43 ;
T_3.32 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5589f3456100;
T_4 ;
    %wait E_0x5589f3345280;
    %load/vec4 v0x5589f34565f0_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5589f34565f0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5589f34565f0_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5589f3456530_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5589f3456890_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5589f3456530_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x5589f3456530_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5589f3456890_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5589f3456530_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5589f3456890_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x5589f3456890_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5589f34567b0_0, 0, 32;
    %load/vec4 v0x5589f3456470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x5589f34566d0_0;
    %store/vec4 v0x5589f3456390_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5589f3456390_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x5589f3456890_0;
    %store/vec4 v0x5589f3456390_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x5589f34567b0_0;
    %store/vec4 v0x5589f3456390_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5589f34579b0;
T_5 ;
    %wait E_0x5589f3368680;
    %load/vec4 v0x5589f3458270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5589f34580b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5589f3457fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5589f3457f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5589f3457e00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5589f3457c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5589f3458190_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x5589f34580b0_0, 0;
    %load/vec4 v0x5589f3458190_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x5589f3457fa0_0, 0;
    %load/vec4 v0x5589f3458190_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x5589f3457f00_0, 0;
    %load/vec4 v0x5589f3458190_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x5589f3457e00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5589f345ad30;
T_6 ;
    %wait E_0x5589f3368680;
    %fork t_1, S_0x5589f345aff0;
    %jmp t_0;
    .scope S_0x5589f345aff0;
t_1 ;
    %load/vec4 v0x5589f345be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589f345b1f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5589f345b1f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5589f345b1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5589f345bd60, 0, 4;
    %load/vec4 v0x5589f345b1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589f345b1f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5589f345b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5589f345bf80_0;
    %load/vec4 v0x5589f345bea0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5589f345bd60, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x5589f345ad30;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5589f340e4a0;
T_7 ;
    %wait E_0x5589f337e530;
    %load/vec4 v0x5589f3455ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5589f343a2f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.2 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %and;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.3 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %or;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.4 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %xor;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.5 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %add;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.6 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %sub;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.7 ;
    %load/vec4 v0x5589f34244e0_0;
    %pad/u 66;
    %load/vec4 v0x5589f3394cf0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x5589f34279a0_0, 0, 66;
    %load/vec4 v0x5589f34279a0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x5589f3438220_0, 0, 64;
    %jmp T_7.17;
T_7.8 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %div;
    %store/vec4 v0x5589f3455c00_0, 0, 33;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %mod;
    %store/vec4 v0x5589f3455dc0_0, 0, 33;
    %load/vec4 v0x5589f3455c00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x5589f3455dc0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589f3438220_0, 0, 64;
    %jmp T_7.17;
T_7.9 ;
    %load/vec4 v0x5589f3394cf0_0;
    %load/vec4 v0x5589f34244e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.10 ;
    %load/vec4 v0x5589f3394cf0_0;
    %load/vec4 v0x5589f34244e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.11 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.12 ;
    %load/vec4 v0x5589f34244e0_0;
    %load/vec4 v0x5589f3394cf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.24, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.13 ;
    %load/vec4 v0x5589f34244e0_0;
    %ix/getv 4, v0x5589f3394cf0_0;
    %shiftr 4;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.14 ;
    %load/vec4 v0x5589f34244e0_0;
    %ix/getv 4, v0x5589f3394cf0_0;
    %shiftl 4;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.15 ;
    %load/vec4 v0x5589f34244e0_0;
    %ix/getv 4, v0x5589f3394cf0_0;
    %shiftr 4;
    %store/vec4 v0x5589f340ef40_0, 0, 33;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %load/vec4 v0x5589f340ef40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5589f343a2f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.26 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %and;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.27 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %or;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.28 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %xor;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.29 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %add;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.30 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %sub;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.31 ;
    %load/vec4 v0x5589f3455960_0;
    %pad/u 64;
    %load/vec4 v0x5589f3455a40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5589f3438220_0, 0, 64;
    %jmp T_7.41;
T_7.32 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %mod;
    %store/vec4 v0x5589f3455ce0_0, 0, 32;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %div;
    %store/vec4 v0x5589f3455b20_0, 0, 32;
    %load/vec4 v0x5589f3455b20_0;
    %load/vec4 v0x5589f3455ce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589f3438220_0, 0, 64;
    %jmp T_7.41;
T_7.33 ;
    %load/vec4 v0x5589f3455a40_0;
    %load/vec4 v0x5589f3455960_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.42, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.34 ;
    %load/vec4 v0x5589f3455a40_0;
    %load/vec4 v0x5589f3455960_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.44, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.45, 8;
T_7.44 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.45, 8;
 ; End of false expr.
    %blend;
T_7.45;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.35 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.46, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.47, 8;
T_7.46 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.47, 8;
 ; End of false expr.
    %blend;
T_7.47;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.36 ;
    %load/vec4 v0x5589f3455960_0;
    %load/vec4 v0x5589f3455a40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.48, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.49, 8;
T_7.48 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.49, 8;
 ; End of false expr.
    %blend;
T_7.49;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.37 ;
    %load/vec4 v0x5589f3455960_0;
    %ix/getv 4, v0x5589f3455a40_0;
    %shiftr 4;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.38 ;
    %load/vec4 v0x5589f3455960_0;
    %ix/getv 4, v0x5589f3455a40_0;
    %shiftl 4;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.39 ;
    %load/vec4 v0x5589f3455960_0;
    %ix/getv 4, v0x5589f3455a40_0;
    %shiftr 4;
    %store/vec4 v0x5589f340dca0_0, 0, 32;
    %jmp T_7.41;
T_7.41 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5589f3456a10;
T_8 ;
    %wait E_0x5589f3368680;
    %load/vec4 v0x5589f34576f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5589f3456e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5589f3456da0_0, 0;
T_8.0 ;
    %load/vec4 v0x5589f3457370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5589f34577b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5589f3457370_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x5589f3457610_0;
    %assign/vec4 v0x5589f3456da0_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x5589f3457610_0;
    %assign/vec4 v0x5589f3456e60_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5589f3456da0_0, 0;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5589f3456e60_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5589f3456da0_0, 0;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5589f3456e60_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5589f3456da0_0, 0;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5589f3456e60_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x5589f3456da0_0, 0;
    %load/vec4 v0x5589f3456ce0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5589f3456e60_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5589f345a0f0;
T_9 ;
    %wait E_0x5589f345a3f0;
    %load/vec4 v0x5589f345a7f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5589f345ab50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5589f345aa70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5589f345a9b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5589f345a660_0, 0, 32;
    %load/vec4 v0x5589f345a700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x5589f345a5a0_0;
    %store/vec4 v0x5589f345a8e0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x5589f345a4a0_0;
    %store/vec4 v0x5589f345a8e0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5589f345a660_0;
    %store/vec4 v0x5589f345a8e0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5589f340c380;
T_10 ;
    %wait E_0x5589f3368680;
    %load/vec4 v0x5589f345fd80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5589f345fb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5589f345fbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5589f345c850_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5589f345f980_0;
    %assign/vec4 v0x5589f345fb40_0, 0;
    %load/vec4 v0x5589f345fa50_0;
    %assign/vec4 v0x5589f345fbe0_0, 0;
    %load/vec4 v0x5589f345cbd0_0;
    %assign/vec4 v0x5589f345c850_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5589f34608e0;
T_11 ;
    %fork t_3, S_0x5589f3460c60;
    %jmp t_2;
    .scope S_0x5589f3460c60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589f3460e60_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5589f3460e60_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5589f3460e60_0;
    %store/vec4a v0x5589f34611b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5589f3460e60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5589f3460e60_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call/w 14 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x5589f3460ae0 {0 0 0};
    %vpi_call/w 14 23 "$readmemh", P_0x5589f3460ae0, v0x5589f34611b0 {0 0 0};
    %end;
    .scope S_0x5589f34608e0;
t_2 %join;
    %end;
    .thread T_11;
    .scope S_0x5589f34608e0;
T_12 ;
    %wait E_0x5589f3368680;
    %load/vec4 v0x5589f3461480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5589f3461570_0;
    %ix/getv 3, v0x5589f3460f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5589f34611b0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5589f3461250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0x5589f3460f60_0;
    %load/vec4a v0x5589f34611b0, 4;
    %assign/vec4 v0x5589f3461390_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5589f3397770;
T_13 ;
    %vpi_call/w 3 19 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5589f3397770 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3461990_0, 0, 1;
    %pushi/vec4 26, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x5589f3461990_0;
    %inv;
    %store/vec4 v0x5589f3461990_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5589f3461990_0;
    %inv;
    %store/vec4 v0x5589f3461990_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x5589f3397770;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3461ca0_0, 0, 1;
    %wait E_0x5589f337d5d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589f3461ca0_0, 0, 1;
    %wait E_0x5589f337d5d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589f3461ca0_0, 0, 1;
    %vpi_call/w 3 42 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x5589f3461b20_0, v0x5589f3461be0_0 {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 46 "$display", "DECODE        - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 49 "$display", "EXECUTE       - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 52 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 55 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %vpi_call/w 3 56 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 61 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x5589f3461b20_0, v0x5589f3461be0_0 {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 64 "$display", "DECODE        - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 67 "$display", "EXECUTE       - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 70 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %wait E_0x5589f337d5d0;
    %vpi_call/w 3 73 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h, opcode: %b", v0x5589f3461b20_0, v0x5589f3461be0_0, &PV<v0x5589f3461b20_0, 26, 6> {0 0 0};
    %vpi_call/w 3 74 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "CPU_ram/ram_tiny_CPU.v";
