

================================================================
== Vitis HLS Report for 'read_input_top'
================================================================
* Date:           Fri Jul 18 13:03:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1032|     1032|  10.320 us|  10.320 us|  1024|  1024|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_1  |     1030|     1030|        11|          4|          4|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    102|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_fu_134_p2                     |         +|   0|  0|   8|           8|           1|
    |ap_block_pp0_stage0_11001       |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_01001_grp3  |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_io_grp1         |       and|   0|  0|   1|           1|           1|
    |ap_condition_314                |       and|   0|  0|   1|           1|           1|
    |icmp_ln184_fu_140_p2            |      icmp|   0|  0|   8|           8|           2|
    |ap_block_pp0_stage1_11001_grp1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  23|          22|          10|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |gmem0_blk_n_AR                    |   9|          2|    1|          2|
    |gmem0_blk_n_R                     |   9|          2|    1|          2|
    |i1_fu_64                          |   9|          2|    8|         16|
    |input_s_blk_n                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 102|         23|   17|         37|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |first_iter_0_reg_93               |   1|   0|    1|          0|
    |gmem0_addr_read_reg_173           |  16|   0|   16|          0|
    |i1_fu_64                          |   8|   0|    8|          0|
    |icmp_ln184_reg_169                |   1|   0|    1|          0|
    |icmp_ln184_reg_169_pp0_iter1_reg  |   1|   0|    1|          0|
    |input_read_reg_158                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  read_input_top|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  read_input_top|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  read_input_top|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  read_input_top|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  read_input_top|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  read_input_top|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  read_input_top|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   16|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   16|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|   11|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|           gmem0|       pointer|
|input_r                 |   in|   32|     ap_none|         input_r|        scalar|
|input_s_din             |  out|   16|     ap_fifo|         input_s|       pointer|
|input_s_full_n          |   in|    1|     ap_fifo|         input_s|       pointer|
|input_s_write           |  out|    1|     ap_fifo|         input_s|       pointer|
|input_s_num_data_valid  |   in|    9|     ap_fifo|         input_s|       pointer|
|input_s_fifo_cap        |   in|    9|     ap_fifo|         input_s|       pointer|
+------------------------+-----+-----+------------+----------------+--------------+

