static inline void indy_sc_wipe(unsigned long first, unsigned long last)\r\n{\r\nunsigned long tmp;\r\n__asm__ __volatile__(\r\n" .set push # indy_sc_wipe \n"\r\n" .set noreorder \n"\r\n" .set mips3 \n"\r\n" .set noat \n"\r\n" mfc0 %2, $12 \n"\r\n" li $1, 0x80 # Go 64 bit \n"\r\n" mtc0 $1, $12 \n"\r\n" \n"\r\n" # \n"\r\n" # Open code a dli $1, 0x9000000080000000 \n"\r\n" # \n"\r\n" # Required because binutils 2.25 will happily accept \n"\r\n" # 64 bit instructions in .set mips3 mode but puke on \n"\r\n" # 64 bit constants when generating 32 bit ELF \n"\r\n" # \n"\r\n" lui $1,0x9000 \n"\r\n" dsll $1,$1,0x10 \n"\r\n" ori $1,$1,0x8000 \n"\r\n" dsll $1,$1,0x10 \n"\r\n" \n"\r\n" or %0, $1 # first line to flush \n"\r\n" or %1, $1 # last line to flush \n"\r\n" .set at \n"\r\n" \n"\r\n"1: sw $0, 0(%0) \n"\r\n" bne %0, %1, 1b \n"\r\n" daddu %0, 32 \n"\r\n" \n"\r\n" mtc0 %2, $12 # Back to 32 bit \n"\r\n" nop # pipeline hazard \n"\r\n" nop \n"\r\n" nop \n"\r\n" nop \n"\r\n" .set pop \n"\r\n: "=r" (first), "=r" (last), "=&r" (tmp)\r\n: "0" (first), "1" (last));\r\n}\r\nstatic void indy_sc_wback_invalidate(unsigned long addr, unsigned long size)\r\n{\r\nunsigned long first_line, last_line;\r\nunsigned long flags;\r\n#ifdef DEBUG_CACHE\r\nprintk("indy_sc_wback_invalidate[%08lx,%08lx]", addr, size);\r\n#endif\r\nBUG_ON(size == 0);\r\nfirst_line = SC_INDEX(addr);\r\nlast_line = SC_INDEX(addr + size - 1);\r\nlocal_irq_save(flags);\r\nif (first_line <= last_line) {\r\nindy_sc_wipe(first_line, last_line);\r\ngoto out;\r\n}\r\nindy_sc_wipe(first_line, SC_SIZE - SC_LINE);\r\nindy_sc_wipe(0, last_line);\r\nout:\r\nlocal_irq_restore(flags);\r\n}\r\nstatic void indy_sc_enable(void)\r\n{\r\nunsigned long addr, tmp1, tmp2;\r\n#ifdef DEBUG_CACHE\r\nprintk("Enabling R4600 SCACHE\n");\r\n#endif\r\n__asm__ __volatile__(\r\n".set\tpush\n\t"\r\n".set\tnoreorder\n\t"\r\n".set\tmips3\n\t"\r\n"mfc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n"li\t%1, 0x80\n\t"\r\n"mtc0\t%1, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n"li\t%0, 0x1\n\t"\r\n"dsll\t%0, 31\n\t"\r\n"lui\t%1, 0x9000\n\t"\r\n"dsll32\t%1, 0\n\t"\r\n"or\t%0, %1, %0\n\t"\r\n"sb\t$0, 0(%0)\n\t"\r\n"mtc0\t$0, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n"mtc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n".set\tpop"\r\n: "=r" (tmp1), "=r" (tmp2), "=r" (addr));\r\n}\r\nstatic void indy_sc_disable(void)\r\n{\r\nunsigned long tmp1, tmp2, tmp3;\r\n#ifdef DEBUG_CACHE\r\nprintk("Disabling R4600 SCACHE\n");\r\n#endif\r\n__asm__ __volatile__(\r\n".set\tpush\n\t"\r\n".set\tnoreorder\n\t"\r\n".set\tmips3\n\t"\r\n"li\t%0, 0x1\n\t"\r\n"dsll\t%0, 31\n\t"\r\n"lui\t%1, 0x9000\n\t"\r\n"dsll32\t%1, 0\n\t"\r\n"or\t%0, %1, %0\n\t"\r\n"mfc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n"li\t%1, 0x80\n\t"\r\n"mtc0\t%1, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n"sh\t$0, 0(%0)\n\t"\r\n"mtc0\t$0, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n"mtc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n".set\tpop"\r\n: "=r" (tmp1), "=r" (tmp2), "=r" (tmp3));\r\n}\r\nstatic inline int __init indy_sc_probe(void)\r\n{\r\nunsigned int size = ip22_eeprom_read(&sgimc->eeprom, 17);\r\nif (size == 0)\r\nreturn 0;\r\nsize <<= PAGE_SHIFT;\r\nprintk(KERN_INFO "R4600/R5000 SCACHE size %dK, linesize 32 bytes.\n",\r\nsize >> 10);\r\nscache_size = size;\r\nreturn 1;\r\n}\r\nvoid indy_sc_init(void)\r\n{\r\nif (indy_sc_probe()) {\r\nindy_sc_enable();\r\nbcops = &indy_sc_ops;\r\n}\r\n}
