
My Libraries.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000045c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080005f4  080005f4  000105f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000604  08000604  00010604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000608  08000608  00010608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  0800060c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  08000610  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000020  08000610  00020020  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000c3d  00000000  00000000  0002002e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000334  00000000  00000000  00020c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000098  00000000  00000000  00020fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000060  00000000  00000000  00021038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0000dd93  00000000  00000000  00021098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00000f76  00000000  00000000  0002ee2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0004f79b  00000000  00000000  0002fda1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  0007f53c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000100  00000000  00000000  0007f590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080005dc 	.word	0x080005dc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	080005dc 	.word	0x080005dc

080001d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4b12      	ldr	r3, [pc, #72]	; (8000228 <SystemInit+0x50>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a11      	ldr	r2, [pc, #68]	; (8000228 <SystemInit+0x50>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b0f      	ldr	r3, [pc, #60]	; (8000228 <SystemInit+0x50>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4b0e      	ldr	r3, [pc, #56]	; (8000228 <SystemInit+0x50>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	4a0d      	ldr	r2, [pc, #52]	; (8000228 <SystemInit+0x50>)
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <SystemInit+0x50>)
 8000200:	4a0a      	ldr	r2, [pc, #40]	; (800022c <SystemInit+0x54>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4b08      	ldr	r3, [pc, #32]	; (8000228 <SystemInit+0x50>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a07      	ldr	r2, [pc, #28]	; (8000228 <SystemInit+0x50>)
 800020a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b05      	ldr	r3, [pc, #20]	; (8000228 <SystemInit+0x50>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <SystemInit+0x58>)
 8000218:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800021c:	609a      	str	r2, [r3, #8]
#endif
}
 800021e:	bf00      	nop
 8000220:	46bd      	mov	sp, r7
 8000222:	bc80      	pop	{r7}
 8000224:	4770      	bx	lr
 8000226:	bf00      	nop
 8000228:	40023800 	.word	0x40023800
 800022c:	24003010 	.word	0x24003010
 8000230:	e000ed00 	.word	0xe000ed00

08000234 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b087      	sub	sp, #28
 8000238:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800023a:	2300      	movs	r3, #0
 800023c:	613b      	str	r3, [r7, #16]
 800023e:	2300      	movs	r3, #0
 8000240:	617b      	str	r3, [r7, #20]
 8000242:	2302      	movs	r3, #2
 8000244:	60fb      	str	r3, [r7, #12]
 8000246:	2300      	movs	r3, #0
 8000248:	60bb      	str	r3, [r7, #8]
 800024a:	2302      	movs	r3, #2
 800024c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800024e:	4b34      	ldr	r3, [pc, #208]	; (8000320 <SystemCoreClockUpdate+0xec>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	f003 030c 	and.w	r3, r3, #12
 8000256:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000258:	693b      	ldr	r3, [r7, #16]
 800025a:	2b08      	cmp	r3, #8
 800025c:	d011      	beq.n	8000282 <SystemCoreClockUpdate+0x4e>
 800025e:	693b      	ldr	r3, [r7, #16]
 8000260:	2b08      	cmp	r3, #8
 8000262:	d844      	bhi.n	80002ee <SystemCoreClockUpdate+0xba>
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b00      	cmp	r3, #0
 8000268:	d003      	beq.n	8000272 <SystemCoreClockUpdate+0x3e>
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	2b04      	cmp	r3, #4
 800026e:	d004      	beq.n	800027a <SystemCoreClockUpdate+0x46>
 8000270:	e03d      	b.n	80002ee <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000272:	4b2c      	ldr	r3, [pc, #176]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 8000274:	4a2c      	ldr	r2, [pc, #176]	; (8000328 <SystemCoreClockUpdate+0xf4>)
 8000276:	601a      	str	r2, [r3, #0]
      break;
 8000278:	e03d      	b.n	80002f6 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800027a:	4b2a      	ldr	r3, [pc, #168]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 800027c:	4a2b      	ldr	r2, [pc, #172]	; (800032c <SystemCoreClockUpdate+0xf8>)
 800027e:	601a      	str	r2, [r3, #0]
      break;
 8000280:	e039      	b.n	80002f6 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000282:	4b27      	ldr	r3, [pc, #156]	; (8000320 <SystemCoreClockUpdate+0xec>)
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	0d9b      	lsrs	r3, r3, #22
 8000288:	f003 0301 	and.w	r3, r3, #1
 800028c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800028e:	4b24      	ldr	r3, [pc, #144]	; (8000320 <SystemCoreClockUpdate+0xec>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000296:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d00c      	beq.n	80002b8 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800029e:	4a23      	ldr	r2, [pc, #140]	; (800032c <SystemCoreClockUpdate+0xf8>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80002a6:	4a1e      	ldr	r2, [pc, #120]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002a8:	6852      	ldr	r2, [r2, #4]
 80002aa:	0992      	lsrs	r2, r2, #6
 80002ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002b0:	fb02 f303 	mul.w	r3, r2, r3
 80002b4:	617b      	str	r3, [r7, #20]
 80002b6:	e00b      	b.n	80002d0 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <SystemCoreClockUpdate+0xf4>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80002c0:	4a17      	ldr	r2, [pc, #92]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002c2:	6852      	ldr	r2, [r2, #4]
 80002c4:	0992      	lsrs	r2, r2, #6
 80002c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002ca:	fb02 f303 	mul.w	r3, r2, r3
 80002ce:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002d0:	4b13      	ldr	r3, [pc, #76]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002d2:	685b      	ldr	r3, [r3, #4]
 80002d4:	0c1b      	lsrs	r3, r3, #16
 80002d6:	f003 0303 	and.w	r3, r3, #3
 80002da:	3301      	adds	r3, #1
 80002dc:	005b      	lsls	r3, r3, #1
 80002de:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002e0:	697a      	ldr	r2, [r7, #20]
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80002e8:	4a0e      	ldr	r2, [pc, #56]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 80002ea:	6013      	str	r3, [r2, #0]
      break;
 80002ec:	e003      	b.n	80002f6 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002ee:	4b0d      	ldr	r3, [pc, #52]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 80002f0:	4a0d      	ldr	r2, [pc, #52]	; (8000328 <SystemCoreClockUpdate+0xf4>)
 80002f2:	601a      	str	r2, [r3, #0]
      break;
 80002f4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <SystemCoreClockUpdate+0xec>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	091b      	lsrs	r3, r3, #4
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	4a0b      	ldr	r2, [pc, #44]	; (8000330 <SystemCoreClockUpdate+0xfc>)
 8000302:	5cd3      	ldrb	r3, [r2, r3]
 8000304:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000306:	4b07      	ldr	r3, [pc, #28]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 8000308:	681a      	ldr	r2, [r3, #0]
 800030a:	693b      	ldr	r3, [r7, #16]
 800030c:	fa22 f303 	lsr.w	r3, r2, r3
 8000310:	4a04      	ldr	r2, [pc, #16]	; (8000324 <SystemCoreClockUpdate+0xf0>)
 8000312:	6013      	str	r3, [r2, #0]
}
 8000314:	bf00      	nop
 8000316:	371c      	adds	r7, #28
 8000318:	46bd      	mov	sp, r7
 800031a:	bc80      	pop	{r7}
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	20000000 	.word	0x20000000
 8000328:	00f42400 	.word	0x00f42400
 800032c:	017d7840 	.word	0x017d7840
 8000330:	080005f4 	.word	0x080005f4

08000334 <main>:



/*************************	 Code	*************************/

int main (void){
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0

	InitRCC();
 800033a:	f000 f827 	bl	800038c <InitRCC>
	InitGPIO();
 800033e:	f000 f8cb 	bl	80004d8 <InitGPIO>

	while(1){

		GPIOC->BSRR |= GPIO_BSRR_BR13;
 8000342:	4b10      	ldr	r3, [pc, #64]	; (8000384 <main+0x50>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	4a0f      	ldr	r2, [pc, #60]	; (8000384 <main+0x50>)
 8000348:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800034c:	6193      	str	r3, [r2, #24]
		for(uint32_t i = 0; i < 10000000; i++);
 800034e:	2300      	movs	r3, #0
 8000350:	607b      	str	r3, [r7, #4]
 8000352:	e002      	b.n	800035a <main+0x26>
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	3301      	adds	r3, #1
 8000358:	607b      	str	r3, [r7, #4]
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4a0a      	ldr	r2, [pc, #40]	; (8000388 <main+0x54>)
 800035e:	4293      	cmp	r3, r2
 8000360:	d3f8      	bcc.n	8000354 <main+0x20>
		GPIOC->BSRR |= GPIO_BSRR_BS13;
 8000362:	4b08      	ldr	r3, [pc, #32]	; (8000384 <main+0x50>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	4a07      	ldr	r2, [pc, #28]	; (8000384 <main+0x50>)
 8000368:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800036c:	6193      	str	r3, [r2, #24]
		for(uint32_t d = 0; d < 10000000; d++);
 800036e:	2300      	movs	r3, #0
 8000370:	603b      	str	r3, [r7, #0]
 8000372:	e002      	b.n	800037a <main+0x46>
 8000374:	683b      	ldr	r3, [r7, #0]
 8000376:	3301      	adds	r3, #1
 8000378:	603b      	str	r3, [r7, #0]
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	4a02      	ldr	r2, [pc, #8]	; (8000388 <main+0x54>)
 800037e:	4293      	cmp	r3, r2
 8000380:	d3f8      	bcc.n	8000374 <main+0x40>
		GPIOC->BSRR |= GPIO_BSRR_BR13;
 8000382:	e7de      	b.n	8000342 <main+0xe>
 8000384:	40020800 	.word	0x40020800
 8000388:	00989680 	.word	0x00989680

0800038c <InitRCC>:



/*************************	 Code	*************************/

void InitRCC (void){
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0

	/*Функция настройки тактовой частоты системной шины процессора на 96 MHz*/

	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 8000390:	4b4e      	ldr	r3, [pc, #312]	; (80004cc <InitRCC+0x140>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a4d      	ldr	r2, [pc, #308]	; (80004cc <InitRCC+0x140>)
 8000396:	f023 030f 	bic.w	r3, r3, #15
 800039a:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_3WS;					// Настройка задержки чтения флеш памяти в зависимости от частоты МК
 800039c:	4b4b      	ldr	r3, [pc, #300]	; (80004cc <InitRCC+0x140>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a4a      	ldr	r2, [pc, #296]	; (80004cc <InitRCC+0x140>)
 80003a2:	f043 0303 	orr.w	r3, r3, #3
 80003a6:	6013      	str	r3, [r2, #0]

	PWR->CR |= PWR_CR_VOS;									// Настройка внутреннего регулятора напряжения на режим 1 (Scale 1)
 80003a8:	4b49      	ldr	r3, [pc, #292]	; (80004d0 <InitRCC+0x144>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4a48      	ldr	r2, [pc, #288]	; (80004d0 <InitRCC+0x144>)
 80003ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80003b2:	6013      	str	r3, [r2, #0]

	RCC->CR |= RCC_CR_HSEON;								// Включение HSE
 80003b4:	4b47      	ldr	r3, [pc, #284]	; (80004d4 <InitRCC+0x148>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a46      	ldr	r2, [pc, #280]	; (80004d4 <InitRCC+0x148>)
 80003ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003be:	6013      	str	r3, [r2, #0]

	while(!(RCC->CR & RCC_CR_HSERDY));						// Ожидание готовности HSE
 80003c0:	bf00      	nop
 80003c2:	4b44      	ldr	r3, [pc, #272]	; (80004d4 <InitRCC+0x148>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d0f9      	beq.n	80003c2 <InitRCC+0x36>

	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;					// Выбор генератора HSE в качестве источника тактирования PLL
 80003ce:	4b41      	ldr	r3, [pc, #260]	; (80004d4 <InitRCC+0x148>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	4a40      	ldr	r2, [pc, #256]	; (80004d4 <InitRCC+0x148>)
 80003d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003d8:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;						// Обнуляем регистр делителя PLL
 80003da:	4b3e      	ldr	r3, [pc, #248]	; (80004d4 <InitRCC+0x148>)
 80003dc:	685b      	ldr	r3, [r3, #4]
 80003de:	4a3d      	ldr	r2, [pc, #244]	; (80004d4 <InitRCC+0x148>)
 80003e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80003e4:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLM_0;						// Значение делителя PLL равно 25 (PLLM = 25)
 80003e6:	4b3b      	ldr	r3, [pc, #236]	; (80004d4 <InitRCC+0x148>)
 80003e8:	685b      	ldr	r3, [r3, #4]
 80003ea:	4a3a      	ldr	r2, [pc, #232]	; (80004d4 <InitRCC+0x148>)
 80003ec:	f043 0301 	orr.w	r3, r3, #1
 80003f0:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLM_3;
 80003f2:	4b38      	ldr	r3, [pc, #224]	; (80004d4 <InitRCC+0x148>)
 80003f4:	685b      	ldr	r3, [r3, #4]
 80003f6:	4a37      	ldr	r2, [pc, #220]	; (80004d4 <InitRCC+0x148>)
 80003f8:	f043 0308 	orr.w	r3, r3, #8
 80003fc:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLM_4;
 80003fe:	4b35      	ldr	r3, [pc, #212]	; (80004d4 <InitRCC+0x148>)
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	4a34      	ldr	r2, [pc, #208]	; (80004d4 <InitRCC+0x148>)
 8000404:	f043 0310 	orr.w	r3, r3, #16
 8000408:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;						// Обнуляем регистр множителя PLL
 800040a:	4b32      	ldr	r3, [pc, #200]	; (80004d4 <InitRCC+0x148>)
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	4a31      	ldr	r2, [pc, #196]	; (80004d4 <InitRCC+0x148>)
 8000410:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000414:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000418:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLN_6;						// Значение множителя PLL равно 192
 800041a:	4b2e      	ldr	r3, [pc, #184]	; (80004d4 <InitRCC+0x148>)
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	4a2d      	ldr	r2, [pc, #180]	; (80004d4 <InitRCC+0x148>)
 8000420:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000424:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLN_7;
 8000426:	4b2b      	ldr	r3, [pc, #172]	; (80004d4 <InitRCC+0x148>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	4a2a      	ldr	r2, [pc, #168]	; (80004d4 <InitRCC+0x148>)
 800042c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000430:	6053      	str	r3, [r2, #4]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;						// Обнуляем регист делителя на выходе PLL, значение делителя на выходе равно 2
 8000432:	4b28      	ldr	r3, [pc, #160]	; (80004d4 <InitRCC+0x148>)
 8000434:	685b      	ldr	r3, [r3, #4]
 8000436:	4a27      	ldr	r2, [pc, #156]	; (80004d4 <InitRCC+0x148>)
 8000438:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800043c:	6053      	str	r3, [r2, #4]

	RCC->CR |= RCC_CR_PLLON;								// Включаем модуль PLL
 800043e:	4b25      	ldr	r3, [pc, #148]	; (80004d4 <InitRCC+0x148>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4a24      	ldr	r2, [pc, #144]	; (80004d4 <InitRCC+0x148>)
 8000444:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000448:	6013      	str	r3, [r2, #0]

	while ((RCC->CR & RCC_CR_PLLRDY) == 0);					// Ожидание готовности модуля PLL
 800044a:	bf00      	nop
 800044c:	4b21      	ldr	r3, [pc, #132]	; (80004d4 <InitRCC+0x148>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000454:	2b00      	cmp	r3, #0
 8000456:	d0f9      	beq.n	800044c <InitRCC+0xc0>

	RCC->CFGR &= ~RCC_CFGR_HPRE;							// Частота шины AHB = 96 MHz
 8000458:	4b1e      	ldr	r3, [pc, #120]	; (80004d4 <InitRCC+0x148>)
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	4a1d      	ldr	r2, [pc, #116]	; (80004d4 <InitRCC+0x148>)
 800045e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000462:	6093      	str	r3, [r2, #8]

	RCC->CFGR &= ~RCC_CFGR_PPRE1;
 8000464:	4b1b      	ldr	r3, [pc, #108]	; (80004d4 <InitRCC+0x148>)
 8000466:	689b      	ldr	r3, [r3, #8]
 8000468:	4a1a      	ldr	r2, [pc, #104]	; (80004d4 <InitRCC+0x148>)
 800046a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800046e:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;						// Частота шины APB1 = 48 MHz
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <InitRCC+0x148>)
 8000472:	689b      	ldr	r3, [r3, #8]
 8000474:	4a17      	ldr	r2, [pc, #92]	; (80004d4 <InitRCC+0x148>)
 8000476:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800047a:	6093      	str	r3, [r2, #8]

	RCC->CFGR &= ~RCC_CFGR_PPRE2;
 800047c:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <InitRCC+0x148>)
 800047e:	689b      	ldr	r3, [r3, #8]
 8000480:	4a14      	ldr	r2, [pc, #80]	; (80004d4 <InitRCC+0x148>)
 8000482:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000486:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;						// Частота шины APB2 = 96 MHz
 8000488:	4b12      	ldr	r3, [pc, #72]	; (80004d4 <InitRCC+0x148>)
 800048a:	4a12      	ldr	r2, [pc, #72]	; (80004d4 <InitRCC+0x148>)
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	6093      	str	r3, [r2, #8]

	RCC->CFGR &= ~RCC_CFGR_SW;								// Обнуляем регистр выбора источника тактирования системной шины
 8000490:	4b10      	ldr	r3, [pc, #64]	; (80004d4 <InitRCC+0x148>)
 8000492:	689b      	ldr	r3, [r3, #8]
 8000494:	4a0f      	ldr	r2, [pc, #60]	; (80004d4 <InitRCC+0x148>)
 8000496:	f023 0303 	bic.w	r3, r3, #3
 800049a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL;							// Выбираем в качестве источника тактирования системной шины PLL
 800049c:	4b0d      	ldr	r3, [pc, #52]	; (80004d4 <InitRCC+0x148>)
 800049e:	689b      	ldr	r3, [r3, #8]
 80004a0:	4a0c      	ldr	r2, [pc, #48]	; (80004d4 <InitRCC+0x148>)
 80004a2:	f043 0302 	orr.w	r3, r3, #2
 80004a6:	6093      	str	r3, [r2, #8]

	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);	// Ожидание установки модуля PLL в качестве источника частоты сист. шины
 80004a8:	bf00      	nop
 80004aa:	4b0a      	ldr	r3, [pc, #40]	; (80004d4 <InitRCC+0x148>)
 80004ac:	689b      	ldr	r3, [r3, #8]
 80004ae:	f003 030c 	and.w	r3, r3, #12
 80004b2:	2b08      	cmp	r3, #8
 80004b4:	d1f9      	bne.n	80004aa <InitRCC+0x11e>

	RCC->APB1ENR |= RCC_APB1ENR_PWREN;						// Вкдючение тактирования Power interface
 80004b6:	4b07      	ldr	r3, [pc, #28]	; (80004d4 <InitRCC+0x148>)
 80004b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004ba:	4a06      	ldr	r2, [pc, #24]	; (80004d4 <InitRCC+0x148>)
 80004bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004c0:	6413      	str	r3, [r2, #64]	; 0x40

	SystemCoreClockUpdate();
 80004c2:	f7ff feb7 	bl	8000234 <SystemCoreClockUpdate>

}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	40023c00 	.word	0x40023c00
 80004d0:	40007000 	.word	0x40007000
 80004d4:	40023800 	.word	0x40023800

080004d8 <InitGPIO>:

void InitGPIO (void){
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;					// Включение тактирования порта ввода-вывода C
 80004dc:	4b16      	ldr	r3, [pc, #88]	; (8000538 <InitGPIO+0x60>)
 80004de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e0:	4a15      	ldr	r2, [pc, #84]	; (8000538 <InitGPIO+0x60>)
 80004e2:	f043 0304 	orr.w	r3, r3, #4
 80004e6:	6313      	str	r3, [r2, #48]	; 0x30
//	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;					// Включение тактирования порта ввода-вывода B
//	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;					// Включение тактирования порта ввода-вывода A

	GPIOC->OTYPER &= ~GPIO_OTYPER_OT13;						// Настройка порта PC13 на выход push-pull
 80004e8:	4b14      	ldr	r3, [pc, #80]	; (800053c <InitGPIO+0x64>)
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	4a13      	ldr	r2, [pc, #76]	; (800053c <InitGPIO+0x64>)
 80004ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80004f2:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR13;
 80004f4:	4b11      	ldr	r3, [pc, #68]	; (800053c <InitGPIO+0x64>)
 80004f6:	689b      	ldr	r3, [r3, #8]
 80004f8:	4a10      	ldr	r2, [pc, #64]	; (800053c <InitGPIO+0x64>)
 80004fa:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80004fe:	6093      	str	r3, [r2, #8]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13;				// Настройка на высокую выходную скорость
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <InitGPIO+0x64>)
 8000502:	689b      	ldr	r3, [r3, #8]
 8000504:	4a0d      	ldr	r2, [pc, #52]	; (800053c <InitGPIO+0x64>)
 8000506:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 800050a:	6093      	str	r3, [r2, #8]
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPD13;						// No pull, no down (без подтяжки к плюсу или минусу питания)
 800050c:	4b0b      	ldr	r3, [pc, #44]	; (800053c <InitGPIO+0x64>)
 800050e:	68db      	ldr	r3, [r3, #12]
 8000510:	4a0a      	ldr	r2, [pc, #40]	; (800053c <InitGPIO+0x64>)
 8000512:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000516:	60d3      	str	r3, [r2, #12]
	GPIOC->MODER &= ~GPIO_MODER_MODE13;
 8000518:	4b08      	ldr	r3, [pc, #32]	; (800053c <InitGPIO+0x64>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a07      	ldr	r2, [pc, #28]	; (800053c <InitGPIO+0x64>)
 800051e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000522:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODE13_0;					// Настройка порта PC13 на выход
 8000524:	4b05      	ldr	r3, [pc, #20]	; (800053c <InitGPIO+0x64>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a04      	ldr	r2, [pc, #16]	; (800053c <InitGPIO+0x64>)
 800052a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800052e:	6013      	str	r3, [r2, #0]

}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	40023800 	.word	0x40023800
 800053c:	40020800 	.word	0x40020800

08000540 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000540:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000578 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000544:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000546:	e003      	b.n	8000550 <LoopCopyDataInit>

08000548 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800054a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800054c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800054e:	3104      	adds	r1, #4

08000550 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000550:	480b      	ldr	r0, [pc, #44]	; (8000580 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000552:	4b0c      	ldr	r3, [pc, #48]	; (8000584 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000554:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000556:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000558:	d3f6      	bcc.n	8000548 <CopyDataInit>
  ldr  r2, =_sbss
 800055a:	4a0b      	ldr	r2, [pc, #44]	; (8000588 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800055c:	e002      	b.n	8000564 <LoopFillZerobss>

0800055e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800055e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000560:	f842 3b04 	str.w	r3, [r2], #4

08000564 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000566:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000568:	d3f9      	bcc.n	800055e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800056a:	f7ff fe35 	bl	80001d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800056e:	f000 f811 	bl	8000594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000572:	f7ff fedf 	bl	8000334 <main>
  bx  lr    
 8000576:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000578:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800057c:	0800060c 	.word	0x0800060c
  ldr  r0, =_sdata
 8000580:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000584:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8000588:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 800058c:	20000020 	.word	0x20000020

08000590 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000590:	e7fe      	b.n	8000590 <ADC_IRQHandler>
	...

08000594 <__libc_init_array>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	4d0d      	ldr	r5, [pc, #52]	; (80005cc <__libc_init_array+0x38>)
 8000598:	4c0d      	ldr	r4, [pc, #52]	; (80005d0 <__libc_init_array+0x3c>)
 800059a:	1b64      	subs	r4, r4, r5
 800059c:	10a4      	asrs	r4, r4, #2
 800059e:	2600      	movs	r6, #0
 80005a0:	42a6      	cmp	r6, r4
 80005a2:	d109      	bne.n	80005b8 <__libc_init_array+0x24>
 80005a4:	4d0b      	ldr	r5, [pc, #44]	; (80005d4 <__libc_init_array+0x40>)
 80005a6:	4c0c      	ldr	r4, [pc, #48]	; (80005d8 <__libc_init_array+0x44>)
 80005a8:	f000 f818 	bl	80005dc <_init>
 80005ac:	1b64      	subs	r4, r4, r5
 80005ae:	10a4      	asrs	r4, r4, #2
 80005b0:	2600      	movs	r6, #0
 80005b2:	42a6      	cmp	r6, r4
 80005b4:	d105      	bne.n	80005c2 <__libc_init_array+0x2e>
 80005b6:	bd70      	pop	{r4, r5, r6, pc}
 80005b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80005bc:	4798      	blx	r3
 80005be:	3601      	adds	r6, #1
 80005c0:	e7ee      	b.n	80005a0 <__libc_init_array+0xc>
 80005c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80005c6:	4798      	blx	r3
 80005c8:	3601      	adds	r6, #1
 80005ca:	e7f2      	b.n	80005b2 <__libc_init_array+0x1e>
 80005cc:	08000604 	.word	0x08000604
 80005d0:	08000604 	.word	0x08000604
 80005d4:	08000604 	.word	0x08000604
 80005d8:	08000608 	.word	0x08000608

080005dc <_init>:
 80005dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005de:	bf00      	nop
 80005e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005e2:	bc08      	pop	{r3}
 80005e4:	469e      	mov	lr, r3
 80005e6:	4770      	bx	lr

080005e8 <_fini>:
 80005e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ea:	bf00      	nop
 80005ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ee:	bc08      	pop	{r3}
 80005f0:	469e      	mov	lr, r3
 80005f2:	4770      	bx	lr
