{
  "design": {
    "design_info": {
      "boundary_crc": "0xEEAC3A63A9341B95",
      "design_src": "/home/niklas/dev/8bitCpu/vivado/8bitCPU.srcs/sources_1/bd/memory_bd/memory_bd.bd",
      "device": "xc7a100tcsg324-3",
      "name": "memory_bd_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "ram": "",
      "instrRom": "",
      "memory": ""
    },
    "ports": {
      "i_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "i_reset",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "datapath_i_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "user_prop"
          }
        }
      },
      "i_ctrlInstrNWE": {
        "direction": "I"
      },
      "i_ctrlRamNOE": {
        "direction": "I"
      },
      "i_ctrlRamNWE": {
        "direction": "I"
      },
      "i_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "user_prop"
          }
        }
      },
      "o_instrCode": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "io_bus": {
        "type": "data",
        "direction": "IO",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "i_ctrlMemMar0NWE": {
        "direction": "I"
      },
      "i_ctrlMemMar1NWE": {
        "direction": "I"
      },
      "i_ctrlPCIncrN": {
        "direction": "I"
      },
      "i_ctrlPCLoadN": {
        "direction": "I"
      },
      "i_ctrlSpNEn": {
        "direction": "I"
      },
      "i_ctrlInstrNOE": {
        "direction": "I"
      },
      "i_ctrlSpUp": {
        "direction": "I"
      },
      "i_ctrlMemInstrImmToRam": {
        "direction": "I"
      }
    },
    "components": {
      "ram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memory_bd_inst_0_ram_0",
        "xci_path": "ip/memory_bd_inst_0_ram_0/memory_bd_inst_0_ram_0.xci",
        "inst_hier_path": "ram",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "131072"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "instrRom": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "memory_bd_inst_0_instrRom_0",
        "xci_path": "ip/memory_bd_inst_0_instrRom_0/memory_bd_inst_0_instrRom_0.xci",
        "inst_hier_path": "instrRom",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "32768"
          },
          "Write_Width_A": {
            "value": "24"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "memory": {
        "vlnv": "xilinx.com:module_ref:memory:1.0",
        "xci_name": "memory_bd_inst_0_memory_0",
        "xci_path": "ip/memory_bd_inst_0_memory_0/memory_bd_inst_0_memory_0.xci",
        "inst_hier_path": "memory",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memory",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "datapath_i_clk",
                "value_src": "default_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "io_bus": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "o_instrCode": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i_ctrlPCIncrN": {
            "direction": "I"
          },
          "i_ctrlPCLoadN": {
            "direction": "I"
          },
          "i_ctrlSpUp": {
            "direction": "I"
          },
          "i_ctrlSpNEn": {
            "direction": "I"
          },
          "i_ctrlInstrNWE": {
            "direction": "I"
          },
          "i_ctrlInstrNOE": {
            "direction": "I"
          },
          "i_ctrlRamNOE": {
            "direction": "I"
          },
          "i_ctrlRamNWE": {
            "direction": "I"
          },
          "i_ctrlMemMar0NWE": {
            "direction": "I"
          },
          "i_ctrlMemMar1NWE": {
            "direction": "I"
          },
          "i_ctrlMemInstrImmToRam": {
            "direction": "I"
          },
          "o_romAddress": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "i_romData": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "o_ramAddress": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "i_ramData": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_ramData": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_ramWE": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "io_bus",
          "memory/io_bus"
        ]
      },
      "i_clk_0_1": {
        "ports": [
          "i_clk",
          "ram/clka",
          "instrRom/clka",
          "memory/i_clk"
        ]
      },
      "i_ctrlInstrNOE_0_1": {
        "ports": [
          "i_ctrlInstrNOE",
          "memory/i_ctrlInstrNOE"
        ]
      },
      "i_ctrlInstrNWE_0_1": {
        "ports": [
          "i_ctrlInstrNWE",
          "memory/i_ctrlInstrNWE"
        ]
      },
      "i_ctrlMemInstrImmToRam_0_1": {
        "ports": [
          "i_ctrlMemInstrImmToRam",
          "memory/i_ctrlMemInstrImmToRam"
        ]
      },
      "i_ctrlMemMar0NWE_0_1": {
        "ports": [
          "i_ctrlMemMar0NWE",
          "memory/i_ctrlMemMar0NWE"
        ]
      },
      "i_ctrlMemMar1NWE_0_1": {
        "ports": [
          "i_ctrlMemMar1NWE",
          "memory/i_ctrlMemMar1NWE"
        ]
      },
      "i_ctrlPCIncrN_0_1": {
        "ports": [
          "i_ctrlPCIncrN",
          "memory/i_ctrlPCIncrN"
        ]
      },
      "i_ctrlPCLoadN_0_1": {
        "ports": [
          "i_ctrlPCLoadN",
          "memory/i_ctrlPCLoadN"
        ]
      },
      "i_ctrlRamNOE_0_1": {
        "ports": [
          "i_ctrlRamNOE",
          "memory/i_ctrlRamNOE"
        ]
      },
      "i_ctrlRamNWE_0_1": {
        "ports": [
          "i_ctrlRamNWE",
          "memory/i_ctrlRamNWE"
        ]
      },
      "i_ctrlSpNEn_0_1": {
        "ports": [
          "i_ctrlSpNEn",
          "memory/i_ctrlSpNEn"
        ]
      },
      "i_ctrlSpUp_0_1": {
        "ports": [
          "i_ctrlSpUp",
          "memory/i_ctrlSpUp"
        ]
      },
      "i_reset_0_1": {
        "ports": [
          "i_reset",
          "memory/i_reset"
        ]
      },
      "instrRom_douta": {
        "ports": [
          "instrRom/douta",
          "memory/i_romData"
        ]
      },
      "memory_0_o_instrCode": {
        "ports": [
          "memory/o_instrCode",
          "o_instrCode"
        ]
      },
      "memory_0_o_ramAddress": {
        "ports": [
          "memory/o_ramAddress",
          "ram/addra"
        ]
      },
      "memory_0_o_ramData": {
        "ports": [
          "memory/o_ramData",
          "ram/dina"
        ]
      },
      "memory_0_o_ramWE": {
        "ports": [
          "memory/o_ramWE",
          "ram/wea"
        ]
      },
      "memory_0_o_romAddress": {
        "ports": [
          "memory/o_romAddress",
          "instrRom/addra"
        ]
      },
      "ram_douta": {
        "ports": [
          "ram/douta",
          "memory/i_ramData"
        ]
      }
    }
  }
}