// Seed: 1826974591
module module_0 ();
  parameter id_1 = 1'h0;
  genvar id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8[-1==1+:id_5] = -1'h0;
  module_0 modCall_1 ();
endmodule
