Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Tue Nov  2 13:33:33 2021
| Host         : DESKTOP-R7BDQNG running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/yuv_filter_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
--------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------+
|      Characteristics      |                                  Path #1                                 |
+---------------------------+--------------------------------------------------------------------------+
| Requirement               | 10.000                                                                   |
| Path Delay                | 5.195                                                                    |
| Logic Delay               | 2.313(45%)                                                               |
| Net Delay                 | 2.882(55%)                                                               |
| Clock Skew                | -0.049                                                                   |
| Slack                     | 2.841                                                                    |
| Clock Relationship        | Safely Timed                                                             |
| Clock Group               | 1                                                                        |
| Logic Levels              | 6                                                                        |
| Routes                    | NA                                                                       |
| Logical Path              | FDRE/C-(6)-LUT6-(3)-LUT2-(1)-CARRY4-LUT2-(1)-CARRY4-CARRY4-DSP48E1/C[14] |
| Start Point Clock         | ap_clk                                                                   |
| End Point Clock           | ap_clk                                                                   |
| DSP Block                 | Seq                                                                      |
| BRAM                      | None                                                                     |
| IO Crossings              | 0                                                                        |
| Config Crossings          | 0                                                                        |
| SLR Crossings             | 0                                                                        |
| PBlocks                   | 0                                                                        |
| High Fanout               | 6                                                                        |
| Dont Touch                | 0                                                                        |
| Mark Debug                | 0                                                                        |
| Start Point Pin Primitive | FDRE/C                                                                   |
| End Point Pin Primitive   | DSP48E1/C[14]                                                            |
| Start Point Pin           | B_reg_665_pp0_iter6_reg_reg[4]/C                                         |
| End Point Pin             | p_reg_reg/C[14]                                                          |
+---------------------------+--------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+-----+----+-----+----+----+---+
| End Point Clock | Requirement |  0  |  1  |  2  |  3 |  4  |  5 |  6  |  7 |  8 | 9 |
+-----------------+-------------+-----+-----+-----+----+-----+----+-----+----+----+---+
| ap_clk          | 10.000ns    | 145 | 209 | 128 | 78 | 100 | 94 | 195 | 27 | 18 | 6 |
+-----------------+-------------+-----+-----+-----+----+-----+----+-----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


