============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:43:41 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         219  6861.446 418061.434 424922.880 
  TOP                        219  6861.446 403495.151 410356.597 
    stoch2bin                 78  3111.507 161682.079 164793.586 
    genblk1[2].genblk1.sng    47  1252.745  70562.087  71814.832 
      ctr                     28  1108.810  59924.395  61033.205 
    genblk1[0].genblk1.sng    46  1232.991  82619.106  83852.098 
      ctr                     27  1089.056  72367.543  73456.599 
    genblk1[1].genblk1.sng    46  1232.991  81382.792  82615.783 
      ctr                     27  1089.056  71397.745  72486.801 

