{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1663004461884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II 32-bit " "Running Quartus II 32-bit Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1663004461885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:41:01 2022 " "Processing started: Mon Sep 12 13:41:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1663004461885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1663004461885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuit1 -c circuit1 --convert_bdf_to_vhdl=/personal/tvtusc25/CS232/Lab01/circuit1.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuit1 -c circuit1 --convert_bdf_to_vhdl=/personal/tvtusc25/CS232/Lab01/circuit1.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1663004461885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit1 " "Found entity 1: circuit1" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1663004462491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1663004462491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1663004462724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "F " "Pin \"F\" is missing source" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 112 448 624 128 "F" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1663004462728 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A " "Pin \"A\" not connected" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 96 112 280 112 "A" "" } { 88 280 336 104 "A" "" } { 264 152 200 280 "A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1663004462729 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 128 112 280 144 "B" "" } { 120 280 336 136 "B" "" } { 312 152 200 328 "B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1663004462729 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst " "Primitive \"AND2\" of instance \"inst\" not used" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 168 312 376 216 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1663004462729 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst1 " "Primitive \"AND2\" of instance \"inst1\" not used" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 280 312 376 328 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1663004462730 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst2 " "Primitive \"OR2\" of instance \"inst2\" not used" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 224 448 512 272 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1663004462730 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 264 200 248 296 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1663004462730 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "circuit1.bdf" "" { Schematic "/personal/tvtusc25/CS232/Lab01/circuit1.bdf" { { 312 200 248 344 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1663004462730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Create VHDL File was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1663004462756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:41:02 2022 " "Processing ended: Mon Sep 12 13:41:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1663004462756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1663004462756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1663004462756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1663004462756 ""}
