
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/605.mcf_s-782B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3773575 heartbeat IPC: 2.65001 cumulative IPC: 2.65001 (Simulation time: 0 hr 19 min 16 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3773575 (Simulation time: 0 hr 19 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 136823579 heartbeat IPC: 0.0751597 cumulative IPC: 0.0751597 (Simulation time: 1 hr 12 min 23 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 283570305 heartbeat IPC: 0.0681446 cumulative IPC: 0.0714805 (Simulation time: 2 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 427585620 heartbeat IPC: 0.0694371 cumulative IPC: 0.0707861 (Simulation time: 2 hr 29 min 40 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 578303156 heartbeat IPC: 0.0663493 cumulative IPC: 0.0696222 (Simulation time: 2 hr 41 min 39 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 716288232 heartbeat IPC: 0.0724716 cumulative IPC: 0.070174 (Simulation time: 2 hr 47 min 59 sec) 
Finished CPU 0 instructions: 50000002 cycles: 712514657 cumulative IPC: 0.070174 (Simulation time: 2 hr 47 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.070174 instructions: 50000002 cycles: 712514657
ITLB TOTAL     ACCESS:    8435594  HIT:    8435594  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:    8435594  HIT:    8435594  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:    8548648	FORWARD:          0	MERGED:     113054	TO_CACHE:    8435594

DTLB TOTAL     ACCESS:   10772417  HIT:    6442967  MISS:    4329450  HIT %:    59.8099  MISS %:    40.1901   MPKI: 86.589
DTLB LOAD TRANSLATION ACCESS:   10772417  HIT:    6442967  MISS:    4329450  HIT %:    59.8099  MISS %:    40.1901   MPKI: 86.589
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 11.6999 cycles
DTLB RQ	ACCESS:   11873176	FORWARD:          0	MERGED:    1039871	TO_CACHE:   10833305

STLB TOTAL     ACCESS:    4329450  HIT:    4272716  MISS:      56734  HIT %:    98.6896  MISS %:    1.31042   MPKI: 1.13468
STLB LOAD TRANSLATION ACCESS:    4329450  HIT:    4272716  MISS:      56734  HIT %:    98.6896  MISS %:    1.31042   MPKI: 1.13468
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 201.692 cycles
STLB RQ	ACCESS:    4329450	FORWARD:          0	MERGED:          0	TO_CACHE:    4329450

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   11303582  HIT:    3722819  MISS:    7580763  HIT %:    32.9349  MISS %:    67.0651   MPKI: 151.615
L1D LOAD      ACCESS:   10356142  HIT:    2792776  MISS:    7563366  HIT %:    26.9673  MISS %:    73.0327   MPKI: 151.267
L1D RFO       ACCESS:     947440  HIT:     930043  MISS:      17397  HIT %:    98.1638  MISS %:    1.83621   MPKI: 0.34794
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 359.733 cycles
L1D RQ	ACCESS:   17869381	FORWARD:          0	MERGED:    6838598	TO_CACHE:   10883626
L1D WQ	ACCESS:    1026019	FORWARD:     147157	MERGED:      36469	TO_CACHE:     989550

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8548648  HIT:    8548648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:    8548648  HIT:    8548648  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   11508484	FORWARD:          0	MERGED:    2959836	TO_CACHE:    8548648

BTB TOTAL     ACCESS:   14274117  HIT:   14220061  MISS:      54056  HIT %:    99.6213  MISS %:   0.378699   MPKI: 1.08112
BTB BRANCH_DIRECT_JUMP	ACCESS:    1888246  HIT:    1888209  MISS:         37
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:   11987047  HIT:   11986967  MISS:         80
BTB BRANCH_DIRECT_CALL	ACCESS:     184334  HIT:     184317  MISS:         17
BTB BRANCH_INDIRECT_CALL	ACCESS:      15078  HIT:      15070  MISS:          8
BTB BRANCH_RETURN	ACCESS:     199412  HIT:     145498  MISS:      53914
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    7786160  HIT:     995625  MISS:    6790535  HIT %:    12.7871  MISS %:    87.2129   MPKI: 135.811
L2C LOAD      ACCESS:    7563359  HIT:     806064  MISS:    6757295  HIT %:    10.6575  MISS %:    89.3425   MPKI: 135.146
L2C DATA LOAD MPKI: 135.146
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:      17397  HIT:       2165  MISS:      15232  HIT %:    12.4447  MISS %:    87.5553   MPKI: 0.30464
L2C WRITEBACK ACCESS:     148262  HIT:     148262  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:      57142  HIT:      39134  MISS:      18008  HIT %:    68.4855  MISS %:    31.5145   MPKI: 0.36016
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 385.666 cycles
L2C RQ	ACCESS:    7637903	FORWARD:          0	MERGED:          0	TO_CACHE:    7637897
L2C WQ	ACCESS:     148262	FORWARD:          6	MERGED:          0	TO_CACHE:     148262

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 17940
L2C Data Evicting Data 6754593
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 68
L2C Data Evicting Translations 17934
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      56734  HIT:      56734  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      56734  HIT:      56734  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      56734  HIT:      56734  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      56734  HIT:      56734  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      56734  HIT:      56734  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      56734  HIT:      56734  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      56734  HIT:      56040  MISS:        694  HIT %:    98.7767  MISS %:    1.22325   MPKI: 0.01388
PSCL2 LOAD TRANSLATION ACCESS:      56734  HIT:      56040  MISS:        694  HIT %:    98.7767  MISS %:    1.22325   MPKI: 0.01388
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    6929274  HIT:    3052990  MISS:    3876284  HIT %:    44.0593  MISS %:    55.9407   MPKI: 77.5257
LLC LOAD      ACCESS:    6757294  HIT:    2893370  MISS:    3863924  HIT %:    42.8185  MISS %:    57.1815   MPKI: 77.2785
LLC RFO       ACCESS:      15232  HIT:      13113  MISS:       2119  HIT %:    86.0885  MISS %:    13.9115   MPKI: 0.04238
LLC WRITEBACK ACCESS:     138740  HIT:     138460  MISS:        280  HIT %:    99.7982  MISS %:   0.201816   MPKI: 0.0056
LLC LOAD TRANSLATION ACCESS:      18008  HIT:       8047  MISS:       9961  HIT %:    44.6857  MISS %:    55.3143   MPKI: 0.19922
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 622.84 cycles
LLC RQ	ACCESS:    6790533	FORWARD:          0	MERGED:          0	TO_CACHE:    6790533
LLC WQ	ACCESS:     138740	FORWARD:          0	MERGED:          0	TO_CACHE:     138740

LLC Dense regions hint to LLC: 0

RAW hits: 134614
Loads Generated: 18003994
Loads sent to L1D: 17869381
Stores Generated: 1026019
Stores sent to L1D: 1026019
Major fault: 0 Minor fault: 52663
Allocated PAGES: 52663

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1742534  ROW_BUFFER_MISS:    2133285
 DBUS_CONGESTED:    3405705
 WQ ROW_BUFFER_HIT:      27873  ROW_BUFFER_MISS:      30109  FULL:          0

 AVG_CONGESTED_CYCLE: 144
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 107621863
0banks busy for write cycles: 13561
1banks busy for read cycles: 135369713
1banks busy for write cycles: 11215499
2banks busy for read cycles: 98439649
2banks busy for write cycles: 2786184
3banks busy for read cycles: 86735418
3banks busy for write cycles: 1191594
4banks busy for read cycles: 76783341
4banks busy for write cycles: 605217
5banks busy for read cycles: 64986692
5banks busy for write cycles: 495338
6banks busy for read cycles: 51891037
6banks busy for write cycles: 432375
7banks busy for read cycles: 41073585
7banks busy for write cycles: 1128488
8banks busy for read cycles: 23166184
8banks busy for write cycles: 8578920

CPU 0 Branch Prediction Accuracy: 96.3481% MPKI: 11.0798 Average ROB Occupancy at Mispredict: 51.1431
Branch types
NOT_BRANCH: 34829909 69.6598%
BRANCH_DIRECT_JUMP: 1888246 3.77649%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 12882823 25.7656%
BRANCH_DIRECT_CALL: 184334 0.368668%
BRANCH_INDIRECT_CALL: 15078 0.030156%
BRANCH_RETURN: 199412 0.398824%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 52663
