D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module regs

Top level modules:
	regs

} {} {}} D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module risc_v_cpu

Top level modules:
	risc_v_cpu

} {} {}} D:/Learning/verilog/cpu/prj/phase1/tb/tb.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/tb/tb.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module tb

Top level modules:
	tb

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ifetch

Top level modules:
	ifetch

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module rom

Top level modules:
	rom

} {} {}} D:/Learning/verilog/cpu/prj/phase1/rtl/defines.v {1 {vlog -work work -vopt -stats=none D:/Learning/verilog/cpu/prj/phase1/rtl/defines.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014

} {} {}}
