{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "LMS_RESET",
					"strict" : false
				},
				{
					"name" : "FPGA_LED1_R",
					"strict" : false
				},
				{
					"name" : "FPGA_LED1_G",
					"strict" : false
				},
				{
					"name" : "FPGA_LED2_G",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI1_SCLK",
					"strict" : false
				},
				{
					"name" : "FPGA_LED2_R",
					"strict" : false
				},
				{
					"name" : "BRDG_SPI_MISO",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_IQSEL",
					"strict" : false
				},
				{
					"name" : "FX3_CTL7",
					"strict" : false
				},
				{
					"name" : "FX3_CTL1",
					"strict" : false
				},
				{
					"name" : "FX3_CTL2",
					"strict" : false
				},
				{
					"name" : "FX3_CTL3",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI1_MOSI",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI1_DAC_SS",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI1_ADF_SS",
					"strict" : false
				},
				{
					"name" : "DDR2_1_ras_n",
					"strict" : false
				},
				{
					"name" : "DDR2_1_cas_n",
					"strict" : false
				},
				{
					"name" : "DDR2_1_we_n",
					"strict" : false
				},
				{
					"name" : "TX2_2_LB_L",
					"strict" : false
				},
				{
					"name" : "TX2_2_LB_H",
					"strict" : false
				},
				{
					"name" : "TX2_2_LB_AT",
					"strict" : false
				},
				{
					"name" : "TX2_2_LB_SH",
					"strict" : false
				},
				{
					"name" : "TX1_2_LB_L",
					"strict" : false
				},
				{
					"name" : "TX1_2_LB_H",
					"strict" : false
				},
				{
					"name" : "TX1_2_LB_AT",
					"strict" : false
				},
				{
					"name" : "TX1_2_LB_SH",
					"strict" : false
				},
				{
					"name" : "FX3_LED_G",
					"strict" : false
				},
				{
					"name" : "FX3_LED_R",
					"strict" : false
				},
				{
					"name" : "DDR2_2_ras_n",
					"strict" : false
				},
				{
					"name" : "DDR2_2_cas_n",
					"strict" : false
				},
				{
					"name" : "DDR2_2_we_n",
					"strict" : false
				},
				{
					"name" : "FX3_CTL12",
					"strict" : false
				},
				{
					"name" : "FX3_CTL11",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI0_SCLK",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI0_MOSI",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI0_LMS_SS",
					"strict" : false
				},
				{
					"name" : "LMS_FCLK1",
					"strict" : false
				},
				{
					"name" : "FAN_CTRL",
					"strict" : false
				},
				{
					"name" : "LMS_FCLK2",
					"strict" : false
				},
				{
					"name" : "LMS_TXEN",
					"strict" : false
				},
				{
					"name" : "LMS_RXEN",
					"strict" : false
				},
				{
					"name" : "LMS_CORE_LDO_EN",
					"strict" : false
				},
				{
					"name" : "LMS_TXNRX1",
					"strict" : false
				},
				{
					"name" : "LMS_TXNRX2",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[12]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[11]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[10]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[9]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[8]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[7]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[6]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[5]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[4]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[3]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[2]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_addr[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_ba[2]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_ba[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_ba[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_cke[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_cs_n[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dm[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dm[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_odt[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[12]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[11]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[10]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[9]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[8]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[7]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[6]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[5]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[4]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[3]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[2]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_addr[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_ba[2]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_ba[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_ba[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_cke[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_cs_n[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dm[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dm[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_odt[0]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[11]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[10]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[9]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[8]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[7]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[6]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[5]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[4]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[3]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[2]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[1]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ1_D[0]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[7]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[6]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[5]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[4]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[3]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[2]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[1]",
					"strict" : false
				},
				{
					"name" : "FPGA_GPIO[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_clk[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_clk_n[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[15]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[14]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[13]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[12]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[11]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[10]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[9]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[8]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[7]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[6]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[5]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[4]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[3]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[2]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dq[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dqs[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_2_dqs[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_clk[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_clk_n[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[15]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[14]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[13]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[12]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[11]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[10]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[9]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[8]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[7]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[6]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[5]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[4]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[3]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[2]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dq[0]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dqs[1]",
					"strict" : false
				},
				{
					"name" : "DDR2_1_dqs[0]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[31]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[30]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[29]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[28]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[27]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[26]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[25]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[24]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[23]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[22]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[21]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[20]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[19]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[18]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[17]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[16]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[15]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[14]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[13]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[12]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[11]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[10]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[9]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[8]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[7]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[6]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[5]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[4]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[3]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[2]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[1]",
					"strict" : false
				},
				{
					"name" : "FX3_DQ[0]",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SCL",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SDA",
					"strict" : false
				},
				{
					"name" : "ADF_MUXOUT",
					"strict" : false
				},
				{
					"name" : "HW_VER[1]",
					"strict" : false
				},
				{
					"name" : "HW_VER[0]",
					"strict" : false
				},
				{
					"name" : "HW_VER[3]",
					"strict" : false
				},
				{
					"name" : "HW_VER[2]",
					"strict" : false
				},
				{
					"name" : "LM75_OS",
					"strict" : false
				},
				{
					"name" : "LMK_CLK",
					"strict" : false
				},
				{
					"name" : "FX3_PCLK",
					"strict" : false
				},
				{
					"name" : "EXT_GND",
					"strict" : false
				},
				{
					"name" : "LMS_MCLK1",
					"strict" : false
				},
				{
					"name" : "LMS_MCLK2",
					"strict" : false
				},
				{
					"name" : "SI_CLK0",
					"strict" : false
				},
				{
					"name" : "BRDG_SPI_FPGA_SS",
					"strict" : false
				},
				{
					"name" : "FX3_CTL5",
					"strict" : false
				},
				{
					"name" : "SI_CLK1",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_IQSEL2",
					"strict" : false
				},
				{
					"name" : "SI_CLK7",
					"strict" : false
				},
				{
					"name" : "SI_CLK6",
					"strict" : false
				},
				{
					"name" : "SI_CLK5",
					"strict" : false
				},
				{
					"name" : "SI_CLK3",
					"strict" : false
				},
				{
					"name" : "SI_CLK2",
					"strict" : false
				},
				{
					"name" : "FX3_CTL4",
					"strict" : false
				},
				{
					"name" : "FX3_CTL8",
					"strict" : false
				},
				{
					"name" : "FPGA_SPI0_MISO",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[10]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[8]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[11]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[9]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[6]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[4]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[7]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[5]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[2]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[0]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[3]",
					"strict" : false
				},
				{
					"name" : "LMS_DIQ2_D[1]",
					"strict" : false
				},
				{
					"name" : "PWR_SRC",
					"strict" : false
				},
				{
					"name" : "BOM_VER[2]",
					"strict" : false
				},
				{
					"name" : "BOM_VER[1]",
					"strict" : false
				},
				{
					"name" : "BOM_VER[0]",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tms",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tck",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tdi",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tdo",
					"strict" : false
				}
			]
		}
	]
}