LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.std_logic_signed.all;

ENTITY arithmetic_logic_unit is
	port (
		sel: in std_logic_vector(2 downto 0);
		A, B: in std_logic_vector(31 downto 0);
		F: out std_logic_vector(31 downto 0)
	);
end arithmetic_logic_unit;

ARCHITECTURE arc OF arithmetic_logic_unit IS

begin
	
end arc;