
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000068  00800100  0000208e  00002102  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000208e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a8  00800168  000020f6  0000216a  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  0000216a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003c5  00000000  00000000  0000220a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001609  00000000  00000000  000025cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000856  00000000  00000000  00003bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010ae  00000000  00000000  0000442e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002a0  00000000  00000000  000054dc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000053a  00000000  00000000  0000577c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000500  00000000  00000000  00005cb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000018  00000000  00000000  000061b6  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 90 01 	jmp	0x320	; 0x320 <__ctors_end>
       4:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
       8:	0c 94 f9 01 	jmp	0x3f2	; 0x3f2 <__vector_2>
       c:	0c 94 aa 03 	jmp	0x754	; 0x754 <__vector_3>
      10:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      14:	0c 94 e6 07 	jmp	0xfcc	; 0xfcc <__vector_5>
      18:	0c 94 74 07 	jmp	0xee8	; 0xee8 <__vector_6>
      1c:	0c 94 80 07 	jmp	0xf00	; 0xf00 <__vector_7>
      20:	0c 94 93 07 	jmp	0xf26	; 0xf26 <__vector_8>
      24:	0c 94 65 07 	jmp	0xeca	; 0xeca <__vector_9>
      28:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      2c:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      30:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      34:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      38:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      3c:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      40:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      44:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      48:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      4c:	0c 94 50 04 	jmp	0x8a0	; 0x8a0 <__vector_19>
      50:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      54:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>
      58:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__bad_interrupt>

0000005c <__c.1689>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1661>:
      78:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 52 20 69     .Motor Speed R i
      88:	73 20 6e 6f 77 20 25 64 00                          s now %d.

00000091 <__c.1659>:
      91:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 52 20 28     .Motor Speed R (
      a1:	6d 61 78 3d 25 64 29 3a 00                          max=%d):.

000000aa <__c.1657>:
      aa:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 4c 20 69     .Motor Speed L i
      ba:	73 20 6e 6f 77 20 25 64 00                          s now %d.

000000c3 <__c.1655>:
      c3:	0a 4d 6f 74 6f 72 20 53 70 65 65 64 20 4c 20 28     .Motor Speed L (
      d3:	6d 61 78 3d 25 64 29 3a 00                          max=%d):.

000000dc <__c.1639>:
      dc:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

000000ea <__c.1627>:
      ea:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      fa:	65 61 73 65 64 00                                   eased.

00000100 <__c.1611>:
     100:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
     110:	65 61 73 65 64 00                                   eased.

00000116 <__c.1609>:
     116:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 46     .Current Mode (F
     126:	2f 57 29 3d 20 25 64 00                             /W)= %d.

0000012e <__c.1607>:
     12e:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 54     .Current Mode (T
     13e:	2f 57 29 20 3d 20 25 64 00                          /W) = %d.

00000147 <__c.1826>:
     147:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000014f <__c.1824>:
     14f:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
     15f:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

0000016d <__c.1822>:
     16d:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

00000178 <__c.1811>:
     178:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     188:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     198:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     1a8:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     1b8:	6c 65 64 00                                         led.

000001bc <__c.1755>:
     1bc:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     1cc:	53 45 54 53 3a 20 00                                SETS: .

000001d3 <__c.1743>:
     1d3:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     1e3:	44 43 3a 20 00                                      DC: .

000001e8 <__c.1737>:
     1e8:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     1f8:	44 43 3a 20 00                                      DC: .

000001fd <__c.1583>:
     1fd:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     20d:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

00000218 <__c.1645>:
     218:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     228:	64 6f 6e 65 5d 00                                   done].

0000022e <__c.1643>:
     22e:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     23e:	74 61 72 74 2e 00                                   tart..

00000244 <__c.1574>:
     244:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000024c <__c.1567>:
     24c:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     25c:	69 6d 65 72 31 00                                   imer1.

00000262 <__c.1558>:
     262:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

0000026c <__c.1518>:
     26c:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000274 <__c.1510>:
     274:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     284:	69 6d 65 72 32 00                                   imer2.

0000028a <__c.1680>:
     28a:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     29a:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2aa:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002b8 <__c.1665>:
     2b8:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     2c8:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2d8:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002e6 <__c.1643>:
     2e6:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     2f6:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     306:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000314 <__c.1957>:
     314:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

00000320 <__ctors_end>:
     320:	11 24       	eor	r1, r1
     322:	1f be       	out	0x3f, r1	; 63
     324:	cf ef       	ldi	r28, 0xFF	; 255
     326:	d4 e0       	ldi	r29, 0x04	; 4
     328:	de bf       	out	0x3e, r29	; 62
     32a:	cd bf       	out	0x3d, r28	; 61

0000032c <__do_copy_data>:
     32c:	11 e0       	ldi	r17, 0x01	; 1
     32e:	a0 e0       	ldi	r26, 0x00	; 0
     330:	b1 e0       	ldi	r27, 0x01	; 1
     332:	ee e8       	ldi	r30, 0x8E	; 142
     334:	f0 e2       	ldi	r31, 0x20	; 32
     336:	02 c0       	rjmp	.+4      	; 0x33c <.do_copy_data_start>

00000338 <.do_copy_data_loop>:
     338:	05 90       	lpm	r0, Z+
     33a:	0d 92       	st	X+, r0

0000033c <.do_copy_data_start>:
     33c:	a8 36       	cpi	r26, 0x68	; 104
     33e:	b1 07       	cpc	r27, r17
     340:	d9 f7       	brne	.-10     	; 0x338 <.do_copy_data_loop>

00000342 <__do_clear_bss>:
     342:	12 e0       	ldi	r17, 0x02	; 2
     344:	a8 e6       	ldi	r26, 0x68	; 104
     346:	b1 e0       	ldi	r27, 0x01	; 1
     348:	01 c0       	rjmp	.+2      	; 0x34c <.do_clear_bss_start>

0000034a <.do_clear_bss_loop>:
     34a:	1d 92       	st	X+, r1

0000034c <.do_clear_bss_start>:
     34c:	a0 31       	cpi	r26, 0x10	; 16
     34e:	b1 07       	cpc	r27, r17
     350:	e1 f7       	brne	.-8      	; 0x34a <.do_clear_bss_loop>
     352:	0e 94 ae 02 	call	0x55c	; 0x55c <main>
     356:	0c 94 45 10 	jmp	0x208a	; 0x208a <_exit>

0000035a <__bad_interrupt>:
     35a:	0c 94 cf 01 	jmp	0x39e	; 0x39e <__vector_default>

0000035e <clock_init>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>


void clock_init(void) {
     35e:	80 e0       	ldi	r24, 0x00	; 0
     360:	90 e0       	ldi	r25, 0x00	; 0
     362:	20 e8       	ldi	r18, 0x80	; 128
     364:	0f b6       	in	r0, 0x3f	; 63
     366:	f8 94       	cli
     368:	20 93 61 00 	sts	0x0061, r18
     36c:	80 93 61 00 	sts	0x0061, r24
     370:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     372:	08 95       	ret

00000374 <joy_init>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

void joy_init(void) {
     374:	84 b1       	in	r24, 0x04	; 4
     376:	8f 72       	andi	r24, 0x2F	; 47
     378:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     37a:	8d b1       	in	r24, 0x0d	; 13
     37c:	83 7f       	andi	r24, 0xF3	; 243
     37e:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     380:	85 b1       	in	r24, 0x05	; 5
     382:	80 6d       	ori	r24, 0xD0	; 208
     384:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     386:	8e b1       	in	r24, 0x0e	; 14
     388:	8c 60       	ori	r24, 0x0C	; 12
     38a:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     38c:	80 ec       	ldi	r24, 0xC0	; 192
     38e:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     390:	80 ed       	ldi	r24, 0xD0	; 208
     392:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     396:	8c e0       	ldi	r24, 0x0C	; 12
     398:	80 93 6b 00 	sts	0x006B, r24
	
}
     39c:	08 95       	ret

0000039e <__vector_default>:
		
		}
	}	
} 
		
ISR(BADISR_vect) {
     39e:	1f 92       	push	r1
     3a0:	0f 92       	push	r0
     3a2:	0f b6       	in	r0, 0x3f	; 63
     3a4:	0f 92       	push	r0
     3a6:	11 24       	eor	r1, r1
     3a8:	2f 93       	push	r18
     3aa:	3f 93       	push	r19
     3ac:	4f 93       	push	r20
     3ae:	5f 93       	push	r21
     3b0:	6f 93       	push	r22
     3b2:	7f 93       	push	r23
     3b4:	8f 93       	push	r24
     3b6:	9f 93       	push	r25
     3b8:	af 93       	push	r26
     3ba:	bf 93       	push	r27
     3bc:	ef 93       	push	r30
     3be:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     3c0:	8c e5       	ldi	r24, 0x5C	; 92
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	9f 93       	push	r25
     3c6:	8f 93       	push	r24
     3c8:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
}
     3d0:	ff 91       	pop	r31
     3d2:	ef 91       	pop	r30
     3d4:	bf 91       	pop	r27
     3d6:	af 91       	pop	r26
     3d8:	9f 91       	pop	r25
     3da:	8f 91       	pop	r24
     3dc:	7f 91       	pop	r23
     3de:	6f 91       	pop	r22
     3e0:	5f 91       	pop	r21
     3e2:	4f 91       	pop	r20
     3e4:	3f 91       	pop	r19
     3e6:	2f 91       	pop	r18
     3e8:	0f 90       	pop	r0
     3ea:	0f be       	out	0x3f, r0	; 63
     3ec:	0f 90       	pop	r0
     3ee:	1f 90       	pop	r1
     3f0:	18 95       	reti

000003f2 <__vector_2>:
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
	
}

ISR(PCINT0_vect) {
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	2f 93       	push	r18
     3fe:	3f 93       	push	r19
     400:	4f 93       	push	r20
     402:	5f 93       	push	r21
     404:	6f 93       	push	r22
     406:	7f 93       	push	r23
     408:	8f 93       	push	r24
     40a:	9f 93       	push	r25
     40c:	af 93       	push	r26
     40e:	bf 93       	push	r27
     410:	cf 93       	push	r28
     412:	df 93       	push	r29
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
     418:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
     41a:	80 95       	com	r24
     41c:	c8 2f       	mov	r28, r24
     41e:	d0 e0       	ldi	r29, 0x00	; 0
     420:	ce 01       	movw	r24, r28
     422:	8c 70       	andi	r24, 0x0C	; 12
     424:	90 70       	andi	r25, 0x00	; 0
     426:	89 2b       	or	r24, r25
     428:	e1 f1       	breq	.+120    	; 0x4a2 <__vector_2+0xb0>
		if (iPINE&(1<<2)) {// Left
     42a:	c2 ff       	sbrs	r28, 2
     42c:	1b c0       	rjmp	.+54     	; 0x464 <__vector_2+0x72>
			if (c_mode!=WAIT)
     42e:	80 91 f7 01 	lds	r24, 0x01F7
     432:	88 23       	and	r24, r24
     434:	19 f0       	breq	.+6      	; 0x43c <__vector_2+0x4a>
				c_mode=WAIT;
     436:	10 92 f7 01 	sts	0x01F7, r1
     43a:	05 c0       	rjmp	.+10     	; 0x446 <__vector_2+0x54>
			else {
				initial=true;
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	80 93 09 02 	sts	0x0209, r24
				c_mode=TEST;
     442:	80 93 f7 01 	sts	0x01F7, r24
			}
				
			printf_P(PSTR("\nCurrent Mode (T/W) = %d"),c_mode);
     446:	80 91 f7 01 	lds	r24, 0x01F7
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	9f 93       	push	r25
     44e:	8f 93       	push	r24
     450:	8e e2       	ldi	r24, 0x2E	; 46
     452:	91 e0       	ldi	r25, 0x01	; 1
     454:	9f 93       	push	r25
     456:	8f 93       	push	r24
     458:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     45c:	0f 90       	pop	r0
     45e:	0f 90       	pop	r0
     460:	0f 90       	pop	r0
     462:	0f 90       	pop	r0
		}
		if (iPINE&(1<<3)) {// Right
     464:	c3 ff       	sbrs	r28, 3
     466:	25 c0       	rjmp	.+74     	; 0x4b2 <__vector_2+0xc0>
			if (c_mode!=WAIT)
     468:	80 91 f7 01 	lds	r24, 0x01F7
     46c:	88 23       	and	r24, r24
     46e:	19 f0       	breq	.+6      	; 0x476 <__vector_2+0x84>
				c_mode=WAIT;
     470:	10 92 f7 01 	sts	0x01F7, r1
     474:	06 c0       	rjmp	.+12     	; 0x482 <__vector_2+0x90>
			else {
				initial=true;
     476:	81 e0       	ldi	r24, 0x01	; 1
     478:	80 93 09 02 	sts	0x0209, r24
				c_mode=FOLLOW;
     47c:	82 e0       	ldi	r24, 0x02	; 2
     47e:	80 93 f7 01 	sts	0x01F7, r24
			}
				
			printf_P(PSTR("\nCurrent Mode (F/W)= %d"),c_mode);
     482:	80 91 f7 01 	lds	r24, 0x01F7
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	9f 93       	push	r25
     48a:	8f 93       	push	r24
     48c:	86 e1       	ldi	r24, 0x16	; 22
     48e:	91 e0       	ldi	r25, 0x01	; 1
     490:	9f 93       	push	r25
     492:	8f 93       	push	r24
     494:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     498:	0f 90       	pop	r0
     49a:	0f 90       	pop	r0
     49c:	0f 90       	pop	r0
     49e:	0f 90       	pop	r0
     4a0:	08 c0       	rjmp	.+16     	; 0x4b2 <__vector_2+0xc0>
		}
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     4a2:	80 e0       	ldi	r24, 0x00	; 0
     4a4:	91 e0       	ldi	r25, 0x01	; 1
     4a6:	9f 93       	push	r25
     4a8:	8f 93       	push	r24
     4aa:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     4ae:	0f 90       	pop	r0
     4b0:	0f 90       	pop	r0
}
     4b2:	ff 91       	pop	r31
     4b4:	ef 91       	pop	r30
     4b6:	df 91       	pop	r29
     4b8:	cf 91       	pop	r28
     4ba:	bf 91       	pop	r27
     4bc:	af 91       	pop	r26
     4be:	9f 91       	pop	r25
     4c0:	8f 91       	pop	r24
     4c2:	7f 91       	pop	r23
     4c4:	6f 91       	pop	r22
     4c6:	5f 91       	pop	r21
     4c8:	4f 91       	pop	r20
     4ca:	3f 91       	pop	r19
     4cc:	2f 91       	pop	r18
     4ce:	0f 90       	pop	r0
     4d0:	0f be       	out	0x3f, r0	; 63
     4d2:	0f 90       	pop	r0
     4d4:	1f 90       	pop	r1
     4d6:	18 95       	reti

000004d8 <init>:
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
}

void init(void) {
     4d8:	f8 94       	cli
	cli();
	power_lcd_disable();
     4da:	e4 e6       	ldi	r30, 0x64	; 100
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	80 81       	ld	r24, Z
     4e0:	80 61       	ori	r24, 0x10	; 16
     4e2:	80 83       	st	Z, r24
	power_spi_disable();
     4e4:	80 81       	ld	r24, Z
     4e6:	84 60       	ori	r24, 0x04	; 4
     4e8:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	90 e0       	ldi	r25, 0x00	; 0
     4ee:	20 e8       	ldi	r18, 0x80	; 128
     4f0:	0f b6       	in	r0, 0x3f	; 63
     4f2:	f8 94       	cli
     4f4:	20 93 61 00 	sts	0x0061, r18
     4f8:	80 93 61 00 	sts	0x0061, r24
     4fc:	0f be       	out	0x3f, r0	; 63
	}
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     4fe:	84 b1       	in	r24, 0x04	; 4
     500:	8f 72       	andi	r24, 0x2F	; 47
     502:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     504:	8d b1       	in	r24, 0x0d	; 13
     506:	83 7f       	andi	r24, 0xF3	; 243
     508:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     50a:	85 b1       	in	r24, 0x05	; 5
     50c:	80 6d       	ori	r24, 0xD0	; 208
     50e:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     510:	8e b1       	in	r24, 0x0e	; 14
     512:	8c 60       	ori	r24, 0x0C	; 12
     514:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     516:	80 ec       	ldi	r24, 0xC0	; 192
     518:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     51a:	80 ed       	ldi	r24, 0xD0	; 208
     51c:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     520:	8c e0       	ldi	r24, 0x0C	; 12
     522:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	joy_init();
	usart_init();
     526:	0e 94 3c 07 	call	0xe78	; 0xe78 <usart_init>
	adc_init();
     52a:	0e 94 9f 04 	call	0x93e	; 0x93e <adc_init>
	timers_init();
     52e:	0e 94 6d 08 	call	0x10da	; 0x10da <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     532:	8a b1       	in	r24, 0x0a	; 10
     534:	8a 6a       	ori	r24, 0xAA	; 170
     536:	8a b9       	out	0x0a, r24	; 10
	motor_mode(MOTOR_L_FWD,LEFT);
     538:	60 e0       	ldi	r22, 0x00	; 0
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	0e 94 74 09 	call	0x12e8	; 0x12e8 <motor_mode>
	motor_mode(MOTOR_R_FWD,RIGHT);
     540:	61 e0       	ldi	r22, 0x01	; 1
     542:	81 e0       	ldi	r24, 0x01	; 1
     544:	0e 94 74 09 	call	0x12e8	; 0x12e8 <motor_mode>
	sei();
     548:	78 94       	sei
	printf_P(PSTR("\nInit: Done\n\n"));
     54a:	8c ed       	ldi	r24, 0xDC	; 220
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	9f 93       	push	r25
     550:	8f 93       	push	r24
     552:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
}
     55a:	08 95       	ret

0000055c <main>:



int main(void) {
     55c:	2f 92       	push	r2
     55e:	3f 92       	push	r3
     560:	4f 92       	push	r4
     562:	5f 92       	push	r5
     564:	6f 92       	push	r6
     566:	7f 92       	push	r7
     568:	8f 92       	push	r8
     56a:	9f 92       	push	r9
     56c:	af 92       	push	r10
     56e:	bf 92       	push	r11
     570:	cf 92       	push	r12
     572:	df 92       	push	r13
     574:	ef 92       	push	r14
     576:	ff 92       	push	r15
     578:	0f 93       	push	r16
     57a:	1f 93       	push	r17
     57c:	df 93       	push	r29
     57e:	cf 93       	push	r28
     580:	00 d0       	rcall	.+0      	; 0x582 <main+0x26>
     582:	cd b7       	in	r28, 0x3d	; 61
     584:	de b7       	in	r29, 0x3e	; 62
	init();
     586:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <init>
	c_mode=WAIT;
     58a:	10 92 f7 01 	sts	0x01F7, r1
	initial=true;
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	80 93 09 02 	sts	0x0209, r24
	
	motor_set_speed(0,LEFT);
     594:	60 e0       	ldi	r22, 0x00	; 0
     596:	80 e0       	ldi	r24, 0x00	; 0
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
	motor_set_speed(0,RIGHT);
     59e:	61 e0       	ldi	r22, 0x01	; 1
     5a0:	80 e0       	ldi	r24, 0x00	; 0
     5a2:	90 e0       	ldi	r25, 0x00	; 0
     5a4:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
			uint16_t sp;
			
			motor_mode(MOTOR_L_FWD,LEFT);
			motor_mode(MOTOR_R_FWD,RIGHT);				
			
			printf_P(PSTR("\nMotor Speed L (max=%d):"),UINT16_MAX);
     5a8:	aa 24       	eor	r10, r10
     5aa:	aa 94       	dec	r10
     5ac:	ba 2c       	mov	r11, r10
			scanf("%d",&sp);
     5ae:	6e 01       	movw	r12, r28
     5b0:	08 94       	sec
     5b2:	c1 1c       	adc	r12, r1
     5b4:	d1 1c       	adc	r13, r1
			motor_set_speed(sp,LEFT);
			printf_P(PSTR("\nMotor Speed L is now %d"),motor_get_speed(LEFT));
     5b6:	fa ea       	ldi	r31, 0xAA	; 170
     5b8:	2f 2e       	mov	r2, r31
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	3f 2e       	mov	r3, r31
			
			printf_P(PSTR("\nMotor Speed R (max=%d):"),UINT16_MAX);
     5be:	e1 e9       	ldi	r30, 0x91	; 145
     5c0:	4e 2e       	mov	r4, r30
     5c2:	e0 e0       	ldi	r30, 0x00	; 0
     5c4:	5e 2e       	mov	r5, r30
			scanf("%x",&sp);
     5c6:	76 e2       	ldi	r23, 0x26	; 38
     5c8:	67 2e       	mov	r6, r23
     5ca:	71 e0       	ldi	r23, 0x01	; 1
     5cc:	77 2e       	mov	r7, r23
			motor_set_speed(sp,RIGHT);
			printf_P(PSTR("\nMotor Speed R is now %d"),motor_get_speed(RIGHT));
     5ce:	68 e7       	ldi	r22, 0x78	; 120
     5d0:	86 2e       	mov	r8, r22
     5d2:	60 e0       	ldi	r22, 0x00	; 0
     5d4:	96 2e       	mov	r9, r22
	
	motor_set_speed(0,LEFT);
	motor_set_speed(0,RIGHT);
		
	for(;;) {
		if		(c_mode==FOLLOW) {	
     5d6:	80 91 f7 01 	lds	r24, 0x01F7
     5da:	82 30       	cpi	r24, 0x02	; 2
     5dc:	09 f0       	breq	.+2      	; 0x5e0 <main+0x84>
     5de:	6f c0       	rjmp	.+222    	; 0x6be <main+0x162>
			if (initial) {
     5e0:	80 91 09 02 	lds	r24, 0x0209
     5e4:	88 23       	and	r24, r24
     5e6:	61 f0       	breq	.+24     	; 0x600 <main+0xa4>
				lf_full_speed();
     5e8:	0e 94 15 09 	call	0x122a	; 0x122a <lf_full_speed>
				printf("\nInitialize Speed.");
     5ec:	80 e0       	ldi	r24, 0x00	; 0
     5ee:	91 e0       	ldi	r25, 0x01	; 1
     5f0:	9f 93       	push	r25
     5f2:	8f 93       	push	r24
     5f4:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
				initial=false;
     5f8:	10 92 09 02 	sts	0x0209, r1
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
			}
			uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
     600:	80 e0       	ldi	r24, 0x00	; 0
     602:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
     606:	8c 01       	movw	r16, r24
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
     60e:	7c 01       	movw	r14, r24
			printf("\nML: %X",c_speed[0]);
     610:	1f 93       	push	r17
     612:	0f 93       	push	r16
     614:	83 e1       	ldi	r24, 0x13	; 19
     616:	91 e0       	ldi	r25, 0x01	; 1
     618:	9f 93       	push	r25
     61a:	8f 93       	push	r24
     61c:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
			printf("\nMR: %X",c_speed[1]);
     620:	ff 92       	push	r15
     622:	ef 92       	push	r14
     624:	8b e1       	ldi	r24, 0x1B	; 27
     626:	91 e0       	ldi	r25, 0x01	; 1
     628:	9f 93       	push	r25
     62a:	8f 93       	push	r24
     62c:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
			print_adc_values();
     630:	0e 94 dc 05 	call	0xbb8	; 0xbb8 <print_adc_values>
	
			uint16_t adc_val_mixed [2] = {	adc_get_val(0) + adc_get_val(1) * LF_ADC_MIX_WIEGHT,	\
     634:	80 e0       	ldi	r24, 0x00	; 0
     636:	0e 94 20 04 	call	0x840	; 0x840 <adc_get_val>
     63a:	8c 01       	movw	r16, r24
     63c:	81 e0       	ldi	r24, 0x01	; 1
     63e:	0e 94 20 04 	call	0x840	; 0x840 <adc_get_val>
     642:	7c 01       	movw	r14, r24
     644:	ee 0c       	add	r14, r14
     646:	ff 1c       	adc	r15, r15
     648:	ee 0c       	add	r14, r14
     64a:	ff 1c       	adc	r15, r15
     64c:	e8 0e       	add	r14, r24
     64e:	f9 1e       	adc	r15, r25
     650:	e0 0e       	add	r14, r16
     652:	f1 1e       	adc	r15, r17
     654:	83 e0       	ldi	r24, 0x03	; 3
     656:	0e 94 20 04 	call	0x840	; 0x840 <adc_get_val>
     65a:	8c 01       	movw	r16, r24
     65c:	82 e0       	ldi	r24, 0x02	; 2
     65e:	0e 94 20 04 	call	0x840	; 0x840 <adc_get_val>
     662:	9c 01       	movw	r18, r24
     664:	22 0f       	add	r18, r18
     666:	33 1f       	adc	r19, r19
     668:	22 0f       	add	r18, r18
     66a:	33 1f       	adc	r19, r19
     66c:	28 0f       	add	r18, r24
     66e:	39 1f       	adc	r19, r25
     670:	20 0f       	add	r18, r16
     672:	31 1f       	adc	r19, r17
											adc_get_val(3) + adc_get_val(2) * LF_ADC_MIX_WIEGHT	};

			if (adc_val_mixed[0]>adc_val_mixed[1])
     674:	8d b7       	in	r24, 0x3d	; 61
     676:	9e b7       	in	r25, 0x3e	; 62
     678:	08 96       	adiw	r24, 0x08	; 8
     67a:	0f b6       	in	r0, 0x3f	; 63
     67c:	f8 94       	cli
     67e:	9e bf       	out	0x3e, r25	; 62
     680:	0f be       	out	0x3f, r0	; 63
     682:	8d bf       	out	0x3d, r24	; 61
     684:	2e 15       	cp	r18, r14
     686:	3f 05       	cpc	r19, r15
     688:	28 f4       	brcc	.+10     	; 0x694 <main+0x138>
				lf_turn_inc(-LF_INC);
     68a:	6c e9       	ldi	r22, 0x9C	; 156
     68c:	7f ef       	ldi	r23, 0xFF	; 255
     68e:	8f ef       	ldi	r24, 0xFF	; 255
     690:	9f ef       	ldi	r25, 0xFF	; 255
     692:	07 c0       	rjmp	.+14     	; 0x6a2 <main+0x146>
			else if (adc_val_mixed[1]>adc_val_mixed[0])
     694:	e2 16       	cp	r14, r18
     696:	f3 06       	cpc	r15, r19
     698:	38 f4       	brcc	.+14     	; 0x6a8 <main+0x14c>
				lf_turn_inc(LF_INC);
     69a:	64 e6       	ldi	r22, 0x64	; 100
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	0e 94 97 08 	call	0x112e	; 0x112e <lf_turn_inc>
     6a6:	02 c0       	rjmp	.+4      	; 0x6ac <main+0x150>
			else
				lf_full_speed();
     6a8:	0e 94 15 09 	call	0x122a	; 0x122a <lf_full_speed>
     6ac:	88 e5       	ldi	r24, 0x58	; 88
     6ae:	9b e1       	ldi	r25, 0x1B	; 27
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     6b0:	e8 ec       	ldi	r30, 0xC8	; 200
     6b2:	f0 e0       	ldi	r31, 0x00	; 0
     6b4:	31 97       	sbiw	r30, 0x01	; 1
     6b6:	f1 f7       	brne	.-4      	; 0x6b4 <main+0x158>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6b8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6ba:	d1 f7       	brne	.-12     	; 0x6b0 <main+0x154>
     6bc:	8c cf       	rjmp	.-232    	; 0x5d6 <main+0x7a>

			_delay_ms(700);
			// do at every adc calc or pwm vector.
		}
		else if	(c_mode==TEST) {
     6be:	81 30       	cpi	r24, 0x01	; 1
     6c0:	09 f0       	breq	.+2      	; 0x6c4 <main+0x168>
     6c2:	89 cf       	rjmp	.-238    	; 0x5d6 <main+0x7a>
			uint16_t sp;
			
			motor_mode(MOTOR_L_FWD,LEFT);
     6c4:	60 e0       	ldi	r22, 0x00	; 0
     6c6:	0e 94 74 09 	call	0x12e8	; 0x12e8 <motor_mode>
			motor_mode(MOTOR_R_FWD,RIGHT);				
     6ca:	61 e0       	ldi	r22, 0x01	; 1
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	0e 94 74 09 	call	0x12e8	; 0x12e8 <motor_mode>
			
			printf_P(PSTR("\nMotor Speed L (max=%d):"),UINT16_MAX);
     6d2:	bf 92       	push	r11
     6d4:	af 92       	push	r10
     6d6:	83 ec       	ldi	r24, 0xC3	; 195
     6d8:	90 e0       	ldi	r25, 0x00	; 0
     6da:	9f 93       	push	r25
     6dc:	8f 93       	push	r24
     6de:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
			scanf("%d",&sp);
     6e2:	df 92       	push	r13
     6e4:	cf 92       	push	r12
     6e6:	83 e2       	ldi	r24, 0x23	; 35
     6e8:	91 e0       	ldi	r25, 0x01	; 1
     6ea:	9f 93       	push	r25
     6ec:	8f 93       	push	r24
     6ee:	0e 94 4c 0a 	call	0x1498	; 0x1498 <scanf>
			motor_set_speed(sp,LEFT);
     6f2:	60 e0       	ldi	r22, 0x00	; 0
     6f4:	89 81       	ldd	r24, Y+1	; 0x01
     6f6:	9a 81       	ldd	r25, Y+2	; 0x02
     6f8:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
			printf_P(PSTR("\nMotor Speed L is now %d"),motor_get_speed(LEFT));
     6fc:	80 e0       	ldi	r24, 0x00	; 0
     6fe:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
     702:	9f 93       	push	r25
     704:	8f 93       	push	r24
     706:	3f 92       	push	r3
     708:	2f 92       	push	r2
     70a:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
			
			printf_P(PSTR("\nMotor Speed R (max=%d):"),UINT16_MAX);
     70e:	bf 92       	push	r11
     710:	af 92       	push	r10
     712:	5f 92       	push	r5
     714:	4f 92       	push	r4
     716:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
			scanf("%x",&sp);
     71a:	df 92       	push	r13
     71c:	cf 92       	push	r12
     71e:	7f 92       	push	r7
     720:	6f 92       	push	r6
     722:	0e 94 4c 0a 	call	0x1498	; 0x1498 <scanf>
			motor_set_speed(sp,RIGHT);
     726:	61 e0       	ldi	r22, 0x01	; 1
     728:	89 81       	ldd	r24, Y+1	; 0x01
     72a:	9a 81       	ldd	r25, Y+2	; 0x02
     72c:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
			printf_P(PSTR("\nMotor Speed R is now %d"),motor_get_speed(RIGHT));
     730:	81 e0       	ldi	r24, 0x01	; 1
     732:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
     736:	9f 93       	push	r25
     738:	8f 93       	push	r24
     73a:	9f 92       	push	r9
     73c:	8f 92       	push	r8
     73e:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     742:	8d b7       	in	r24, 0x3d	; 61
     744:	9e b7       	in	r25, 0x3e	; 62
     746:	48 96       	adiw	r24, 0x18	; 24
     748:	0f b6       	in	r0, 0x3f	; 63
     74a:	f8 94       	cli
     74c:	9e bf       	out	0x3e, r25	; 62
     74e:	0f be       	out	0x3f, r0	; 63
     750:	8d bf       	out	0x3d, r24	; 61
     752:	41 cf       	rjmp	.-382    	; 0x5d6 <main+0x7a>

00000754 <__vector_3>:
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
}

ISR(PCINT1_vect) {
     754:	1f 92       	push	r1
     756:	0f 92       	push	r0
     758:	0f b6       	in	r0, 0x3f	; 63
     75a:	0f 92       	push	r0
     75c:	11 24       	eor	r1, r1
     75e:	1f 93       	push	r17
     760:	2f 93       	push	r18
     762:	3f 93       	push	r19
     764:	4f 93       	push	r20
     766:	5f 93       	push	r21
     768:	6f 93       	push	r22
     76a:	7f 93       	push	r23
     76c:	8f 93       	push	r24
     76e:	9f 93       	push	r25
     770:	af 93       	push	r26
     772:	bf 93       	push	r27
     774:	ef 93       	push	r30
     776:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
     778:	93 b1       	in	r25, 0x03	; 3
     77a:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
     77c:	19 2f       	mov	r17, r25
     77e:	89 2f       	mov	r24, r25
     780:	80 7d       	andi	r24, 0xD0	; 208
     782:	b9 f0       	breq	.+46     	; 0x7b2 <__vector_3+0x5e>
		if (iPINB&(1<<7)) {// Down
     784:	97 ff       	sbrs	r25, 7
     786:	06 c0       	rjmp	.+12     	; 0x794 <__vector_3+0x40>
			adc_calibrate_update();
     788:	0e 94 16 05 	call	0xa2c	; 0xa2c <adc_calibrate_update>
			print_adc_calibration();
     78c:	0e 94 91 05 	call	0xb22	; 0xb22 <print_adc_calibration>
			print_adc_values();
     790:	0e 94 dc 05 	call	0xbb8	; 0xbb8 <print_adc_values>
		}
		if (iPINB&(1<<4)) {// In
     794:	14 ff       	sbrs	r17, 4
     796:	04 c0       	rjmp	.+8      	; 0x7a0 <__vector_3+0x4c>
			print_adc_calibration();
     798:	0e 94 91 05 	call	0xb22	; 0xb22 <print_adc_calibration>
			print_adc_values();
     79c:	0e 94 dc 05 	call	0xbb8	; 0xbb8 <print_adc_values>
		}
		if (iPINB&(1<<6)) {// Up
     7a0:	16 ff       	sbrs	r17, 6
     7a2:	0f c0       	rjmp	.+30     	; 0x7c2 <__vector_3+0x6e>
			adc_calibrate_clear();
     7a4:	0e 94 31 04 	call	0x862	; 0x862 <adc_calibrate_clear>
			print_adc_calibration();
     7a8:	0e 94 91 05 	call	0xb22	; 0xb22 <print_adc_calibration>
			print_adc_values();
     7ac:	0e 94 dc 05 	call	0xbb8	; 0xbb8 <print_adc_values>
     7b0:	08 c0       	rjmp	.+16     	; 0x7c2 <__vector_3+0x6e>
		}
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     7b2:	8a ee       	ldi	r24, 0xEA	; 234
     7b4:	90 e0       	ldi	r25, 0x00	; 0
     7b6:	9f 93       	push	r25
     7b8:	8f 93       	push	r24
     7ba:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     7be:	0f 90       	pop	r0
     7c0:	0f 90       	pop	r0
}
     7c2:	ff 91       	pop	r31
     7c4:	ef 91       	pop	r30
     7c6:	bf 91       	pop	r27
     7c8:	af 91       	pop	r26
     7ca:	9f 91       	pop	r25
     7cc:	8f 91       	pop	r24
     7ce:	7f 91       	pop	r23
     7d0:	6f 91       	pop	r22
     7d2:	5f 91       	pop	r21
     7d4:	4f 91       	pop	r20
     7d6:	3f 91       	pop	r19
     7d8:	2f 91       	pop	r18
     7da:	1f 91       	pop	r17
     7dc:	0f 90       	pop	r0
     7de:	0f be       	out	0x3f, r0	; 63
     7e0:	0f 90       	pop	r0
     7e2:	1f 90       	pop	r1
     7e4:	18 95       	reti

000007e6 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     7e6:	ef 92       	push	r14
     7e8:	ff 92       	push	r15
     7ea:	0f 93       	push	r16
     7ec:	1f 93       	push	r17
     7ee:	cf 93       	push	r28
     7f0:	df 93       	push	r29
     7f2:	c7 e0       	ldi	r28, 0x07	; 7
     7f4:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     7f6:	a1 e0       	ldi	r26, 0x01	; 1
     7f8:	ea 2e       	mov	r14, r26
     7fa:	f1 2c       	mov	r15, r1
     7fc:	08 2f       	mov	r16, r24
     7fe:	10 e0       	ldi	r17, 0x00	; 0
     800:	c7 01       	movw	r24, r14
     802:	0c 2e       	mov	r0, r28
     804:	02 c0       	rjmp	.+4      	; 0x80a <print_bin+0x24>
     806:	88 0f       	add	r24, r24
     808:	99 1f       	adc	r25, r25
     80a:	0a 94       	dec	r0
     80c:	e2 f7       	brpl	.-8      	; 0x806 <print_bin+0x20>
     80e:	80 23       	and	r24, r16
     810:	91 23       	and	r25, r17
     812:	0c 2e       	mov	r0, r28
     814:	02 c0       	rjmp	.+4      	; 0x81a <print_bin+0x34>
     816:	95 95       	asr	r25
     818:	87 95       	ror	r24
     81a:	0a 94       	dec	r0
     81c:	e2 f7       	brpl	.-8      	; 0x816 <print_bin+0x30>
     81e:	c0 96       	adiw	r24, 0x30	; 48
     820:	0e 94 45 0a 	call	0x148a	; 0x148a <putchar>
     824:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     826:	8f ef       	ldi	r24, 0xFF	; 255
     828:	cf 3f       	cpi	r28, 0xFF	; 255
     82a:	d8 07       	cpc	r29, r24
     82c:	49 f7       	brne	.-46     	; 0x800 <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     82e:	df 91       	pop	r29
     830:	cf 91       	pop	r28
     832:	1f 91       	pop	r17
     834:	0f 91       	pop	r16
     836:	ff 90       	pop	r15
     838:	ef 90       	pop	r14
     83a:	08 95       	ret

0000083c <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     83c:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     83e:	08 95       	ret

00000840 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     840:	e8 2f       	mov	r30, r24
     842:	f0 e0       	ldi	r31, 0x00	; 0
     844:	ee 0f       	add	r30, r30
     846:	ff 1f       	adc	r31, r31
     848:	df 01       	movw	r26, r30
     84a:	a1 51       	subi	r26, 0x11	; 17
     84c:	be 4f       	sbci	r27, 0xFE	; 254
     84e:	e8 50       	subi	r30, 0x08	; 8
     850:	fe 4f       	sbci	r31, 0xFE	; 254
     852:	20 81       	ld	r18, Z
     854:	31 81       	ldd	r19, Z+1	; 0x01
     856:	8d 91       	ld	r24, X+
     858:	9c 91       	ld	r25, X
     85a:	28 0f       	add	r18, r24
     85c:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     85e:	c9 01       	movw	r24, r18
     860:	08 95       	ret

00000862 <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     862:	10 92 f9 01 	sts	0x01F9, r1
     866:	10 92 f8 01 	sts	0x01F8, r1
     86a:	10 92 fb 01 	sts	0x01FB, r1
     86e:	10 92 fa 01 	sts	0x01FA, r1
     872:	10 92 fd 01 	sts	0x01FD, r1
     876:	10 92 fc 01 	sts	0x01FC, r1
     87a:	10 92 ff 01 	sts	0x01FF, r1
     87e:	10 92 fe 01 	sts	0x01FE, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     882:	10 92 68 01 	sts	0x0168, r1
}
     886:	08 95       	ret

00000888 <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     888:	ac e7       	ldi	r26, 0x7C	; 124
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	9c 91       	ld	r25, X
     88e:	e7 e3       	ldi	r30, 0x37	; 55
     890:	f1 e0       	ldi	r31, 0x01	; 1
     892:	e8 0f       	add	r30, r24
     894:	f1 1d       	adc	r31, r1
     896:	90 7e       	andi	r25, 0xE0	; 224
     898:	80 81       	ld	r24, Z
     89a:	98 2b       	or	r25, r24
     89c:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     89e:	08 95       	ret

000008a0 <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     8a0:	1f 92       	push	r1
     8a2:	0f 92       	push	r0
     8a4:	0f b6       	in	r0, 0x3f	; 63
     8a6:	0f 92       	push	r0
     8a8:	11 24       	eor	r1, r1
     8aa:	2f 93       	push	r18
     8ac:	3f 93       	push	r19
     8ae:	4f 93       	push	r20
     8b0:	8f 93       	push	r24
     8b2:	9f 93       	push	r25
     8b4:	af 93       	push	r26
     8b6:	bf 93       	push	r27
     8b8:	ef 93       	push	r30
     8ba:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     8bc:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     8c0:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     8c4:	20 91 00 02 	lds	r18, 0x0200
     8c8:	22 23       	and	r18, r18
     8ca:	11 f4       	brne	.+4      	; 0x8d0 <__vector_19+0x30>
     8cc:	e3 e0       	ldi	r30, 0x03	; 3
     8ce:	02 c0       	rjmp	.+4      	; 0x8d4 <__vector_19+0x34>
	else		real_channel = curr_ch-1;
     8d0:	e2 2f       	mov	r30, r18
     8d2:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     8d4:	f0 e0       	ldi	r31, 0x00	; 0
     8d6:	ee 0f       	add	r30, r30
     8d8:	ff 1f       	adc	r31, r31
     8da:	df 01       	movw	r26, r30
     8dc:	a1 51       	subi	r26, 0x11	; 17
     8de:	be 4f       	sbci	r27, 0xFE	; 254
     8e0:	93 2f       	mov	r25, r19
     8e2:	80 e0       	ldi	r24, 0x00	; 0
     8e4:	84 0f       	add	r24, r20
     8e6:	91 1d       	adc	r25, r1
     8e8:	8d 93       	st	X+, r24
     8ea:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     8ec:	ef 5f       	subi	r30, 0xFF	; 255
     8ee:	fd 4f       	sbci	r31, 0xFD	; 253
     8f0:	80 81       	ld	r24, Z
     8f2:	91 81       	ldd	r25, Z+1	; 0x01
     8f4:	01 96       	adiw	r24, 0x01	; 1
     8f6:	91 83       	std	Z+1, r25	; 0x01
     8f8:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     8fa:	82 2f       	mov	r24, r18
     8fc:	8f 5f       	subi	r24, 0xFF	; 255
     8fe:	80 93 00 02 	sts	0x0200, r24
     902:	84 30       	cpi	r24, 0x04	; 4
     904:	10 f0       	brcs	.+4      	; 0x90a <__vector_19+0x6a>
     906:	10 92 00 02 	sts	0x0200, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     90a:	80 91 7c 00 	lds	r24, 0x007C
     90e:	e0 91 00 02 	lds	r30, 0x0200
     912:	f0 e0       	ldi	r31, 0x00	; 0
     914:	e9 5c       	subi	r30, 0xC9	; 201
     916:	fe 4f       	sbci	r31, 0xFE	; 254
     918:	80 7e       	andi	r24, 0xE0	; 224
     91a:	90 81       	ld	r25, Z
     91c:	89 2b       	or	r24, r25
     91e:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     922:	ff 91       	pop	r31
     924:	ef 91       	pop	r30
     926:	bf 91       	pop	r27
     928:	af 91       	pop	r26
     92a:	9f 91       	pop	r25
     92c:	8f 91       	pop	r24
     92e:	4f 91       	pop	r20
     930:	3f 91       	pop	r19
     932:	2f 91       	pop	r18
     934:	0f 90       	pop	r0
     936:	0f be       	out	0x3f, r0	; 63
     938:	0f 90       	pop	r0
     93a:	1f 90       	pop	r1
     93c:	18 95       	reti

0000093e <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     93e:	ef 92       	push	r14
     940:	ff 92       	push	r15
     942:	0f 93       	push	r16
     944:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     946:	8d e6       	ldi	r24, 0x6D	; 109
     948:	91 e0       	ldi	r25, 0x01	; 1
     94a:	9f 93       	push	r25
     94c:	8f 93       	push	r24
     94e:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>

	power_adc_enable();
     952:	e4 e6       	ldi	r30, 0x64	; 100
     954:	f0 e0       	ldi	r31, 0x00	; 0
     956:	80 81       	ld	r24, Z
     958:	8e 7f       	andi	r24, 0xFE	; 254
     95a:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     95c:	0c e7       	ldi	r16, 0x7C	; 124
     95e:	10 e0       	ldi	r17, 0x00	; 0
     960:	f8 01       	movw	r30, r16
     962:	80 81       	ld	r24, Z
     964:	80 64       	ori	r24, 0x40	; 64
     966:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     968:	80 81       	ld	r24, Z
     96a:	8f 77       	andi	r24, 0x7F	; 127
     96c:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     96e:	2a e7       	ldi	r18, 0x7A	; 122
     970:	e2 2e       	mov	r14, r18
     972:	f1 2c       	mov	r15, r1
     974:	f7 01       	movw	r30, r14
     976:	80 81       	ld	r24, Z
     978:	88 6a       	ori	r24, 0xA8	; 168
     97a:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     97c:	80 81       	ld	r24, Z
     97e:	88 7f       	andi	r24, 0xF8	; 248
     980:	86 60       	ori	r24, 0x06	; 6
     982:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     984:	eb e7       	ldi	r30, 0x7B	; 123
     986:	f0 e0       	ldi	r31, 0x00	; 0
     988:	80 81       	ld	r24, Z
     98a:	80 68       	ori	r24, 0x80	; 128
     98c:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     98e:	80 81       	ld	r24, Z
     990:	88 7f       	andi	r24, 0xF8	; 248
     992:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     994:	ee e7       	ldi	r30, 0x7E	; 126
     996:	f0 e0       	ldi	r31, 0x00	; 0
     998:	80 81       	ld	r24, Z
     99a:	80 6f       	ori	r24, 0xF0	; 240
     99c:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     99e:	83 b7       	in	r24, 0x33	; 51
     9a0:	81 7f       	andi	r24, 0xF1	; 241
     9a2:	82 60       	ori	r24, 0x02	; 2
     9a4:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     9a6:	8f e4       	ldi	r24, 0x4F	; 79
     9a8:	91 e0       	ldi	r25, 0x01	; 1
     9aa:	9f 93       	push	r25
     9ac:	8f 93       	push	r24
     9ae:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
	adc_set_channel(curr_ch);
     9b2:	20 91 00 02 	lds	r18, 0x0200

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     9b6:	f8 01       	movw	r30, r16
     9b8:	80 81       	ld	r24, Z
     9ba:	a7 e3       	ldi	r26, 0x37	; 55
     9bc:	b1 e0       	ldi	r27, 0x01	; 1
     9be:	fd 01       	movw	r30, r26
     9c0:	e2 0f       	add	r30, r18
     9c2:	f1 1d       	adc	r31, r1
     9c4:	80 7e       	andi	r24, 0xE0	; 224
     9c6:	90 81       	ld	r25, Z
     9c8:	89 2b       	or	r24, r25
     9ca:	f8 01       	movw	r30, r16
     9cc:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     9ce:	f7 01       	movw	r30, r14
     9d0:	80 81       	ld	r24, Z
     9d2:	80 64       	ori	r24, 0x40	; 64
     9d4:	80 83       	st	Z, r24
     9d6:	80 e0       	ldi	r24, 0x00	; 0
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	01 97       	sbiw	r24, 0x01	; 1
     9dc:	f1 f7       	brne	.-4      	; 0x9da <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     9de:	2f 5f       	subi	r18, 0xFF	; 255
     9e0:	20 93 00 02 	sts	0x0200, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     9e4:	f8 01       	movw	r30, r16
     9e6:	80 81       	ld	r24, Z
     9e8:	a2 0f       	add	r26, r18
     9ea:	b1 1d       	adc	r27, r1
     9ec:	80 7e       	andi	r24, 0xE0	; 224
     9ee:	9c 91       	ld	r25, X
     9f0:	89 2b       	or	r24, r25
     9f2:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     9f4:	87 e4       	ldi	r24, 0x47	; 71
     9f6:	91 e0       	ldi	r25, 0x01	; 1
     9f8:	9f 93       	push	r25
     9fa:	8f 93       	push	r24
     9fc:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     a00:	8d b7       	in	r24, 0x3d	; 61
     a02:	9e b7       	in	r25, 0x3e	; 62
     a04:	06 96       	adiw	r24, 0x06	; 6
     a06:	0f b6       	in	r0, 0x3f	; 63
     a08:	f8 94       	cli
     a0a:	9e bf       	out	0x3e, r25	; 62
     a0c:	0f be       	out	0x3f, r0	; 63
     a0e:	8d bf       	out	0x3d, r24	; 61
}
     a10:	1f 91       	pop	r17
     a12:	0f 91       	pop	r16
     a14:	ff 90       	pop	r15
     a16:	ef 90       	pop	r14
     a18:	08 95       	ret

00000a1a <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     a1a:	88 e7       	ldi	r24, 0x78	; 120
     a1c:	91 e0       	ldi	r25, 0x01	; 1
     a1e:	9f 93       	push	r25
     a20:	8f 93       	push	r24
     a22:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     a26:	0f 90       	pop	r0
     a28:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     a2a:	08 95       	ret

00000a2c <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     a2c:	cf 92       	push	r12
     a2e:	df 92       	push	r13
     a30:	ef 92       	push	r14
     a32:	ff 92       	push	r15
     a34:	0f 93       	push	r16
     a36:	1f 93       	push	r17
     a38:	df 93       	push	r29
     a3a:	cf 93       	push	r28
     a3c:	cd b7       	in	r28, 0x3d	; 61
     a3e:	de b7       	in	r29, 0x3e	; 62
     a40:	60 97       	sbiw	r28, 0x10	; 16
     a42:	0f b6       	in	r0, 0x3f	; 63
     a44:	f8 94       	cli
     a46:	de bf       	out	0x3e, r29	; 62
     a48:	0f be       	out	0x3f, r0	; 63
     a4a:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     a4c:	de 01       	movw	r26, r28
     a4e:	19 96       	adiw	r26, 0x09	; 9
     a50:	ef ee       	ldi	r30, 0xEF	; 239
     a52:	f1 e0       	ldi	r31, 0x01	; 1
     a54:	88 e0       	ldi	r24, 0x08	; 8
     a56:	01 90       	ld	r0, Z+
     a58:	0d 92       	st	X+, r0
     a5a:	81 50       	subi	r24, 0x01	; 1
     a5c:	e1 f7       	brne	.-8      	; 0xa56 <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     a5e:	49 85       	ldd	r20, Y+9	; 0x09
     a60:	5a 85       	ldd	r21, Y+10	; 0x0a
     a62:	20 e0       	ldi	r18, 0x00	; 0
     a64:	30 e0       	ldi	r19, 0x00	; 0
     a66:	8e 01       	movw	r16, r28
     a68:	0f 5f       	subi	r16, 0xFF	; 255
     a6a:	1f 4f       	sbci	r17, 0xFF	; 255
     a6c:	be 01       	movw	r22, r28
     a6e:	67 5f       	subi	r22, 0xF7	; 247
     a70:	7f 4f       	sbci	r23, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	a2 0f       	add	r26, r18
     a76:	b3 1f       	adc	r27, r19
     a78:	fb 01       	movw	r30, r22
     a7a:	e2 0f       	add	r30, r18
     a7c:	f3 1f       	adc	r31, r19
     a7e:	80 81       	ld	r24, Z
     a80:	91 81       	ldd	r25, Z+1	; 0x01
     a82:	fa 01       	movw	r30, r20
     a84:	e8 1b       	sub	r30, r24
     a86:	f9 0b       	sbc	r31, r25
     a88:	ed 93       	st	X+, r30
     a8a:	fc 93       	st	X, r31
     a8c:	2e 5f       	subi	r18, 0xFE	; 254
     a8e:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     a90:	28 30       	cpi	r18, 0x08	; 8
     a92:	31 05       	cpc	r19, r1
     a94:	71 f7       	brne	.-36     	; 0xa72 <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     a96:	80 91 68 01 	lds	r24, 0x0168
     a9a:	9e 01       	movw	r18, r28
     a9c:	2f 5f       	subi	r18, 0xFF	; 255
     a9e:	3f 4f       	sbci	r19, 0xFF	; 255
     aa0:	88 23       	and	r24, r24
     aa2:	49 f4       	brne	.+18     	; 0xab6 <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     aa4:	a8 ef       	ldi	r26, 0xF8	; 248
     aa6:	b1 e0       	ldi	r27, 0x01	; 1
     aa8:	f9 01       	movw	r30, r18
     aaa:	88 e0       	ldi	r24, 0x08	; 8
     aac:	01 90       	ld	r0, Z+
     aae:	0d 92       	st	X+, r0
     ab0:	81 50       	subi	r24, 0x01	; 1
     ab2:	e1 f7       	brne	.-8      	; 0xaac <adc_calibrate_update+0x80>
     ab4:	22 c0       	rjmp	.+68     	; 0xafa <adc_calibrate_update+0xce>
     ab6:	e8 ef       	ldi	r30, 0xF8	; 248
     ab8:	f1 e0       	ldi	r31, 0x01	; 1
     aba:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     abc:	08 2f       	mov	r16, r24
     abe:	10 e0       	ldi	r17, 0x00	; 0
     ac0:	68 01       	movw	r12, r16
     ac2:	08 94       	sec
     ac4:	c1 1c       	adc	r12, r1
     ac6:	d1 1c       	adc	r13, r1
     ac8:	80 81       	ld	r24, Z
     aca:	91 81       	ldd	r25, Z+1	; 0x01
     acc:	9c 01       	movw	r18, r24
     ace:	02 9f       	mul	r16, r18
     ad0:	c0 01       	movw	r24, r0
     ad2:	03 9f       	mul	r16, r19
     ad4:	90 0d       	add	r25, r0
     ad6:	12 9f       	mul	r17, r18
     ad8:	90 0d       	add	r25, r0
     ada:	11 24       	eor	r1, r1
     adc:	d7 01       	movw	r26, r14
     ade:	2d 91       	ld	r18, X+
     ae0:	3d 91       	ld	r19, X+
     ae2:	7d 01       	movw	r14, r26
     ae4:	82 0f       	add	r24, r18
     ae6:	93 1f       	adc	r25, r19
     ae8:	b6 01       	movw	r22, r12
     aea:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <__divmodhi4>
     aee:	61 93       	st	Z+, r22
     af0:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     af2:	b2 e0       	ldi	r27, 0x02	; 2
     af4:	e0 30       	cpi	r30, 0x00	; 0
     af6:	fb 07       	cpc	r31, r27
     af8:	39 f7       	brne	.-50     	; 0xac8 <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     afa:	80 91 68 01 	lds	r24, 0x0168
     afe:	8f 5f       	subi	r24, 0xFF	; 255
     b00:	80 93 68 01 	sts	0x0168, r24
}
     b04:	60 96       	adiw	r28, 0x10	; 16
     b06:	0f b6       	in	r0, 0x3f	; 63
     b08:	f8 94       	cli
     b0a:	de bf       	out	0x3e, r29	; 62
     b0c:	0f be       	out	0x3f, r0	; 63
     b0e:	cd bf       	out	0x3d, r28	; 61
     b10:	cf 91       	pop	r28
     b12:	df 91       	pop	r29
     b14:	1f 91       	pop	r17
     b16:	0f 91       	pop	r16
     b18:	ff 90       	pop	r15
     b1a:	ef 90       	pop	r14
     b1c:	df 90       	pop	r13
     b1e:	cf 90       	pop	r12
     b20:	08 95       	ret

00000b22 <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     b22:	0f 93       	push	r16
     b24:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     b26:	8c eb       	ldi	r24, 0xBC	; 188
     b28:	91 e0       	ldi	r25, 0x01	; 1
     b2a:	9f 93       	push	r25
     b2c:	8f 93       	push	r24
     b2e:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     b32:	80 91 f8 01 	lds	r24, 0x01F8
     b36:	90 91 f9 01 	lds	r25, 0x01F9
     b3a:	9f 93       	push	r25
     b3c:	8f 93       	push	r24
     b3e:	1f 92       	push	r1
     b40:	1f 92       	push	r1
     b42:	09 e2       	ldi	r16, 0x29	; 41
     b44:	11 e0       	ldi	r17, 0x01	; 1
     b46:	1f 93       	push	r17
     b48:	0f 93       	push	r16
     b4a:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     b4e:	80 91 fa 01 	lds	r24, 0x01FA
     b52:	90 91 fb 01 	lds	r25, 0x01FB
     b56:	9f 93       	push	r25
     b58:	8f 93       	push	r24
     b5a:	81 e0       	ldi	r24, 0x01	; 1
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	9f 93       	push	r25
     b60:	8f 93       	push	r24
     b62:	1f 93       	push	r17
     b64:	0f 93       	push	r16
     b66:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     b6a:	80 91 fc 01 	lds	r24, 0x01FC
     b6e:	90 91 fd 01 	lds	r25, 0x01FD
     b72:	9f 93       	push	r25
     b74:	8f 93       	push	r24
     b76:	82 e0       	ldi	r24, 0x02	; 2
     b78:	90 e0       	ldi	r25, 0x00	; 0
     b7a:	9f 93       	push	r25
     b7c:	8f 93       	push	r24
     b7e:	1f 93       	push	r17
     b80:	0f 93       	push	r16
     b82:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     b86:	80 91 fe 01 	lds	r24, 0x01FE
     b8a:	90 91 ff 01 	lds	r25, 0x01FF
     b8e:	9f 93       	push	r25
     b90:	8f 93       	push	r24
     b92:	83 e0       	ldi	r24, 0x03	; 3
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	9f 93       	push	r25
     b98:	8f 93       	push	r24
     b9a:	1f 93       	push	r17
     b9c:	0f 93       	push	r16
     b9e:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     ba2:	8d b7       	in	r24, 0x3d	; 61
     ba4:	9e b7       	in	r25, 0x3e	; 62
     ba6:	4a 96       	adiw	r24, 0x1a	; 26
     ba8:	0f b6       	in	r0, 0x3f	; 63
     baa:	f8 94       	cli
     bac:	9e bf       	out	0x3e, r25	; 62
     bae:	0f be       	out	0x3f, r0	; 63
     bb0:	8d bf       	out	0x3d, r24	; 61
}
     bb2:	1f 91       	pop	r17
     bb4:	0f 91       	pop	r16
     bb6:	08 95       	ret

00000bb8 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     bb8:	cf 92       	push	r12
     bba:	df 92       	push	r13
     bbc:	ef 92       	push	r14
     bbe:	ff 92       	push	r15
     bc0:	0f 93       	push	r16
     bc2:	1f 93       	push	r17
     bc4:	cf 93       	push	r28
     bc6:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     bc8:	88 ee       	ldi	r24, 0xE8	; 232
     bca:	91 e0       	ldi	r25, 0x01	; 1
     bcc:	9f 93       	push	r25
     bce:	8f 93       	push	r24
     bd0:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     bd4:	80 91 ef 01 	lds	r24, 0x01EF
     bd8:	90 91 f0 01 	lds	r25, 0x01F0
     bdc:	9f 93       	push	r25
     bde:	8f 93       	push	r24
     be0:	1f 92       	push	r1
     be2:	1f 92       	push	r1
     be4:	09 e2       	ldi	r16, 0x29	; 41
     be6:	11 e0       	ldi	r17, 0x01	; 1
     be8:	1f 93       	push	r17
     bea:	0f 93       	push	r16
     bec:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     bf0:	80 91 f1 01 	lds	r24, 0x01F1
     bf4:	90 91 f2 01 	lds	r25, 0x01F2
     bf8:	9f 93       	push	r25
     bfa:	8f 93       	push	r24
     bfc:	81 e0       	ldi	r24, 0x01	; 1
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	9f 93       	push	r25
     c02:	8f 93       	push	r24
     c04:	1f 93       	push	r17
     c06:	0f 93       	push	r16
     c08:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     c0c:	80 91 f3 01 	lds	r24, 0x01F3
     c10:	90 91 f4 01 	lds	r25, 0x01F4
     c14:	9f 93       	push	r25
     c16:	8f 93       	push	r24
     c18:	82 e0       	ldi	r24, 0x02	; 2
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	9f 93       	push	r25
     c1e:	8f 93       	push	r24
     c20:	1f 93       	push	r17
     c22:	0f 93       	push	r16
     c24:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     c28:	80 91 f5 01 	lds	r24, 0x01F5
     c2c:	90 91 f6 01 	lds	r25, 0x01F6
     c30:	9f 93       	push	r25
     c32:	8f 93       	push	r24
     c34:	83 e0       	ldi	r24, 0x03	; 3
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	9f 93       	push	r25
     c3a:	8f 93       	push	r24
     c3c:	1f 93       	push	r17
     c3e:	0f 93       	push	r16
     c40:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     c44:	83 ed       	ldi	r24, 0xD3	; 211
     c46:	91 e0       	ldi	r25, 0x01	; 1
     c48:	9f 93       	push	r25
     c4a:	8f 93       	push	r24
     c4c:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     c50:	4f ee       	ldi	r20, 0xEF	; 239
     c52:	c4 2e       	mov	r12, r20
     c54:	41 e0       	ldi	r20, 0x01	; 1
     c56:	d4 2e       	mov	r13, r20
     c58:	38 ef       	ldi	r19, 0xF8	; 248
     c5a:	e3 2e       	mov	r14, r19
     c5c:	31 e0       	ldi	r19, 0x01	; 1
     c5e:	f3 2e       	mov	r15, r19
     c60:	c0 e0       	ldi	r28, 0x00	; 0
     c62:	d0 e0       	ldi	r29, 0x00	; 0
     c64:	8d b7       	in	r24, 0x3d	; 61
     c66:	9e b7       	in	r25, 0x3e	; 62
     c68:	4c 96       	adiw	r24, 0x1c	; 28
     c6a:	0f b6       	in	r0, 0x3f	; 63
     c6c:	f8 94       	cli
     c6e:	9e bf       	out	0x3e, r25	; 62
     c70:	0f be       	out	0x3f, r0	; 63
     c72:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     c74:	f7 01       	movw	r30, r14
     c76:	81 91       	ld	r24, Z+
     c78:	91 91       	ld	r25, Z+
     c7a:	7f 01       	movw	r14, r30
     c7c:	f6 01       	movw	r30, r12
     c7e:	21 91       	ld	r18, Z+
     c80:	31 91       	ld	r19, Z+
     c82:	6f 01       	movw	r12, r30
     c84:	82 0f       	add	r24, r18
     c86:	93 1f       	adc	r25, r19
     c88:	9f 93       	push	r25
     c8a:	8f 93       	push	r24
     c8c:	df 93       	push	r29
     c8e:	cf 93       	push	r28
     c90:	1f 93       	push	r17
     c92:	0f 93       	push	r16
     c94:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
     c98:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     c9a:	8d b7       	in	r24, 0x3d	; 61
     c9c:	9e b7       	in	r25, 0x3e	; 62
     c9e:	06 96       	adiw	r24, 0x06	; 6
     ca0:	0f b6       	in	r0, 0x3f	; 63
     ca2:	f8 94       	cli
     ca4:	9e bf       	out	0x3e, r25	; 62
     ca6:	0f be       	out	0x3f, r0	; 63
     ca8:	8d bf       	out	0x3d, r24	; 61
     caa:	c4 30       	cpi	r28, 0x04	; 4
     cac:	d1 05       	cpc	r29, r1
     cae:	11 f7       	brne	.-60     	; 0xc74 <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     cb0:	df 91       	pop	r29
     cb2:	cf 91       	pop	r28
     cb4:	1f 91       	pop	r17
     cb6:	0f 91       	pop	r16
     cb8:	ff 90       	pop	r15
     cba:	ef 90       	pop	r14
     cbc:	df 90       	pop	r13
     cbe:	cf 90       	pop	r12
     cc0:	08 95       	ret

00000cc2 <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     cc2:	1f 93       	push	r17
     cc4:	18 2f       	mov	r17, r24

  if (c == '\n')
     cc6:	8a 30       	cpi	r24, 0x0A	; 10
     cc8:	19 f4       	brne	.+6      	; 0xcd0 <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     cca:	8d e0       	ldi	r24, 0x0D	; 13
     ccc:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     cd0:	80 91 c0 00 	lds	r24, 0x00C0
     cd4:	85 ff       	sbrs	r24, 5
     cd6:	fc cf       	rjmp	.-8      	; 0xcd0 <usart0_putchar+0xe>
  UDR0 = c;
     cd8:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     cdc:	80 e0       	ldi	r24, 0x00	; 0
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	1f 91       	pop	r17
     ce2:	08 95       	ret

00000ce4 <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     ce4:	ef 92       	push	r14
     ce6:	ff 92       	push	r15
     ce8:	0f 93       	push	r16
     cea:	1f 93       	push	r17
     cec:	cf 93       	push	r28
     cee:	df 93       	push	r29
     cf0:	7c 01       	movw	r14, r24
	static char b[RX_BUFSIZE];
	static char *rxp;
	//if (UCSR0B&(1<<RXCIE0)) // Disable the interrupt while scanf is working.
	//	UCSR0B &=(uint8_t)~(1<<RXCIE0);
	
	if (rxp == 0) {
     cf2:	80 91 69 01 	lds	r24, 0x0169
     cf6:	90 91 6a 01 	lds	r25, 0x016A
     cfa:	89 2b       	or	r24, r25
     cfc:	09 f0       	breq	.+2      	; 0xd00 <usart0_getchar+0x1c>
     cfe:	a0 c0       	rjmp	.+320    	; 0xe40 <usart0_getchar+0x15c>
     d00:	0b e6       	ldi	r16, 0x6B	; 107
     d02:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     d04:	80 91 c0 00 	lds	r24, 0x00C0
     d08:	87 ff       	sbrs	r24, 7
     d0a:	fc cf       	rjmp	.-8      	; 0xd04 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     d0c:	80 91 c0 00 	lds	r24, 0x00C0
     d10:	84 ff       	sbrs	r24, 4
     d12:	03 c0       	rjmp	.+6      	; 0xd1a <usart0_getchar+0x36>
     d14:	2e ef       	ldi	r18, 0xFE	; 254
     d16:	3f ef       	ldi	r19, 0xFF	; 255
     d18:	a7 c0       	rjmp	.+334    	; 0xe68 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     d1a:	80 91 c0 00 	lds	r24, 0x00C0
     d1e:	83 fd       	sbrc	r24, 3
     d20:	a1 c0       	rjmp	.+322    	; 0xe64 <usart0_getchar+0x180>
			c = UDR0;
     d22:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     d26:	9d 30       	cpi	r25, 0x0D	; 13
     d28:	11 f0       	breq	.+4      	; 0xd2e <usart0_getchar+0x4a>
			if (c == '\n') {
     d2a:	9a 30       	cpi	r25, 0x0A	; 10
     d2c:	69 f4       	brne	.+26     	; 0xd48 <usart0_getchar+0x64>
				*cp = c;
     d2e:	8a e0       	ldi	r24, 0x0A	; 10
     d30:	f8 01       	movw	r30, r16
     d32:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     d34:	b7 01       	movw	r22, r14
     d36:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
				rxp = b;
     d3a:	8b e6       	ldi	r24, 0x6B	; 107
     d3c:	91 e0       	ldi	r25, 0x01	; 1
     d3e:	90 93 6a 01 	sts	0x016A, r25
     d42:	80 93 69 01 	sts	0x0169, r24
     d46:	7c c0       	rjmp	.+248    	; 0xe40 <usart0_getchar+0x15c>
			//	UCSR0B |=(1<<RXCIE0); //scanf done?
				break;
			}
			else if (c == '\t') 	c = ' ';
     d48:	99 30       	cpi	r25, 0x09	; 9
     d4a:	09 f4       	brne	.+2      	; 0xd4e <usart0_getchar+0x6a>
     d4c:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     d4e:	89 2f       	mov	r24, r25
     d50:	80 52       	subi	r24, 0x20	; 32
     d52:	8f 35       	cpi	r24, 0x5F	; 95
     d54:	10 f0       	brcs	.+4      	; 0xd5a <usart0_getchar+0x76>
     d56:	90 3a       	cpi	r25, 0xA0	; 160
     d58:	78 f0       	brcs	.+30     	; 0xd78 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     d5a:	f1 e0       	ldi	r31, 0x01	; 1
     d5c:	09 3e       	cpi	r16, 0xE9	; 233
     d5e:	1f 07       	cpc	r17, r31
     d60:	19 f4       	brne	.+6      	; 0xd68 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     d62:	b7 01       	movw	r22, r14
     d64:	87 e0       	ldi	r24, 0x07	; 7
     d66:	05 c0       	rjmp	.+10     	; 0xd72 <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     d68:	f8 01       	movw	r30, r16
     d6a:	91 93       	st	Z+, r25
     d6c:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     d6e:	b7 01       	movw	r22, r14
     d70:	89 2f       	mov	r24, r25
     d72:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
     d76:	c6 cf       	rjmp	.-116    	; 0xd04 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     d78:	92 31       	cpi	r25, 0x12	; 18
     d7a:	39 f1       	breq	.+78     	; 0xdca <usart0_getchar+0xe6>
     d7c:	93 31       	cpi	r25, 0x13	; 19
     d7e:	38 f4       	brcc	.+14     	; 0xd8e <usart0_getchar+0xaa>
     d80:	93 30       	cpi	r25, 0x03	; 3
     d82:	09 f4       	brne	.+2      	; 0xd86 <usart0_getchar+0xa2>
     d84:	6f c0       	rjmp	.+222    	; 0xe64 <usart0_getchar+0x180>
     d86:	98 30       	cpi	r25, 0x08	; 8
     d88:	09 f0       	breq	.+2      	; 0xd8c <usart0_getchar+0xa8>
     d8a:	bc cf       	rjmp	.-136    	; 0xd04 <usart0_getchar+0x20>
     d8c:	09 c0       	rjmp	.+18     	; 0xda0 <usart0_getchar+0xbc>
     d8e:	97 31       	cpi	r25, 0x17	; 23
     d90:	09 f4       	brne	.+2      	; 0xd94 <usart0_getchar+0xb0>
     d92:	4b c0       	rjmp	.+150    	; 0xe2a <usart0_getchar+0x146>
     d94:	9f 37       	cpi	r25, 0x7F	; 127
     d96:	21 f0       	breq	.+8      	; 0xda0 <usart0_getchar+0xbc>
     d98:	95 31       	cpi	r25, 0x15	; 21
     d9a:	09 f0       	breq	.+2      	; 0xd9e <usart0_getchar+0xba>
     d9c:	b3 cf       	rjmp	.-154    	; 0xd04 <usart0_getchar+0x20>
     d9e:	32 c0       	rjmp	.+100    	; 0xe04 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     da0:	f1 e0       	ldi	r31, 0x01	; 1
     da2:	0b 36       	cpi	r16, 0x6B	; 107
     da4:	1f 07       	cpc	r17, r31
     da6:	09 f0       	breq	.+2      	; 0xdaa <usart0_getchar+0xc6>
     da8:	08 f4       	brcc	.+2      	; 0xdac <usart0_getchar+0xc8>
     daa:	ac cf       	rjmp	.-168    	; 0xd04 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     dac:	b7 01       	movw	r22, r14
     dae:	88 e0       	ldi	r24, 0x08	; 8
     db0:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					usart0_putchar(' ', stream);
     db4:	b7 01       	movw	r22, r14
     db6:	80 e2       	ldi	r24, 0x20	; 32
     db8:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					usart0_putchar('\b', stream);
     dbc:	b7 01       	movw	r22, r14
     dbe:	88 e0       	ldi	r24, 0x08	; 8
     dc0:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					cp--;
     dc4:	01 50       	subi	r16, 0x01	; 1
     dc6:	10 40       	sbci	r17, 0x00	; 0
     dc8:	9d cf       	rjmp	.-198    	; 0xd04 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     dca:	b7 01       	movw	r22, r14
     dcc:	8d e0       	ldi	r24, 0x0D	; 13
     dce:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
     dd2:	cb e6       	ldi	r28, 0x6B	; 107
     dd4:	d1 e0       	ldi	r29, 0x01	; 1
     dd6:	04 c0       	rjmp	.+8      	; 0xde0 <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     dd8:	b7 01       	movw	r22, r14
     dda:	89 91       	ld	r24, Y+
     ddc:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     de0:	c0 17       	cp	r28, r16
     de2:	d1 07       	cpc	r29, r17
     de4:	c8 f3       	brcs	.-14     	; 0xdd8 <usart0_getchar+0xf4>
     de6:	8e cf       	rjmp	.-228    	; 0xd04 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     de8:	b7 01       	movw	r22, r14
     dea:	88 e0       	ldi	r24, 0x08	; 8
     dec:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					usart0_putchar(' ', stream);
     df0:	b7 01       	movw	r22, r14
     df2:	80 e2       	ldi	r24, 0x20	; 32
     df4:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					usart0_putchar('\b', stream);
     df8:	b7 01       	movw	r22, r14
     dfa:	88 e0       	ldi	r24, 0x08	; 8
     dfc:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					cp--;
     e00:	01 50       	subi	r16, 0x01	; 1
     e02:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     e04:	81 e0       	ldi	r24, 0x01	; 1
     e06:	0b 36       	cpi	r16, 0x6B	; 107
     e08:	18 07       	cpc	r17, r24
     e0a:	09 f0       	breq	.+2      	; 0xe0e <usart0_getchar+0x12a>
     e0c:	68 f7       	brcc	.-38     	; 0xde8 <usart0_getchar+0x104>
     e0e:	7a cf       	rjmp	.-268    	; 0xd04 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     e10:	b7 01       	movw	r22, r14
     e12:	88 e0       	ldi	r24, 0x08	; 8
     e14:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					usart0_putchar(' ', stream);
     e18:	b7 01       	movw	r22, r14
     e1a:	80 e2       	ldi	r24, 0x20	; 32
     e1c:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
					usart0_putchar('\b', stream);
     e20:	b7 01       	movw	r22, r14
     e22:	88 e0       	ldi	r24, 0x08	; 8
     e24:	0e 94 61 06 	call	0xcc2	; 0xcc2 <usart0_putchar>
     e28:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     e2a:	e1 e0       	ldi	r30, 0x01	; 1
     e2c:	0b 36       	cpi	r16, 0x6B	; 107
     e2e:	1e 07       	cpc	r17, r30
     e30:	09 f0       	breq	.+2      	; 0xe34 <usart0_getchar+0x150>
     e32:	08 f4       	brcc	.+2      	; 0xe36 <usart0_getchar+0x152>
     e34:	67 cf       	rjmp	.-306    	; 0xd04 <usart0_getchar+0x20>
     e36:	e8 01       	movw	r28, r16
     e38:	8a 91       	ld	r24, -Y
     e3a:	80 32       	cpi	r24, 0x20	; 32
     e3c:	49 f7       	brne	.-46     	; 0xe10 <usart0_getchar+0x12c>
     e3e:	62 cf       	rjmp	.-316    	; 0xd04 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     e40:	e0 91 69 01 	lds	r30, 0x0169
     e44:	f0 91 6a 01 	lds	r31, 0x016A
     e48:	81 91       	ld	r24, Z+
     e4a:	f0 93 6a 01 	sts	0x016A, r31
     e4e:	e0 93 69 01 	sts	0x0169, r30
	if (c == '\n')	rxp = 0;
     e52:	8a 30       	cpi	r24, 0x0A	; 10
     e54:	21 f4       	brne	.+8      	; 0xe5e <usart0_getchar+0x17a>
     e56:	10 92 6a 01 	sts	0x016A, r1
     e5a:	10 92 69 01 	sts	0x0169, r1
	return c;
     e5e:	28 2f       	mov	r18, r24
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	02 c0       	rjmp	.+4      	; 0xe68 <usart0_getchar+0x184>
     e64:	2f ef       	ldi	r18, 0xFF	; 255
     e66:	3f ef       	ldi	r19, 0xFF	; 255
}
     e68:	c9 01       	movw	r24, r18
     e6a:	df 91       	pop	r29
     e6c:	cf 91       	pop	r28
     e6e:	1f 91       	pop	r17
     e70:	0f 91       	pop	r16
     e72:	ff 90       	pop	r15
     e74:	ef 90       	pop	r14
     e76:	08 95       	ret

00000e78 <usart_init>:

ISR(USART0_UDRE_vect) {
}
*/

void usart_init(void) {
     e78:	e4 e6       	ldi	r30, 0x64	; 100
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	8d 7f       	andi	r24, 0xFD	; 253
     e80:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     e82:	89 e1       	ldi	r24, 0x19	; 25
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	90 93 c5 00 	sts	0x00C5, r25
     e8a:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     e8e:	e0 ec       	ldi	r30, 0xC0	; 192
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	8d 7f       	andi	r24, 0xFD	; 253
     e96:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     e98:	88 e1       	ldi	r24, 0x18	; 24
     e9a:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0);
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     e9e:	86 e0       	ldi	r24, 0x06	; 6
     ea0:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     ea4:	8b e3       	ldi	r24, 0x3B	; 59
     ea6:	91 e0       	ldi	r25, 0x01	; 1
     ea8:	90 93 0b 02 	sts	0x020B, r25
     eac:	80 93 0a 02 	sts	0x020A, r24
     eb0:	90 93 0d 02 	sts	0x020D, r25
     eb4:	80 93 0c 02 	sts	0x020C, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     eb8:	8d ef       	ldi	r24, 0xFD	; 253
     eba:	91 e0       	ldi	r25, 0x01	; 1
     ebc:	9f 93       	push	r25
     ebe:	8f 93       	push	r24
     ec0:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     ec4:	0f 90       	pop	r0
     ec6:	0f 90       	pop	r0
}
     ec8:	08 95       	ret

00000eca <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     eca:	1f 92       	push	r1
     ecc:	0f 92       	push	r0
     ece:	0f b6       	in	r0, 0x3f	; 63
     ed0:	0f 92       	push	r0
     ed2:	11 24       	eor	r1, r1
     ed4:	8f 93       	push	r24
	timer_2_dir=UP;
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	80 93 ec 01 	sts	0x01EC, r24
	//printf("\n\tUP\n");
}
     edc:	8f 91       	pop	r24
     ede:	0f 90       	pop	r0
     ee0:	0f be       	out	0x3f, r0	; 63
     ee2:	0f 90       	pop	r0
     ee4:	1f 90       	pop	r1
     ee6:	18 95       	reti

00000ee8 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     ee8:	1f 92       	push	r1
     eea:	0f 92       	push	r0
     eec:	0f b6       	in	r0, 0x3f	; 63
     eee:	0f 92       	push	r0
     ef0:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     ef2:	10 92 ec 01 	sts	0x01EC, r1
	//printf("\n\tDN\n");
}
     ef6:	0f 90       	pop	r0
     ef8:	0f be       	out	0x3f, r0	; 63
     efa:	0f 90       	pop	r0
     efc:	1f 90       	pop	r1
     efe:	18 95       	reti

00000f00 <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     f00:	1f 92       	push	r1
     f02:	0f 92       	push	r0
     f04:	0f b6       	in	r0, 0x3f	; 63
     f06:	0f 92       	push	r0
     f08:	11 24       	eor	r1, r1
     f0a:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     f0c:	80 91 ec 01 	lds	r24, 0x01EC
     f10:	88 23       	and	r24, r24
     f12:	11 f4       	brne	.+4      	; 0xf18 <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     f14:	2a 98       	cbi	0x05, 2	; 5
     f16:	01 c0       	rjmp	.+2      	; 0xf1a <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     f18:	2a 9a       	sbi	0x05, 2	; 5
		
}
     f1a:	8f 91       	pop	r24
     f1c:	0f 90       	pop	r0
     f1e:	0f be       	out	0x3f, r0	; 63
     f20:	0f 90       	pop	r0
     f22:	1f 90       	pop	r1
     f24:	18 95       	reti

00000f26 <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     f26:	1f 92       	push	r1
     f28:	0f 92       	push	r0
     f2a:	0f b6       	in	r0, 0x3f	; 63
     f2c:	0f 92       	push	r0
     f2e:	11 24       	eor	r1, r1
     f30:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     f32:	80 91 ec 01 	lds	r24, 0x01EC
     f36:	88 23       	and	r24, r24
     f38:	11 f4       	brne	.+4      	; 0xf3e <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     f3a:	2b 98       	cbi	0x05, 3	; 5
     f3c:	01 c0       	rjmp	.+2      	; 0xf40 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     f3e:	2b 9a       	sbi	0x05, 3	; 5
}
     f40:	8f 91       	pop	r24
     f42:	0f 90       	pop	r0
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	0f 90       	pop	r0
     f48:	1f 90       	pop	r1
     f4a:	18 95       	reti

00000f4c <timer1_init>:
	}
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     f4c:	8c e4       	ldi	r24, 0x4C	; 76
     f4e:	92 e0       	ldi	r25, 0x02	; 2
     f50:	9f 93       	push	r25
     f52:	8f 93       	push	r24
     f54:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     f58:	e0 e8       	ldi	r30, 0x80	; 128
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	80 81       	ld	r24, Z
     f5e:	8f 70       	andi	r24, 0x0F	; 15
     f60:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     f62:	80 81       	ld	r24, Z
     f64:	8c 7f       	andi	r24, 0xFC	; 252
     f66:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     f68:	e1 e8       	ldi	r30, 0x81	; 129
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	80 81       	ld	r24, Z
     f6e:	80 62       	ori	r24, 0x20	; 32
     f70:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     f72:	80 81       	ld	r24, Z
     f74:	80 61       	ori	r24, 0x10	; 16
     f76:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     f78:	80 81       	ld	r24, Z
     f7a:	87 7f       	andi	r24, 0xF7	; 247
     f7c:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     f7e:	80 81       	ld	r24, Z
     f80:	80 68       	ori	r24, 0x80	; 128
     f82:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f84:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f86:	f8 94       	cli
		ICR1=0xFFFF;
     f88:	8f ef       	ldi	r24, 0xFF	; 255
     f8a:	9f ef       	ldi	r25, 0xFF	; 255
     f8c:	90 93 87 00 	sts	0x0087, r25
     f90:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f94:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     f96:	e1 e8       	ldi	r30, 0x81	; 129
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	80 81       	ld	r24, Z
     f9c:	89 7f       	andi	r24, 0xF9	; 249
     f9e:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     fa0:	80 81       	ld	r24, Z
     fa2:	81 60       	ori	r24, 0x01	; 1
     fa4:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// Enable the interupts, used to avoid the fucking speaker.
	TIMSK1|=((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     fa6:	ef e6       	ldi	r30, 0x6F	; 111
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	87 62       	ori	r24, 0x27	; 39
     fae:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     fb0:	84 b1       	in	r24, 0x04	; 4
     fb2:	8c 60       	ori	r24, 0x0C	; 12
     fb4:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]"));
     fb6:	84 e4       	ldi	r24, 0x44	; 68
     fb8:	92 e0       	ldi	r25, 0x02	; 2
     fba:	9f 93       	push	r25
     fbc:	8f 93       	push	r24
     fbe:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
     fc2:	0f 90       	pop	r0
     fc4:	0f 90       	pop	r0
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
}
     fca:	08 95       	ret

00000fcc <__vector_5>:
	printf_P(PSTR("\t[done]"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     fcc:	1f 92       	push	r1
     fce:	0f 92       	push	r0
     fd0:	0f b6       	in	r0, 0x3f	; 63
     fd2:	0f 92       	push	r0
     fd4:	11 24       	eor	r1, r1
     fd6:	2f 93       	push	r18
     fd8:	3f 93       	push	r19
     fda:	4f 93       	push	r20
     fdc:	5f 93       	push	r21
     fde:	6f 93       	push	r22
     fe0:	7f 93       	push	r23
     fe2:	8f 93       	push	r24
     fe4:	9f 93       	push	r25
     fe6:	af 93       	push	r26
     fe8:	bf 93       	push	r27
     fea:	ef 93       	push	r30
     fec:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     fee:	80 91 ea 01 	lds	r24, 0x01EA
     ff2:	90 91 eb 01 	lds	r25, 0x01EB
     ff6:	01 96       	adiw	r24, 0x01	; 1
     ff8:	90 93 eb 01 	sts	0x01EB, r25
     ffc:	80 93 ea 01 	sts	0x01EA, r24
	//1 Hz (16/16)
	if (c_mode==WAIT) {
    1000:	80 91 f7 01 	lds	r24, 0x01F7
    1004:	88 23       	and	r24, r24
    1006:	61 f4       	brne	.+24     	; 0x1020 <__vector_5+0x54>
		//printf("\n\tT: %ds\n",sec);
		printf_P(PSTR("\nMode: %d"),c_mode);
    1008:	1f 92       	push	r1
    100a:	1f 92       	push	r1
    100c:	82 e6       	ldi	r24, 0x62	; 98
    100e:	92 e0       	ldi	r25, 0x02	; 2
    1010:	9f 93       	push	r25
    1012:	8f 93       	push	r24
    1014:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
    1018:	0f 90       	pop	r0
    101a:	0f 90       	pop	r0
    101c:	0f 90       	pop	r0
    101e:	0f 90       	pop	r0
	}
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
    1020:	ff 91       	pop	r31
    1022:	ef 91       	pop	r30
    1024:	bf 91       	pop	r27
    1026:	af 91       	pop	r26
    1028:	9f 91       	pop	r25
    102a:	8f 91       	pop	r24
    102c:	7f 91       	pop	r23
    102e:	6f 91       	pop	r22
    1030:	5f 91       	pop	r21
    1032:	4f 91       	pop	r20
    1034:	3f 91       	pop	r19
    1036:	2f 91       	pop	r18
    1038:	0f 90       	pop	r0
    103a:	0f be       	out	0x3f, r0	; 63
    103c:	0f 90       	pop	r0
    103e:	1f 90       	pop	r1
    1040:	18 95       	reti

00001042 <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
    1042:	84 e7       	ldi	r24, 0x74	; 116
    1044:	92 e0       	ldi	r25, 0x02	; 2
    1046:	9f 93       	push	r25
    1048:	8f 93       	push	r24
    104a:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
    104e:	80 91 70 00 	lds	r24, 0x0070
    1052:	8c 7f       	andi	r24, 0xFC	; 252
    1054:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
    1058:	80 91 b6 00 	lds	r24, 0x00B6
    105c:	8f 7e       	andi	r24, 0xEF	; 239
    105e:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
    1062:	80 91 b6 00 	lds	r24, 0x00B6
    1066:	88 60       	ori	r24, 0x08	; 8
    1068:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
    106c:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
    1070:	80 91 b0 00 	lds	r24, 0x00B0
    1074:	8f 77       	andi	r24, 0x7F	; 127
    1076:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
    107a:	80 91 b0 00 	lds	r24, 0x00B0
    107e:	87 7b       	andi	r24, 0xB7	; 183
    1080:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
    1084:	80 91 b0 00 	lds	r24, 0x00B0
    1088:	8f 7c       	andi	r24, 0xCF	; 207
    108a:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
    108e:	80 91 b0 00 	lds	r24, 0x00B0
    1092:	85 60       	ori	r24, 0x05	; 5
    1094:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
    1098:	80 91 b0 00 	lds	r24, 0x00B0
    109c:	8d 7f       	andi	r24, 0xFD	; 253
    109e:	80 93 b0 00 	sts	0x00B0, r24
    10a2:	0f 90       	pop	r0
    10a4:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
    10a6:	80 91 b6 00 	lds	r24, 0x00B6
    10aa:	82 fd       	sbrc	r24, 2
    10ac:	fc cf       	rjmp	.-8      	; 0x10a6 <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
    10ae:	80 91 b6 00 	lds	r24, 0x00B6
    10b2:	81 fd       	sbrc	r24, 1
    10b4:	fc cf       	rjmp	.-8      	; 0x10ae <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
    10b6:	80 91 b6 00 	lds	r24, 0x00B6
    10ba:	80 fd       	sbrc	r24, 0
    10bc:	fc cf       	rjmp	.-8      	; 0x10b6 <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
    10be:	80 91 70 00 	lds	r24, 0x0070
    10c2:	81 60       	ori	r24, 0x01	; 1
    10c4:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]"));
    10c8:	8c e6       	ldi	r24, 0x6C	; 108
    10ca:	92 e0       	ldi	r25, 0x02	; 2
    10cc:	9f 93       	push	r25
    10ce:	8f 93       	push	r24
    10d0:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
    10d4:	0f 90       	pop	r0
    10d6:	0f 90       	pop	r0
}
    10d8:	08 95       	ret

000010da <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
    10da:	8e e2       	ldi	r24, 0x2E	; 46
    10dc:	92 e0       	ldi	r25, 0x02	; 2
    10de:	9f 93       	push	r25
    10e0:	8f 93       	push	r24
    10e2:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
    10e6:	0e 94 a6 07 	call	0xf4c	; 0xf4c <timer1_init>
	timer2_init(); //RTC
    10ea:	0e 94 21 08 	call	0x1042	; 0x1042 <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
    10ee:	88 e1       	ldi	r24, 0x18	; 24
    10f0:	92 e0       	ldi	r25, 0x02	; 2
    10f2:	9f 93       	push	r25
    10f4:	8f 93       	push	r24
    10f6:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
    10fa:	0f 90       	pop	r0
    10fc:	0f 90       	pop	r0
    10fe:	0f 90       	pop	r0
    1100:	0f 90       	pop	r0
	
}
    1102:	08 95       	ret

00001104 <inc_limit>:
		mname="Right";
	printf("\nMotor: %s mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint32_t inc, uint16_t lim) {
    1104:	dc 01       	movw	r26, r24
	uint16_t space_left = lim-(*org);
    1106:	6d 91       	ld	r22, X+
    1108:	7c 91       	ld	r23, X
    110a:	11 97       	sbiw	r26, 0x01	; 1
    110c:	26 1b       	sub	r18, r22
    110e:	37 0b       	sbc	r19, r23
	uint16_t ret = (inc-space_left);
    1110:	fa 01       	movw	r30, r20
    1112:	e2 1b       	sub	r30, r18
    1114:	f3 0b       	sbc	r31, r19
	if (ret>0) {
    1116:	29 f0       	breq	.+10     	; 0x1122 <inc_limit+0x1e>
		*org+=space_left;
    1118:	26 0f       	add	r18, r22
    111a:	37 1f       	adc	r19, r23
    111c:	2d 93       	st	X+, r18
    111e:	3c 93       	st	X, r19
    1120:	04 c0       	rjmp	.+8      	; 0x112a <inc_limit+0x26>
		return ret;
	}
	else {
		*org+=inc;
    1122:	46 0f       	add	r20, r22
    1124:	57 1f       	adc	r21, r23
    1126:	4d 93       	st	X+, r20
    1128:	5c 93       	st	X, r21
		return 0;
	}
}
    112a:	cf 01       	movw	r24, r30
    112c:	08 95       	ret

0000112e <lf_turn_inc>:
void lf_turn_inc(int32_t inc) {
    112e:	9b 01       	movw	r18, r22
    1130:	77 ff       	sbrs	r23, 7
    1132:	03 c0       	rjmp	.+6      	; 0x113a <lf_turn_inc+0xc>
    1134:	30 95       	com	r19
    1136:	21 95       	neg	r18
    1138:	3f 4f       	sbci	r19, 0xFF	; 255
	uint16_t ainc = abs(inc);
	if (ainc==abs(inc)) {
		if		(inc>0)
    113a:	16 16       	cp	r1, r22
    113c:	17 06       	cpc	r1, r23
    113e:	18 06       	cpc	r1, r24
    1140:	19 06       	cpc	r1, r25
    1142:	1c f5       	brge	.+70     	; 0x118a <lf_turn_inc+0x5c>
			mr-=inc_limit(&ml,(uint16_t)abs(inc),0xFFFF);
    1144:	60 91 8a 00 	lds	r22, 0x008A
    1148:	70 91 8b 00 	lds	r23, 0x008B
	printf("\nMotor: %s mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint32_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    114c:	40 91 88 00 	lds	r20, 0x0088
    1150:	50 91 89 00 	lds	r21, 0x0089
    1154:	ca 01       	movw	r24, r20
    1156:	80 95       	com	r24
    1158:	90 95       	com	r25
	uint16_t ret = (inc-space_left);
    115a:	f9 01       	movw	r30, r18
    115c:	e8 1b       	sub	r30, r24
    115e:	f9 0b       	sbc	r31, r25
	if (ret>0) {
    1160:	39 f0       	breq	.+14     	; 0x1170 <lf_turn_inc+0x42>
		*org+=space_left;
    1162:	84 0f       	add	r24, r20
    1164:	95 1f       	adc	r25, r21
    1166:	90 93 89 00 	sts	0x0089, r25
    116a:	80 93 88 00 	sts	0x0088, r24
    116e:	06 c0       	rjmp	.+12     	; 0x117c <lf_turn_inc+0x4e>
		return ret;
	}
	else {
		*org+=inc;
    1170:	24 0f       	add	r18, r20
    1172:	35 1f       	adc	r19, r21
    1174:	30 93 89 00 	sts	0x0089, r19
    1178:	20 93 88 00 	sts	0x0088, r18
}
void lf_turn_inc(int32_t inc) {
	uint16_t ainc = abs(inc);
	if (ainc==abs(inc)) {
		if		(inc>0)
			mr-=inc_limit(&ml,(uint16_t)abs(inc),0xFFFF);
    117c:	6e 1b       	sub	r22, r30
    117e:	7f 0b       	sbc	r23, r31
    1180:	70 93 8b 00 	sts	0x008B, r23
    1184:	60 93 8a 00 	sts	0x008A, r22
    1188:	08 95       	ret
		else if (inc<0)
    118a:	61 15       	cp	r22, r1
    118c:	71 05       	cpc	r23, r1
    118e:	81 05       	cpc	r24, r1
    1190:	91 05       	cpc	r25, r1
    1192:	11 f1       	breq	.+68     	; 0x11d8 <lf_turn_inc+0xaa>
			ml-=inc_limit(&mr,(uint16_t)abs(inc),0xFFFF);
    1194:	60 91 88 00 	lds	r22, 0x0088
    1198:	70 91 89 00 	lds	r23, 0x0089
	printf("\nMotor: %s mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint32_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    119c:	40 91 8a 00 	lds	r20, 0x008A
    11a0:	50 91 8b 00 	lds	r21, 0x008B
    11a4:	ca 01       	movw	r24, r20
    11a6:	80 95       	com	r24
    11a8:	90 95       	com	r25
	uint16_t ret = (inc-space_left);
    11aa:	f9 01       	movw	r30, r18
    11ac:	e8 1b       	sub	r30, r24
    11ae:	f9 0b       	sbc	r31, r25
	if (ret>0) {
    11b0:	39 f0       	breq	.+14     	; 0x11c0 <lf_turn_inc+0x92>
		*org+=space_left;
    11b2:	84 0f       	add	r24, r20
    11b4:	95 1f       	adc	r25, r21
    11b6:	90 93 8b 00 	sts	0x008B, r25
    11ba:	80 93 8a 00 	sts	0x008A, r24
    11be:	06 c0       	rjmp	.+12     	; 0x11cc <lf_turn_inc+0x9e>
		return ret;
	}
	else {
		*org+=inc;
    11c0:	24 0f       	add	r18, r20
    11c2:	35 1f       	adc	r19, r21
    11c4:	30 93 8b 00 	sts	0x008B, r19
    11c8:	20 93 8a 00 	sts	0x008A, r18
	uint16_t ainc = abs(inc);
	if (ainc==abs(inc)) {
		if		(inc>0)
			mr-=inc_limit(&ml,(uint16_t)abs(inc),0xFFFF);
		else if (inc<0)
			ml-=inc_limit(&mr,(uint16_t)abs(inc),0xFFFF);
    11cc:	6e 1b       	sub	r22, r30
    11ce:	7f 0b       	sbc	r23, r31
    11d0:	70 93 89 00 	sts	0x0089, r23
    11d4:	60 93 88 00 	sts	0x0088, r22
    11d8:	08 95       	ret

000011da <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
    11da:	66 23       	and	r22, r22
    11dc:	31 f4       	brne	.+12     	; 0x11ea <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11de:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    11e0:	90 93 89 00 	sts	0x0089, r25
    11e4:	80 93 88 00 	sts	0x0088, r24
    11e8:	07 c0       	rjmp	.+14     	; 0x11f8 <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
    11ea:	61 30       	cpi	r22, 0x01	; 1
    11ec:	39 f4       	brne	.+14     	; 0x11fc <motor_set_speed+0x22>
    11ee:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    11f0:	90 93 8b 00 	sts	0x008B, r25
    11f4:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    11f8:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    11fa:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
    11fc:	88 e2       	ldi	r24, 0x28	; 40
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	9f 93       	push	r25
    1202:	8f 93       	push	r24
    1204:	86 2f       	mov	r24, r22
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	9f 93       	push	r25
    120a:	8f 93       	push	r24
    120c:	88 eb       	ldi	r24, 0xB8	; 184
    120e:	92 e0       	ldi	r25, 0x02	; 2
    1210:	9f 93       	push	r25
    1212:	8f 93       	push	r24
    1214:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
    1218:	8d b7       	in	r24, 0x3d	; 61
    121a:	9e b7       	in	r25, 0x3e	; 62
    121c:	06 96       	adiw	r24, 0x06	; 6
    121e:	0f b6       	in	r0, 0x3f	; 63
    1220:	f8 94       	cli
    1222:	9e bf       	out	0x3e, r25	; 62
    1224:	0f be       	out	0x3f, r0	; 63
    1226:	8d bf       	out	0x3d, r24	; 61
    1228:	08 95       	ret

0000122a <lf_full_speed>:
	}
	else
		motor_set_speed(c_speed[RIGHT]+inc,RIGHT);
}

void lf_full_speed(void) {
    122a:	60 e0       	ldi	r22, 0x00	; 0
    122c:	8f ef       	ldi	r24, 0xFF	; 255
    122e:	9f ef       	ldi	r25, 0xFF	; 255
    1230:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
    1234:	61 e0       	ldi	r22, 0x01	; 1
    1236:	8f ef       	ldi	r24, 0xFF	; 255
    1238:	9f ef       	ldi	r25, 0xFF	; 255
    123a:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
}
    123e:	08 95       	ret

00001240 <motor_get_speed>:
#include <stdlib.h>

#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)
#define mr MOTOR_RIGHT
#define ml MOTOR_LEFT
uint16_t motor_get_speed(uint8_t motor) {
    1240:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
    1242:	88 23       	and	r24, r24
    1244:	31 f4       	brne	.+12     	; 0x1252 <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1246:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    1248:	20 91 88 00 	lds	r18, 0x0088
    124c:	30 91 89 00 	lds	r19, 0x0089
    1250:	07 c0       	rjmp	.+14     	; 0x1260 <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
    1252:	81 30       	cpi	r24, 0x01	; 1
    1254:	39 f4       	brne	.+14     	; 0x1264 <motor_get_speed+0x24>
    1256:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    1258:	20 91 8a 00 	lds	r18, 0x008A
    125c:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1260:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1262:	18 c0       	rjmp	.+48     	; 0x1294 <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
    1264:	88 e1       	ldi	r24, 0x18	; 24
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	9f 93       	push	r25
    126a:	8f 93       	push	r24
    126c:	82 2f       	mov	r24, r18
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	9f 93       	push	r25
    1272:	8f 93       	push	r24
    1274:	86 ee       	ldi	r24, 0xE6	; 230
    1276:	92 e0       	ldi	r25, 0x02	; 2
    1278:	9f 93       	push	r25
    127a:	8f 93       	push	r24
    127c:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
    1280:	20 e0       	ldi	r18, 0x00	; 0
    1282:	30 e0       	ldi	r19, 0x00	; 0
    1284:	8d b7       	in	r24, 0x3d	; 61
    1286:	9e b7       	in	r25, 0x3e	; 62
    1288:	06 96       	adiw	r24, 0x06	; 6
    128a:	0f b6       	in	r0, 0x3f	; 63
    128c:	f8 94       	cli
    128e:	9e bf       	out	0x3e, r25	; 62
    1290:	0f be       	out	0x3f, r0	; 63
    1292:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    1294:	c9 01       	movw	r24, r18
    1296:	08 95       	ret

00001298 <lf_turn_right_inc>:
			motor_set_speed(c_speed[RIGHT]-(inc-speed_diff_L),RIGHT);
	}
	else
		motor_set_speed(c_speed[LEFT]+inc,LEFT);
}
void lf_turn_right_inc(uint16_t inc) {
    1298:	0f 93       	push	r16
    129a:	1f 93       	push	r17
    129c:	8c 01       	movw	r16, r24
	uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
    129e:	80 e0       	ldi	r24, 0x00	; 0
    12a0:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
    12a4:	81 e0       	ldi	r24, 0x01	; 1
    12a6:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
			motor_set_speed(LF_MIN_SPEED,LEFT);
		else
			motor_set_speed(c_speed[LEFT]-(inc-speed_diff_R),LEFT);
	}
	else
		motor_set_speed(c_speed[RIGHT]+inc,RIGHT);
    12aa:	61 e0       	ldi	r22, 0x01	; 1
    12ac:	80 0f       	add	r24, r16
    12ae:	91 1f       	adc	r25, r17
    12b0:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
}
    12b4:	1f 91       	pop	r17
    12b6:	0f 91       	pop	r16
    12b8:	08 95       	ret

000012ba <lf_turn_left_inc>:
	}
}


// These suck. Fix them.
void lf_turn_left_inc(uint16_t inc) {
    12ba:	ef 92       	push	r14
    12bc:	ff 92       	push	r15
    12be:	0f 93       	push	r16
    12c0:	1f 93       	push	r17
    12c2:	7c 01       	movw	r14, r24
	uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
    12c4:	80 e0       	ldi	r24, 0x00	; 0
    12c6:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
    12ca:	8c 01       	movw	r16, r24
    12cc:	81 e0       	ldi	r24, 0x01	; 1
    12ce:	0e 94 20 09 	call	0x1240	; 0x1240 <motor_get_speed>
			motor_set_speed(LF_MIN_SPEED,RIGHT);
		else
			motor_set_speed(c_speed[RIGHT]-(inc-speed_diff_L),RIGHT);
	}
	else
		motor_set_speed(c_speed[LEFT]+inc,LEFT);
    12d2:	60 e0       	ldi	r22, 0x00	; 0
    12d4:	c7 01       	movw	r24, r14
    12d6:	80 0f       	add	r24, r16
    12d8:	91 1f       	adc	r25, r17
    12da:	0e 94 ed 08 	call	0x11da	; 0x11da <motor_set_speed>
}
    12de:	1f 91       	pop	r17
    12e0:	0f 91       	pop	r16
    12e2:	ff 90       	pop	r15
    12e4:	ef 90       	pop	r14
    12e6:	08 95       	ret

000012e8 <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(uint8_t mode, uint8_t motor) {
    12e8:	cf 93       	push	r28
    12ea:	df 93       	push	r29
    12ec:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    12ee:	66 23       	and	r22, r22
    12f0:	b9 f0       	breq	.+46     	; 0x1320 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    12f2:	61 30       	cpi	r22, 0x01	; 1
    12f4:	29 f4       	brne	.+10     	; 0x1300 <motor_mode+0x18>
    12f6:	55 e0       	ldi	r21, 0x05	; 5
    12f8:	e7 e0       	ldi	r30, 0x07	; 7
    12fa:	ce ee       	ldi	r28, 0xEE	; 238
    12fc:	d1 e0       	ldi	r29, 0x01	; 1
    12fe:	14 c0       	rjmp	.+40     	; 0x1328 <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    1300:	8a e3       	ldi	r24, 0x3A	; 58
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	9f 93       	push	r25
    1306:	8f 93       	push	r24
    1308:	86 2f       	mov	r24, r22
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	9f 93       	push	r25
    130e:	8f 93       	push	r24
    1310:	8a e8       	ldi	r24, 0x8A	; 138
    1312:	92 e0       	ldi	r25, 0x02	; 2
    1314:	9f 93       	push	r25
    1316:	8f 93       	push	r24
    1318:	0e 94 1f 0a 	call	0x143e	; 0x143e <printf_P>
    131c:	87 e0       	ldi	r24, 0x07	; 7
    131e:	6e c0       	rjmp	.+220    	; 0x13fc <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    1320:	51 e0       	ldi	r21, 0x01	; 1
    1322:	e3 e0       	ldi	r30, 0x03	; 3
    1324:	cd ee       	ldi	r28, 0xED	; 237
    1326:	d1 e0       	ldi	r29, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    1328:	72 30       	cpi	r23, 0x02	; 2
    132a:	a1 f4       	brne	.+40     	; 0x1354 <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    132c:	4b b1       	in	r20, 0x0b	; 11
    132e:	21 e0       	ldi	r18, 0x01	; 1
    1330:	30 e0       	ldi	r19, 0x00	; 0
    1332:	c9 01       	movw	r24, r18
    1334:	02 c0       	rjmp	.+4      	; 0x133a <motor_mode+0x52>
    1336:	88 0f       	add	r24, r24
    1338:	99 1f       	adc	r25, r25
    133a:	5a 95       	dec	r21
    133c:	e2 f7       	brpl	.-8      	; 0x1336 <motor_mode+0x4e>
    133e:	80 95       	com	r24
    1340:	84 23       	and	r24, r20
    1342:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    1344:	8b b1       	in	r24, 0x0b	; 11
    1346:	02 c0       	rjmp	.+4      	; 0x134c <motor_mode+0x64>
    1348:	22 0f       	add	r18, r18
    134a:	33 1f       	adc	r19, r19
    134c:	ea 95       	dec	r30
    134e:	e2 f7       	brpl	.-8      	; 0x1348 <motor_mode+0x60>
    1350:	82 2b       	or	r24, r18
    1352:	29 c0       	rjmp	.+82     	; 0x13a6 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1354:	71 30       	cpi	r23, 0x01	; 1
    1356:	a1 f4       	brne	.+40     	; 0x1380 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    1358:	4b b1       	in	r20, 0x0b	; 11
    135a:	81 e0       	ldi	r24, 0x01	; 1
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	9c 01       	movw	r18, r24
    1360:	02 c0       	rjmp	.+4      	; 0x1366 <motor_mode+0x7e>
    1362:	22 0f       	add	r18, r18
    1364:	33 1f       	adc	r19, r19
    1366:	5a 95       	dec	r21
    1368:	e2 f7       	brpl	.-8      	; 0x1362 <motor_mode+0x7a>
    136a:	42 2b       	or	r20, r18
    136c:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    136e:	2b b1       	in	r18, 0x0b	; 11
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <motor_mode+0x8e>
    1372:	88 0f       	add	r24, r24
    1374:	99 1f       	adc	r25, r25
    1376:	ea 95       	dec	r30
    1378:	e2 f7       	brpl	.-8      	; 0x1372 <motor_mode+0x8a>
    137a:	80 95       	com	r24
    137c:	82 23       	and	r24, r18
    137e:	13 c0       	rjmp	.+38     	; 0x13a6 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1380:	73 30       	cpi	r23, 0x03	; 3
    1382:	99 f4       	brne	.+38     	; 0x13aa <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    1384:	4b b1       	in	r20, 0x0b	; 11
    1386:	21 e0       	ldi	r18, 0x01	; 1
    1388:	30 e0       	ldi	r19, 0x00	; 0
    138a:	c9 01       	movw	r24, r18
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <motor_mode+0xaa>
    138e:	88 0f       	add	r24, r24
    1390:	99 1f       	adc	r25, r25
    1392:	ea 95       	dec	r30
    1394:	e2 f7       	brpl	.-8      	; 0x138e <motor_mode+0xa6>
    1396:	02 c0       	rjmp	.+4      	; 0x139c <motor_mode+0xb4>
    1398:	22 0f       	add	r18, r18
    139a:	33 1f       	adc	r19, r19
    139c:	5a 95       	dec	r21
    139e:	e2 f7       	brpl	.-8      	; 0x1398 <motor_mode+0xb0>
    13a0:	82 2b       	or	r24, r18
    13a2:	80 95       	com	r24
    13a4:	84 23       	and	r24, r20
    13a6:	8b b9       	out	0x0b, r24	; 11
    13a8:	14 c0       	rjmp	.+40     	; 0x13d2 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    13aa:	74 30       	cpi	r23, 0x04	; 4
    13ac:	99 f4       	brne	.+38     	; 0x13d4 <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    13ae:	8b b1       	in	r24, 0x0b	; 11
    13b0:	21 e0       	ldi	r18, 0x01	; 1
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	d9 01       	movw	r26, r18
    13b6:	02 c0       	rjmp	.+4      	; 0x13bc <motor_mode+0xd4>
    13b8:	aa 0f       	add	r26, r26
    13ba:	bb 1f       	adc	r27, r27
    13bc:	5a 95       	dec	r21
    13be:	e2 f7       	brpl	.-8      	; 0x13b8 <motor_mode+0xd0>
    13c0:	ad 01       	movw	r20, r26
    13c2:	02 c0       	rjmp	.+4      	; 0x13c8 <motor_mode+0xe0>
    13c4:	22 0f       	add	r18, r18
    13c6:	33 1f       	adc	r19, r19
    13c8:	ea 95       	dec	r30
    13ca:	e2 f7       	brpl	.-8      	; 0x13c4 <motor_mode+0xdc>
    13cc:	42 2b       	or	r20, r18
    13ce:	48 2b       	or	r20, r24
    13d0:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    13d2:	78 83       	st	Y, r23
	}

	char* mname;
	if (motor==LEFT)
    13d4:	66 23       	and	r22, r22
    13d6:	19 f0       	breq	.+6      	; 0x13de <motor_mode+0xf6>
    13d8:	29 e4       	ldi	r18, 0x49	; 73
    13da:	31 e0       	ldi	r19, 0x01	; 1
    13dc:	02 c0       	rjmp	.+4      	; 0x13e2 <motor_mode+0xfa>
    13de:	2f e4       	ldi	r18, 0x4F	; 79
    13e0:	31 e0       	ldi	r19, 0x01	; 1
		mname="Left";
	else
		mname="Right";
	printf("\nMotor: %s mode: %d",mname,*c_mode);
    13e2:	88 81       	ld	r24, Y
    13e4:	90 e0       	ldi	r25, 0x00	; 0
    13e6:	9f 93       	push	r25
    13e8:	8f 93       	push	r24
    13ea:	3f 93       	push	r19
    13ec:	2f 93       	push	r18
    13ee:	84 e5       	ldi	r24, 0x54	; 84
    13f0:	91 e0       	ldi	r25, 0x01	; 1
    13f2:	9f 93       	push	r25
    13f4:	8f 93       	push	r24
    13f6:	0e 94 0a 0a 	call	0x1414	; 0x1414 <printf>
	return *c_mode;
    13fa:	88 81       	ld	r24, Y
    13fc:	2d b7       	in	r18, 0x3d	; 61
    13fe:	3e b7       	in	r19, 0x3e	; 62
    1400:	2a 5f       	subi	r18, 0xFA	; 250
    1402:	3f 4f       	sbci	r19, 0xFF	; 255
    1404:	0f b6       	in	r0, 0x3f	; 63
    1406:	f8 94       	cli
    1408:	3e bf       	out	0x3e, r19	; 62
    140a:	0f be       	out	0x3f, r0	; 63
    140c:	2d bf       	out	0x3d, r18	; 61
}
    140e:	df 91       	pop	r29
    1410:	cf 91       	pop	r28
    1412:	08 95       	ret

00001414 <printf>:
    1414:	a0 e0       	ldi	r26, 0x00	; 0
    1416:	b0 e0       	ldi	r27, 0x00	; 0
    1418:	e0 e1       	ldi	r30, 0x10	; 16
    141a:	fa e0       	ldi	r31, 0x0A	; 10
    141c:	0c 94 1e 10 	jmp	0x203c	; 0x203c <__prologue_saves__+0x20>
    1420:	fe 01       	movw	r30, r28
    1422:	35 96       	adiw	r30, 0x05	; 5
    1424:	61 91       	ld	r22, Z+
    1426:	71 91       	ld	r23, Z+
    1428:	af 01       	movw	r20, r30
    142a:	80 91 0c 02 	lds	r24, 0x020C
    142e:	90 91 0d 02 	lds	r25, 0x020D
    1432:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <vfprintf>
    1436:	20 96       	adiw	r28, 0x00	; 0
    1438:	e2 e0       	ldi	r30, 0x02	; 2
    143a:	0c 94 3a 10 	jmp	0x2074	; 0x2074 <__epilogue_restores__+0x20>

0000143e <printf_P>:
    143e:	a0 e0       	ldi	r26, 0x00	; 0
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e5 e2       	ldi	r30, 0x25	; 37
    1444:	fa e0       	ldi	r31, 0x0A	; 10
    1446:	0c 94 1e 10 	jmp	0x203c	; 0x203c <__prologue_saves__+0x20>
    144a:	fe 01       	movw	r30, r28
    144c:	35 96       	adiw	r30, 0x05	; 5
    144e:	61 91       	ld	r22, Z+
    1450:	71 91       	ld	r23, Z+
    1452:	a0 91 0c 02 	lds	r26, 0x020C
    1456:	b0 91 0d 02 	lds	r27, 0x020D
    145a:	13 96       	adiw	r26, 0x03	; 3
    145c:	8c 91       	ld	r24, X
    145e:	13 97       	sbiw	r26, 0x03	; 3
    1460:	88 60       	ori	r24, 0x08	; 8
    1462:	13 96       	adiw	r26, 0x03	; 3
    1464:	8c 93       	st	X, r24
    1466:	af 01       	movw	r20, r30
    1468:	80 91 0c 02 	lds	r24, 0x020C
    146c:	90 91 0d 02 	lds	r25, 0x020D
    1470:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <vfprintf>
    1474:	e0 91 0c 02 	lds	r30, 0x020C
    1478:	f0 91 0d 02 	lds	r31, 0x020D
    147c:	23 81       	ldd	r18, Z+3	; 0x03
    147e:	27 7f       	andi	r18, 0xF7	; 247
    1480:	23 83       	std	Z+3, r18	; 0x03
    1482:	20 96       	adiw	r28, 0x00	; 0
    1484:	e2 e0       	ldi	r30, 0x02	; 2
    1486:	0c 94 3a 10 	jmp	0x2074	; 0x2074 <__epilogue_restores__+0x20>

0000148a <putchar>:
    148a:	60 91 0c 02 	lds	r22, 0x020C
    148e:	70 91 0d 02 	lds	r23, 0x020D
    1492:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1496:	08 95       	ret

00001498 <scanf>:
    1498:	a0 e0       	ldi	r26, 0x00	; 0
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	e2 e5       	ldi	r30, 0x52	; 82
    149e:	fa e0       	ldi	r31, 0x0A	; 10
    14a0:	0c 94 1e 10 	jmp	0x203c	; 0x203c <__prologue_saves__+0x20>
    14a4:	fe 01       	movw	r30, r28
    14a6:	35 96       	adiw	r30, 0x05	; 5
    14a8:	61 91       	ld	r22, Z+
    14aa:	71 91       	ld	r23, Z+
    14ac:	af 01       	movw	r20, r30
    14ae:	80 91 0a 02 	lds	r24, 0x020A
    14b2:	90 91 0b 02 	lds	r25, 0x020B
    14b6:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <vfscanf>
    14ba:	20 96       	adiw	r28, 0x00	; 0
    14bc:	e2 e0       	ldi	r30, 0x02	; 2
    14be:	0c 94 3a 10 	jmp	0x2074	; 0x2074 <__epilogue_restores__+0x20>

000014c2 <vfprintf>:
    14c2:	ab e0       	ldi	r26, 0x0B	; 11
    14c4:	b0 e0       	ldi	r27, 0x00	; 0
    14c6:	e7 e6       	ldi	r30, 0x67	; 103
    14c8:	fa e0       	ldi	r31, 0x0A	; 10
    14ca:	0c 94 0e 10 	jmp	0x201c	; 0x201c <__prologue_saves__>
    14ce:	3c 01       	movw	r6, r24
    14d0:	2b 01       	movw	r4, r22
    14d2:	5a 01       	movw	r10, r20
    14d4:	fc 01       	movw	r30, r24
    14d6:	17 82       	std	Z+7, r1	; 0x07
    14d8:	16 82       	std	Z+6, r1	; 0x06
    14da:	83 81       	ldd	r24, Z+3	; 0x03
    14dc:	81 fd       	sbrc	r24, 1
    14de:	03 c0       	rjmp	.+6      	; 0x14e6 <vfprintf+0x24>
    14e0:	6f ef       	ldi	r22, 0xFF	; 255
    14e2:	7f ef       	ldi	r23, 0xFF	; 255
    14e4:	c8 c1       	rjmp	.+912    	; 0x1876 <vfprintf+0x3b4>
    14e6:	9a e0       	ldi	r25, 0x0A	; 10
    14e8:	89 2e       	mov	r8, r25
    14ea:	1e 01       	movw	r2, r28
    14ec:	08 94       	sec
    14ee:	21 1c       	adc	r2, r1
    14f0:	31 1c       	adc	r3, r1
    14f2:	f3 01       	movw	r30, r6
    14f4:	23 81       	ldd	r18, Z+3	; 0x03
    14f6:	f2 01       	movw	r30, r4
    14f8:	23 fd       	sbrc	r18, 3
    14fa:	85 91       	lpm	r24, Z+
    14fc:	23 ff       	sbrs	r18, 3
    14fe:	81 91       	ld	r24, Z+
    1500:	2f 01       	movw	r4, r30
    1502:	88 23       	and	r24, r24
    1504:	09 f4       	brne	.+2      	; 0x1508 <vfprintf+0x46>
    1506:	b4 c1       	rjmp	.+872    	; 0x1870 <vfprintf+0x3ae>
    1508:	85 32       	cpi	r24, 0x25	; 37
    150a:	39 f4       	brne	.+14     	; 0x151a <vfprintf+0x58>
    150c:	23 fd       	sbrc	r18, 3
    150e:	85 91       	lpm	r24, Z+
    1510:	23 ff       	sbrs	r18, 3
    1512:	81 91       	ld	r24, Z+
    1514:	2f 01       	movw	r4, r30
    1516:	85 32       	cpi	r24, 0x25	; 37
    1518:	29 f4       	brne	.+10     	; 0x1524 <vfprintf+0x62>
    151a:	b3 01       	movw	r22, r6
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1522:	e7 cf       	rjmp	.-50     	; 0x14f2 <vfprintf+0x30>
    1524:	98 2f       	mov	r25, r24
    1526:	dd 24       	eor	r13, r13
    1528:	cc 24       	eor	r12, r12
    152a:	99 24       	eor	r9, r9
    152c:	ff e1       	ldi	r31, 0x1F	; 31
    152e:	fd 15       	cp	r31, r13
    1530:	d0 f0       	brcs	.+52     	; 0x1566 <vfprintf+0xa4>
    1532:	9b 32       	cpi	r25, 0x2B	; 43
    1534:	69 f0       	breq	.+26     	; 0x1550 <vfprintf+0x8e>
    1536:	9c 32       	cpi	r25, 0x2C	; 44
    1538:	28 f4       	brcc	.+10     	; 0x1544 <vfprintf+0x82>
    153a:	90 32       	cpi	r25, 0x20	; 32
    153c:	59 f0       	breq	.+22     	; 0x1554 <vfprintf+0x92>
    153e:	93 32       	cpi	r25, 0x23	; 35
    1540:	91 f4       	brne	.+36     	; 0x1566 <vfprintf+0xa4>
    1542:	0e c0       	rjmp	.+28     	; 0x1560 <vfprintf+0x9e>
    1544:	9d 32       	cpi	r25, 0x2D	; 45
    1546:	49 f0       	breq	.+18     	; 0x155a <vfprintf+0x98>
    1548:	90 33       	cpi	r25, 0x30	; 48
    154a:	69 f4       	brne	.+26     	; 0x1566 <vfprintf+0xa4>
    154c:	41 e0       	ldi	r20, 0x01	; 1
    154e:	24 c0       	rjmp	.+72     	; 0x1598 <vfprintf+0xd6>
    1550:	52 e0       	ldi	r21, 0x02	; 2
    1552:	d5 2a       	or	r13, r21
    1554:	84 e0       	ldi	r24, 0x04	; 4
    1556:	d8 2a       	or	r13, r24
    1558:	28 c0       	rjmp	.+80     	; 0x15aa <vfprintf+0xe8>
    155a:	98 e0       	ldi	r25, 0x08	; 8
    155c:	d9 2a       	or	r13, r25
    155e:	25 c0       	rjmp	.+74     	; 0x15aa <vfprintf+0xe8>
    1560:	e0 e1       	ldi	r30, 0x10	; 16
    1562:	de 2a       	or	r13, r30
    1564:	22 c0       	rjmp	.+68     	; 0x15aa <vfprintf+0xe8>
    1566:	d7 fc       	sbrc	r13, 7
    1568:	29 c0       	rjmp	.+82     	; 0x15bc <vfprintf+0xfa>
    156a:	89 2f       	mov	r24, r25
    156c:	80 53       	subi	r24, 0x30	; 48
    156e:	8a 30       	cpi	r24, 0x0A	; 10
    1570:	70 f4       	brcc	.+28     	; 0x158e <vfprintf+0xcc>
    1572:	d6 fe       	sbrs	r13, 6
    1574:	05 c0       	rjmp	.+10     	; 0x1580 <vfprintf+0xbe>
    1576:	98 9c       	mul	r9, r8
    1578:	90 2c       	mov	r9, r0
    157a:	11 24       	eor	r1, r1
    157c:	98 0e       	add	r9, r24
    157e:	15 c0       	rjmp	.+42     	; 0x15aa <vfprintf+0xe8>
    1580:	c8 9c       	mul	r12, r8
    1582:	c0 2c       	mov	r12, r0
    1584:	11 24       	eor	r1, r1
    1586:	c8 0e       	add	r12, r24
    1588:	f0 e2       	ldi	r31, 0x20	; 32
    158a:	df 2a       	or	r13, r31
    158c:	0e c0       	rjmp	.+28     	; 0x15aa <vfprintf+0xe8>
    158e:	9e 32       	cpi	r25, 0x2E	; 46
    1590:	29 f4       	brne	.+10     	; 0x159c <vfprintf+0xda>
    1592:	d6 fc       	sbrc	r13, 6
    1594:	6d c1       	rjmp	.+730    	; 0x1870 <vfprintf+0x3ae>
    1596:	40 e4       	ldi	r20, 0x40	; 64
    1598:	d4 2a       	or	r13, r20
    159a:	07 c0       	rjmp	.+14     	; 0x15aa <vfprintf+0xe8>
    159c:	9c 36       	cpi	r25, 0x6C	; 108
    159e:	19 f4       	brne	.+6      	; 0x15a6 <vfprintf+0xe4>
    15a0:	50 e8       	ldi	r21, 0x80	; 128
    15a2:	d5 2a       	or	r13, r21
    15a4:	02 c0       	rjmp	.+4      	; 0x15aa <vfprintf+0xe8>
    15a6:	98 36       	cpi	r25, 0x68	; 104
    15a8:	49 f4       	brne	.+18     	; 0x15bc <vfprintf+0xfa>
    15aa:	f2 01       	movw	r30, r4
    15ac:	23 fd       	sbrc	r18, 3
    15ae:	95 91       	lpm	r25, Z+
    15b0:	23 ff       	sbrs	r18, 3
    15b2:	91 91       	ld	r25, Z+
    15b4:	2f 01       	movw	r4, r30
    15b6:	99 23       	and	r25, r25
    15b8:	09 f0       	breq	.+2      	; 0x15bc <vfprintf+0xfa>
    15ba:	b8 cf       	rjmp	.-144    	; 0x152c <vfprintf+0x6a>
    15bc:	89 2f       	mov	r24, r25
    15be:	85 54       	subi	r24, 0x45	; 69
    15c0:	83 30       	cpi	r24, 0x03	; 3
    15c2:	18 f0       	brcs	.+6      	; 0x15ca <vfprintf+0x108>
    15c4:	80 52       	subi	r24, 0x20	; 32
    15c6:	83 30       	cpi	r24, 0x03	; 3
    15c8:	38 f4       	brcc	.+14     	; 0x15d8 <vfprintf+0x116>
    15ca:	44 e0       	ldi	r20, 0x04	; 4
    15cc:	50 e0       	ldi	r21, 0x00	; 0
    15ce:	a4 0e       	add	r10, r20
    15d0:	b5 1e       	adc	r11, r21
    15d2:	5f e3       	ldi	r21, 0x3F	; 63
    15d4:	59 83       	std	Y+1, r21	; 0x01
    15d6:	0f c0       	rjmp	.+30     	; 0x15f6 <vfprintf+0x134>
    15d8:	93 36       	cpi	r25, 0x63	; 99
    15da:	31 f0       	breq	.+12     	; 0x15e8 <vfprintf+0x126>
    15dc:	93 37       	cpi	r25, 0x73	; 115
    15de:	79 f0       	breq	.+30     	; 0x15fe <vfprintf+0x13c>
    15e0:	93 35       	cpi	r25, 0x53	; 83
    15e2:	09 f0       	breq	.+2      	; 0x15e6 <vfprintf+0x124>
    15e4:	56 c0       	rjmp	.+172    	; 0x1692 <vfprintf+0x1d0>
    15e6:	20 c0       	rjmp	.+64     	; 0x1628 <vfprintf+0x166>
    15e8:	f5 01       	movw	r30, r10
    15ea:	80 81       	ld	r24, Z
    15ec:	89 83       	std	Y+1, r24	; 0x01
    15ee:	42 e0       	ldi	r20, 0x02	; 2
    15f0:	50 e0       	ldi	r21, 0x00	; 0
    15f2:	a4 0e       	add	r10, r20
    15f4:	b5 1e       	adc	r11, r21
    15f6:	71 01       	movw	r14, r2
    15f8:	01 e0       	ldi	r16, 0x01	; 1
    15fa:	10 e0       	ldi	r17, 0x00	; 0
    15fc:	12 c0       	rjmp	.+36     	; 0x1622 <vfprintf+0x160>
    15fe:	f5 01       	movw	r30, r10
    1600:	e0 80       	ld	r14, Z
    1602:	f1 80       	ldd	r15, Z+1	; 0x01
    1604:	d6 fc       	sbrc	r13, 6
    1606:	03 c0       	rjmp	.+6      	; 0x160e <vfprintf+0x14c>
    1608:	6f ef       	ldi	r22, 0xFF	; 255
    160a:	7f ef       	ldi	r23, 0xFF	; 255
    160c:	02 c0       	rjmp	.+4      	; 0x1612 <vfprintf+0x150>
    160e:	69 2d       	mov	r22, r9
    1610:	70 e0       	ldi	r23, 0x00	; 0
    1612:	42 e0       	ldi	r20, 0x02	; 2
    1614:	50 e0       	ldi	r21, 0x00	; 0
    1616:	a4 0e       	add	r10, r20
    1618:	b5 1e       	adc	r11, r21
    161a:	c7 01       	movw	r24, r14
    161c:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <strnlen>
    1620:	8c 01       	movw	r16, r24
    1622:	5f e7       	ldi	r21, 0x7F	; 127
    1624:	d5 22       	and	r13, r21
    1626:	14 c0       	rjmp	.+40     	; 0x1650 <vfprintf+0x18e>
    1628:	f5 01       	movw	r30, r10
    162a:	e0 80       	ld	r14, Z
    162c:	f1 80       	ldd	r15, Z+1	; 0x01
    162e:	d6 fc       	sbrc	r13, 6
    1630:	03 c0       	rjmp	.+6      	; 0x1638 <vfprintf+0x176>
    1632:	6f ef       	ldi	r22, 0xFF	; 255
    1634:	7f ef       	ldi	r23, 0xFF	; 255
    1636:	02 c0       	rjmp	.+4      	; 0x163c <vfprintf+0x17a>
    1638:	69 2d       	mov	r22, r9
    163a:	70 e0       	ldi	r23, 0x00	; 0
    163c:	42 e0       	ldi	r20, 0x02	; 2
    163e:	50 e0       	ldi	r21, 0x00	; 0
    1640:	a4 0e       	add	r10, r20
    1642:	b5 1e       	adc	r11, r21
    1644:	c7 01       	movw	r24, r14
    1646:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <strnlen_P>
    164a:	8c 01       	movw	r16, r24
    164c:	50 e8       	ldi	r21, 0x80	; 128
    164e:	d5 2a       	or	r13, r21
    1650:	d3 fe       	sbrs	r13, 3
    1652:	07 c0       	rjmp	.+14     	; 0x1662 <vfprintf+0x1a0>
    1654:	1a c0       	rjmp	.+52     	; 0x168a <vfprintf+0x1c8>
    1656:	b3 01       	movw	r22, r6
    1658:	80 e2       	ldi	r24, 0x20	; 32
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1660:	ca 94       	dec	r12
    1662:	8c 2d       	mov	r24, r12
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	08 17       	cp	r16, r24
    1668:	19 07       	cpc	r17, r25
    166a:	a8 f3       	brcs	.-22     	; 0x1656 <vfprintf+0x194>
    166c:	0e c0       	rjmp	.+28     	; 0x168a <vfprintf+0x1c8>
    166e:	f7 01       	movw	r30, r14
    1670:	d7 fc       	sbrc	r13, 7
    1672:	85 91       	lpm	r24, Z+
    1674:	d7 fe       	sbrs	r13, 7
    1676:	81 91       	ld	r24, Z+
    1678:	7f 01       	movw	r14, r30
    167a:	b3 01       	movw	r22, r6
    167c:	90 e0       	ldi	r25, 0x00	; 0
    167e:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1682:	c1 10       	cpse	r12, r1
    1684:	ca 94       	dec	r12
    1686:	01 50       	subi	r16, 0x01	; 1
    1688:	10 40       	sbci	r17, 0x00	; 0
    168a:	01 15       	cp	r16, r1
    168c:	11 05       	cpc	r17, r1
    168e:	79 f7       	brne	.-34     	; 0x166e <vfprintf+0x1ac>
    1690:	ec c0       	rjmp	.+472    	; 0x186a <vfprintf+0x3a8>
    1692:	94 36       	cpi	r25, 0x64	; 100
    1694:	11 f0       	breq	.+4      	; 0x169a <vfprintf+0x1d8>
    1696:	99 36       	cpi	r25, 0x69	; 105
    1698:	71 f5       	brne	.+92     	; 0x16f6 <vfprintf+0x234>
    169a:	d7 fe       	sbrs	r13, 7
    169c:	08 c0       	rjmp	.+16     	; 0x16ae <vfprintf+0x1ec>
    169e:	f5 01       	movw	r30, r10
    16a0:	e0 80       	ld	r14, Z
    16a2:	f1 80       	ldd	r15, Z+1	; 0x01
    16a4:	02 81       	ldd	r16, Z+2	; 0x02
    16a6:	13 81       	ldd	r17, Z+3	; 0x03
    16a8:	44 e0       	ldi	r20, 0x04	; 4
    16aa:	50 e0       	ldi	r21, 0x00	; 0
    16ac:	0a c0       	rjmp	.+20     	; 0x16c2 <vfprintf+0x200>
    16ae:	f5 01       	movw	r30, r10
    16b0:	80 81       	ld	r24, Z
    16b2:	91 81       	ldd	r25, Z+1	; 0x01
    16b4:	7c 01       	movw	r14, r24
    16b6:	00 27       	eor	r16, r16
    16b8:	f7 fc       	sbrc	r15, 7
    16ba:	00 95       	com	r16
    16bc:	10 2f       	mov	r17, r16
    16be:	42 e0       	ldi	r20, 0x02	; 2
    16c0:	50 e0       	ldi	r21, 0x00	; 0
    16c2:	a4 0e       	add	r10, r20
    16c4:	b5 1e       	adc	r11, r21
    16c6:	5f e6       	ldi	r21, 0x6F	; 111
    16c8:	d5 22       	and	r13, r21
    16ca:	17 ff       	sbrs	r17, 7
    16cc:	0a c0       	rjmp	.+20     	; 0x16e2 <vfprintf+0x220>
    16ce:	10 95       	com	r17
    16d0:	00 95       	com	r16
    16d2:	f0 94       	com	r15
    16d4:	e0 94       	com	r14
    16d6:	e1 1c       	adc	r14, r1
    16d8:	f1 1c       	adc	r15, r1
    16da:	01 1d       	adc	r16, r1
    16dc:	11 1d       	adc	r17, r1
    16de:	80 e8       	ldi	r24, 0x80	; 128
    16e0:	d8 2a       	or	r13, r24
    16e2:	2a e0       	ldi	r18, 0x0A	; 10
    16e4:	30 e0       	ldi	r19, 0x00	; 0
    16e6:	a1 01       	movw	r20, r2
    16e8:	c8 01       	movw	r24, r16
    16ea:	b7 01       	movw	r22, r14
    16ec:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <__ultoa_invert>
    16f0:	f8 2e       	mov	r15, r24
    16f2:	f2 18       	sub	r15, r2
    16f4:	40 c0       	rjmp	.+128    	; 0x1776 <vfprintf+0x2b4>
    16f6:	95 37       	cpi	r25, 0x75	; 117
    16f8:	29 f4       	brne	.+10     	; 0x1704 <vfprintf+0x242>
    16fa:	1d 2d       	mov	r17, r13
    16fc:	1f 7e       	andi	r17, 0xEF	; 239
    16fe:	2a e0       	ldi	r18, 0x0A	; 10
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	1d c0       	rjmp	.+58     	; 0x173e <vfprintf+0x27c>
    1704:	1d 2d       	mov	r17, r13
    1706:	19 7f       	andi	r17, 0xF9	; 249
    1708:	9f 36       	cpi	r25, 0x6F	; 111
    170a:	61 f0       	breq	.+24     	; 0x1724 <vfprintf+0x262>
    170c:	90 37       	cpi	r25, 0x70	; 112
    170e:	20 f4       	brcc	.+8      	; 0x1718 <vfprintf+0x256>
    1710:	98 35       	cpi	r25, 0x58	; 88
    1712:	09 f0       	breq	.+2      	; 0x1716 <vfprintf+0x254>
    1714:	ad c0       	rjmp	.+346    	; 0x1870 <vfprintf+0x3ae>
    1716:	0f c0       	rjmp	.+30     	; 0x1736 <vfprintf+0x274>
    1718:	90 37       	cpi	r25, 0x70	; 112
    171a:	39 f0       	breq	.+14     	; 0x172a <vfprintf+0x268>
    171c:	98 37       	cpi	r25, 0x78	; 120
    171e:	09 f0       	breq	.+2      	; 0x1722 <vfprintf+0x260>
    1720:	a7 c0       	rjmp	.+334    	; 0x1870 <vfprintf+0x3ae>
    1722:	04 c0       	rjmp	.+8      	; 0x172c <vfprintf+0x26a>
    1724:	28 e0       	ldi	r18, 0x08	; 8
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	0a c0       	rjmp	.+20     	; 0x173e <vfprintf+0x27c>
    172a:	10 61       	ori	r17, 0x10	; 16
    172c:	14 fd       	sbrc	r17, 4
    172e:	14 60       	ori	r17, 0x04	; 4
    1730:	20 e1       	ldi	r18, 0x10	; 16
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	04 c0       	rjmp	.+8      	; 0x173e <vfprintf+0x27c>
    1736:	14 fd       	sbrc	r17, 4
    1738:	16 60       	ori	r17, 0x06	; 6
    173a:	20 e1       	ldi	r18, 0x10	; 16
    173c:	32 e0       	ldi	r19, 0x02	; 2
    173e:	17 ff       	sbrs	r17, 7
    1740:	08 c0       	rjmp	.+16     	; 0x1752 <vfprintf+0x290>
    1742:	f5 01       	movw	r30, r10
    1744:	60 81       	ld	r22, Z
    1746:	71 81       	ldd	r23, Z+1	; 0x01
    1748:	82 81       	ldd	r24, Z+2	; 0x02
    174a:	93 81       	ldd	r25, Z+3	; 0x03
    174c:	44 e0       	ldi	r20, 0x04	; 4
    174e:	50 e0       	ldi	r21, 0x00	; 0
    1750:	08 c0       	rjmp	.+16     	; 0x1762 <vfprintf+0x2a0>
    1752:	f5 01       	movw	r30, r10
    1754:	80 81       	ld	r24, Z
    1756:	91 81       	ldd	r25, Z+1	; 0x01
    1758:	bc 01       	movw	r22, r24
    175a:	80 e0       	ldi	r24, 0x00	; 0
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	42 e0       	ldi	r20, 0x02	; 2
    1760:	50 e0       	ldi	r21, 0x00	; 0
    1762:	a4 0e       	add	r10, r20
    1764:	b5 1e       	adc	r11, r21
    1766:	a1 01       	movw	r20, r2
    1768:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <__ultoa_invert>
    176c:	f8 2e       	mov	r15, r24
    176e:	f2 18       	sub	r15, r2
    1770:	8f e7       	ldi	r24, 0x7F	; 127
    1772:	d8 2e       	mov	r13, r24
    1774:	d1 22       	and	r13, r17
    1776:	d6 fe       	sbrs	r13, 6
    1778:	0b c0       	rjmp	.+22     	; 0x1790 <vfprintf+0x2ce>
    177a:	5e ef       	ldi	r21, 0xFE	; 254
    177c:	d5 22       	and	r13, r21
    177e:	f9 14       	cp	r15, r9
    1780:	38 f4       	brcc	.+14     	; 0x1790 <vfprintf+0x2ce>
    1782:	d4 fe       	sbrs	r13, 4
    1784:	07 c0       	rjmp	.+14     	; 0x1794 <vfprintf+0x2d2>
    1786:	d2 fc       	sbrc	r13, 2
    1788:	05 c0       	rjmp	.+10     	; 0x1794 <vfprintf+0x2d2>
    178a:	8f ee       	ldi	r24, 0xEF	; 239
    178c:	d8 22       	and	r13, r24
    178e:	02 c0       	rjmp	.+4      	; 0x1794 <vfprintf+0x2d2>
    1790:	1f 2d       	mov	r17, r15
    1792:	01 c0       	rjmp	.+2      	; 0x1796 <vfprintf+0x2d4>
    1794:	19 2d       	mov	r17, r9
    1796:	d4 fe       	sbrs	r13, 4
    1798:	0d c0       	rjmp	.+26     	; 0x17b4 <vfprintf+0x2f2>
    179a:	fe 01       	movw	r30, r28
    179c:	ef 0d       	add	r30, r15
    179e:	f1 1d       	adc	r31, r1
    17a0:	80 81       	ld	r24, Z
    17a2:	80 33       	cpi	r24, 0x30	; 48
    17a4:	19 f4       	brne	.+6      	; 0x17ac <vfprintf+0x2ea>
    17a6:	99 ee       	ldi	r25, 0xE9	; 233
    17a8:	d9 22       	and	r13, r25
    17aa:	08 c0       	rjmp	.+16     	; 0x17bc <vfprintf+0x2fa>
    17ac:	1f 5f       	subi	r17, 0xFF	; 255
    17ae:	d2 fe       	sbrs	r13, 2
    17b0:	05 c0       	rjmp	.+10     	; 0x17bc <vfprintf+0x2fa>
    17b2:	03 c0       	rjmp	.+6      	; 0x17ba <vfprintf+0x2f8>
    17b4:	8d 2d       	mov	r24, r13
    17b6:	86 78       	andi	r24, 0x86	; 134
    17b8:	09 f0       	breq	.+2      	; 0x17bc <vfprintf+0x2fa>
    17ba:	1f 5f       	subi	r17, 0xFF	; 255
    17bc:	0d 2d       	mov	r16, r13
    17be:	d3 fc       	sbrc	r13, 3
    17c0:	14 c0       	rjmp	.+40     	; 0x17ea <vfprintf+0x328>
    17c2:	d0 fe       	sbrs	r13, 0
    17c4:	0f c0       	rjmp	.+30     	; 0x17e4 <vfprintf+0x322>
    17c6:	1c 15       	cp	r17, r12
    17c8:	10 f0       	brcs	.+4      	; 0x17ce <vfprintf+0x30c>
    17ca:	9f 2c       	mov	r9, r15
    17cc:	0b c0       	rjmp	.+22     	; 0x17e4 <vfprintf+0x322>
    17ce:	9f 2c       	mov	r9, r15
    17d0:	9c 0c       	add	r9, r12
    17d2:	91 1a       	sub	r9, r17
    17d4:	1c 2d       	mov	r17, r12
    17d6:	06 c0       	rjmp	.+12     	; 0x17e4 <vfprintf+0x322>
    17d8:	b3 01       	movw	r22, r6
    17da:	80 e2       	ldi	r24, 0x20	; 32
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    17e2:	1f 5f       	subi	r17, 0xFF	; 255
    17e4:	1c 15       	cp	r17, r12
    17e6:	c0 f3       	brcs	.-16     	; 0x17d8 <vfprintf+0x316>
    17e8:	04 c0       	rjmp	.+8      	; 0x17f2 <vfprintf+0x330>
    17ea:	1c 15       	cp	r17, r12
    17ec:	10 f4       	brcc	.+4      	; 0x17f2 <vfprintf+0x330>
    17ee:	c1 1a       	sub	r12, r17
    17f0:	01 c0       	rjmp	.+2      	; 0x17f4 <vfprintf+0x332>
    17f2:	cc 24       	eor	r12, r12
    17f4:	04 ff       	sbrs	r16, 4
    17f6:	10 c0       	rjmp	.+32     	; 0x1818 <vfprintf+0x356>
    17f8:	b3 01       	movw	r22, r6
    17fa:	80 e3       	ldi	r24, 0x30	; 48
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1802:	02 ff       	sbrs	r16, 2
    1804:	1e c0       	rjmp	.+60     	; 0x1842 <vfprintf+0x380>
    1806:	01 fd       	sbrc	r16, 1
    1808:	03 c0       	rjmp	.+6      	; 0x1810 <vfprintf+0x34e>
    180a:	88 e7       	ldi	r24, 0x78	; 120
    180c:	90 e0       	ldi	r25, 0x00	; 0
    180e:	02 c0       	rjmp	.+4      	; 0x1814 <vfprintf+0x352>
    1810:	88 e5       	ldi	r24, 0x58	; 88
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	b3 01       	movw	r22, r6
    1816:	0c c0       	rjmp	.+24     	; 0x1830 <vfprintf+0x36e>
    1818:	80 2f       	mov	r24, r16
    181a:	86 78       	andi	r24, 0x86	; 134
    181c:	91 f0       	breq	.+36     	; 0x1842 <vfprintf+0x380>
    181e:	01 ff       	sbrs	r16, 1
    1820:	02 c0       	rjmp	.+4      	; 0x1826 <vfprintf+0x364>
    1822:	8b e2       	ldi	r24, 0x2B	; 43
    1824:	01 c0       	rjmp	.+2      	; 0x1828 <vfprintf+0x366>
    1826:	80 e2       	ldi	r24, 0x20	; 32
    1828:	d7 fc       	sbrc	r13, 7
    182a:	8d e2       	ldi	r24, 0x2D	; 45
    182c:	b3 01       	movw	r22, r6
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1834:	06 c0       	rjmp	.+12     	; 0x1842 <vfprintf+0x380>
    1836:	b3 01       	movw	r22, r6
    1838:	80 e3       	ldi	r24, 0x30	; 48
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1840:	9a 94       	dec	r9
    1842:	f9 14       	cp	r15, r9
    1844:	c0 f3       	brcs	.-16     	; 0x1836 <vfprintf+0x374>
    1846:	fa 94       	dec	r15
    1848:	f1 01       	movw	r30, r2
    184a:	ef 0d       	add	r30, r15
    184c:	f1 1d       	adc	r31, r1
    184e:	b3 01       	movw	r22, r6
    1850:	80 81       	ld	r24, Z
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1858:	ff 20       	and	r15, r15
    185a:	a9 f7       	brne	.-22     	; 0x1846 <vfprintf+0x384>
    185c:	06 c0       	rjmp	.+12     	; 0x186a <vfprintf+0x3a8>
    185e:	b3 01       	movw	r22, r6
    1860:	80 e2       	ldi	r24, 0x20	; 32
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	0e 94 38 0f 	call	0x1e70	; 0x1e70 <fputc>
    1868:	ca 94       	dec	r12
    186a:	cc 20       	and	r12, r12
    186c:	c1 f7       	brne	.-16     	; 0x185e <vfprintf+0x39c>
    186e:	41 ce       	rjmp	.-894    	; 0x14f2 <vfprintf+0x30>
    1870:	f3 01       	movw	r30, r6
    1872:	66 81       	ldd	r22, Z+6	; 0x06
    1874:	77 81       	ldd	r23, Z+7	; 0x07
    1876:	cb 01       	movw	r24, r22
    1878:	2b 96       	adiw	r28, 0x0b	; 11
    187a:	e2 e1       	ldi	r30, 0x12	; 18
    187c:	0c 94 2a 10 	jmp	0x2054	; 0x2054 <__epilogue_restores__>

00001880 <putval>:
    1880:	fc 01       	movw	r30, r24
    1882:	20 fd       	sbrc	r18, 0
    1884:	08 c0       	rjmp	.+16     	; 0x1896 <putval+0x16>
    1886:	23 fd       	sbrc	r18, 3
    1888:	05 c0       	rjmp	.+10     	; 0x1894 <putval+0x14>
    188a:	22 ff       	sbrs	r18, 2
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <putval+0x12>
    188e:	73 83       	std	Z+3, r23	; 0x03
    1890:	62 83       	std	Z+2, r22	; 0x02
    1892:	51 83       	std	Z+1, r21	; 0x01
    1894:	40 83       	st	Z, r20
    1896:	08 95       	ret

00001898 <mulacc>:
    1898:	ef 92       	push	r14
    189a:	ff 92       	push	r15
    189c:	0f 93       	push	r16
    189e:	1f 93       	push	r17
    18a0:	44 ff       	sbrs	r20, 4
    18a2:	02 c0       	rjmp	.+4      	; 0x18a8 <mulacc+0x10>
    18a4:	33 e0       	ldi	r19, 0x03	; 3
    18a6:	11 c0       	rjmp	.+34     	; 0x18ca <mulacc+0x32>
    18a8:	46 ff       	sbrs	r20, 6
    18aa:	02 c0       	rjmp	.+4      	; 0x18b0 <mulacc+0x18>
    18ac:	34 e0       	ldi	r19, 0x04	; 4
    18ae:	0d c0       	rjmp	.+26     	; 0x18ca <mulacc+0x32>
    18b0:	db 01       	movw	r26, r22
    18b2:	fc 01       	movw	r30, r24
    18b4:	aa 0f       	add	r26, r26
    18b6:	bb 1f       	adc	r27, r27
    18b8:	ee 1f       	adc	r30, r30
    18ba:	ff 1f       	adc	r31, r31
    18bc:	10 94       	com	r1
    18be:	d1 f7       	brne	.-12     	; 0x18b4 <mulacc+0x1c>
    18c0:	6a 0f       	add	r22, r26
    18c2:	7b 1f       	adc	r23, r27
    18c4:	8e 1f       	adc	r24, r30
    18c6:	9f 1f       	adc	r25, r31
    18c8:	31 e0       	ldi	r19, 0x01	; 1
    18ca:	66 0f       	add	r22, r22
    18cc:	77 1f       	adc	r23, r23
    18ce:	88 1f       	adc	r24, r24
    18d0:	99 1f       	adc	r25, r25
    18d2:	31 50       	subi	r19, 0x01	; 1
    18d4:	d1 f7       	brne	.-12     	; 0x18ca <mulacc+0x32>
    18d6:	7b 01       	movw	r14, r22
    18d8:	8c 01       	movw	r16, r24
    18da:	e2 0e       	add	r14, r18
    18dc:	f1 1c       	adc	r15, r1
    18de:	01 1d       	adc	r16, r1
    18e0:	11 1d       	adc	r17, r1
    18e2:	a8 01       	movw	r20, r16
    18e4:	97 01       	movw	r18, r14
    18e6:	b7 01       	movw	r22, r14
    18e8:	ca 01       	movw	r24, r20
    18ea:	1f 91       	pop	r17
    18ec:	0f 91       	pop	r16
    18ee:	ff 90       	pop	r15
    18f0:	ef 90       	pop	r14
    18f2:	08 95       	ret

000018f4 <skip_spaces>:
    18f4:	0f 93       	push	r16
    18f6:	1f 93       	push	r17
    18f8:	cf 93       	push	r28
    18fa:	df 93       	push	r29
    18fc:	8c 01       	movw	r16, r24
    18fe:	c8 01       	movw	r24, r16
    1900:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1904:	ec 01       	movw	r28, r24
    1906:	97 fd       	sbrc	r25, 7
    1908:	08 c0       	rjmp	.+16     	; 0x191a <skip_spaces+0x26>
    190a:	0e 94 03 10 	call	0x2006	; 0x2006 <isspace>
    190e:	89 2b       	or	r24, r25
    1910:	b1 f7       	brne	.-20     	; 0x18fe <skip_spaces+0xa>
    1912:	b8 01       	movw	r22, r16
    1914:	ce 01       	movw	r24, r28
    1916:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <ungetc>
    191a:	ce 01       	movw	r24, r28
    191c:	df 91       	pop	r29
    191e:	cf 91       	pop	r28
    1920:	1f 91       	pop	r17
    1922:	0f 91       	pop	r16
    1924:	08 95       	ret

00001926 <conv_int>:
    1926:	a0 e0       	ldi	r26, 0x00	; 0
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e9 e9       	ldi	r30, 0x99	; 153
    192c:	fc e0       	ldi	r31, 0x0C	; 12
    192e:	0c 94 16 10 	jmp	0x202c	; 0x202c <__prologue_saves__+0x10>
    1932:	ec 01       	movw	r28, r24
    1934:	c6 2e       	mov	r12, r22
    1936:	5a 01       	movw	r10, r20
    1938:	12 2f       	mov	r17, r18
    193a:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    193e:	ac 01       	movw	r20, r24
    1940:	8b 32       	cpi	r24, 0x2B	; 43
    1942:	19 f0       	breq	.+6      	; 0x194a <conv_int+0x24>
    1944:	8d 32       	cpi	r24, 0x2D	; 45
    1946:	51 f4       	brne	.+20     	; 0x195c <conv_int+0x36>
    1948:	10 68       	ori	r17, 0x80	; 128
    194a:	ca 94       	dec	r12
    194c:	09 f4       	brne	.+2      	; 0x1950 <conv_int+0x2a>
    194e:	6d c0       	rjmp	.+218    	; 0x1a2a <conv_int+0x104>
    1950:	ce 01       	movw	r24, r28
    1952:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1956:	ac 01       	movw	r20, r24
    1958:	97 fd       	sbrc	r25, 7
    195a:	67 c0       	rjmp	.+206    	; 0x1a2a <conv_int+0x104>
    195c:	6d ef       	ldi	r22, 0xFD	; 253
    195e:	d6 2e       	mov	r13, r22
    1960:	d1 22       	and	r13, r17
    1962:	8d 2d       	mov	r24, r13
    1964:	80 73       	andi	r24, 0x30	; 48
    1966:	01 f5       	brne	.+64     	; 0x19a8 <conv_int+0x82>
    1968:	40 33       	cpi	r20, 0x30	; 48
    196a:	f1 f4       	brne	.+60     	; 0x19a8 <conv_int+0x82>
    196c:	ca 94       	dec	r12
    196e:	09 f4       	brne	.+2      	; 0x1972 <conv_int+0x4c>
    1970:	47 c0       	rjmp	.+142    	; 0x1a00 <conv_int+0xda>
    1972:	ce 01       	movw	r24, r28
    1974:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1978:	ac 01       	movw	r20, r24
    197a:	97 fd       	sbrc	r25, 7
    197c:	41 c0       	rjmp	.+130    	; 0x1a00 <conv_int+0xda>
    197e:	82 e0       	ldi	r24, 0x02	; 2
    1980:	d8 2a       	or	r13, r24
    1982:	48 37       	cpi	r20, 0x78	; 120
    1984:	11 f0       	breq	.+4      	; 0x198a <conv_int+0x64>
    1986:	48 35       	cpi	r20, 0x58	; 88
    1988:	59 f4       	brne	.+22     	; 0x19a0 <conv_int+0x7a>
    198a:	80 e4       	ldi	r24, 0x40	; 64
    198c:	d8 2a       	or	r13, r24
    198e:	ca 94       	dec	r12
    1990:	b9 f1       	breq	.+110    	; 0x1a00 <conv_int+0xda>
    1992:	ce 01       	movw	r24, r28
    1994:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1998:	ac 01       	movw	r20, r24
    199a:	99 23       	and	r25, r25
    199c:	2c f4       	brge	.+10     	; 0x19a8 <conv_int+0x82>
    199e:	30 c0       	rjmp	.+96     	; 0x1a00 <conv_int+0xda>
    19a0:	d6 fc       	sbrc	r13, 6
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <conv_int+0x82>
    19a4:	80 e1       	ldi	r24, 0x10	; 16
    19a6:	d8 2a       	or	r13, r24
    19a8:	ee 24       	eor	r14, r14
    19aa:	ff 24       	eor	r15, r15
    19ac:	87 01       	movw	r16, r14
    19ae:	24 2f       	mov	r18, r20
    19b0:	20 53       	subi	r18, 0x30	; 48
    19b2:	28 30       	cpi	r18, 0x08	; 8
    19b4:	88 f0       	brcs	.+34     	; 0x19d8 <conv_int+0xb2>
    19b6:	d4 fc       	sbrc	r13, 4
    19b8:	09 c0       	rjmp	.+18     	; 0x19cc <conv_int+0xa6>
    19ba:	2a 30       	cpi	r18, 0x0A	; 10
    19bc:	68 f0       	brcs	.+26     	; 0x19d8 <conv_int+0xb2>
    19be:	d6 fe       	sbrs	r13, 6
    19c0:	05 c0       	rjmp	.+10     	; 0x19cc <conv_int+0xa6>
    19c2:	2f 7d       	andi	r18, 0xDF	; 223
    19c4:	82 2f       	mov	r24, r18
    19c6:	81 51       	subi	r24, 0x11	; 17
    19c8:	86 30       	cpi	r24, 0x06	; 6
    19ca:	28 f0       	brcs	.+10     	; 0x19d6 <conv_int+0xb0>
    19cc:	be 01       	movw	r22, r28
    19ce:	ca 01       	movw	r24, r20
    19d0:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <ungetc>
    19d4:	12 c0       	rjmp	.+36     	; 0x19fa <conv_int+0xd4>
    19d6:	27 50       	subi	r18, 0x07	; 7
    19d8:	4d 2d       	mov	r20, r13
    19da:	c8 01       	movw	r24, r16
    19dc:	b7 01       	movw	r22, r14
    19de:	0e 94 4c 0c 	call	0x1898	; 0x1898 <mulacc>
    19e2:	7b 01       	movw	r14, r22
    19e4:	8c 01       	movw	r16, r24
    19e6:	82 e0       	ldi	r24, 0x02	; 2
    19e8:	d8 2a       	or	r13, r24
    19ea:	ca 94       	dec	r12
    19ec:	61 f0       	breq	.+24     	; 0x1a06 <conv_int+0xe0>
    19ee:	ce 01       	movw	r24, r28
    19f0:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    19f4:	ac 01       	movw	r20, r24
    19f6:	97 ff       	sbrs	r25, 7
    19f8:	da cf       	rjmp	.-76     	; 0x19ae <conv_int+0x88>
    19fa:	d1 fc       	sbrc	r13, 1
    19fc:	04 c0       	rjmp	.+8      	; 0x1a06 <conv_int+0xe0>
    19fe:	15 c0       	rjmp	.+42     	; 0x1a2a <conv_int+0x104>
    1a00:	ee 24       	eor	r14, r14
    1a02:	ff 24       	eor	r15, r15
    1a04:	87 01       	movw	r16, r14
    1a06:	d7 fe       	sbrs	r13, 7
    1a08:	08 c0       	rjmp	.+16     	; 0x1a1a <conv_int+0xf4>
    1a0a:	10 95       	com	r17
    1a0c:	00 95       	com	r16
    1a0e:	f0 94       	com	r15
    1a10:	e0 94       	com	r14
    1a12:	e1 1c       	adc	r14, r1
    1a14:	f1 1c       	adc	r15, r1
    1a16:	01 1d       	adc	r16, r1
    1a18:	11 1d       	adc	r17, r1
    1a1a:	2d 2d       	mov	r18, r13
    1a1c:	b8 01       	movw	r22, r16
    1a1e:	a7 01       	movw	r20, r14
    1a20:	c5 01       	movw	r24, r10
    1a22:	0e 94 40 0c 	call	0x1880	; 0x1880 <putval>
    1a26:	81 e0       	ldi	r24, 0x01	; 1
    1a28:	01 c0       	rjmp	.+2      	; 0x1a2c <conv_int+0x106>
    1a2a:	80 e0       	ldi	r24, 0x00	; 0
    1a2c:	cd b7       	in	r28, 0x3d	; 61
    1a2e:	de b7       	in	r29, 0x3e	; 62
    1a30:	ea e0       	ldi	r30, 0x0A	; 10
    1a32:	0c 94 32 10 	jmp	0x2064	; 0x2064 <__epilogue_restores__+0x10>

00001a36 <conv_brk>:
    1a36:	a0 e2       	ldi	r26, 0x20	; 32
    1a38:	b0 e0       	ldi	r27, 0x00	; 0
    1a3a:	e1 e2       	ldi	r30, 0x21	; 33
    1a3c:	fd e0       	ldi	r31, 0x0D	; 13
    1a3e:	0c 94 12 10 	jmp	0x2024	; 0x2024 <__prologue_saves__+0x8>
    1a42:	6c 01       	movw	r12, r24
    1a44:	a6 2e       	mov	r10, r22
    1a46:	8a 01       	movw	r16, r20
    1a48:	79 01       	movw	r14, r18
    1a4a:	fe 01       	movw	r30, r28
    1a4c:	31 96       	adiw	r30, 0x01	; 1
    1a4e:	80 e2       	ldi	r24, 0x20	; 32
    1a50:	df 01       	movw	r26, r30
    1a52:	1d 92       	st	X+, r1
    1a54:	8a 95       	dec	r24
    1a56:	e9 f7       	brne	.-6      	; 0x1a52 <conv_brk+0x1c>
    1a58:	70 e0       	ldi	r23, 0x00	; 0
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	60 e0       	ldi	r22, 0x00	; 0
    1a5e:	40 e0       	ldi	r20, 0x00	; 0
    1a60:	50 e0       	ldi	r21, 0x00	; 0
    1a62:	4f 01       	movw	r8, r30
    1a64:	a1 e0       	ldi	r26, 0x01	; 1
    1a66:	b0 e0       	ldi	r27, 0x00	; 0
    1a68:	f6 01       	movw	r30, r12
    1a6a:	83 81       	ldd	r24, Z+3	; 0x03
    1a6c:	f7 01       	movw	r30, r14
    1a6e:	83 fd       	sbrc	r24, 3
    1a70:	25 91       	lpm	r18, Z+
    1a72:	83 ff       	sbrs	r24, 3
    1a74:	21 91       	ld	r18, Z+
    1a76:	7f 01       	movw	r14, r30
    1a78:	22 23       	and	r18, r18
    1a7a:	09 f4       	brne	.+2      	; 0x1a7e <conv_brk+0x48>
    1a7c:	7e c0       	rjmp	.+252    	; 0x1b7a <conv_brk+0x144>
    1a7e:	2e 35       	cpi	r18, 0x5E	; 94
    1a80:	19 f4       	brne	.+6      	; 0x1a88 <conv_brk+0x52>
    1a82:	41 15       	cp	r20, r1
    1a84:	51 05       	cpc	r21, r1
    1a86:	69 f1       	breq	.+90     	; 0x1ae2 <conv_brk+0xac>
    1a88:	87 2f       	mov	r24, r23
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	84 17       	cp	r24, r20
    1a8e:	95 07       	cpc	r25, r21
    1a90:	44 f4       	brge	.+16     	; 0x1aa2 <conv_brk+0x6c>
    1a92:	2d 35       	cpi	r18, 0x5D	; 93
    1a94:	51 f1       	breq	.+84     	; 0x1aea <conv_brk+0xb4>
    1a96:	2d 32       	cpi	r18, 0x2D	; 45
    1a98:	21 f4       	brne	.+8      	; 0x1aa2 <conv_brk+0x6c>
    1a9a:	33 23       	and	r19, r19
    1a9c:	29 f4       	brne	.+10     	; 0x1aa8 <conv_brk+0x72>
    1a9e:	31 e0       	ldi	r19, 0x01	; 1
    1aa0:	21 c0       	rjmp	.+66     	; 0x1ae4 <conv_brk+0xae>
    1aa2:	33 23       	and	r19, r19
    1aa4:	09 f4       	brne	.+2      	; 0x1aa8 <conv_brk+0x72>
    1aa6:	62 2f       	mov	r22, r18
    1aa8:	32 2f       	mov	r19, r18
    1aaa:	83 2f       	mov	r24, r19
    1aac:	86 95       	lsr	r24
    1aae:	86 95       	lsr	r24
    1ab0:	86 95       	lsr	r24
    1ab2:	f4 01       	movw	r30, r8
    1ab4:	e8 0f       	add	r30, r24
    1ab6:	f1 1d       	adc	r31, r1
    1ab8:	83 2f       	mov	r24, r19
    1aba:	87 70       	andi	r24, 0x07	; 7
    1abc:	3d 01       	movw	r6, r26
    1abe:	02 c0       	rjmp	.+4      	; 0x1ac4 <conv_brk+0x8e>
    1ac0:	66 0c       	add	r6, r6
    1ac2:	77 1c       	adc	r7, r7
    1ac4:	8a 95       	dec	r24
    1ac6:	e2 f7       	brpl	.-8      	; 0x1ac0 <conv_brk+0x8a>
    1ac8:	20 81       	ld	r18, Z
    1aca:	26 29       	or	r18, r6
    1acc:	20 83       	st	Z, r18
    1ace:	36 17       	cp	r19, r22
    1ad0:	11 f4       	brne	.+4      	; 0x1ad6 <conv_brk+0xa0>
    1ad2:	30 e0       	ldi	r19, 0x00	; 0
    1ad4:	07 c0       	rjmp	.+14     	; 0x1ae4 <conv_brk+0xae>
    1ad6:	36 17       	cp	r19, r22
    1ad8:	10 f4       	brcc	.+4      	; 0x1ade <conv_brk+0xa8>
    1ada:	3f 5f       	subi	r19, 0xFF	; 255
    1adc:	e6 cf       	rjmp	.-52     	; 0x1aaa <conv_brk+0x74>
    1ade:	31 50       	subi	r19, 0x01	; 1
    1ae0:	e4 cf       	rjmp	.-56     	; 0x1aaa <conv_brk+0x74>
    1ae2:	71 e0       	ldi	r23, 0x01	; 1
    1ae4:	4f 5f       	subi	r20, 0xFF	; 255
    1ae6:	5f 4f       	sbci	r21, 0xFF	; 255
    1ae8:	bf cf       	rjmp	.-130    	; 0x1a68 <conv_brk+0x32>
    1aea:	33 23       	and	r19, r19
    1aec:	19 f0       	breq	.+6      	; 0x1af4 <conv_brk+0xbe>
    1aee:	8e 81       	ldd	r24, Y+6	; 0x06
    1af0:	80 62       	ori	r24, 0x20	; 32
    1af2:	8e 83       	std	Y+6, r24	; 0x06
    1af4:	77 23       	and	r23, r23
    1af6:	59 f0       	breq	.+22     	; 0x1b0e <conv_brk+0xd8>
    1af8:	fe 01       	movw	r30, r28
    1afa:	31 96       	adiw	r30, 0x01	; 1
    1afc:	9e 01       	movw	r18, r28
    1afe:	2f 5d       	subi	r18, 0xDF	; 223
    1b00:	3f 4f       	sbci	r19, 0xFF	; 255
    1b02:	80 81       	ld	r24, Z
    1b04:	80 95       	com	r24
    1b06:	81 93       	st	Z+, r24
    1b08:	e2 17       	cp	r30, r18
    1b0a:	f3 07       	cpc	r31, r19
    1b0c:	d1 f7       	brne	.-12     	; 0x1b02 <conv_brk+0xcc>
    1b0e:	bb 24       	eor	r11, r11
    1b10:	b3 94       	inc	r11
    1b12:	4e 01       	movw	r8, r28
    1b14:	08 94       	sec
    1b16:	81 1c       	adc	r8, r1
    1b18:	91 1c       	adc	r9, r1
    1b1a:	c6 01       	movw	r24, r12
    1b1c:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1b20:	ac 01       	movw	r20, r24
    1b22:	97 fd       	sbrc	r25, 7
    1b24:	22 c0       	rjmp	.+68     	; 0x1b6a <conv_brk+0x134>
    1b26:	86 95       	lsr	r24
    1b28:	86 95       	lsr	r24
    1b2a:	86 95       	lsr	r24
    1b2c:	f4 01       	movw	r30, r8
    1b2e:	e8 0f       	add	r30, r24
    1b30:	f1 1d       	adc	r31, r1
    1b32:	80 81       	ld	r24, Z
    1b34:	90 e0       	ldi	r25, 0x00	; 0
    1b36:	9a 01       	movw	r18, r20
    1b38:	27 70       	andi	r18, 0x07	; 7
    1b3a:	30 70       	andi	r19, 0x00	; 0
    1b3c:	02 c0       	rjmp	.+4      	; 0x1b42 <conv_brk+0x10c>
    1b3e:	95 95       	asr	r25
    1b40:	87 95       	ror	r24
    1b42:	2a 95       	dec	r18
    1b44:	e2 f7       	brpl	.-8      	; 0x1b3e <conv_brk+0x108>
    1b46:	80 fd       	sbrc	r24, 0
    1b48:	05 c0       	rjmp	.+10     	; 0x1b54 <conv_brk+0x11e>
    1b4a:	b6 01       	movw	r22, r12
    1b4c:	ca 01       	movw	r24, r20
    1b4e:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <ungetc>
    1b52:	0b c0       	rjmp	.+22     	; 0x1b6a <conv_brk+0x134>
    1b54:	01 15       	cp	r16, r1
    1b56:	11 05       	cpc	r17, r1
    1b58:	19 f0       	breq	.+6      	; 0x1b60 <conv_brk+0x12a>
    1b5a:	d8 01       	movw	r26, r16
    1b5c:	4d 93       	st	X+, r20
    1b5e:	8d 01       	movw	r16, r26
    1b60:	aa 94       	dec	r10
    1b62:	bb 24       	eor	r11, r11
    1b64:	aa 20       	and	r10, r10
    1b66:	c9 f6       	brne	.-78     	; 0x1b1a <conv_brk+0xe4>
    1b68:	02 c0       	rjmp	.+4      	; 0x1b6e <conv_brk+0x138>
    1b6a:	bb 20       	and	r11, r11
    1b6c:	31 f4       	brne	.+12     	; 0x1b7a <conv_brk+0x144>
    1b6e:	01 15       	cp	r16, r1
    1b70:	11 05       	cpc	r17, r1
    1b72:	29 f0       	breq	.+10     	; 0x1b7e <conv_brk+0x148>
    1b74:	f8 01       	movw	r30, r16
    1b76:	10 82       	st	Z, r1
    1b78:	02 c0       	rjmp	.+4      	; 0x1b7e <conv_brk+0x148>
    1b7a:	ee 24       	eor	r14, r14
    1b7c:	ff 24       	eor	r15, r15
    1b7e:	c7 01       	movw	r24, r14
    1b80:	a0 96       	adiw	r28, 0x20	; 32
    1b82:	ee e0       	ldi	r30, 0x0E	; 14
    1b84:	0c 94 2e 10 	jmp	0x205c	; 0x205c <__epilogue_restores__+0x8>

00001b88 <vfscanf>:
    1b88:	a0 e0       	ldi	r26, 0x00	; 0
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	ea ec       	ldi	r30, 0xCA	; 202
    1b8e:	fd e0       	ldi	r31, 0x0D	; 13
    1b90:	0c 94 12 10 	jmp	0x2024	; 0x2024 <__prologue_saves__+0x8>
    1b94:	5c 01       	movw	r10, r24
    1b96:	6b 01       	movw	r12, r22
    1b98:	3a 01       	movw	r6, r20
    1b9a:	fc 01       	movw	r30, r24
    1b9c:	17 82       	std	Z+7, r1	; 0x07
    1b9e:	16 82       	std	Z+6, r1	; 0x06
    1ba0:	88 24       	eor	r8, r8
    1ba2:	ea c0       	rjmp	.+468    	; 0x1d78 <vfscanf+0x1f0>
    1ba4:	81 2f       	mov	r24, r17
    1ba6:	90 e0       	ldi	r25, 0x00	; 0
    1ba8:	0e 94 03 10 	call	0x2006	; 0x2006 <isspace>
    1bac:	89 2b       	or	r24, r25
    1bae:	21 f0       	breq	.+8      	; 0x1bb8 <vfscanf+0x30>
    1bb0:	c5 01       	movw	r24, r10
    1bb2:	0e 94 7a 0c 	call	0x18f4	; 0x18f4 <skip_spaces>
    1bb6:	e0 c0       	rjmp	.+448    	; 0x1d78 <vfscanf+0x1f0>
    1bb8:	15 32       	cpi	r17, 0x25	; 37
    1bba:	49 f4       	brne	.+18     	; 0x1bce <vfscanf+0x46>
    1bbc:	f6 01       	movw	r30, r12
    1bbe:	f3 fc       	sbrc	r15, 3
    1bc0:	65 91       	lpm	r22, Z+
    1bc2:	f3 fe       	sbrs	r15, 3
    1bc4:	61 91       	ld	r22, Z+
    1bc6:	6f 01       	movw	r12, r30
    1bc8:	65 32       	cpi	r22, 0x25	; 37
    1bca:	69 f4       	brne	.+26     	; 0x1be6 <vfscanf+0x5e>
    1bcc:	15 e2       	ldi	r17, 0x25	; 37
    1bce:	c5 01       	movw	r24, r10
    1bd0:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1bd4:	97 fd       	sbrc	r25, 7
    1bd6:	dc c0       	rjmp	.+440    	; 0x1d90 <vfscanf+0x208>
    1bd8:	18 17       	cp	r17, r24
    1bda:	09 f4       	brne	.+2      	; 0x1bde <vfscanf+0x56>
    1bdc:	cd c0       	rjmp	.+410    	; 0x1d78 <vfscanf+0x1f0>
    1bde:	b5 01       	movw	r22, r10
    1be0:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <ungetc>
    1be4:	da c0       	rjmp	.+436    	; 0x1d9a <vfscanf+0x212>
    1be6:	6a 32       	cpi	r22, 0x2A	; 42
    1be8:	19 f0       	breq	.+6      	; 0x1bf0 <vfscanf+0x68>
    1bea:	16 2f       	mov	r17, r22
    1bec:	00 e0       	ldi	r16, 0x00	; 0
    1bee:	06 c0       	rjmp	.+12     	; 0x1bfc <vfscanf+0x74>
    1bf0:	f3 fc       	sbrc	r15, 3
    1bf2:	15 91       	lpm	r17, Z+
    1bf4:	f3 fe       	sbrs	r15, 3
    1bf6:	11 91       	ld	r17, Z+
    1bf8:	6f 01       	movw	r12, r30
    1bfa:	01 e0       	ldi	r16, 0x01	; 1
    1bfc:	99 24       	eor	r9, r9
    1bfe:	0f c0       	rjmp	.+30     	; 0x1c1e <vfscanf+0x96>
    1c00:	02 60       	ori	r16, 0x02	; 2
    1c02:	69 2d       	mov	r22, r9
    1c04:	70 e0       	ldi	r23, 0x00	; 0
    1c06:	80 e0       	ldi	r24, 0x00	; 0
    1c08:	90 e0       	ldi	r25, 0x00	; 0
    1c0a:	40 e2       	ldi	r20, 0x20	; 32
    1c0c:	0e 94 4c 0c 	call	0x1898	; 0x1898 <mulacc>
    1c10:	96 2e       	mov	r9, r22
    1c12:	f6 01       	movw	r30, r12
    1c14:	f3 fc       	sbrc	r15, 3
    1c16:	15 91       	lpm	r17, Z+
    1c18:	f3 fe       	sbrs	r15, 3
    1c1a:	11 91       	ld	r17, Z+
    1c1c:	6f 01       	movw	r12, r30
    1c1e:	21 2f       	mov	r18, r17
    1c20:	20 53       	subi	r18, 0x30	; 48
    1c22:	2a 30       	cpi	r18, 0x0A	; 10
    1c24:	68 f3       	brcs	.-38     	; 0x1c00 <vfscanf+0x78>
    1c26:	01 fd       	sbrc	r16, 1
    1c28:	03 c0       	rjmp	.+6      	; 0x1c30 <vfscanf+0xa8>
    1c2a:	99 24       	eor	r9, r9
    1c2c:	9a 94       	dec	r9
    1c2e:	03 c0       	rjmp	.+6      	; 0x1c36 <vfscanf+0xae>
    1c30:	99 20       	and	r9, r9
    1c32:	09 f4       	brne	.+2      	; 0x1c36 <vfscanf+0xae>
    1c34:	b2 c0       	rjmp	.+356    	; 0x1d9a <vfscanf+0x212>
    1c36:	18 36       	cpi	r17, 0x68	; 104
    1c38:	21 f0       	breq	.+8      	; 0x1c42 <vfscanf+0xba>
    1c3a:	1c 36       	cpi	r17, 0x6C	; 108
    1c3c:	99 f4       	brne	.+38     	; 0x1c64 <vfscanf+0xdc>
    1c3e:	f6 01       	movw	r30, r12
    1c40:	0b c0       	rjmp	.+22     	; 0x1c58 <vfscanf+0xd0>
    1c42:	f6 01       	movw	r30, r12
    1c44:	f3 fc       	sbrc	r15, 3
    1c46:	65 91       	lpm	r22, Z+
    1c48:	f3 fe       	sbrs	r15, 3
    1c4a:	61 91       	ld	r22, Z+
    1c4c:	68 36       	cpi	r22, 0x68	; 104
    1c4e:	19 f0       	breq	.+6      	; 0x1c56 <vfscanf+0xce>
    1c50:	6f 01       	movw	r12, r30
    1c52:	16 2f       	mov	r17, r22
    1c54:	07 c0       	rjmp	.+14     	; 0x1c64 <vfscanf+0xdc>
    1c56:	08 60       	ori	r16, 0x08	; 8
    1c58:	04 60       	ori	r16, 0x04	; 4
    1c5a:	f3 fc       	sbrc	r15, 3
    1c5c:	15 91       	lpm	r17, Z+
    1c5e:	f3 fe       	sbrs	r15, 3
    1c60:	11 91       	ld	r17, Z+
    1c62:	6f 01       	movw	r12, r30
    1c64:	11 23       	and	r17, r17
    1c66:	09 f4       	brne	.+2      	; 0x1c6a <vfscanf+0xe2>
    1c68:	98 c0       	rjmp	.+304    	; 0x1d9a <vfscanf+0x212>
    1c6a:	61 2f       	mov	r22, r17
    1c6c:	70 e0       	ldi	r23, 0x00	; 0
    1c6e:	84 e1       	ldi	r24, 0x14	; 20
    1c70:	93 e0       	ldi	r25, 0x03	; 3
    1c72:	0e 94 d5 0e 	call	0x1daa	; 0x1daa <strchr_P>
    1c76:	89 2b       	or	r24, r25
    1c78:	09 f4       	brne	.+2      	; 0x1c7c <vfscanf+0xf4>
    1c7a:	8f c0       	rjmp	.+286    	; 0x1d9a <vfscanf+0x212>
    1c7c:	80 2f       	mov	r24, r16
    1c7e:	00 ff       	sbrs	r16, 0
    1c80:	03 c0       	rjmp	.+6      	; 0x1c88 <vfscanf+0x100>
    1c82:	ee 24       	eor	r14, r14
    1c84:	ff 24       	eor	r15, r15
    1c86:	07 c0       	rjmp	.+14     	; 0x1c96 <vfscanf+0x10e>
    1c88:	f3 01       	movw	r30, r6
    1c8a:	e0 80       	ld	r14, Z
    1c8c:	f1 80       	ldd	r15, Z+1	; 0x01
    1c8e:	22 e0       	ldi	r18, 0x02	; 2
    1c90:	30 e0       	ldi	r19, 0x00	; 0
    1c92:	62 0e       	add	r6, r18
    1c94:	73 1e       	adc	r7, r19
    1c96:	1e 36       	cpi	r17, 0x6E	; 110
    1c98:	51 f4       	brne	.+20     	; 0x1cae <vfscanf+0x126>
    1c9a:	f5 01       	movw	r30, r10
    1c9c:	46 81       	ldd	r20, Z+6	; 0x06
    1c9e:	57 81       	ldd	r21, Z+7	; 0x07
    1ca0:	60 e0       	ldi	r22, 0x00	; 0
    1ca2:	70 e0       	ldi	r23, 0x00	; 0
    1ca4:	20 2f       	mov	r18, r16
    1ca6:	c7 01       	movw	r24, r14
    1ca8:	0e 94 40 0c 	call	0x1880	; 0x1880 <putval>
    1cac:	65 c0       	rjmp	.+202    	; 0x1d78 <vfscanf+0x1f0>
    1cae:	13 36       	cpi	r17, 0x63	; 99
    1cb0:	91 f4       	brne	.+36     	; 0x1cd6 <vfscanf+0x14e>
    1cb2:	81 fd       	sbrc	r24, 1
    1cb4:	02 c0       	rjmp	.+4      	; 0x1cba <vfscanf+0x132>
    1cb6:	99 24       	eor	r9, r9
    1cb8:	93 94       	inc	r9
    1cba:	c5 01       	movw	r24, r10
    1cbc:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1cc0:	97 fd       	sbrc	r25, 7
    1cc2:	66 c0       	rjmp	.+204    	; 0x1d90 <vfscanf+0x208>
    1cc4:	e1 14       	cp	r14, r1
    1cc6:	f1 04       	cpc	r15, r1
    1cc8:	19 f0       	breq	.+6      	; 0x1cd0 <vfscanf+0x148>
    1cca:	f7 01       	movw	r30, r14
    1ccc:	81 93       	st	Z+, r24
    1cce:	7f 01       	movw	r14, r30
    1cd0:	9a 94       	dec	r9
    1cd2:	99 f7       	brne	.-26     	; 0x1cba <vfscanf+0x132>
    1cd4:	4f c0       	rjmp	.+158    	; 0x1d74 <vfscanf+0x1ec>
    1cd6:	1b 35       	cpi	r17, 0x5B	; 91
    1cd8:	59 f4       	brne	.+22     	; 0x1cf0 <vfscanf+0x168>
    1cda:	96 01       	movw	r18, r12
    1cdc:	a7 01       	movw	r20, r14
    1cde:	69 2d       	mov	r22, r9
    1ce0:	c5 01       	movw	r24, r10
    1ce2:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <conv_brk>
    1ce6:	6c 01       	movw	r12, r24
    1ce8:	00 97       	sbiw	r24, 0x00	; 0
    1cea:	09 f0       	breq	.+2      	; 0x1cee <vfscanf+0x166>
    1cec:	43 c0       	rjmp	.+134    	; 0x1d74 <vfscanf+0x1ec>
    1cee:	3d c0       	rjmp	.+122    	; 0x1d6a <vfscanf+0x1e2>
    1cf0:	c5 01       	movw	r24, r10
    1cf2:	0e 94 7a 0c 	call	0x18f4	; 0x18f4 <skip_spaces>
    1cf6:	97 fd       	sbrc	r25, 7
    1cf8:	4b c0       	rjmp	.+150    	; 0x1d90 <vfscanf+0x208>
    1cfa:	1f 36       	cpi	r17, 0x6F	; 111
    1cfc:	59 f1       	breq	.+86     	; 0x1d54 <vfscanf+0x1cc>
    1cfe:	10 37       	cpi	r17, 0x70	; 112
    1d00:	28 f4       	brcc	.+10     	; 0x1d0c <vfscanf+0x184>
    1d02:	14 36       	cpi	r17, 0x64	; 100
    1d04:	29 f1       	breq	.+74     	; 0x1d50 <vfscanf+0x1c8>
    1d06:	19 36       	cpi	r17, 0x69	; 105
    1d08:	39 f5       	brne	.+78     	; 0x1d58 <vfscanf+0x1d0>
    1d0a:	27 c0       	rjmp	.+78     	; 0x1d5a <vfscanf+0x1d2>
    1d0c:	13 37       	cpi	r17, 0x73	; 115
    1d0e:	19 f0       	breq	.+6      	; 0x1d16 <vfscanf+0x18e>
    1d10:	15 37       	cpi	r17, 0x75	; 117
    1d12:	11 f5       	brne	.+68     	; 0x1d58 <vfscanf+0x1d0>
    1d14:	1d c0       	rjmp	.+58     	; 0x1d50 <vfscanf+0x1c8>
    1d16:	c5 01       	movw	r24, r10
    1d18:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <fgetc>
    1d1c:	ec 01       	movw	r28, r24
    1d1e:	97 fd       	sbrc	r25, 7
    1d20:	11 c0       	rjmp	.+34     	; 0x1d44 <vfscanf+0x1bc>
    1d22:	0e 94 03 10 	call	0x2006	; 0x2006 <isspace>
    1d26:	89 2b       	or	r24, r25
    1d28:	29 f0       	breq	.+10     	; 0x1d34 <vfscanf+0x1ac>
    1d2a:	b5 01       	movw	r22, r10
    1d2c:	ce 01       	movw	r24, r28
    1d2e:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <ungetc>
    1d32:	08 c0       	rjmp	.+16     	; 0x1d44 <vfscanf+0x1bc>
    1d34:	e1 14       	cp	r14, r1
    1d36:	f1 04       	cpc	r15, r1
    1d38:	19 f0       	breq	.+6      	; 0x1d40 <vfscanf+0x1b8>
    1d3a:	f7 01       	movw	r30, r14
    1d3c:	c1 93       	st	Z+, r28
    1d3e:	7f 01       	movw	r14, r30
    1d40:	9a 94       	dec	r9
    1d42:	49 f7       	brne	.-46     	; 0x1d16 <vfscanf+0x18e>
    1d44:	e1 14       	cp	r14, r1
    1d46:	f1 04       	cpc	r15, r1
    1d48:	a9 f0       	breq	.+42     	; 0x1d74 <vfscanf+0x1ec>
    1d4a:	f7 01       	movw	r30, r14
    1d4c:	10 82       	st	Z, r1
    1d4e:	12 c0       	rjmp	.+36     	; 0x1d74 <vfscanf+0x1ec>
    1d50:	00 62       	ori	r16, 0x20	; 32
    1d52:	03 c0       	rjmp	.+6      	; 0x1d5a <vfscanf+0x1d2>
    1d54:	00 61       	ori	r16, 0x10	; 16
    1d56:	01 c0       	rjmp	.+2      	; 0x1d5a <vfscanf+0x1d2>
    1d58:	00 64       	ori	r16, 0x40	; 64
    1d5a:	20 2f       	mov	r18, r16
    1d5c:	a7 01       	movw	r20, r14
    1d5e:	69 2d       	mov	r22, r9
    1d60:	c5 01       	movw	r24, r10
    1d62:	0e 94 93 0c 	call	0x1926	; 0x1926 <conv_int>
    1d66:	88 23       	and	r24, r24
    1d68:	29 f4       	brne	.+10     	; 0x1d74 <vfscanf+0x1ec>
    1d6a:	f5 01       	movw	r30, r10
    1d6c:	83 81       	ldd	r24, Z+3	; 0x03
    1d6e:	80 73       	andi	r24, 0x30	; 48
    1d70:	79 f4       	brne	.+30     	; 0x1d90 <vfscanf+0x208>
    1d72:	13 c0       	rjmp	.+38     	; 0x1d9a <vfscanf+0x212>
    1d74:	00 ff       	sbrs	r16, 0
    1d76:	83 94       	inc	r8
    1d78:	f5 01       	movw	r30, r10
    1d7a:	f3 80       	ldd	r15, Z+3	; 0x03
    1d7c:	f6 01       	movw	r30, r12
    1d7e:	f3 fc       	sbrc	r15, 3
    1d80:	15 91       	lpm	r17, Z+
    1d82:	f3 fe       	sbrs	r15, 3
    1d84:	11 91       	ld	r17, Z+
    1d86:	6f 01       	movw	r12, r30
    1d88:	11 23       	and	r17, r17
    1d8a:	09 f0       	breq	.+2      	; 0x1d8e <vfscanf+0x206>
    1d8c:	0b cf       	rjmp	.-490    	; 0x1ba4 <vfscanf+0x1c>
    1d8e:	05 c0       	rjmp	.+10     	; 0x1d9a <vfscanf+0x212>
    1d90:	88 20       	and	r8, r8
    1d92:	19 f4       	brne	.+6      	; 0x1d9a <vfscanf+0x212>
    1d94:	2f ef       	ldi	r18, 0xFF	; 255
    1d96:	3f ef       	ldi	r19, 0xFF	; 255
    1d98:	02 c0       	rjmp	.+4      	; 0x1d9e <vfscanf+0x216>
    1d9a:	28 2d       	mov	r18, r8
    1d9c:	30 e0       	ldi	r19, 0x00	; 0
    1d9e:	c9 01       	movw	r24, r18
    1da0:	cd b7       	in	r28, 0x3d	; 61
    1da2:	de b7       	in	r29, 0x3e	; 62
    1da4:	ee e0       	ldi	r30, 0x0E	; 14
    1da6:	0c 94 2e 10 	jmp	0x205c	; 0x205c <__epilogue_restores__+0x8>

00001daa <strchr_P>:
    1daa:	fc 01       	movw	r30, r24
    1dac:	05 90       	lpm	r0, Z+
    1dae:	06 16       	cp	r0, r22
    1db0:	21 f0       	breq	.+8      	; 0x1dba <strchr_P+0x10>
    1db2:	00 20       	and	r0, r0
    1db4:	d9 f7       	brne	.-10     	; 0x1dac <strchr_P+0x2>
    1db6:	c0 01       	movw	r24, r0
    1db8:	08 95       	ret
    1dba:	31 97       	sbiw	r30, 0x01	; 1
    1dbc:	cf 01       	movw	r24, r30
    1dbe:	08 95       	ret

00001dc0 <strnlen_P>:
    1dc0:	fc 01       	movw	r30, r24
    1dc2:	05 90       	lpm	r0, Z+
    1dc4:	61 50       	subi	r22, 0x01	; 1
    1dc6:	70 40       	sbci	r23, 0x00	; 0
    1dc8:	01 10       	cpse	r0, r1
    1dca:	d8 f7       	brcc	.-10     	; 0x1dc2 <strnlen_P+0x2>
    1dcc:	80 95       	com	r24
    1dce:	90 95       	com	r25
    1dd0:	8e 0f       	add	r24, r30
    1dd2:	9f 1f       	adc	r25, r31
    1dd4:	08 95       	ret

00001dd6 <strnlen>:
    1dd6:	fc 01       	movw	r30, r24
    1dd8:	61 50       	subi	r22, 0x01	; 1
    1dda:	70 40       	sbci	r23, 0x00	; 0
    1ddc:	01 90       	ld	r0, Z+
    1dde:	01 10       	cpse	r0, r1
    1de0:	d8 f7       	brcc	.-10     	; 0x1dd8 <strnlen+0x2>
    1de2:	80 95       	com	r24
    1de4:	90 95       	com	r25
    1de6:	8e 0f       	add	r24, r30
    1de8:	9f 1f       	adc	r25, r31
    1dea:	08 95       	ret

00001dec <fgetc>:
    1dec:	cf 93       	push	r28
    1dee:	df 93       	push	r29
    1df0:	ec 01       	movw	r28, r24
    1df2:	4b 81       	ldd	r20, Y+3	; 0x03
    1df4:	40 ff       	sbrs	r20, 0
    1df6:	1a c0       	rjmp	.+52     	; 0x1e2c <fgetc+0x40>
    1df8:	46 ff       	sbrs	r20, 6
    1dfa:	0a c0       	rjmp	.+20     	; 0x1e10 <fgetc+0x24>
    1dfc:	4f 7b       	andi	r20, 0xBF	; 191
    1dfe:	4b 83       	std	Y+3, r20	; 0x03
    1e00:	8e 81       	ldd	r24, Y+6	; 0x06
    1e02:	9f 81       	ldd	r25, Y+7	; 0x07
    1e04:	01 96       	adiw	r24, 0x01	; 1
    1e06:	9f 83       	std	Y+7, r25	; 0x07
    1e08:	8e 83       	std	Y+6, r24	; 0x06
    1e0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e0c:	28 2f       	mov	r18, r24
    1e0e:	2b c0       	rjmp	.+86     	; 0x1e66 <fgetc+0x7a>
    1e10:	42 ff       	sbrs	r20, 2
    1e12:	13 c0       	rjmp	.+38     	; 0x1e3a <fgetc+0x4e>
    1e14:	e8 81       	ld	r30, Y
    1e16:	f9 81       	ldd	r31, Y+1	; 0x01
    1e18:	80 81       	ld	r24, Z
    1e1a:	28 2f       	mov	r18, r24
    1e1c:	33 27       	eor	r19, r19
    1e1e:	27 fd       	sbrc	r18, 7
    1e20:	30 95       	com	r19
    1e22:	21 15       	cp	r18, r1
    1e24:	31 05       	cpc	r19, r1
    1e26:	29 f4       	brne	.+10     	; 0x1e32 <fgetc+0x46>
    1e28:	40 62       	ori	r20, 0x20	; 32
    1e2a:	4b 83       	std	Y+3, r20	; 0x03
    1e2c:	2f ef       	ldi	r18, 0xFF	; 255
    1e2e:	3f ef       	ldi	r19, 0xFF	; 255
    1e30:	1b c0       	rjmp	.+54     	; 0x1e68 <fgetc+0x7c>
    1e32:	31 96       	adiw	r30, 0x01	; 1
    1e34:	f9 83       	std	Y+1, r31	; 0x01
    1e36:	e8 83       	st	Y, r30
    1e38:	11 c0       	rjmp	.+34     	; 0x1e5c <fgetc+0x70>
    1e3a:	ea 85       	ldd	r30, Y+10	; 0x0a
    1e3c:	fb 85       	ldd	r31, Y+11	; 0x0b
    1e3e:	ce 01       	movw	r24, r28
    1e40:	09 95       	icall
    1e42:	9c 01       	movw	r18, r24
    1e44:	97 ff       	sbrs	r25, 7
    1e46:	0a c0       	rjmp	.+20     	; 0x1e5c <fgetc+0x70>
    1e48:	9b 81       	ldd	r25, Y+3	; 0x03
    1e4a:	2f 5f       	subi	r18, 0xFF	; 255
    1e4c:	3f 4f       	sbci	r19, 0xFF	; 255
    1e4e:	11 f0       	breq	.+4      	; 0x1e54 <fgetc+0x68>
    1e50:	80 e2       	ldi	r24, 0x20	; 32
    1e52:	01 c0       	rjmp	.+2      	; 0x1e56 <fgetc+0x6a>
    1e54:	80 e1       	ldi	r24, 0x10	; 16
    1e56:	89 2b       	or	r24, r25
    1e58:	8b 83       	std	Y+3, r24	; 0x03
    1e5a:	e8 cf       	rjmp	.-48     	; 0x1e2c <fgetc+0x40>
    1e5c:	8e 81       	ldd	r24, Y+6	; 0x06
    1e5e:	9f 81       	ldd	r25, Y+7	; 0x07
    1e60:	01 96       	adiw	r24, 0x01	; 1
    1e62:	9f 83       	std	Y+7, r25	; 0x07
    1e64:	8e 83       	std	Y+6, r24	; 0x06
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	c9 01       	movw	r24, r18
    1e6a:	df 91       	pop	r29
    1e6c:	cf 91       	pop	r28
    1e6e:	08 95       	ret

00001e70 <fputc>:
    1e70:	0f 93       	push	r16
    1e72:	1f 93       	push	r17
    1e74:	cf 93       	push	r28
    1e76:	df 93       	push	r29
    1e78:	8c 01       	movw	r16, r24
    1e7a:	eb 01       	movw	r28, r22
    1e7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e7e:	81 ff       	sbrs	r24, 1
    1e80:	1b c0       	rjmp	.+54     	; 0x1eb8 <fputc+0x48>
    1e82:	82 ff       	sbrs	r24, 2
    1e84:	0d c0       	rjmp	.+26     	; 0x1ea0 <fputc+0x30>
    1e86:	2e 81       	ldd	r18, Y+6	; 0x06
    1e88:	3f 81       	ldd	r19, Y+7	; 0x07
    1e8a:	8c 81       	ldd	r24, Y+4	; 0x04
    1e8c:	9d 81       	ldd	r25, Y+5	; 0x05
    1e8e:	28 17       	cp	r18, r24
    1e90:	39 07       	cpc	r19, r25
    1e92:	64 f4       	brge	.+24     	; 0x1eac <fputc+0x3c>
    1e94:	e8 81       	ld	r30, Y
    1e96:	f9 81       	ldd	r31, Y+1	; 0x01
    1e98:	01 93       	st	Z+, r16
    1e9a:	f9 83       	std	Y+1, r31	; 0x01
    1e9c:	e8 83       	st	Y, r30
    1e9e:	06 c0       	rjmp	.+12     	; 0x1eac <fputc+0x3c>
    1ea0:	e8 85       	ldd	r30, Y+8	; 0x08
    1ea2:	f9 85       	ldd	r31, Y+9	; 0x09
    1ea4:	80 2f       	mov	r24, r16
    1ea6:	09 95       	icall
    1ea8:	89 2b       	or	r24, r25
    1eaa:	31 f4       	brne	.+12     	; 0x1eb8 <fputc+0x48>
    1eac:	8e 81       	ldd	r24, Y+6	; 0x06
    1eae:	9f 81       	ldd	r25, Y+7	; 0x07
    1eb0:	01 96       	adiw	r24, 0x01	; 1
    1eb2:	9f 83       	std	Y+7, r25	; 0x07
    1eb4:	8e 83       	std	Y+6, r24	; 0x06
    1eb6:	02 c0       	rjmp	.+4      	; 0x1ebc <fputc+0x4c>
    1eb8:	0f ef       	ldi	r16, 0xFF	; 255
    1eba:	1f ef       	ldi	r17, 0xFF	; 255
    1ebc:	c8 01       	movw	r24, r16
    1ebe:	df 91       	pop	r29
    1ec0:	cf 91       	pop	r28
    1ec2:	1f 91       	pop	r17
    1ec4:	0f 91       	pop	r16
    1ec6:	08 95       	ret

00001ec8 <ungetc>:
    1ec8:	9c 01       	movw	r18, r24
    1eca:	fb 01       	movw	r30, r22
    1ecc:	83 81       	ldd	r24, Z+3	; 0x03
    1ece:	80 ff       	sbrs	r24, 0
    1ed0:	11 c0       	rjmp	.+34     	; 0x1ef4 <ungetc+0x2c>
    1ed2:	86 fd       	sbrc	r24, 6
    1ed4:	0f c0       	rjmp	.+30     	; 0x1ef4 <ungetc+0x2c>
    1ed6:	9f ef       	ldi	r25, 0xFF	; 255
    1ed8:	2f 3f       	cpi	r18, 0xFF	; 255
    1eda:	39 07       	cpc	r19, r25
    1edc:	59 f0       	breq	.+22     	; 0x1ef4 <ungetc+0x2c>
    1ede:	22 83       	std	Z+2, r18	; 0x02
    1ee0:	80 64       	ori	r24, 0x40	; 64
    1ee2:	8f 7d       	andi	r24, 0xDF	; 223
    1ee4:	83 83       	std	Z+3, r24	; 0x03
    1ee6:	86 81       	ldd	r24, Z+6	; 0x06
    1ee8:	97 81       	ldd	r25, Z+7	; 0x07
    1eea:	01 97       	sbiw	r24, 0x01	; 1
    1eec:	97 83       	std	Z+7, r25	; 0x07
    1eee:	86 83       	std	Z+6, r24	; 0x06
    1ef0:	30 e0       	ldi	r19, 0x00	; 0
    1ef2:	02 c0       	rjmp	.+4      	; 0x1ef8 <ungetc+0x30>
    1ef4:	2f ef       	ldi	r18, 0xFF	; 255
    1ef6:	3f ef       	ldi	r19, 0xFF	; 255
    1ef8:	c9 01       	movw	r24, r18
    1efa:	08 95       	ret

00001efc <__ultoa_invert>:
    1efc:	fa 01       	movw	r30, r20
    1efe:	aa 27       	eor	r26, r26
    1f00:	28 30       	cpi	r18, 0x08	; 8
    1f02:	51 f1       	breq	.+84     	; 0x1f58 <__ultoa_invert+0x5c>
    1f04:	20 31       	cpi	r18, 0x10	; 16
    1f06:	81 f1       	breq	.+96     	; 0x1f68 <__ultoa_invert+0x6c>
    1f08:	e8 94       	clt
    1f0a:	6f 93       	push	r22
    1f0c:	6e 7f       	andi	r22, 0xFE	; 254
    1f0e:	6e 5f       	subi	r22, 0xFE	; 254
    1f10:	7f 4f       	sbci	r23, 0xFF	; 255
    1f12:	8f 4f       	sbci	r24, 0xFF	; 255
    1f14:	9f 4f       	sbci	r25, 0xFF	; 255
    1f16:	af 4f       	sbci	r26, 0xFF	; 255
    1f18:	b1 e0       	ldi	r27, 0x01	; 1
    1f1a:	3e d0       	rcall	.+124    	; 0x1f98 <__ultoa_invert+0x9c>
    1f1c:	b4 e0       	ldi	r27, 0x04	; 4
    1f1e:	3c d0       	rcall	.+120    	; 0x1f98 <__ultoa_invert+0x9c>
    1f20:	67 0f       	add	r22, r23
    1f22:	78 1f       	adc	r23, r24
    1f24:	89 1f       	adc	r24, r25
    1f26:	9a 1f       	adc	r25, r26
    1f28:	a1 1d       	adc	r26, r1
    1f2a:	68 0f       	add	r22, r24
    1f2c:	79 1f       	adc	r23, r25
    1f2e:	8a 1f       	adc	r24, r26
    1f30:	91 1d       	adc	r25, r1
    1f32:	a1 1d       	adc	r26, r1
    1f34:	6a 0f       	add	r22, r26
    1f36:	71 1d       	adc	r23, r1
    1f38:	81 1d       	adc	r24, r1
    1f3a:	91 1d       	adc	r25, r1
    1f3c:	a1 1d       	adc	r26, r1
    1f3e:	20 d0       	rcall	.+64     	; 0x1f80 <__ultoa_invert+0x84>
    1f40:	09 f4       	brne	.+2      	; 0x1f44 <__ultoa_invert+0x48>
    1f42:	68 94       	set
    1f44:	3f 91       	pop	r19
    1f46:	2a e0       	ldi	r18, 0x0A	; 10
    1f48:	26 9f       	mul	r18, r22
    1f4a:	11 24       	eor	r1, r1
    1f4c:	30 19       	sub	r19, r0
    1f4e:	30 5d       	subi	r19, 0xD0	; 208
    1f50:	31 93       	st	Z+, r19
    1f52:	de f6       	brtc	.-74     	; 0x1f0a <__ultoa_invert+0xe>
    1f54:	cf 01       	movw	r24, r30
    1f56:	08 95       	ret
    1f58:	46 2f       	mov	r20, r22
    1f5a:	47 70       	andi	r20, 0x07	; 7
    1f5c:	40 5d       	subi	r20, 0xD0	; 208
    1f5e:	41 93       	st	Z+, r20
    1f60:	b3 e0       	ldi	r27, 0x03	; 3
    1f62:	0f d0       	rcall	.+30     	; 0x1f82 <__ultoa_invert+0x86>
    1f64:	c9 f7       	brne	.-14     	; 0x1f58 <__ultoa_invert+0x5c>
    1f66:	f6 cf       	rjmp	.-20     	; 0x1f54 <__ultoa_invert+0x58>
    1f68:	46 2f       	mov	r20, r22
    1f6a:	4f 70       	andi	r20, 0x0F	; 15
    1f6c:	40 5d       	subi	r20, 0xD0	; 208
    1f6e:	4a 33       	cpi	r20, 0x3A	; 58
    1f70:	18 f0       	brcs	.+6      	; 0x1f78 <__ultoa_invert+0x7c>
    1f72:	49 5d       	subi	r20, 0xD9	; 217
    1f74:	31 fd       	sbrc	r19, 1
    1f76:	40 52       	subi	r20, 0x20	; 32
    1f78:	41 93       	st	Z+, r20
    1f7a:	02 d0       	rcall	.+4      	; 0x1f80 <__ultoa_invert+0x84>
    1f7c:	a9 f7       	brne	.-22     	; 0x1f68 <__ultoa_invert+0x6c>
    1f7e:	ea cf       	rjmp	.-44     	; 0x1f54 <__ultoa_invert+0x58>
    1f80:	b4 e0       	ldi	r27, 0x04	; 4
    1f82:	a6 95       	lsr	r26
    1f84:	97 95       	ror	r25
    1f86:	87 95       	ror	r24
    1f88:	77 95       	ror	r23
    1f8a:	67 95       	ror	r22
    1f8c:	ba 95       	dec	r27
    1f8e:	c9 f7       	brne	.-14     	; 0x1f82 <__ultoa_invert+0x86>
    1f90:	00 97       	sbiw	r24, 0x00	; 0
    1f92:	61 05       	cpc	r22, r1
    1f94:	71 05       	cpc	r23, r1
    1f96:	08 95       	ret
    1f98:	9b 01       	movw	r18, r22
    1f9a:	ac 01       	movw	r20, r24
    1f9c:	0a 2e       	mov	r0, r26
    1f9e:	06 94       	lsr	r0
    1fa0:	57 95       	ror	r21
    1fa2:	47 95       	ror	r20
    1fa4:	37 95       	ror	r19
    1fa6:	27 95       	ror	r18
    1fa8:	ba 95       	dec	r27
    1faa:	c9 f7       	brne	.-14     	; 0x1f9e <__ultoa_invert+0xa2>
    1fac:	62 0f       	add	r22, r18
    1fae:	73 1f       	adc	r23, r19
    1fb0:	84 1f       	adc	r24, r20
    1fb2:	95 1f       	adc	r25, r21
    1fb4:	a0 1d       	adc	r26, r0
    1fb6:	08 95       	ret

00001fb8 <__divmodhi4>:
    1fb8:	97 fb       	bst	r25, 7
    1fba:	09 2e       	mov	r0, r25
    1fbc:	07 26       	eor	r0, r23
    1fbe:	0a d0       	rcall	.+20     	; 0x1fd4 <__divmodhi4_neg1>
    1fc0:	77 fd       	sbrc	r23, 7
    1fc2:	04 d0       	rcall	.+8      	; 0x1fcc <__divmodhi4_neg2>
    1fc4:	0c d0       	rcall	.+24     	; 0x1fde <__udivmodhi4>
    1fc6:	06 d0       	rcall	.+12     	; 0x1fd4 <__divmodhi4_neg1>
    1fc8:	00 20       	and	r0, r0
    1fca:	1a f4       	brpl	.+6      	; 0x1fd2 <__divmodhi4_exit>

00001fcc <__divmodhi4_neg2>:
    1fcc:	70 95       	com	r23
    1fce:	61 95       	neg	r22
    1fd0:	7f 4f       	sbci	r23, 0xFF	; 255

00001fd2 <__divmodhi4_exit>:
    1fd2:	08 95       	ret

00001fd4 <__divmodhi4_neg1>:
    1fd4:	f6 f7       	brtc	.-4      	; 0x1fd2 <__divmodhi4_exit>
    1fd6:	90 95       	com	r25
    1fd8:	81 95       	neg	r24
    1fda:	9f 4f       	sbci	r25, 0xFF	; 255
    1fdc:	08 95       	ret

00001fde <__udivmodhi4>:
    1fde:	aa 1b       	sub	r26, r26
    1fe0:	bb 1b       	sub	r27, r27
    1fe2:	51 e1       	ldi	r21, 0x11	; 17
    1fe4:	07 c0       	rjmp	.+14     	; 0x1ff4 <__udivmodhi4_ep>

00001fe6 <__udivmodhi4_loop>:
    1fe6:	aa 1f       	adc	r26, r26
    1fe8:	bb 1f       	adc	r27, r27
    1fea:	a6 17       	cp	r26, r22
    1fec:	b7 07       	cpc	r27, r23
    1fee:	10 f0       	brcs	.+4      	; 0x1ff4 <__udivmodhi4_ep>
    1ff0:	a6 1b       	sub	r26, r22
    1ff2:	b7 0b       	sbc	r27, r23

00001ff4 <__udivmodhi4_ep>:
    1ff4:	88 1f       	adc	r24, r24
    1ff6:	99 1f       	adc	r25, r25
    1ff8:	5a 95       	dec	r21
    1ffa:	a9 f7       	brne	.-22     	; 0x1fe6 <__udivmodhi4_loop>
    1ffc:	80 95       	com	r24
    1ffe:	90 95       	com	r25
    2000:	bc 01       	movw	r22, r24
    2002:	cd 01       	movw	r24, r26
    2004:	08 95       	ret

00002006 <isspace>:
    2006:	91 11       	cpse	r25, r1
    2008:	06 c0       	rjmp	.+12     	; 0x2016 <__ctype_isfalse>
    200a:	80 32       	cpi	r24, 0x20	; 32
    200c:	19 f0       	breq	.+6      	; 0x2014 <isspace+0xe>
    200e:	89 50       	subi	r24, 0x09	; 9
    2010:	85 50       	subi	r24, 0x05	; 5
    2012:	d0 f7       	brcc	.-12     	; 0x2008 <isspace+0x2>
    2014:	08 95       	ret

00002016 <__ctype_isfalse>:
    2016:	99 27       	eor	r25, r25
    2018:	88 27       	eor	r24, r24

0000201a <__ctype_istrue>:
    201a:	08 95       	ret

0000201c <__prologue_saves__>:
    201c:	2f 92       	push	r2
    201e:	3f 92       	push	r3
    2020:	4f 92       	push	r4
    2022:	5f 92       	push	r5
    2024:	6f 92       	push	r6
    2026:	7f 92       	push	r7
    2028:	8f 92       	push	r8
    202a:	9f 92       	push	r9
    202c:	af 92       	push	r10
    202e:	bf 92       	push	r11
    2030:	cf 92       	push	r12
    2032:	df 92       	push	r13
    2034:	ef 92       	push	r14
    2036:	ff 92       	push	r15
    2038:	0f 93       	push	r16
    203a:	1f 93       	push	r17
    203c:	cf 93       	push	r28
    203e:	df 93       	push	r29
    2040:	cd b7       	in	r28, 0x3d	; 61
    2042:	de b7       	in	r29, 0x3e	; 62
    2044:	ca 1b       	sub	r28, r26
    2046:	db 0b       	sbc	r29, r27
    2048:	0f b6       	in	r0, 0x3f	; 63
    204a:	f8 94       	cli
    204c:	de bf       	out	0x3e, r29	; 62
    204e:	0f be       	out	0x3f, r0	; 63
    2050:	cd bf       	out	0x3d, r28	; 61
    2052:	09 94       	ijmp

00002054 <__epilogue_restores__>:
    2054:	2a 88       	ldd	r2, Y+18	; 0x12
    2056:	39 88       	ldd	r3, Y+17	; 0x11
    2058:	48 88       	ldd	r4, Y+16	; 0x10
    205a:	5f 84       	ldd	r5, Y+15	; 0x0f
    205c:	6e 84       	ldd	r6, Y+14	; 0x0e
    205e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2060:	8c 84       	ldd	r8, Y+12	; 0x0c
    2062:	9b 84       	ldd	r9, Y+11	; 0x0b
    2064:	aa 84       	ldd	r10, Y+10	; 0x0a
    2066:	b9 84       	ldd	r11, Y+9	; 0x09
    2068:	c8 84       	ldd	r12, Y+8	; 0x08
    206a:	df 80       	ldd	r13, Y+7	; 0x07
    206c:	ee 80       	ldd	r14, Y+6	; 0x06
    206e:	fd 80       	ldd	r15, Y+5	; 0x05
    2070:	0c 81       	ldd	r16, Y+4	; 0x04
    2072:	1b 81       	ldd	r17, Y+3	; 0x03
    2074:	aa 81       	ldd	r26, Y+2	; 0x02
    2076:	b9 81       	ldd	r27, Y+1	; 0x01
    2078:	ce 0f       	add	r28, r30
    207a:	d1 1d       	adc	r29, r1
    207c:	0f b6       	in	r0, 0x3f	; 63
    207e:	f8 94       	cli
    2080:	de bf       	out	0x3e, r29	; 62
    2082:	0f be       	out	0x3f, r0	; 63
    2084:	cd bf       	out	0x3d, r28	; 61
    2086:	ed 01       	movw	r28, r26
    2088:	08 95       	ret

0000208a <_exit>:
    208a:	f8 94       	cli

0000208c <__stop_program>:
    208c:	ff cf       	rjmp	.-2      	; 0x208c <__stop_program>
