-- generated by newgenasym Fri Oct 29 11:34:32 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sp3070emn_l is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC;    
	DE:        INOUT  STD_LOGIC;    
	DI:        INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	NC:        INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	\re#\:     INOUT  STD_LOGIC;    
	RO:        INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	Y:         INOUT  STD_LOGIC;    
	Z:         INOUT  STD_LOGIC);
end sp3070emn_l;
