
---------- Begin Simulation Statistics ----------
final_tick                                28255294375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    432                       # Simulator instruction rate (inst/s)
host_mem_usage                                9132424                       # Number of bytes of host memory used
host_op_rate                                      445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17022.06                       # Real time elapsed on the host
host_tick_rate                                1290894                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7354820                       # Number of instructions simulated
sim_ops                                       7566502                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021974                       # Number of seconds simulated
sim_ticks                                 21973665000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.688508                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   34004                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                48104                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                621                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4067                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             44127                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5651                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1606                       # Number of indirect misses.
system.cpu.branchPred.lookups                   79852                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13438                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      423510                       # Number of instructions committed
system.cpu.committedOps                        469486                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.837036                       # CPI: cycles per instruction
system.cpu.discardedOps                         12028                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             253190                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            111249                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            48863                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1034751                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.260618                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      606                       # number of quiesce instructions executed
system.cpu.numCycles                          1625023                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       606                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  280238     59.69%     59.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1331      0.28%     59.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::MemRead                 114381     24.36%     84.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 73536     15.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   469486                       # Class of committed instruction
system.cpu.quiesceCycles                     33532841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          590272                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1560                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248996                       # Transaction distribution
system.membus.trans_dist::ReadResp             249683                       # Transaction distribution
system.membus.trans_dist::WriteReq             160442                       # Transaction distribution
system.membus.trans_dist::WriteResp            160442                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          371                       # Transaction distribution
system.membus.trans_dist::CleanEvict              289                       # Transaction distribution
system.membus.trans_dist::ReadExReq               209                       # Transaction distribution
system.membus.trans_dist::ReadExResp              209                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           444                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       806494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       806494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 821328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25807208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25807208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25907213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            411165                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007797                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  411140     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              411165                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1135074435                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12527124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              558937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2453125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10541765                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1555413724                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1221000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2982479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3728099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745620                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2982479                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3728099                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3728099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3728099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7456198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       376320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       376320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568224                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1720322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1889088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8822                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27525124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30080933                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3084956751                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          2094323                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          816                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2512701248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1698720000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8947438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14912396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4473719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5964959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34298511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5964959                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4473719                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10438677                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8947438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14912396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10438677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10438677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44737189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4473719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10438677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14912396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4473719                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1538205                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6011924                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4473719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14912396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1538205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20924320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       154880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       154880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       778242                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       806494                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24903684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25807208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       505439                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       505439    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       505439                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1233219810                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1396691000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008686671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17894876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44737189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071318735                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44737189                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44799627                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89536816                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053423860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62694503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44737189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2160855551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28442628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16842756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27590660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       292864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4945921                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       526337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3213313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20877355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    844041811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    426494533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2982479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1294396178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    489126598                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    766497350                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1255623948                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20877355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1333168409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1192991884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2982479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2550020126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          243                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          267                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       707756                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69902                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         777658                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       707756                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       707756                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       707756                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69902                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        777658                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15532036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15935144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9371648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9936064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       242689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       146432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             155251                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14974835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    706847765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1538205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1832011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             725192816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1080566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17894876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    426494533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5964959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            452180553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1080566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32869710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1133342299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5964959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1538205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1832011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1177373369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    388972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372494000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              451299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             164742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     155251                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   155251                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9716                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8367138610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1244230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14899346110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33623.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59873.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       827                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144560                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               155251                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  214809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.947862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.804063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.406709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          662      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          661      2.40%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          381      1.39%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          445      1.62%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          545      1.98%      9.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          364      1.32%     11.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          400      1.46%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          480      1.75%     14.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23547     85.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     402.736246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    778.871879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            473     76.54%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.16%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.16%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.16%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.32%     77.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47      7.61%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.16%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.16%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.16%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.16%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.32%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           78     12.62%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.16%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2495            1      0.16%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.16%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            6      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     251.239482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.158962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.130918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            446     72.17%     72.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      2.75%     74.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.49%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.49%     75.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.32%     76.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.49%     76.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.32%     77.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.16%     77.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.16%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      1.62%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          129     20.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15926144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9937024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15935144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9936064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       452.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    725.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    452.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21973056750                       # Total gap between requests
system.mem_ctrls.avgGap                      54355.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15522500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9370688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14974834.648657836020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 706413791.236009120941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1538204.937592340633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1829098.605080217589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1167943.536046444671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17894875.524861238897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 426450844.681576788425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5964958.508287078701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745619.813535884838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       242689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    333337795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14490788940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48380800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26838575                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20534219330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30662141830                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 351476319420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    908304160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22472028500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64750.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59709.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     91284.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42668.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55348300.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4990582.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2400269.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    443507.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87781361.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         13562772.975000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9465834.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           452592300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       215780923.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210346541.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146784083.662516                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     313666205.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1362198661.837463                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         61.992329                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16400895690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1188600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4384494685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1212                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34584595.090759                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    191302334.745160                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          606    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       222750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7297029750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20958264625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       156722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           156722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       156722                       # number of overall hits
system.cpu.icache.overall_hits::total          156722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10546875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10546875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10546875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10546875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       156965                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       156965                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       156965                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       156965                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001548                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001548                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001548                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001548                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43402.777778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43402.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43402.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43402.777778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10169250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10169250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10169250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10169250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001548                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001548                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001548                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001548                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41848.765432                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41848.765432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41848.765432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41848.765432                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       156722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          156722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10546875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10546875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       156965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       156965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43402.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43402.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10169250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10169250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41848.765432                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41848.765432                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.085197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              707650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                90                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7862.777778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.085197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.795088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.795088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            314173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           314173                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       181437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           181437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       181437                       # number of overall hits
system.cpu.dcache.overall_hits::total          181437                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          833                       # number of overall misses
system.cpu.dcache.overall_misses::total           833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61630000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61630000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61630000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61630000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       182270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       182270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       182270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       182270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73985.594238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73985.594238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73985.594238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73985.594238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          371                       # number of writebacks
system.cpu.dcache.writebacks::total               371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          180                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          653                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     48488750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48488750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     48488750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     48488750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13649375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13649375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74255.359877                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74255.359877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74255.359877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74255.359877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.712486                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.712486                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    570                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       114319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          114319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34024250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34024250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       114765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       114765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76287.556054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76287.556054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          629                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          629                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33275750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33275750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13649375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13649375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74945.382883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74945.382883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21700.119237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21700.119237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        67118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          67118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27605750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27605750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67505                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67505                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71332.687339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71332.687339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          209                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          209                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72789.473684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72789.473684                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           436.540157                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12042                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               570                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.126316                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   436.540157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.852617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.852617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            729733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           729733                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28255294375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28255956250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    432                       # Simulator instruction rate (inst/s)
host_mem_usage                                9132424                       # Number of bytes of host memory used
host_op_rate                                      445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17022.15                       # Real time elapsed on the host
host_tick_rate                                1290925                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7355304                       # Number of instructions simulated
sim_ops                                       7567102                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021974                       # Number of seconds simulated
sim_ticks                                 21974326875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.612042                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   34023                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                48183                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                622                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4080                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             44144                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5651                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1606                       # Number of indirect misses.
system.cpu.branchPred.lookups                   79965                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13472                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      423994                       # Number of instructions committed
system.cpu.committedOps                        470086                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.835153                       # CPI: cycles per instruction
system.cpu.discardedOps                         12071                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             253560                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            111397                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            48910                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1035130                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.260746                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      606                       # number of quiesce instructions executed
system.cpu.numCycles                          1626082                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       606                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  280585     59.69%     59.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1331      0.28%     59.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.97% # Class of committed instruction
system.cpu.op_class_0::MemRead                 114522     24.36%     84.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 73647     15.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   470086                       # Class of committed instruction
system.cpu.quiesceCycles                     33532841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          590952                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248996                       # Transaction distribution
system.membus.trans_dist::ReadResp             249688                       # Transaction distribution
system.membus.trans_dist::WriteReq             160442                       # Transaction distribution
system.membus.trans_dist::WriteResp            160442                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          372                       # Transaction distribution
system.membus.trans_dist::CleanEvict              291                       # Transaction distribution
system.membus.trans_dist::ReadExReq               210                       # Transaction distribution
system.membus.trans_dist::ReadExResp              210                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           446                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1829                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       806494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       806494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 821343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25807208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25807208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25907661                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            411171                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007797                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  411146     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              411171                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1135087560                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12527124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              562187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2453125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10559015                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1555413724                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1236000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2982389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3727987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745597                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2982389                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3727987                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3727987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3727987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7455974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       376320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       376320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568224                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1720322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1889088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8822                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27525124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30080933                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3084956751                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          2094323                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          816                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        14000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2512701248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1698720000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8947168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14911947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4473584                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5964779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34297478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5964779                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4473584                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10438363                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8947168                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14911947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10438363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10438363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44735841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4473584                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10438363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14911947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4473584                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1538159                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6011743                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4473584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14911947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1538159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20923690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       154880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       154880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       778242                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       806494                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24903684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25807208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       505439                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       505439    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       505439                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1233219810                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1396691000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008626169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17894337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44735841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071256347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44735841                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44798278                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89534119                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053362010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62692614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44735841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2160790466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28442628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16842756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27590660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       292864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4945921                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       526337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3213313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20876726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    844016388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    426481687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2982389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1294357191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    489111865                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    766474263                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1255586128                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20876726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1333128253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1192955950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2982389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2549943319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          246                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          270                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       716472                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69900                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         786372                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       716472                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       716472                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       716472                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69900                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        786372                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15532036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15935336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9371648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9936128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       242689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       146432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             155252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14974384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    706826475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1538159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1840693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             725179710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1083446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17894337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    426481687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5964779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            452169846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1083446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32868720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1133308162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5964779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1538159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1840693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1177349556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    388972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372494000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              451306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             164742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     155252                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   155252                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9716                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8367156610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1244245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14899442860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33623.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59873.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       827                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232068                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144560                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               155252                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  214809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.947862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.804063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.406709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          662      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          661      2.40%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          381      1.39%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          445      1.62%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          545      1.98%      9.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          364      1.32%     11.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          400      1.46%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          480      1.75%     14.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23547     85.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     402.736246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    778.871879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            473     76.54%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.16%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.16%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.16%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.32%     77.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47      7.61%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.16%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.16%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.16%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.16%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.32%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           78     12.62%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.16%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2495            1      0.16%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.16%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            6      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     251.239482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.158962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.130918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            446     72.17%     72.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      2.75%     74.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.49%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.49%     75.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.32%     76.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.49%     76.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.32%     77.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.16%     77.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.16%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      1.62%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          129     20.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15926336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9937024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15935336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9936128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       452.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    725.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    452.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21974456250                       # Total gap between requests
system.mem_ctrls.avgGap                      54358.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15522500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9370688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14974383.600999383256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 706392513.786614060402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1538158.606280402979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1837780.980947567848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1167908.357147345087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17894336.524472039193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 426437999.821553170681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5964778.841490679421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745597.355186334928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       242689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    333337795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14490788940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48380800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26935325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20534219330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30662141830                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 351476319420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    908304160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22472028500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64750.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59709.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     91284.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42619.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55199514.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4990582.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2400269.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    443507.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87781361.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         13563266.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9465834.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        452597756.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       215780923.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210346541.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146801957.250016                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     313666205.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1362222485.099963                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         61.991546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16400895690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1188600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4385156560                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1212                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34584595.090759                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    191302334.745160                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          606    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       222750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7297691625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20958264625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       156897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           156897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       156897                       # number of overall hits
system.cpu.icache.overall_hits::total          156897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          246                       # number of overall misses
system.cpu.icache.overall_misses::total           246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10675625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10675625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10675625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10675625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       157143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       157143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       157143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       157143                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43396.849593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43396.849593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43396.849593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43396.849593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10293250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10293250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10293250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10293250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001565                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41842.479675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41842.479675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41842.479675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41842.479675                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       156897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          156897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10675625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10675625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       157143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       157143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43396.849593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43396.849593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10293250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10293250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41842.479675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41842.479675                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.085448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2489626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               506                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4920.209486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.085448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.795089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.795089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            314532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           314532                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       181697                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           181697                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       181697                       # number of overall hits
system.cpu.dcache.overall_hits::total          181697                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          836                       # number of overall misses
system.cpu.dcache.overall_misses::total           836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61828125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61828125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61828125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61828125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       182533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       182533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       182533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       182533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73957.087321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73957.087321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73957.087321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73957.087321                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          372                       # number of writebacks
system.cpu.dcache.writebacks::total               372                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          180                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     48682750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48682750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     48682750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     48682750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13649375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13649375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003594                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74211.509146                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74211.509146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74211.509146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74211.509146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.712486                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.712486                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    573                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       114469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          114469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34144250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34144250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       114917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       114917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76214.843750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76214.843750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          629                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          629                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13649375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13649375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74872.197309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74872.197309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21700.119237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21700.119237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        67228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          67228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27683875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27683875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71350.193299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71350.193299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15289750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15289750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72808.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72808.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           436.540412                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              315936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            310.349705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   436.540412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.852618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.852618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            730788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           730788                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28255956250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
