{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "pll_80.v pll_80.BAK.v " "Backing up file \"pll_80.v\" to \"pll_80.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1648589456761 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL pll_80.v " "Started upgrading IP component ALTPLL with file \"pll_80.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648589456762 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ft_rxfifo.v ft_rxfifo.BAK.v " "Backing up file \"ft_rxfifo.v\" to \"ft_rxfifo.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1648589458248 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO ft_rxfifo.v " "Started upgrading IP component FIFO with file \"ft_rxfifo.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648589458248 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ft_txfifo.v ft_txfifo.BAK.v " "Backing up file \"ft_txfifo.v\" to \"ft_txfifo.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1648589460203 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO ft_txfifo.v " "Started upgrading IP component FIFO with file \"ft_txfifo.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648589460203 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL pll_80.v " "Completed upgrading IP component ALTPLL with file \"pll_80.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648589462054 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO ft_rxfifo.v " "Completed upgrading IP component FIFO with file \"ft_rxfifo.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648589462054 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO ft_txfifo.v " "Completed upgrading IP component FIFO with file \"ft_txfifo.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648589462054 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/george/intelFPGA_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/george/intelFPGA_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1648589462069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648589462069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 22:31:02 2022 " "Processing ended: Tue Mar 29 22:31:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648589462069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648589462069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648589462069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1648589462069 ""}
