v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 90 -230 250 -230 {
lab=vs}
N 70 -230 70 -20 {
lab=vs}
N -240 -350 -240 -240 {
lab=vn}
N -240 -350 -150 -350 {
lab=vn}
N -110 -230 70 -230 {
lab=vs}
N -110 -570 250 -570 {
lab=vdd_1}
N -110 -450 -110 -380 {
lab=#net1}
N -110 -570 -110 -540 {
lab=vdd_1}
N 250 -480 250 -410 {
lab=vout_s1}
N 250 -570 250 -540 {
lab=vdd_1}
N 250 -410 250 -380 {
lab=vout_s1}
N 250 -320 250 -230 {
lab=vs}
N -110 -320 -110 -230 {
lab=vs}
N 290 -350 310 -350 {
lab=vol}
N 90 -350 250 -350 {
lab=vs}
N 90 -350 90 -230 {
lab=vs}
N 70 -510 210 -510 {
lab=#net1}
N 70 -510 70 -450 {
lab=#net1}
N -110 -450 70 -450 {
lab=#net1}
N -160 -510 -110 -510 {
lab=vdd_1}
N -160 -570 -160 -510 {
lab=vdd_1}
N -160 -570 -110 -570 {
lab=vdd_1}
N 250 -510 300 -510 {
lab=vdd_1}
N 300 -570 300 -510 {
lab=vdd_1}
N 250 -570 300 -570 {
lab=vdd_1}
N 490 -460 490 -440 {
lab=vdd_1}
N 490 -410 520 -410 {
lab=vdd_1}
N 520 -460 520 -410 {
lab=vdd_1}
N 490 -460 520 -460 {
lab=vdd_1}
N 490 -380 490 -350 {
lab=vmid}
N 710 -290 710 -270 {
lab=vout}
N 710 -200 710 -180 {
lab=vfb}
N 710 -110 710 -100 {
lab=vss}
N 670 -200 710 -200 {
lab=vfb}
N 930 -290 930 -220 {
lab=vout}
N 830 -290 830 -220 {
lab=vout}
N 830 -160 830 -110 {
lab=vss}
N 710 -110 830 -110 {
lab=vss}
N 830 -110 930 -110 {
lab=vss}
N 930 -160 930 -110 {
lab=vss}
N 930 -290 1010 -290 {
lab=vout}
N 710 -350 750 -350 {
lab=vdd}
N 750 -400 750 -350 {
lab=vdd}
N 710 -400 750 -400 {
lab=vdd}
N 710 -400 710 -380 {
lab=vdd}
N 710 -570 710 -400 {
lab=vdd}
N -110 -350 90 -350 {
lab=vs}
N 70 -230 90 -230 {
lab=vs}
N -70 -510 70 -510 {
lab=#net1}
N -110 -480 -110 -450 {
lab=#net1}
N 490 -570 490 -460 {
lab=vdd_1}
N 710 -210 710 -200 {
lab=vfb}
N 830 -290 930 -290 {
lab=vout}
N 710 -120 710 -110 {
lab=vss}
N 300 -570 490 -570 {
lab=vdd_1}
N 940 30 940 90 {
lab=vpos}
N 890 30 940 30 {
lab=vpos}
N 800 30 830 30 {
lab=vfb}
N 940 150 940 170 {
lab=vss}
N 310 -100 310 -70 {
lab=vpos}
N 710 -290 830 -290 {
lab=vout}
N 710 -320 710 -290 {
lab=vout}
N 490 -350 670 -350 {
lab=vmid}
N 70 40 70 130 {
lab=vss}
N 70 10 110 10 {
lab=vss}
N 110 10 110 130 {
lab=vss}
N 70 130 110 130 {
lab=vss}
N -390 130 70 130 {
lab=vss}
N -390 40 -390 130 {
lab=vss}
N -390 -50 -390 -20 {
lab=#net2}
N -310 -50 -310 10 {
lab=#net2}
N -350 10 -310 10 {
lab=#net2}
N -390 -50 -310 -50 {
lab=#net2}
N -390 -250 -390 -50 {
lab=#net2}
N -440 10 -390 10 {
lab=vss}
N -440 10 -440 130 {
lab=vss}
N -440 130 -390 130 {
lab=vss}
N 490 40 490 130 {
lab=vss}
N 490 10 530 10 {
lab=vss}
N 530 10 530 130 {
lab=vss}
N 490 130 530 130 {
lab=vss}
N 0 10 30 10 {
lab=#net2}
N 0 -40 0 10 {
lab=#net2}
N -310 10 0 10 {
lab=#net2}
N 0 -40 370 -40 {
lab=#net2}
N 370 -40 370 10 {
lab=#net2}
N 110 130 490 130 {
lab=vss}
N 490 -350 490 -20 {
lab=vmid}
N 370 10 450 10 {
lab=#net2}
N -390 -570 -390 -310 {
lab=vdd_1}
N -390 -570 -160 -570 {
lab=vdd_1}
N 310 -350 310 -150 {
lab=vol}
N 410 -410 450 -410 {
lab=vout_s1}
N 410 -410 410 -330 {
lab=vout_s1}
N 250 -410 410 -410 {
lab=vout_s1}
N 640 -290 640 -260 {
lab=vout}
N 640 -290 710 -290 {
lab=vout}
N 410 -260 640 -260 {
lab=vout}
N 410 -270 410 -260 {
lab=vout}
C {devices/lab_pin.sym} 70 -230 1 0 {name=p1 sig_type=std_logic lab=vs}
C {devices/lab_pin.sym} 1010 -290 2 0 {name=p4 sig_type=std_logic lab=vout}
C {devices/lab_pin.sym} 710 -570 1 0 {name=p6 sig_type=std_logic lab=vdd}
C {devices/lab_pin.sym} -240 -240 3 0 {name=p7 sig_type=std_logic lab=vn}
C {devices/res.sym} 710 -240 0 0 {name=R1
value=22500
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 710 -150 0 0 {name=R2
value=67500
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} 670 -200 0 0 {name=p5 sig_type=std_logic lab=vfb}
C {devices/lab_pin.sym} 710 -100 3 0 {name=p2 sig_type=std_logic lab=vss}
C {capa.sym} 830 -190 0 0 {name=Cl
m=1
value=0.5e-12
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 610 -350 3 0 {name=p8 sig_type=std_logic lab=vmid}
C {devices/lab_pin.sym} 340 -410 1 0 {name=p10 sig_type=std_logic lab=vout_s1}
C {devices/code_shown.sym} -930 -520 0 0 {name=s1 only_toplevel=false value="

.lib /opt/pdks/ihp-sg13g2/libs.tech/ngspice/models/cornerMOShv.lib mos_tt

Vref vn 0 1.35
Vdd vdd 0 3.3
Vdd_1 vdd_1 0 3.3
Vss vss 0 0

.control
ac dec 10 1 10G
plot vdb(vout) 
plot phase(vout)*180/PI
op
print vout vmid vout_s1 vs

let gm_m1 = @n.xm1.nsg13_hv_nmos[gm]
let gm_m2 = @n.xm2.nsg13_hv_nmos[gm]
let gm_m3 = @n.xm3.nsg13_hv_pmos[gm]
let gm_m4 = @n.xm4.nsg13_hv_pmos[gm]
let gm_m5 = @n.xm5.nsg13_hv_pmos[gm]
let gm_m6 = @n.xm6.nsg13_hv_pmos[gm]

let gds_m1 = @n.xm1.nsg13_hv_nmos[gds]
let gds_m2 = @n.xm2.nsg13_hv_nmos[gds]
let gds_m3 = @n.xm3.nsg13_hv_pmos[gds]
let gds_m4 = @n.xm4.nsg13_hv_pmos[gds]
let gds_m5 = @n.xm5.nsg13_hv_pmos[gds]
let gds_m6 = @n.xm6.nsg13_hv_pmos[gds]

print gm_m1
print gm_m2
print gm_m3
print gm_m4
print gm_m5
print gm_m6

print 1/gds_m1
print 1/gds_m2
print 1/gds_m3
print 1/gds_m4
print 1/gds_m5
print 1/gds_m6

.endc

"}
C {sg13g2_pr/sg13_hv_nmos.sym} 270 -350 2 0 {name=M1
l=0.8u
w=5.33u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} -130 -350 2 1 {name=M2
l=0.8u
w=5.33u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_pmos.sym} 230 -510 0 0 {name=M3
l=6.4u
w=9.02u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_pmos.sym} -90 -510 0 1 {name=M4
l=6.4u
w=9.02u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_pmos.sym} 470 -410 0 0 {name=M5
l=3.2u
w=8.8u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_pmos.sym} 690 -350 0 0 {name=M6
l=0.4u
w=2488u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {devices/lab_pin.sym} 80 -570 1 0 {name=p11 sig_type=std_logic lab=vdd_1}
C {res.sym} 860 30 1 0 {name=R4
value=10000000000
footprint=1206
device=resistor
m=1}
C {capa.sym} 940 120 0 0 {name=C2
m=1
value=10
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 800 30 0 0 {name=p13 sig_type=std_logic lab=vfb}
C {devices/lab_pin.sym} 940 30 2 0 {name=p12 sig_type=std_logic lab=vpos}
C {devices/lab_pin.sym} 940 170 3 0 {name=p14 sig_type=std_logic lab=vss}
C {devices/lab_pin.sym} 310 -70 2 0 {name=p3 sig_type=std_logic lab=vpos}
C {vsource.sym} 310 -130 0 0 {name=V1 value="dc 0 ac 1" savecurrent=false}
C {devices/lab_pin.sym} 310 -240 2 0 {name=p15 sig_type=std_logic lab=vol}
C {devices/res.sym} 930 -190 0 0 {name=R3
value=18
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} 70 130 3 0 {name=p9 sig_type=std_logic lab=vss}
C {sg13g2_pr/sg13_hv_nmos.sym} 50 10 0 0 {name=M7
l=3.2u
w=5.4u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} -370 10 0 1 {name=M8
l=3.2u
w=5.4u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 470 10 0 0 {name=M9
l=3.2u
w=5.4u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {isource.sym} -390 -280 0 0 {name=I2 value=40e-6}
C {capa.sym} 410 -300 0 0 {name=Cl1
m=1
value=1e-12
footprint=1206
device="ceramic capacitor"}
