ARM GAS  /tmp/cc1XjaC2.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"at32f4xx_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.DMA_Reset,"ax",%progbits
  18              		.align	1
  19              		.global	DMA_Reset
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	DMA_Reset:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "./lib/src/at32f4xx_dma.c"
   1:./lib/src/at32f4xx_dma.c **** /**
   2:./lib/src/at32f4xx_dma.c ****   **************************************************************************
   3:./lib/src/at32f4xx_dma.c ****   * File   : at32f4xx_dma.c
   4:./lib/src/at32f4xx_dma.c ****   * Version: V1.2.4
   5:./lib/src/at32f4xx_dma.c ****   * Date   : 2020-08-26
   6:./lib/src/at32f4xx_dma.c ****   * Brief  : at32f4xx DMA source file
   7:./lib/src/at32f4xx_dma.c ****   **************************************************************************
   8:./lib/src/at32f4xx_dma.c ****   */
   9:./lib/src/at32f4xx_dma.c **** 
  10:./lib/src/at32f4xx_dma.c **** 
  11:./lib/src/at32f4xx_dma.c **** /* Includes ------------------------------------------------------------------*/
  12:./lib/src/at32f4xx_dma.c **** #include "at32f4xx_dma.h"
  13:./lib/src/at32f4xx_dma.c **** #include "at32f4xx_rcc.h"
  14:./lib/src/at32f4xx_dma.c **** 
  15:./lib/src/at32f4xx_dma.c **** /** @addtogroup at32f4xx_StdPeriph_Driver
  16:./lib/src/at32f4xx_dma.c ****   * @{
  17:./lib/src/at32f4xx_dma.c ****   */
  18:./lib/src/at32f4xx_dma.c **** 
  19:./lib/src/at32f4xx_dma.c **** /** @defgroup DMA
  20:./lib/src/at32f4xx_dma.c ****   * @brief DMA driver modules
  21:./lib/src/at32f4xx_dma.c ****   * @{
  22:./lib/src/at32f4xx_dma.c ****   */
  23:./lib/src/at32f4xx_dma.c **** 
  24:./lib/src/at32f4xx_dma.c **** /** @defgroup DMA_Private_TypesDefinitions
  25:./lib/src/at32f4xx_dma.c ****   * @{
  26:./lib/src/at32f4xx_dma.c ****   */
  27:./lib/src/at32f4xx_dma.c **** /**
  28:./lib/src/at32f4xx_dma.c ****   * @}
  29:./lib/src/at32f4xx_dma.c ****   */
ARM GAS  /tmp/cc1XjaC2.s 			page 2


  30:./lib/src/at32f4xx_dma.c **** 
  31:./lib/src/at32f4xx_dma.c **** /** @defgroup DMA_Private_Defines
  32:./lib/src/at32f4xx_dma.c ****   * @{
  33:./lib/src/at32f4xx_dma.c ****   */
  34:./lib/src/at32f4xx_dma.c **** 
  35:./lib/src/at32f4xx_dma.c **** 
  36:./lib/src/at32f4xx_dma.c **** /* DMA1 Channelx interrupt pending bit masks */
  37:./lib/src/at32f4xx_dma.c **** #define DMA1_CHANNEL1_INT_MASK      ((uint32_t)(DMA_ISTS_GIF1 | DMA_ISTS_TCIF1 | DMA_ISTS_HTIF1 | D
  38:./lib/src/at32f4xx_dma.c **** #define DMA1_CHANNEL2_INT_MASK      ((uint32_t)(DMA_ISTS_GIF2 | DMA_ISTS_TCIF2 | DMA_ISTS_HTIF2 | D
  39:./lib/src/at32f4xx_dma.c **** #define DMA1_CHANNEL3_INT_MASK      ((uint32_t)(DMA_ISTS_GIF3 | DMA_ISTS_TCIF3 | DMA_ISTS_HTIF3 | D
  40:./lib/src/at32f4xx_dma.c **** #define DMA1_CHANNEL4_INT_MASK      ((uint32_t)(DMA_ISTS_GIF4 | DMA_ISTS_TCIF4 | DMA_ISTS_HTIF4 | D
  41:./lib/src/at32f4xx_dma.c **** #define DMA1_CHANNEL5_INT_MASK      ((uint32_t)(DMA_ISTS_GIF5 | DMA_ISTS_TCIF5 | DMA_ISTS_HTIF5 | D
  42:./lib/src/at32f4xx_dma.c **** #define DMA1_CHANNEL6_INT_MASK      ((uint32_t)(DMA_ISTS_GIF6 | DMA_ISTS_TCIF6 | DMA_ISTS_HTIF6 | D
  43:./lib/src/at32f4xx_dma.c **** #define DMA1_CHANNEL7_INT_MASK      ((uint32_t)(DMA_ISTS_GIF7 | DMA_ISTS_TCIF7 | DMA_ISTS_HTIF7 | D
  44:./lib/src/at32f4xx_dma.c **** 
  45:./lib/src/at32f4xx_dma.c **** /* DMA2 Channelx interrupt pending bit masks */
  46:./lib/src/at32f4xx_dma.c **** #define DMA2_CHANNEL1_INT_MASK      ((uint32_t)(DMA_ISTS_GIF1 | DMA_ISTS_TCIF1 | DMA_ISTS_HTIF1 | D
  47:./lib/src/at32f4xx_dma.c **** #define DMA2_CHANNEL2_INT_MASK      ((uint32_t)(DMA_ISTS_GIF2 | DMA_ISTS_TCIF2 | DMA_ISTS_HTIF2 | D
  48:./lib/src/at32f4xx_dma.c **** #define DMA2_CHANNEL3_INT_MASK      ((uint32_t)(DMA_ISTS_GIF3 | DMA_ISTS_TCIF3 | DMA_ISTS_HTIF3 | D
  49:./lib/src/at32f4xx_dma.c **** #define DMA2_CHANNEL4_INT_MASK      ((uint32_t)(DMA_ISTS_GIF4 | DMA_ISTS_TCIF4 | DMA_ISTS_HTIF4 | D
  50:./lib/src/at32f4xx_dma.c **** #define DMA2_CHANNEL5_INT_MASK      ((uint32_t)(DMA_ISTS_GIF5 | DMA_ISTS_TCIF5 | DMA_ISTS_HTIF5 | D
  51:./lib/src/at32f4xx_dma.c **** 
  52:./lib/src/at32f4xx_dma.c **** /* DMA2 FLAG mask */
  53:./lib/src/at32f4xx_dma.c **** #define FLAG_Mask                   ((uint32_t)0x10000000)
  54:./lib/src/at32f4xx_dma.c **** 
  55:./lib/src/at32f4xx_dma.c **** /* DMA registers Masks */
  56:./lib/src/at32f4xx_dma.c **** #define CHCTRL_CLEAR_MASK           ((uint32_t)0xFFFF800F)
  57:./lib/src/at32f4xx_dma.c **** 
  58:./lib/src/at32f4xx_dma.c **** /**
  59:./lib/src/at32f4xx_dma.c ****   * @}
  60:./lib/src/at32f4xx_dma.c ****   */
  61:./lib/src/at32f4xx_dma.c **** 
  62:./lib/src/at32f4xx_dma.c **** /** @defgroup DMA_Private_Macros
  63:./lib/src/at32f4xx_dma.c ****   * @{
  64:./lib/src/at32f4xx_dma.c ****   */
  65:./lib/src/at32f4xx_dma.c **** 
  66:./lib/src/at32f4xx_dma.c **** /**
  67:./lib/src/at32f4xx_dma.c ****   * @}
  68:./lib/src/at32f4xx_dma.c ****   */
  69:./lib/src/at32f4xx_dma.c **** 
  70:./lib/src/at32f4xx_dma.c **** /** @defgroup DMA_Private_Variables
  71:./lib/src/at32f4xx_dma.c ****   * @{
  72:./lib/src/at32f4xx_dma.c ****   */
  73:./lib/src/at32f4xx_dma.c **** 
  74:./lib/src/at32f4xx_dma.c **** /**
  75:./lib/src/at32f4xx_dma.c ****   * @}
  76:./lib/src/at32f4xx_dma.c ****   */
  77:./lib/src/at32f4xx_dma.c **** 
  78:./lib/src/at32f4xx_dma.c **** /** @defgroup DMA_Private_FunctionPrototypes
  79:./lib/src/at32f4xx_dma.c ****   * @{
  80:./lib/src/at32f4xx_dma.c ****   */
  81:./lib/src/at32f4xx_dma.c **** 
  82:./lib/src/at32f4xx_dma.c **** /**
  83:./lib/src/at32f4xx_dma.c ****   * @}
  84:./lib/src/at32f4xx_dma.c ****   */
  85:./lib/src/at32f4xx_dma.c **** 
  86:./lib/src/at32f4xx_dma.c **** /** @defgroup DMA_Private_Functions
ARM GAS  /tmp/cc1XjaC2.s 			page 3


  87:./lib/src/at32f4xx_dma.c ****   * @{
  88:./lib/src/at32f4xx_dma.c ****   */
  89:./lib/src/at32f4xx_dma.c **** 
  90:./lib/src/at32f4xx_dma.c **** /**
  91:./lib/src/at32f4xx_dma.c ****   * @brief  Deinitializes the DMAy Channelx registers to their default reset
  92:./lib/src/at32f4xx_dma.c ****   *         values.
  93:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  94:./lib/src/at32f4xx_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  95:./lib/src/at32f4xx_dma.c ****   * @retval None
  96:./lib/src/at32f4xx_dma.c ****   */
  97:./lib/src/at32f4xx_dma.c **** void DMA_Reset(DMA_Channel_Type* DMAy_Channelx)
  98:./lib/src/at32f4xx_dma.c **** {
  30              		.loc 1 98 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  99:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 100:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  35              		.loc 1 100 3 view .LVU1
 101:./lib/src/at32f4xx_dma.c **** 
 102:./lib/src/at32f4xx_dma.c ****   /* Disable the selected DMAy Channelx */
 103:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->CHCTRL &= (uint16_t)(~DMA_CHCTRL1_CHEN);
  36              		.loc 1 103 3 view .LVU2
  37              		.loc 1 103 25 is_stmt 0 view .LVU3
  38 0000 0368     		ldr	r3, [r0]
  39 0002 23F00103 		bic	r3, r3, #1
  40 0006 1B04     		lsls	r3, r3, #16
  41 0008 1B0C     		lsrs	r3, r3, #16
  42 000a 0360     		str	r3, [r0]
 104:./lib/src/at32f4xx_dma.c **** 
 105:./lib/src/at32f4xx_dma.c ****   /* Reset DMAy Channelx control register */
 106:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->CHCTRL  = 0;
  43              		.loc 1 106 3 is_stmt 1 view .LVU4
  44              		.loc 1 106 26 is_stmt 0 view .LVU5
  45 000c 0023     		movs	r3, #0
  46 000e 0360     		str	r3, [r0]
 107:./lib/src/at32f4xx_dma.c **** 
 108:./lib/src/at32f4xx_dma.c ****   /* Reset DMAy Channelx remaining bytes register */
 109:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->TCNT = 0;
  47              		.loc 1 109 3 is_stmt 1 view .LVU6
  48              		.loc 1 109 23 is_stmt 0 view .LVU7
  49 0010 4360     		str	r3, [r0, #4]
 110:./lib/src/at32f4xx_dma.c **** 
 111:./lib/src/at32f4xx_dma.c ****   /* Reset DMAy Channelx peripheral address register */
 112:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->CPBA  = 0;
  50              		.loc 1 112 3 is_stmt 1 view .LVU8
  51              		.loc 1 112 24 is_stmt 0 view .LVU9
  52 0012 8360     		str	r3, [r0, #8]
 113:./lib/src/at32f4xx_dma.c **** 
 114:./lib/src/at32f4xx_dma.c ****   /* Reset DMAy Channelx memory address register */
 115:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->CMBA = 0;
  53              		.loc 1 115 3 is_stmt 1 view .LVU10
  54              		.loc 1 115 23 is_stmt 0 view .LVU11
  55 0014 C360     		str	r3, [r0, #12]
 116:./lib/src/at32f4xx_dma.c **** 
 117:./lib/src/at32f4xx_dma.c ****   if (DMAy_Channelx == DMA1_Channel1)
ARM GAS  /tmp/cc1XjaC2.s 			page 4


  56              		.loc 1 117 3 is_stmt 1 view .LVU12
  57              		.loc 1 117 6 is_stmt 0 view .LVU13
  58 0016 174B     		ldr	r3, .L12
  59 0018 9842     		cmp	r0, r3
  60 001a 0CD0     		beq	.L7
 118:./lib/src/at32f4xx_dma.c ****   {
 119:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel1 */
 120:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR |= DMA1_CHANNEL1_INT_MASK;
 121:./lib/src/at32f4xx_dma.c ****   }
 122:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel2)
  61              		.loc 1 122 8 is_stmt 1 view .LVU14
  62              		.loc 1 122 11 is_stmt 0 view .LVU15
  63 001c 164B     		ldr	r3, .L12+4
  64 001e 9842     		cmp	r0, r3
  65 0020 0FD0     		beq	.L8
 123:./lib/src/at32f4xx_dma.c ****   {
 124:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel2 */
 125:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR |= DMA1_CHANNEL2_INT_MASK;
 126:./lib/src/at32f4xx_dma.c ****   }
 127:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel3)
  66              		.loc 1 127 8 is_stmt 1 view .LVU16
  67              		.loc 1 127 11 is_stmt 0 view .LVU17
  68 0022 164B     		ldr	r3, .L12+8
  69 0024 9842     		cmp	r0, r3
  70 0026 12D0     		beq	.L9
 128:./lib/src/at32f4xx_dma.c ****   {
 129:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel3 */
 130:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR |= DMA1_CHANNEL3_INT_MASK;
 131:./lib/src/at32f4xx_dma.c ****   }
 132:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel4)
  71              		.loc 1 132 8 is_stmt 1 view .LVU18
  72              		.loc 1 132 11 is_stmt 0 view .LVU19
  73 0028 154B     		ldr	r3, .L12+12
  74 002a 9842     		cmp	r0, r3
  75 002c 15D0     		beq	.L10
 133:./lib/src/at32f4xx_dma.c ****   {
 134:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel4 */
 135:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR |= DMA1_CHANNEL4_INT_MASK;
 136:./lib/src/at32f4xx_dma.c ****   }
 137:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel5)
  76              		.loc 1 137 8 is_stmt 1 view .LVU20
  77              		.loc 1 137 11 is_stmt 0 view .LVU21
  78 002e 154B     		ldr	r3, .L12+16
  79 0030 9842     		cmp	r0, r3
  80 0032 18D0     		beq	.L11
  81              	.L1:
 138:./lib/src/at32f4xx_dma.c ****   {
 139:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel5 */
 140:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR |= DMA1_CHANNEL5_INT_MASK;
 141:./lib/src/at32f4xx_dma.c ****   }
 142:./lib/src/at32f4xx_dma.c **** #if !defined (AT32F421xx)
 143:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel6)
 144:./lib/src/at32f4xx_dma.c ****   {
 145:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel6 */
 146:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR |= DMA1_CHANNEL6_INT_MASK;
 147:./lib/src/at32f4xx_dma.c ****   }
 148:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel7)
ARM GAS  /tmp/cc1XjaC2.s 			page 5


 149:./lib/src/at32f4xx_dma.c ****   {
 150:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel7 */
 151:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR |= DMA1_CHANNEL7_INT_MASK;
 152:./lib/src/at32f4xx_dma.c ****   }
 153:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel1)
 154:./lib/src/at32f4xx_dma.c ****   {
 155:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel1 */
 156:./lib/src/at32f4xx_dma.c ****     DMA2->ICLR |= DMA2_CHANNEL1_INT_MASK;
 157:./lib/src/at32f4xx_dma.c ****   }
 158:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel2)
 159:./lib/src/at32f4xx_dma.c ****   {
 160:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel2 */
 161:./lib/src/at32f4xx_dma.c ****     DMA2->ICLR |= DMA2_CHANNEL2_INT_MASK;
 162:./lib/src/at32f4xx_dma.c ****   }
 163:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel3)
 164:./lib/src/at32f4xx_dma.c ****   {
 165:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel3 */
 166:./lib/src/at32f4xx_dma.c ****     DMA2->ICLR |= DMA2_CHANNEL3_INT_MASK;
 167:./lib/src/at32f4xx_dma.c ****   }
 168:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel4)
 169:./lib/src/at32f4xx_dma.c ****   {
 170:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel4 */
 171:./lib/src/at32f4xx_dma.c ****     DMA2->ICLR |= DMA2_CHANNEL4_INT_MASK;
 172:./lib/src/at32f4xx_dma.c ****   }
 173:./lib/src/at32f4xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel5)
 174:./lib/src/at32f4xx_dma.c ****   {
 175:./lib/src/at32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel5 */
 176:./lib/src/at32f4xx_dma.c ****     DMA2->ICLR |= DMA2_CHANNEL5_INT_MASK;
 177:./lib/src/at32f4xx_dma.c ****   }
 178:./lib/src/at32f4xx_dma.c **** #endif
 179:./lib/src/at32f4xx_dma.c **** }
  82              		.loc 1 179 1 view .LVU22
  83 0034 7047     		bx	lr
  84              	.L7:
 120:./lib/src/at32f4xx_dma.c ****   }
  85              		.loc 1 120 5 is_stmt 1 view .LVU23
 120:./lib/src/at32f4xx_dma.c ****   }
  86              		.loc 1 120 16 is_stmt 0 view .LVU24
  87 0036 144A     		ldr	r2, .L12+20
  88 0038 5368     		ldr	r3, [r2, #4]
  89 003a 43F00F03 		orr	r3, r3, #15
  90 003e 5360     		str	r3, [r2, #4]
  91 0040 7047     		bx	lr
  92              	.L8:
 125:./lib/src/at32f4xx_dma.c ****   }
  93              		.loc 1 125 5 is_stmt 1 view .LVU25
 125:./lib/src/at32f4xx_dma.c ****   }
  94              		.loc 1 125 16 is_stmt 0 view .LVU26
  95 0042 114A     		ldr	r2, .L12+20
  96 0044 5368     		ldr	r3, [r2, #4]
  97 0046 43F0F003 		orr	r3, r3, #240
  98 004a 5360     		str	r3, [r2, #4]
  99 004c 7047     		bx	lr
 100              	.L9:
 130:./lib/src/at32f4xx_dma.c ****   }
 101              		.loc 1 130 5 is_stmt 1 view .LVU27
 130:./lib/src/at32f4xx_dma.c ****   }
ARM GAS  /tmp/cc1XjaC2.s 			page 6


 102              		.loc 1 130 16 is_stmt 0 view .LVU28
 103 004e 0E4A     		ldr	r2, .L12+20
 104 0050 5368     		ldr	r3, [r2, #4]
 105 0052 43F47063 		orr	r3, r3, #3840
 106 0056 5360     		str	r3, [r2, #4]
 107 0058 7047     		bx	lr
 108              	.L10:
 135:./lib/src/at32f4xx_dma.c ****   }
 109              		.loc 1 135 5 is_stmt 1 view .LVU29
 135:./lib/src/at32f4xx_dma.c ****   }
 110              		.loc 1 135 16 is_stmt 0 view .LVU30
 111 005a 0B4A     		ldr	r2, .L12+20
 112 005c 5368     		ldr	r3, [r2, #4]
 113 005e 43F47043 		orr	r3, r3, #61440
 114 0062 5360     		str	r3, [r2, #4]
 115 0064 7047     		bx	lr
 116              	.L11:
 140:./lib/src/at32f4xx_dma.c ****   }
 117              		.loc 1 140 5 is_stmt 1 view .LVU31
 140:./lib/src/at32f4xx_dma.c ****   }
 118              		.loc 1 140 16 is_stmt 0 view .LVU32
 119 0066 084A     		ldr	r2, .L12+20
 120 0068 5368     		ldr	r3, [r2, #4]
 121 006a 43F47023 		orr	r3, r3, #983040
 122 006e 5360     		str	r3, [r2, #4]
 123              		.loc 1 179 1 view .LVU33
 124 0070 E0E7     		b	.L1
 125              	.L13:
 126 0072 00BF     		.align	2
 127              	.L12:
 128 0074 08000240 		.word	1073872904
 129 0078 1C000240 		.word	1073872924
 130 007c 30000240 		.word	1073872944
 131 0080 44000240 		.word	1073872964
 132 0084 58000240 		.word	1073872984
 133 0088 00000240 		.word	1073872896
 134              		.cfi_endproc
 135              	.LFE123:
 137              		.section	.text.DMA_Init,"ax",%progbits
 138              		.align	1
 139              		.global	DMA_Init
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu fpv4-sp-d16
 145              	DMA_Init:
 146              	.LVL1:
 147              	.LFB124:
 180:./lib/src/at32f4xx_dma.c **** 
 181:./lib/src/at32f4xx_dma.c **** /**
 182:./lib/src/at32f4xx_dma.c ****   * @brief  Initializes the DMAy Channelx according to the specified
 183:./lib/src/at32f4xx_dma.c ****   *         parameters in the DMA_InitStruct.
 184:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
 185:./lib/src/at32f4xx_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 186:./lib/src/at32f4xx_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitType structure that
 187:./lib/src/at32f4xx_dma.c ****   *         contains the configuration information for the specified DMA Channel.
 188:./lib/src/at32f4xx_dma.c ****   * @retval None
ARM GAS  /tmp/cc1XjaC2.s 			page 7


 189:./lib/src/at32f4xx_dma.c ****   */
 190:./lib/src/at32f4xx_dma.c **** void DMA_Init(DMA_Channel_Type* DMAy_Channelx, DMA_InitType* DMA_InitStruct)
 191:./lib/src/at32f4xx_dma.c **** {
 148              		.loc 1 191 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 153              		.loc 1 191 1 is_stmt 0 view .LVU35
 154 0000 10B4     		push	{r4}
 155              	.LCFI0:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 4, -4
 192:./lib/src/at32f4xx_dma.c ****   uint32_t tmpreg = 0;
 158              		.loc 1 192 3 is_stmt 1 view .LVU36
 159              	.LVL2:
 193:./lib/src/at32f4xx_dma.c **** 
 194:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 195:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 160              		.loc 1 195 3 view .LVU37
 196:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_Direction));
 161              		.loc 1 196 3 view .LVU38
 197:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 162              		.loc 1 197 3 view .LVU39
 198:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 163              		.loc 1 198 3 view .LVU40
 199:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 164              		.loc 1 199 3 view .LVU41
 200:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_WIDTH(DMA_InitStruct->DMA_PeripheralDataWidth));
 165              		.loc 1 200 3 view .LVU42
 201:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_WIDTH(DMA_InitStruct->DMA_MemoryDataWidth));
 166              		.loc 1 201 3 view .LVU43
 202:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 167              		.loc 1 202 3 view .LVU44
 203:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 168              		.loc 1 203 3 view .LVU45
 204:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_MTOM_STATE(DMA_InitStruct->DMA_MTOM));
 169              		.loc 1 204 3 view .LVU46
 205:./lib/src/at32f4xx_dma.c **** 
 206:./lib/src/at32f4xx_dma.c ****   /*--------------------------- DMAy Channelx CCR Configuration -----------------*/
 207:./lib/src/at32f4xx_dma.c ****   /* Get the DMAy_Channelx CCR value */
 208:./lib/src/at32f4xx_dma.c ****   tmpreg = DMAy_Channelx->CHCTRL;
 170              		.loc 1 208 3 view .LVU47
 171              		.loc 1 208 10 is_stmt 0 view .LVU48
 172 0002 0268     		ldr	r2, [r0]
 173              	.LVL3:
 209:./lib/src/at32f4xx_dma.c ****   /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
 210:./lib/src/at32f4xx_dma.c ****   tmpreg &= CHCTRL_CLEAR_MASK;
 174              		.loc 1 210 3 is_stmt 1 view .LVU49
 175              		.loc 1 210 10 is_stmt 0 view .LVU50
 176 0004 22F4FF42 		bic	r2, r2, #32640
 177              	.LVL4:
 178              		.loc 1 210 10 view .LVU51
 179 0008 22F07002 		bic	r2, r2, #112
 180              	.LVL5:
 211:./lib/src/at32f4xx_dma.c ****   /* Configure DMAy Channelx: data transfer, data size, priority level and mode */
 212:./lib/src/at32f4xx_dma.c ****   /* Set DIR bit according to DMA_DIR value */
ARM GAS  /tmp/cc1XjaC2.s 			page 8


 213:./lib/src/at32f4xx_dma.c ****   /* Set CIRC bit according to DMA_Mode value */
 214:./lib/src/at32f4xx_dma.c ****   /* Set PINC bit according to DMA_PeripheralInc value */
 215:./lib/src/at32f4xx_dma.c ****   /* Set MINC bit according to DMA_MemoryInc value */
 216:./lib/src/at32f4xx_dma.c ****   /* Set PSIZE bits according to DMA_PeripheralDataSize value */
 217:./lib/src/at32f4xx_dma.c ****   /* Set MSIZE bits according to DMA_MemoryDataSize value */
 218:./lib/src/at32f4xx_dma.c ****   /* Set PL bits according to DMA_Priority value */
 219:./lib/src/at32f4xx_dma.c ****   /* Set the MEM2MEM bit according to DMA_M2M value */
 220:./lib/src/at32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Direction | DMA_InitStruct->DMA_Mode |
 181              		.loc 1 220 3 is_stmt 1 view .LVU52
 182              		.loc 1 220 27 is_stmt 0 view .LVU53
 183 000c 8B68     		ldr	r3, [r1, #8]
 184              		.loc 1 220 43 view .LVU54
 185 000e 0C6A     		ldr	r4, [r1, #32]
 186 0010 2343     		orrs	r3, r3, r4
 187              		.loc 1 220 70 view .LVU55
 188 0012 0C69     		ldr	r4, [r1, #16]
 189 0014 2343     		orrs	r3, r3, r4
 221:./lib/src/at32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 190              		.loc 1 221 47 view .LVU56
 191 0016 4C69     		ldr	r4, [r1, #20]
 192 0018 2343     		orrs	r3, r3, r4
 193              		.loc 1 221 79 view .LVU57
 194 001a 8C69     		ldr	r4, [r1, #24]
 195 001c 2343     		orrs	r3, r3, r4
 222:./lib/src/at32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataWidth | DMA_InitStruct->DMA_MemoryDataWidth |
 196              		.loc 1 222 53 view .LVU58
 197 001e CC69     		ldr	r4, [r1, #28]
 198 0020 2343     		orrs	r3, r3, r4
 199              		.loc 1 222 91 view .LVU59
 200 0022 4C6A     		ldr	r4, [r1, #36]
 201 0024 2343     		orrs	r3, r3, r4
 223:./lib/src/at32f4xx_dma.c ****             DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_MTOM;
 202              		.loc 1 223 42 view .LVU60
 203 0026 8C6A     		ldr	r4, [r1, #40]
 204 0028 2343     		orrs	r3, r3, r4
 220:./lib/src/at32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 205              		.loc 1 220 10 view .LVU61
 206 002a 1343     		orrs	r3, r3, r2
 207              	.LVL6:
 224:./lib/src/at32f4xx_dma.c **** 
 225:./lib/src/at32f4xx_dma.c ****   /* Write to DMAy Channelx CCR */
 226:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->CHCTRL = tmpreg;
 208              		.loc 1 226 3 is_stmt 1 view .LVU62
 209              		.loc 1 226 25 is_stmt 0 view .LVU63
 210 002c 0360     		str	r3, [r0]
 227:./lib/src/at32f4xx_dma.c **** 
 228:./lib/src/at32f4xx_dma.c ****   /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
 229:./lib/src/at32f4xx_dma.c ****   /* Write to DMAy Channelx CNDTR */
 230:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->TCNT = DMA_InitStruct->DMA_BufferSize;
 211              		.loc 1 230 3 is_stmt 1 view .LVU64
 212              		.loc 1 230 39 is_stmt 0 view .LVU65
 213 002e CB68     		ldr	r3, [r1, #12]
 214              	.LVL7:
 215              		.loc 1 230 23 view .LVU66
 216 0030 4360     		str	r3, [r0, #4]
 217              	.LVL8:
 231:./lib/src/at32f4xx_dma.c **** 
ARM GAS  /tmp/cc1XjaC2.s 			page 9


 232:./lib/src/at32f4xx_dma.c ****   /*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
 233:./lib/src/at32f4xx_dma.c ****   /* Write to DMAy Channelx CPAR */
 234:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->CPBA = DMA_InitStruct->DMA_PeripheralBaseAddr;
 218              		.loc 1 234 3 is_stmt 1 view .LVU67
 219              		.loc 1 234 39 is_stmt 0 view .LVU68
 220 0032 0B68     		ldr	r3, [r1]
 221              		.loc 1 234 23 view .LVU69
 222 0034 8360     		str	r3, [r0, #8]
 235:./lib/src/at32f4xx_dma.c **** 
 236:./lib/src/at32f4xx_dma.c ****   /*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
 237:./lib/src/at32f4xx_dma.c ****   /* Write to DMAy Channelx CMAR */
 238:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->CMBA = DMA_InitStruct->DMA_MemoryBaseAddr;
 223              		.loc 1 238 3 is_stmt 1 view .LVU70
 224              		.loc 1 238 39 is_stmt 0 view .LVU71
 225 0036 4B68     		ldr	r3, [r1, #4]
 226              		.loc 1 238 23 view .LVU72
 227 0038 C360     		str	r3, [r0, #12]
 239:./lib/src/at32f4xx_dma.c **** }
 228              		.loc 1 239 1 view .LVU73
 229 003a 5DF8044B 		ldr	r4, [sp], #4
 230              	.LCFI1:
 231              		.cfi_restore 4
 232              		.cfi_def_cfa_offset 0
 233 003e 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE124:
 237              		.section	.text.DMA_Flexible_Config,"ax",%progbits
 238              		.align	1
 239              		.global	DMA_Flexible_Config
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	DMA_Flexible_Config:
 246              	.LVL9:
 247              	.LFB125:
 240:./lib/src/at32f4xx_dma.c **** 
 241:./lib/src/at32f4xx_dma.c **** /**
 242:./lib/src/at32f4xx_dma.c ****   * @brief  Initializes the DMAy flexible function according to the specified
 243:./lib/src/at32f4xx_dma.c ****   *         parameters.
 244:./lib/src/at32f4xx_dma.c ****   * @param  Flex_Channelx: where x can be 1 to 7 for DMA1 or DMA2.
 245:./lib/src/at32f4xx_dma.c ****   * @param  Hardware_ID: Every peripheral have specified Hardware_ID.
 246:./lib/src/at32f4xx_dma.c ****   * @retval None
 247:./lib/src/at32f4xx_dma.c ****   */
 248:./lib/src/at32f4xx_dma.c **** void DMA_Flexible_Config(DMA_Type* DMAx,uint8_t Flex_Channelx,uint8_t Hardware_ID)
 249:./lib/src/at32f4xx_dma.c **** {
 248              		.loc 1 249 1 is_stmt 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		@ link register save eliminated.
 250:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 251:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_CHANNELS(Flex_Channelx));	
 253              		.loc 1 251 3 view .LVU75
 252:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_HARDWARE_ID(Hardware_ID));		
 254              		.loc 1 252 3 view .LVU76
 253:./lib/src/at32f4xx_dma.c **** 	/* Initialize the DMA flexible function */
ARM GAS  /tmp/cc1XjaC2.s 			page 10


 254:./lib/src/at32f4xx_dma.c **** 	DMAx->DMA_SRC_SEL1 &= (uint32_t)(~DMA_FLEX_FUNCTION_EN);
 255              		.loc 1 254 2 view .LVU77
 256              		.loc 1 254 21 is_stmt 0 view .LVU78
 257 0000 D0F8A430 		ldr	r3, [r0, #164]
 258 0004 23F08073 		bic	r3, r3, #16777216
 259 0008 C0F8A430 		str	r3, [r0, #164]
 255:./lib/src/at32f4xx_dma.c **** 	DMAx->DMA_SRC_SEL1 |= (uint32_t)(DMA_FLEX_FUNCTION_EN);
 260              		.loc 1 255 2 is_stmt 1 view .LVU79
 261              		.loc 1 255 21 is_stmt 0 view .LVU80
 262 000c D0F8A430 		ldr	r3, [r0, #164]
 263 0010 43F08073 		orr	r3, r3, #16777216
 264 0014 C0F8A430 		str	r3, [r0, #164]
 256:./lib/src/at32f4xx_dma.c **** 	/* Set the Hardware_ID for DMA_Channel */
 257:./lib/src/at32f4xx_dma.c **** 	if(Flex_Channelx == Flex_Channel1)/* channel1 */
 265              		.loc 1 257 2 is_stmt 1 view .LVU81
 266              		.loc 1 257 4 is_stmt 0 view .LVU82
 267 0018 0129     		cmp	r1, #1
 268 001a 0CD0     		beq	.L24
 258:./lib/src/at32f4xx_dma.c **** 	{ 
 259:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 &= (uint32_t)(~0xFF);
 260:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)(Hardware_ID);
 261:./lib/src/at32f4xx_dma.c **** 	}
 262:./lib/src/at32f4xx_dma.c **** 	else if(Flex_Channelx == Flex_Channel2)/* channel2 */
 269              		.loc 1 262 7 is_stmt 1 view .LVU83
 270              		.loc 1 262 9 is_stmt 0 view .LVU84
 271 001c 0229     		cmp	r1, #2
 272 001e 16D0     		beq	.L25
 263:./lib/src/at32f4xx_dma.c **** 	{
 264:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 &= (uint32_t)(~(0xFF<<8));
 265:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<8));
 266:./lib/src/at32f4xx_dma.c **** 	}
 267:./lib/src/at32f4xx_dma.c **** 	else if(Flex_Channelx == Flex_Channel3)/* channel3 */
 273              		.loc 1 267 7 is_stmt 1 view .LVU85
 274              		.loc 1 267 9 is_stmt 0 view .LVU86
 275 0020 0329     		cmp	r1, #3
 276 0022 21D0     		beq	.L26
 268:./lib/src/at32f4xx_dma.c **** 	{
 269:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 &= (uint32_t)(~(0xFF<<16));
 270:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<16));		
 271:./lib/src/at32f4xx_dma.c **** 	}
 272:./lib/src/at32f4xx_dma.c **** 	else if(Flex_Channelx == Flex_Channel4)/* channel5 */
 277              		.loc 1 272 7 is_stmt 1 view .LVU87
 278              		.loc 1 272 9 is_stmt 0 view .LVU88
 279 0024 0429     		cmp	r1, #4
 280 0026 2CD0     		beq	.L27
 273:./lib/src/at32f4xx_dma.c **** 	{
 274:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 &= (uint32_t)(~((~0x00)<<24));
 275:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<24));			
 276:./lib/src/at32f4xx_dma.c **** 	}	
 277:./lib/src/at32f4xx_dma.c **** 	else if(Flex_Channelx == Flex_Channel5)/* channel5 */
 281              		.loc 1 277 7 is_stmt 1 view .LVU89
 282              		.loc 1 277 9 is_stmt 0 view .LVU90
 283 0028 0529     		cmp	r1, #5
 284 002a 37D0     		beq	.L28
 278:./lib/src/at32f4xx_dma.c **** 	{
 279:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 &= (uint32_t)(~0xFF);
 280:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)(Hardware_ID);		
ARM GAS  /tmp/cc1XjaC2.s 			page 11


 281:./lib/src/at32f4xx_dma.c **** 	}	
 282:./lib/src/at32f4xx_dma.c **** 	else if(Flex_Channelx == Flex_Channel6)/* channel6 */
 285              		.loc 1 282 7 is_stmt 1 view .LVU91
 286              		.loc 1 282 9 is_stmt 0 view .LVU92
 287 002c 0629     		cmp	r1, #6
 288 002e 41D0     		beq	.L29
 283:./lib/src/at32f4xx_dma.c **** 	{
 284:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 &= (uint32_t)(~(0xFF<<8));
 285:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)((Hardware_ID<<8));		
 286:./lib/src/at32f4xx_dma.c **** 	}	
 287:./lib/src/at32f4xx_dma.c **** 	else if(Flex_Channelx == Flex_Channel7)/* channel7 */
 289              		.loc 1 287 7 is_stmt 1 view .LVU93
 290              		.loc 1 287 9 is_stmt 0 view .LVU94
 291 0030 0729     		cmp	r1, #7
 292 0032 4CD0     		beq	.L30
 293              	.LVL10:
 294              	.L16:
 288:./lib/src/at32f4xx_dma.c **** 	{
 289:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 &= (uint32_t)(~(0xFF<<16));
 290:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)((Hardware_ID<<16));		
 291:./lib/src/at32f4xx_dma.c **** 	}
 292:./lib/src/at32f4xx_dma.c **** }
 295              		.loc 1 292 1 view .LVU95
 296 0034 7047     		bx	lr
 297              	.LVL11:
 298              	.L24:
 259:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)(Hardware_ID);
 299              		.loc 1 259 3 is_stmt 1 view .LVU96
 259:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)(Hardware_ID);
 300              		.loc 1 259 22 is_stmt 0 view .LVU97
 301 0036 D0F8A030 		ldr	r3, [r0, #160]
 302 003a 23F0FF03 		bic	r3, r3, #255
 303 003e C0F8A030 		str	r3, [r0, #160]
 260:./lib/src/at32f4xx_dma.c **** 	}
 304              		.loc 1 260 3 is_stmt 1 view .LVU98
 260:./lib/src/at32f4xx_dma.c **** 	}
 305              		.loc 1 260 22 is_stmt 0 view .LVU99
 306 0042 D0F8A030 		ldr	r3, [r0, #160]
 307 0046 1A43     		orrs	r2, r2, r3
 308              	.LVL12:
 260:./lib/src/at32f4xx_dma.c **** 	}
 309              		.loc 1 260 22 view .LVU100
 310 0048 C0F8A020 		str	r2, [r0, #160]
 311 004c 7047     		bx	lr
 312              	.LVL13:
 313              	.L25:
 264:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<8));
 314              		.loc 1 264 3 is_stmt 1 view .LVU101
 264:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<8));
 315              		.loc 1 264 22 is_stmt 0 view .LVU102
 316 004e D0F8A030 		ldr	r3, [r0, #160]
 317 0052 23F47F43 		bic	r3, r3, #65280
 318 0056 C0F8A030 		str	r3, [r0, #160]
 265:./lib/src/at32f4xx_dma.c **** 	}
 319              		.loc 1 265 3 is_stmt 1 view .LVU103
 265:./lib/src/at32f4xx_dma.c **** 	}
 320              		.loc 1 265 22 is_stmt 0 view .LVU104
ARM GAS  /tmp/cc1XjaC2.s 			page 12


 321 005a D0F8A030 		ldr	r3, [r0, #160]
 322 005e 43EA0222 		orr	r2, r3, r2, lsl #8
 323              	.LVL14:
 265:./lib/src/at32f4xx_dma.c **** 	}
 324              		.loc 1 265 22 view .LVU105
 325 0062 C0F8A020 		str	r2, [r0, #160]
 326 0066 7047     		bx	lr
 327              	.LVL15:
 328              	.L26:
 269:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<16));		
 329              		.loc 1 269 3 is_stmt 1 view .LVU106
 269:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<16));		
 330              		.loc 1 269 22 is_stmt 0 view .LVU107
 331 0068 D0F8A030 		ldr	r3, [r0, #160]
 332 006c 23F47F03 		bic	r3, r3, #16711680
 333 0070 C0F8A030 		str	r3, [r0, #160]
 270:./lib/src/at32f4xx_dma.c **** 	}
 334              		.loc 1 270 3 is_stmt 1 view .LVU108
 270:./lib/src/at32f4xx_dma.c **** 	}
 335              		.loc 1 270 22 is_stmt 0 view .LVU109
 336 0074 D0F8A030 		ldr	r3, [r0, #160]
 337 0078 43EA0242 		orr	r2, r3, r2, lsl #16
 338              	.LVL16:
 270:./lib/src/at32f4xx_dma.c **** 	}
 339              		.loc 1 270 22 view .LVU110
 340 007c C0F8A020 		str	r2, [r0, #160]
 341 0080 7047     		bx	lr
 342              	.LVL17:
 343              	.L27:
 274:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<24));			
 344              		.loc 1 274 3 is_stmt 1 view .LVU111
 274:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL0 |= (uint32_t)((Hardware_ID<<24));			
 345              		.loc 1 274 22 is_stmt 0 view .LVU112
 346 0082 D0F8A030 		ldr	r3, [r0, #160]
 347 0086 23F07F43 		bic	r3, r3, #-16777216
 348 008a C0F8A030 		str	r3, [r0, #160]
 275:./lib/src/at32f4xx_dma.c **** 	}	
 349              		.loc 1 275 3 is_stmt 1 view .LVU113
 275:./lib/src/at32f4xx_dma.c **** 	}	
 350              		.loc 1 275 22 is_stmt 0 view .LVU114
 351 008e D0F8A030 		ldr	r3, [r0, #160]
 352 0092 43EA0262 		orr	r2, r3, r2, lsl #24
 353              	.LVL18:
 275:./lib/src/at32f4xx_dma.c **** 	}	
 354              		.loc 1 275 22 view .LVU115
 355 0096 C0F8A020 		str	r2, [r0, #160]
 356 009a 7047     		bx	lr
 357              	.LVL19:
 358              	.L28:
 279:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)(Hardware_ID);		
 359              		.loc 1 279 3 is_stmt 1 view .LVU116
 279:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)(Hardware_ID);		
 360              		.loc 1 279 22 is_stmt 0 view .LVU117
 361 009c D0F8A430 		ldr	r3, [r0, #164]
 362 00a0 23F0FF03 		bic	r3, r3, #255
 363 00a4 C0F8A430 		str	r3, [r0, #164]
 280:./lib/src/at32f4xx_dma.c **** 	}	
ARM GAS  /tmp/cc1XjaC2.s 			page 13


 364              		.loc 1 280 3 is_stmt 1 view .LVU118
 280:./lib/src/at32f4xx_dma.c **** 	}	
 365              		.loc 1 280 22 is_stmt 0 view .LVU119
 366 00a8 D0F8A430 		ldr	r3, [r0, #164]
 367 00ac 1A43     		orrs	r2, r2, r3
 368              	.LVL20:
 280:./lib/src/at32f4xx_dma.c **** 	}	
 369              		.loc 1 280 22 view .LVU120
 370 00ae C0F8A420 		str	r2, [r0, #164]
 371 00b2 7047     		bx	lr
 372              	.LVL21:
 373              	.L29:
 284:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)((Hardware_ID<<8));		
 374              		.loc 1 284 3 is_stmt 1 view .LVU121
 284:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)((Hardware_ID<<8));		
 375              		.loc 1 284 22 is_stmt 0 view .LVU122
 376 00b4 D0F8A430 		ldr	r3, [r0, #164]
 377 00b8 23F47F43 		bic	r3, r3, #65280
 378 00bc C0F8A430 		str	r3, [r0, #164]
 285:./lib/src/at32f4xx_dma.c **** 	}	
 379              		.loc 1 285 3 is_stmt 1 view .LVU123
 285:./lib/src/at32f4xx_dma.c **** 	}	
 380              		.loc 1 285 22 is_stmt 0 view .LVU124
 381 00c0 D0F8A430 		ldr	r3, [r0, #164]
 382 00c4 43EA0222 		orr	r2, r3, r2, lsl #8
 383              	.LVL22:
 285:./lib/src/at32f4xx_dma.c **** 	}	
 384              		.loc 1 285 22 view .LVU125
 385 00c8 C0F8A420 		str	r2, [r0, #164]
 386 00cc 7047     		bx	lr
 387              	.LVL23:
 388              	.L30:
 289:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)((Hardware_ID<<16));		
 389              		.loc 1 289 3 is_stmt 1 view .LVU126
 289:./lib/src/at32f4xx_dma.c **** 		DMAx->DMA_SRC_SEL1 |= (uint32_t)((Hardware_ID<<16));		
 390              		.loc 1 289 22 is_stmt 0 view .LVU127
 391 00ce D0F8A430 		ldr	r3, [r0, #164]
 392 00d2 23F47F03 		bic	r3, r3, #16711680
 393 00d6 C0F8A430 		str	r3, [r0, #164]
 290:./lib/src/at32f4xx_dma.c **** 	}
 394              		.loc 1 290 3 is_stmt 1 view .LVU128
 290:./lib/src/at32f4xx_dma.c **** 	}
 395              		.loc 1 290 22 is_stmt 0 view .LVU129
 396 00da D0F8A430 		ldr	r3, [r0, #164]
 397 00de 43EA0242 		orr	r2, r3, r2, lsl #16
 398              	.LVL24:
 290:./lib/src/at32f4xx_dma.c **** 	}
 399              		.loc 1 290 22 view .LVU130
 400 00e2 C0F8A420 		str	r2, [r0, #164]
 401              		.loc 1 292 1 view .LVU131
 402 00e6 A5E7     		b	.L16
 403              		.cfi_endproc
 404              	.LFE125:
 406              		.section	.text.DMA_DefaultInitParaConfig,"ax",%progbits
 407              		.align	1
 408              		.global	DMA_DefaultInitParaConfig
 409              		.syntax unified
ARM GAS  /tmp/cc1XjaC2.s 			page 14


 410              		.thumb
 411              		.thumb_func
 412              		.fpu fpv4-sp-d16
 414              	DMA_DefaultInitParaConfig:
 415              	.LVL25:
 416              	.LFB126:
 293:./lib/src/at32f4xx_dma.c **** 
 294:./lib/src/at32f4xx_dma.c **** /**
 295:./lib/src/at32f4xx_dma.c ****   * @brief  Fills each DMA_InitStruct member with its default value.
 296:./lib/src/at32f4xx_dma.c ****   * @param  DMA_InitStruct : pointer to a DMA_InitType structure which will
 297:./lib/src/at32f4xx_dma.c ****   *         be initialized.
 298:./lib/src/at32f4xx_dma.c ****   * @retval None
 299:./lib/src/at32f4xx_dma.c ****   */
 300:./lib/src/at32f4xx_dma.c **** void DMA_DefaultInitParaConfig(DMA_InitType* DMA_InitStruct)
 301:./lib/src/at32f4xx_dma.c **** {
 417              		.loc 1 301 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		@ link register save eliminated.
 302:./lib/src/at32f4xx_dma.c ****   /*-------------- Reset DMA init structure parameters values ------------------*/
 303:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_PeripheralBaseAddr member */
 304:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 422              		.loc 1 304 3 view .LVU133
 423              		.loc 1 304 42 is_stmt 0 view .LVU134
 424 0000 0023     		movs	r3, #0
 425 0002 0360     		str	r3, [r0]
 305:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_MemoryBaseAddr member */
 306:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 426              		.loc 1 306 3 is_stmt 1 view .LVU135
 427              		.loc 1 306 38 is_stmt 0 view .LVU136
 428 0004 4360     		str	r3, [r0, #4]
 307:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_DIR member */
 308:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_Direction = DMA_DIR_PERIPHERALSRC;
 429              		.loc 1 308 3 is_stmt 1 view .LVU137
 430              		.loc 1 308 33 is_stmt 0 view .LVU138
 431 0006 8360     		str	r3, [r0, #8]
 309:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_BufferSize member */
 310:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_BufferSize = 0;
 432              		.loc 1 310 3 is_stmt 1 view .LVU139
 433              		.loc 1 310 34 is_stmt 0 view .LVU140
 434 0008 C360     		str	r3, [r0, #12]
 311:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_PeripheralInc member */
 312:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralInc = DMA_PERIPHERALINC_DISABLE;
 435              		.loc 1 312 3 is_stmt 1 view .LVU141
 436              		.loc 1 312 37 is_stmt 0 view .LVU142
 437 000a 0361     		str	r3, [r0, #16]
 313:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_MemoryInc member */
 314:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryInc = DMA_MEMORYINC_DISABLE;
 438              		.loc 1 314 3 is_stmt 1 view .LVU143
 439              		.loc 1 314 33 is_stmt 0 view .LVU144
 440 000c 4361     		str	r3, [r0, #20]
 315:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_PeripheralDataSize member */
 316:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralDataWidth = DMA_PERIPHERALDATAWIDTH_BYTE;
 441              		.loc 1 316 3 is_stmt 1 view .LVU145
 442              		.loc 1 316 43 is_stmt 0 view .LVU146
 443 000e 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cc1XjaC2.s 			page 15


 317:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_MemoryDataSize member */
 318:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryDataWidth = DMA_MEMORYDATAWIDTH_BYTE;
 444              		.loc 1 318 3 is_stmt 1 view .LVU147
 445              		.loc 1 318 39 is_stmt 0 view .LVU148
 446 0010 C361     		str	r3, [r0, #28]
 319:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_Mode member */
 320:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_Mode = DMA_MODE_NORMAL;
 447              		.loc 1 320 3 is_stmt 1 view .LVU149
 448              		.loc 1 320 28 is_stmt 0 view .LVU150
 449 0012 0362     		str	r3, [r0, #32]
 321:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_Priority member */
 322:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_Priority = DMA_PRIORITY_LOW;
 450              		.loc 1 322 3 is_stmt 1 view .LVU151
 451              		.loc 1 322 32 is_stmt 0 view .LVU152
 452 0014 4362     		str	r3, [r0, #36]
 323:./lib/src/at32f4xx_dma.c ****   /* Initialize the DMA_M2M member */
 324:./lib/src/at32f4xx_dma.c ****   DMA_InitStruct->DMA_MTOM = DMA_MEMTOMEM_DISABLE;
 453              		.loc 1 324 3 is_stmt 1 view .LVU153
 454              		.loc 1 324 28 is_stmt 0 view .LVU154
 455 0016 8362     		str	r3, [r0, #40]
 325:./lib/src/at32f4xx_dma.c **** }
 456              		.loc 1 325 1 view .LVU155
 457 0018 7047     		bx	lr
 458              		.cfi_endproc
 459              	.LFE126:
 461              		.section	.text.DMA_ChannelEnable,"ax",%progbits
 462              		.align	1
 463              		.global	DMA_ChannelEnable
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu fpv4-sp-d16
 469              	DMA_ChannelEnable:
 470              	.LVL26:
 471              	.LFB127:
 326:./lib/src/at32f4xx_dma.c **** 
 327:./lib/src/at32f4xx_dma.c **** /**
 328:./lib/src/at32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx.
 329:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
 330:./lib/src/at32f4xx_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 331:./lib/src/at32f4xx_dma.c ****   * @param  NewState: new state of the DMAy Channelx.
 332:./lib/src/at32f4xx_dma.c ****   *   This parameter can be: ENABLE or DISABLE.
 333:./lib/src/at32f4xx_dma.c ****   * @retval None
 334:./lib/src/at32f4xx_dma.c ****   */
 335:./lib/src/at32f4xx_dma.c **** void DMA_ChannelEnable(DMA_Channel_Type* DMAy_Channelx, FunctionalState NewState)
 336:./lib/src/at32f4xx_dma.c **** {
 472              		.loc 1 336 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		@ link register save eliminated.
 337:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 338:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 477              		.loc 1 338 3 view .LVU157
 339:./lib/src/at32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 478              		.loc 1 339 3 view .LVU158
 340:./lib/src/at32f4xx_dma.c **** 
ARM GAS  /tmp/cc1XjaC2.s 			page 16


 341:./lib/src/at32f4xx_dma.c ****   if (NewState != DISABLE)
 479              		.loc 1 341 3 view .LVU159
 480              		.loc 1 341 6 is_stmt 0 view .LVU160
 481 0000 21B1     		cbz	r1, .L33
 342:./lib/src/at32f4xx_dma.c ****   {
 343:./lib/src/at32f4xx_dma.c ****     /* Enable the selected DMAy Channelx */
 344:./lib/src/at32f4xx_dma.c ****     DMAy_Channelx->CHCTRL |= DMA_CHCTRL1_CHEN;
 482              		.loc 1 344 5 is_stmt 1 view .LVU161
 483              		.loc 1 344 27 is_stmt 0 view .LVU162
 484 0002 0368     		ldr	r3, [r0]
 485 0004 43F00103 		orr	r3, r3, #1
 486 0008 0360     		str	r3, [r0]
 487 000a 7047     		bx	lr
 488              	.L33:
 345:./lib/src/at32f4xx_dma.c ****   }
 346:./lib/src/at32f4xx_dma.c ****   else
 347:./lib/src/at32f4xx_dma.c ****   {
 348:./lib/src/at32f4xx_dma.c ****     /* Disable the selected DMAy Channelx */
 349:./lib/src/at32f4xx_dma.c ****     DMAy_Channelx->CHCTRL &= (uint16_t)(~DMA_CHCTRL1_CHEN);
 489              		.loc 1 349 5 is_stmt 1 view .LVU163
 490              		.loc 1 349 27 is_stmt 0 view .LVU164
 491 000c 0368     		ldr	r3, [r0]
 492 000e 23F00103 		bic	r3, r3, #1
 493 0012 1B04     		lsls	r3, r3, #16
 494 0014 1B0C     		lsrs	r3, r3, #16
 495 0016 0360     		str	r3, [r0]
 350:./lib/src/at32f4xx_dma.c ****   }
 351:./lib/src/at32f4xx_dma.c **** }
 496              		.loc 1 351 1 view .LVU165
 497 0018 7047     		bx	lr
 498              		.cfi_endproc
 499              	.LFE127:
 501              		.section	.text.DMA_INTConfig,"ax",%progbits
 502              		.align	1
 503              		.global	DMA_INTConfig
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 507              		.fpu fpv4-sp-d16
 509              	DMA_INTConfig:
 510              	.LVL27:
 511              	.LFB128:
 352:./lib/src/at32f4xx_dma.c **** 
 353:./lib/src/at32f4xx_dma.c **** /**
 354:./lib/src/at32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx interrupts.
 355:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
 356:./lib/src/at32f4xx_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 357:./lib/src/at32f4xx_dma.c ****   * @param  DMA_INT: specifies the DMA interrupts sources to be enabled
 358:./lib/src/at32f4xx_dma.c ****   *   or disabled.
 359:./lib/src/at32f4xx_dma.c ****   *   This parameter can be any combination of the following values:
 360:./lib/src/at32f4xx_dma.c ****   *     @arg DMA_INT_TC:  Transfer complete interrupt mask
 361:./lib/src/at32f4xx_dma.c ****   *     @arg DMA_INT_HT:  Half transfer interrupt mask
 362:./lib/src/at32f4xx_dma.c ****   *     @arg DMA_INT_ERR:  Transfer error interrupt mask
 363:./lib/src/at32f4xx_dma.c ****   * @param  NewState: new state of the specified DMA interrupts.
 364:./lib/src/at32f4xx_dma.c ****   *   This parameter can be: ENABLE or DISABLE.
 365:./lib/src/at32f4xx_dma.c ****   * @retval None
 366:./lib/src/at32f4xx_dma.c ****   */
ARM GAS  /tmp/cc1XjaC2.s 			page 17


 367:./lib/src/at32f4xx_dma.c **** void DMA_INTConfig(DMA_Channel_Type* DMAy_Channelx, uint32_t DMA_INT, FunctionalState NewState)
 368:./lib/src/at32f4xx_dma.c **** {
 512              		.loc 1 368 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		@ link register save eliminated.
 369:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 370:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 517              		.loc 1 370 3 view .LVU167
 371:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_CONFIG_INT(DMA_INT));
 518              		.loc 1 371 3 view .LVU168
 372:./lib/src/at32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 519              		.loc 1 372 3 view .LVU169
 373:./lib/src/at32f4xx_dma.c **** 
 374:./lib/src/at32f4xx_dma.c ****   if (NewState != DISABLE)
 520              		.loc 1 374 3 view .LVU170
 521              		.loc 1 374 6 is_stmt 0 view .LVU171
 522 0000 1AB1     		cbz	r2, .L36
 375:./lib/src/at32f4xx_dma.c ****   {
 376:./lib/src/at32f4xx_dma.c ****     /* Enable the selected DMA interrupts */
 377:./lib/src/at32f4xx_dma.c ****     DMAy_Channelx->CHCTRL |= DMA_INT;
 523              		.loc 1 377 5 is_stmt 1 view .LVU172
 524              		.loc 1 377 27 is_stmt 0 view .LVU173
 525 0002 0368     		ldr	r3, [r0]
 526 0004 1943     		orrs	r1, r1, r3
 527              	.LVL28:
 528              		.loc 1 377 27 view .LVU174
 529 0006 0160     		str	r1, [r0]
 530 0008 7047     		bx	lr
 531              	.LVL29:
 532              	.L36:
 378:./lib/src/at32f4xx_dma.c ****   }
 379:./lib/src/at32f4xx_dma.c ****   else
 380:./lib/src/at32f4xx_dma.c ****   {
 381:./lib/src/at32f4xx_dma.c ****     /* Disable the selected DMA interrupts */
 382:./lib/src/at32f4xx_dma.c ****     DMAy_Channelx->CHCTRL &= ~DMA_INT;
 533              		.loc 1 382 5 is_stmt 1 view .LVU175
 534              		.loc 1 382 27 is_stmt 0 view .LVU176
 535 000a 0368     		ldr	r3, [r0]
 536 000c 23EA0101 		bic	r1, r3, r1
 537              	.LVL30:
 538              		.loc 1 382 27 view .LVU177
 539 0010 0160     		str	r1, [r0]
 383:./lib/src/at32f4xx_dma.c ****   }
 384:./lib/src/at32f4xx_dma.c **** }
 540              		.loc 1 384 1 view .LVU178
 541 0012 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE128:
 545              		.section	.text.DMA_SetCurrDataCounter,"ax",%progbits
 546              		.align	1
 547              		.global	DMA_SetCurrDataCounter
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc1XjaC2.s 			page 18


 553              	DMA_SetCurrDataCounter:
 554              	.LVL31:
 555              	.LFB129:
 385:./lib/src/at32f4xx_dma.c **** 
 386:./lib/src/at32f4xx_dma.c **** /**
 387:./lib/src/at32f4xx_dma.c ****   * @brief  Sets the number of data units in the current DMAy Channelx transfer.
 388:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
 389:./lib/src/at32f4xx_dma.c ****   *         x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 390:./lib/src/at32f4xx_dma.c ****   * @param  DataNumber: The number of data units in the current DMAy Channelx
 391:./lib/src/at32f4xx_dma.c ****   *         transfer.
 392:./lib/src/at32f4xx_dma.c ****   * @note   This function can only be used when the DMAy_Channelx is disabled.
 393:./lib/src/at32f4xx_dma.c ****   * @retval None.
 394:./lib/src/at32f4xx_dma.c ****   */
 395:./lib/src/at32f4xx_dma.c **** void DMA_SetCurrDataCounter(DMA_Channel_Type* DMAy_Channelx, uint16_t DataNumber)
 396:./lib/src/at32f4xx_dma.c **** {
 556              		.loc 1 396 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 397:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 398:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 561              		.loc 1 398 3 view .LVU180
 399:./lib/src/at32f4xx_dma.c **** 
 400:./lib/src/at32f4xx_dma.c ****   /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
 401:./lib/src/at32f4xx_dma.c ****   /* Write to DMAy Channelx CNDTR */
 402:./lib/src/at32f4xx_dma.c ****   DMAy_Channelx->TCNT = DataNumber;
 562              		.loc 1 402 3 view .LVU181
 563              		.loc 1 402 23 is_stmt 0 view .LVU182
 564 0000 4160     		str	r1, [r0, #4]
 403:./lib/src/at32f4xx_dma.c **** }
 565              		.loc 1 403 1 view .LVU183
 566 0002 7047     		bx	lr
 567              		.cfi_endproc
 568              	.LFE129:
 570              		.section	.text.DMA_GetCurrDataCounter,"ax",%progbits
 571              		.align	1
 572              		.global	DMA_GetCurrDataCounter
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv4-sp-d16
 578              	DMA_GetCurrDataCounter:
 579              	.LVL32:
 580              	.LFB130:
 404:./lib/src/at32f4xx_dma.c **** 
 405:./lib/src/at32f4xx_dma.c **** /**
 406:./lib/src/at32f4xx_dma.c ****   * @brief  Returns the number of remaining data units in the current
 407:./lib/src/at32f4xx_dma.c ****   *         DMAy Channelx transfer.
 408:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
 409:./lib/src/at32f4xx_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 410:./lib/src/at32f4xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Channelx
 411:./lib/src/at32f4xx_dma.c ****   *         transfer.
 412:./lib/src/at32f4xx_dma.c ****   */
 413:./lib/src/at32f4xx_dma.c **** uint16_t DMA_GetCurrDataCounter(DMA_Channel_Type* DMAy_Channelx)
 414:./lib/src/at32f4xx_dma.c **** {
 581              		.loc 1 414 1 is_stmt 1 view -0
ARM GAS  /tmp/cc1XjaC2.s 			page 19


 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 415:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 416:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 586              		.loc 1 416 3 view .LVU185
 417:./lib/src/at32f4xx_dma.c ****   /* Return the number of remaining data units for DMAy Channelx */
 418:./lib/src/at32f4xx_dma.c ****   return ((uint16_t)(DMAy_Channelx->TCNT));
 587              		.loc 1 418 3 view .LVU186
 588              		.loc 1 418 35 is_stmt 0 view .LVU187
 589 0000 4068     		ldr	r0, [r0, #4]
 590              	.LVL33:
 419:./lib/src/at32f4xx_dma.c **** }
 591              		.loc 1 419 1 view .LVU188
 592 0002 80B2     		uxth	r0, r0
 593 0004 7047     		bx	lr
 594              		.cfi_endproc
 595              	.LFE130:
 597              		.section	.text.DMA_GetFlagStatus,"ax",%progbits
 598              		.align	1
 599              		.global	DMA_GetFlagStatus
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 603              		.fpu fpv4-sp-d16
 605              	DMA_GetFlagStatus:
 606              	.LVL34:
 607              	.LFB131:
 420:./lib/src/at32f4xx_dma.c **** 
 421:./lib/src/at32f4xx_dma.c **** /**
 422:./lib/src/at32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Channelx flag is set or not.
 423:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_FLAG: specifies the flag to check.
 424:./lib/src/at32f4xx_dma.c ****   *   This parameter can be one of the following values:
 425:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 426:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 427:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 428:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR1: DMA1 Channel1 transfer error flag.
 429:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 430:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 431:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 432:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR2: DMA1 Channel2 transfer error flag.
 433:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 434:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 435:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 436:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR3: DMA1 Channel3 transfer error flag.
 437:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 438:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 439:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 440:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR4: DMA1 Channel4 transfer error flag.
 441:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 442:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 443:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 444:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR5: DMA1 Channel5 transfer error flag.
 445:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag.
 446:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
 447:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
ARM GAS  /tmp/cc1XjaC2.s 			page 20


 448:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR6: DMA1 Channel6 transfer error flag.
 449:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag.
 450:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
 451:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
 452:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR7: DMA1 Channel7 transfer error flag.
 453:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag.
 454:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
 455:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
 456:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR1: DMA2 Channel1 transfer error flag.
 457:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag.
 458:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
 459:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
 460:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR2: DMA2 Channel2 transfer error flag.
 461:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag.
 462:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
 463:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
 464:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR3: DMA2 Channel3 transfer error flag.
 465:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag.
 466:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
 467:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
 468:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR4: DMA2 Channel4 transfer error flag.
 469:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag.
 470:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
 471:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
 472:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR5: DMA2 Channel5 transfer error flag.
 473:./lib/src/at32f4xx_dma.c ****   * @retval The new state of DMAy_FLAG (SET or RESET).
 474:./lib/src/at32f4xx_dma.c ****   */
 475:./lib/src/at32f4xx_dma.c **** FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
 476:./lib/src/at32f4xx_dma.c **** {
 608              		.loc 1 476 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 477:./lib/src/at32f4xx_dma.c ****   FlagStatus bitstatus = RESET;
 613              		.loc 1 477 3 view .LVU190
 478:./lib/src/at32f4xx_dma.c ****   uint32_t tmpreg = 0;
 614              		.loc 1 478 3 view .LVU191
 479:./lib/src/at32f4xx_dma.c **** 
 480:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 481:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));
 615              		.loc 1 481 3 view .LVU192
 482:./lib/src/at32f4xx_dma.c **** 
 483:./lib/src/at32f4xx_dma.c ****   /* Calculate the used DMAy */
 484:./lib/src/at32f4xx_dma.c **** #if !defined (AT32F421xx)
 485:./lib/src/at32f4xx_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 486:./lib/src/at32f4xx_dma.c ****   {
 487:./lib/src/at32f4xx_dma.c ****     /* Get DMA2 ISR register value */
 488:./lib/src/at32f4xx_dma.c ****     tmpreg = DMA2->ISTS ;
 489:./lib/src/at32f4xx_dma.c ****   }
 490:./lib/src/at32f4xx_dma.c ****   else
 491:./lib/src/at32f4xx_dma.c **** #endif
 492:./lib/src/at32f4xx_dma.c ****   {
 493:./lib/src/at32f4xx_dma.c ****     /* Get DMA1 ISR register value */
 494:./lib/src/at32f4xx_dma.c ****     tmpreg = DMA1->ISTS ;
 616              		.loc 1 494 5 view .LVU193
 617              		.loc 1 494 12 is_stmt 0 view .LVU194
ARM GAS  /tmp/cc1XjaC2.s 			page 21


 618 0000 034B     		ldr	r3, .L43
 619 0002 1B68     		ldr	r3, [r3]
 620              	.LVL35:
 495:./lib/src/at32f4xx_dma.c ****   }
 496:./lib/src/at32f4xx_dma.c **** 
 497:./lib/src/at32f4xx_dma.c ****   /* Check the status of the specified DMAy flag */
 498:./lib/src/at32f4xx_dma.c ****   if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 621              		.loc 1 498 3 is_stmt 1 view .LVU195
 622              		.loc 1 498 6 is_stmt 0 view .LVU196
 623 0004 0342     		tst	r3, r0
 624 0006 01D0     		beq	.L42
 499:./lib/src/at32f4xx_dma.c ****   {
 500:./lib/src/at32f4xx_dma.c ****     /* DMAy_FLAG is set */
 501:./lib/src/at32f4xx_dma.c ****     bitstatus = SET;
 625              		.loc 1 501 15 view .LVU197
 626 0008 0120     		movs	r0, #1
 627              	.LVL36:
 628              		.loc 1 501 15 view .LVU198
 629 000a 7047     		bx	lr
 630              	.LVL37:
 631              	.L42:
 502:./lib/src/at32f4xx_dma.c ****   }
 503:./lib/src/at32f4xx_dma.c ****   else
 504:./lib/src/at32f4xx_dma.c ****   {
 505:./lib/src/at32f4xx_dma.c ****     /* DMAy_FLAG is reset */
 506:./lib/src/at32f4xx_dma.c ****     bitstatus = RESET;
 632              		.loc 1 506 15 view .LVU199
 633 000c 0020     		movs	r0, #0
 634              	.LVL38:
 507:./lib/src/at32f4xx_dma.c ****   }
 508:./lib/src/at32f4xx_dma.c **** 
 509:./lib/src/at32f4xx_dma.c ****   /* Return the DMAy_FLAG status */
 510:./lib/src/at32f4xx_dma.c ****   return  bitstatus;
 635              		.loc 1 510 3 is_stmt 1 view .LVU200
 511:./lib/src/at32f4xx_dma.c **** }
 636              		.loc 1 511 1 is_stmt 0 view .LVU201
 637 000e 7047     		bx	lr
 638              	.L44:
 639              		.align	2
 640              	.L43:
 641 0010 00000240 		.word	1073872896
 642              		.cfi_endproc
 643              	.LFE131:
 645              		.section	.text.DMA_ClearFlag,"ax",%progbits
 646              		.align	1
 647              		.global	DMA_ClearFlag
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 651              		.fpu fpv4-sp-d16
 653              	DMA_ClearFlag:
 654              	.LVL39:
 655              	.LFB132:
 512:./lib/src/at32f4xx_dma.c **** 
 513:./lib/src/at32f4xx_dma.c **** /**
 514:./lib/src/at32f4xx_dma.c ****   * @brief  Clears the DMAy Channelx's pending flags.
 515:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_FLAG: specifies the flag to clear.
ARM GAS  /tmp/cc1XjaC2.s 			page 22


 516:./lib/src/at32f4xx_dma.c ****   *   This parameter can be any combination (for the same DMA) of the following values:
 517:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 518:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 519:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 520:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR1: DMA1 Channel1 transfer error flag.
 521:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 522:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 523:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 524:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR2: DMA1 Channel2 transfer error flag.
 525:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 526:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 527:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 528:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR3: DMA1 Channel3 transfer error flag.
 529:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 530:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 531:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 532:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR4: DMA1 Channel4 transfer error flag.
 533:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 534:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 535:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 536:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR5: DMA1 Channel5 transfer error flag.
 537:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag.
 538:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
 539:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
 540:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR6: DMA1 Channel6 transfer error flag.
 541:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag.
 542:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
 543:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
 544:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_FLAG_ERR7: DMA1 Channel7 transfer error flag.
 545:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag.
 546:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
 547:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
 548:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR1: DMA2 Channel1 transfer error flag.
 549:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag.
 550:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
 551:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
 552:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR2: DMA2 Channel2 transfer error flag.
 553:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag.
 554:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
 555:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
 556:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR3: DMA2 Channel3 transfer error flag.
 557:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag.
 558:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
 559:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
 560:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR4: DMA2 Channel4 transfer error flag.
 561:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag.
 562:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
 563:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
 564:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_FLAG_ERR5: DMA2 Channel5 transfer error flag.
 565:./lib/src/at32f4xx_dma.c ****   * @retval None
 566:./lib/src/at32f4xx_dma.c ****   */
 567:./lib/src/at32f4xx_dma.c **** void DMA_ClearFlag(uint32_t DMAy_FLAG)
 568:./lib/src/at32f4xx_dma.c **** {
 656              		.loc 1 568 1 is_stmt 1 view -0
 657              		.cfi_startproc
 658              		@ args = 0, pretend = 0, frame = 0
 659              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc1XjaC2.s 			page 23


 660              		@ link register save eliminated.
 569:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 570:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));
 661              		.loc 1 570 3 view .LVU203
 571:./lib/src/at32f4xx_dma.c **** 
 572:./lib/src/at32f4xx_dma.c ****   /* Calculate the used DMAy */
 573:./lib/src/at32f4xx_dma.c **** #if !defined (AT32F421xx)
 574:./lib/src/at32f4xx_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 575:./lib/src/at32f4xx_dma.c ****   {
 576:./lib/src/at32f4xx_dma.c ****     /* Clear the selected DMAy flags */
 577:./lib/src/at32f4xx_dma.c ****     DMA2->ICLR = DMAy_FLAG;
 578:./lib/src/at32f4xx_dma.c ****   }
 579:./lib/src/at32f4xx_dma.c ****   else
 580:./lib/src/at32f4xx_dma.c **** #endif
 581:./lib/src/at32f4xx_dma.c ****   {
 582:./lib/src/at32f4xx_dma.c ****     /* Clear the selected DMAy flags */
 583:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR = DMAy_FLAG;
 662              		.loc 1 583 5 view .LVU204
 663              		.loc 1 583 16 is_stmt 0 view .LVU205
 664 0000 014B     		ldr	r3, .L46
 665 0002 5860     		str	r0, [r3, #4]
 584:./lib/src/at32f4xx_dma.c ****   }
 585:./lib/src/at32f4xx_dma.c **** }
 666              		.loc 1 585 1 view .LVU206
 667 0004 7047     		bx	lr
 668              	.L47:
 669 0006 00BF     		.align	2
 670              	.L46:
 671 0008 00000240 		.word	1073872896
 672              		.cfi_endproc
 673              	.LFE132:
 675              		.section	.text.DMA_GetITStatus,"ax",%progbits
 676              		.align	1
 677              		.global	DMA_GetITStatus
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 681              		.fpu fpv4-sp-d16
 683              	DMA_GetITStatus:
 684              	.LVL40:
 685              	.LFB133:
 586:./lib/src/at32f4xx_dma.c **** 
 587:./lib/src/at32f4xx_dma.c **** /**
 588:./lib/src/at32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Channelx interrupt has occurred or not.
 589:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_INT: specifies the DMAy interrupt source to check.
 590:./lib/src/at32f4xx_dma.c ****   *   This parameter can be one of the following values:
 591:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL1: DMA1 Channel1 global interrupt.
 592:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC1: DMA1 Channel1 transfer complete interrupt.
 593:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT1: DMA1 Channel1 half transfer interrupt.
 594:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR1: DMA1 Channel1 transfer error interrupt.
 595:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL2: DMA1 Channel2 global interrupt.
 596:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC2: DMA1 Channel2 transfer complete interrupt.
 597:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT2: DMA1 Channel2 half transfer interrupt.
 598:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR2: DMA1 Channel2 transfer error interrupt.
 599:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL3: DMA1 Channel3 global interrupt.
 600:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC3: DMA1 Channel3 transfer complete interrupt.
 601:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT3: DMA1 Channel3 half transfer interrupt.
ARM GAS  /tmp/cc1XjaC2.s 			page 24


 602:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR3: DMA1 Channel3 transfer error interrupt.
 603:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL4: DMA1 Channel4 global interrupt.
 604:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC4: DMA1 Channel4 transfer complete interrupt.
 605:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT4: DMA1 Channel4 half transfer interrupt.
 606:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR4: DMA1 Channel4 transfer error interrupt.
 607:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL5: DMA1 Channel5 global interrupt.
 608:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC5: DMA1 Channel5 transfer complete interrupt.
 609:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT5: DMA1 Channel5 half transfer interrupt.
 610:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR5: DMA1 Channel5 transfer error interrupt.
 611:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL6: DMA1 Channel6 global interrupt.
 612:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC6: DMA1 Channel6 transfer complete interrupt.
 613:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT6: DMA1 Channel6 half transfer interrupt.
 614:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR6: DMA1 Channel6 transfer error interrupt.
 615:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL7: DMA1 Channel7 global interrupt.
 616:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC7: DMA1 Channel7 transfer complete interrupt.
 617:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT7: DMA1 Channel7 half transfer interrupt.
 618:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR7: DMA1 Channel7 transfer error interrupt.
 619:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL1: DMA2 Channel1 global interrupt.
 620:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC1: DMA2 Channel1 transfer complete interrupt.
 621:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT1: DMA2 Channel1 half transfer interrupt.
 622:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR1: DMA2 Channel1 transfer error interrupt.
 623:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL2: DMA2 Channel2 global interrupt.
 624:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC2: DMA2 Channel2 transfer complete interrupt.
 625:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT2: DMA2 Channel2 half transfer interrupt.
 626:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR2: DMA2 Channel2 transfer error interrupt.
 627:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL3: DMA2 Channel3 global interrupt.
 628:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC3: DMA2 Channel3 transfer complete interrupt.
 629:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT3: DMA2 Channel3 half transfer interrupt.
 630:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR3: DMA2 Channel3 transfer error interrupt.
 631:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL4: DMA2 Channel4 global interrupt.
 632:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC4: DMA2 Channel4 transfer complete interrupt.
 633:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT4: DMA2 Channel4 half transfer interrupt.
 634:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR4: DMA2 Channel4 transfer error interrupt.
 635:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL5: DMA2 Channel5 global interrupt.
 636:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC5: DMA2 Channel5 transfer complete interrupt.
 637:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT5: DMA2 Channel5 half transfer interrupt.
 638:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR5: DMA2 Channel5 transfer error interrupt.
 639:./lib/src/at32f4xx_dma.c ****   * @retval The new state of DMAy_INT (SET or RESET).
 640:./lib/src/at32f4xx_dma.c ****   */
 641:./lib/src/at32f4xx_dma.c **** ITStatus DMA_GetITStatus(uint32_t DMAy_INT)
 642:./lib/src/at32f4xx_dma.c **** {
 686              		.loc 1 642 1 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 0
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690              		@ link register save eliminated.
 643:./lib/src/at32f4xx_dma.c ****   ITStatus bitstatus = RESET;
 691              		.loc 1 643 3 view .LVU208
 644:./lib/src/at32f4xx_dma.c ****   uint32_t tmpreg = 0;
 692              		.loc 1 644 3 view .LVU209
 645:./lib/src/at32f4xx_dma.c **** 
 646:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 647:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_GET_INT(DMAy_INT));
 693              		.loc 1 647 3 view .LVU210
 648:./lib/src/at32f4xx_dma.c **** 
 649:./lib/src/at32f4xx_dma.c ****   /* Calculate the used DMA */
 650:./lib/src/at32f4xx_dma.c **** #if !defined (AT32F421xx)
ARM GAS  /tmp/cc1XjaC2.s 			page 25


 651:./lib/src/at32f4xx_dma.c ****   if ((DMAy_INT & FLAG_Mask) != (uint32_t)RESET)
 652:./lib/src/at32f4xx_dma.c ****   {
 653:./lib/src/at32f4xx_dma.c ****     /* Get DMA2 ISR register value */
 654:./lib/src/at32f4xx_dma.c ****     tmpreg = DMA2->ISTS;
 655:./lib/src/at32f4xx_dma.c ****   }
 656:./lib/src/at32f4xx_dma.c ****   else
 657:./lib/src/at32f4xx_dma.c **** #endif
 658:./lib/src/at32f4xx_dma.c ****   {
 659:./lib/src/at32f4xx_dma.c ****     /* Get DMA1 ISR register value */
 660:./lib/src/at32f4xx_dma.c ****     tmpreg = DMA1->ISTS;
 694              		.loc 1 660 5 view .LVU211
 695              		.loc 1 660 12 is_stmt 0 view .LVU212
 696 0000 034B     		ldr	r3, .L51
 697 0002 1B68     		ldr	r3, [r3]
 698              	.LVL41:
 661:./lib/src/at32f4xx_dma.c ****   }
 662:./lib/src/at32f4xx_dma.c **** 
 663:./lib/src/at32f4xx_dma.c ****   /* Check the status of the specified DMAy interrupt */
 664:./lib/src/at32f4xx_dma.c ****   if ((tmpreg & DMAy_INT) != (uint32_t)RESET)
 699              		.loc 1 664 3 is_stmt 1 view .LVU213
 700              		.loc 1 664 6 is_stmt 0 view .LVU214
 701 0004 0342     		tst	r3, r0
 702 0006 01D0     		beq	.L50
 665:./lib/src/at32f4xx_dma.c ****   {
 666:./lib/src/at32f4xx_dma.c ****     /* DMAy_INT is set */
 667:./lib/src/at32f4xx_dma.c ****     bitstatus = SET;
 703              		.loc 1 667 15 view .LVU215
 704 0008 0120     		movs	r0, #1
 705              	.LVL42:
 706              		.loc 1 667 15 view .LVU216
 707 000a 7047     		bx	lr
 708              	.LVL43:
 709              	.L50:
 668:./lib/src/at32f4xx_dma.c ****   }
 669:./lib/src/at32f4xx_dma.c ****   else
 670:./lib/src/at32f4xx_dma.c ****   {
 671:./lib/src/at32f4xx_dma.c ****     /* DMAy_INT is reset */
 672:./lib/src/at32f4xx_dma.c ****     bitstatus = RESET;
 710              		.loc 1 672 15 view .LVU217
 711 000c 0020     		movs	r0, #0
 712              	.LVL44:
 673:./lib/src/at32f4xx_dma.c ****   }
 674:./lib/src/at32f4xx_dma.c **** 
 675:./lib/src/at32f4xx_dma.c ****   /* Return the DMA_INT status */
 676:./lib/src/at32f4xx_dma.c ****   return  bitstatus;
 713              		.loc 1 676 3 is_stmt 1 view .LVU218
 677:./lib/src/at32f4xx_dma.c **** }
 714              		.loc 1 677 1 is_stmt 0 view .LVU219
 715 000e 7047     		bx	lr
 716              	.L52:
 717              		.align	2
 718              	.L51:
 719 0010 00000240 		.word	1073872896
 720              		.cfi_endproc
 721              	.LFE133:
 723              		.section	.text.DMA_ClearITPendingBit,"ax",%progbits
 724              		.align	1
ARM GAS  /tmp/cc1XjaC2.s 			page 26


 725              		.global	DMA_ClearITPendingBit
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 729              		.fpu fpv4-sp-d16
 731              	DMA_ClearITPendingBit:
 732              	.LVL45:
 733              	.LFB134:
 678:./lib/src/at32f4xx_dma.c **** 
 679:./lib/src/at32f4xx_dma.c **** /**
 680:./lib/src/at32f4xx_dma.c ****   * @brief  Clears the DMAy Channelx's interrupt pending bits.
 681:./lib/src/at32f4xx_dma.c ****   * @param  DMAy_INT: specifies the DMAy interrupt pending bit to clear.
 682:./lib/src/at32f4xx_dma.c ****   *   This parameter can be any combination (for the same DMA) of the following values:
 683:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL1: DMA1 Channel1 global interrupt.
 684:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC1: DMA1 Channel1 transfer complete interrupt.
 685:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT1: DMA1 Channel1 half transfer interrupt.
 686:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR1: DMA1 Channel1 transfer error interrupt.
 687:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL2: DMA1 Channel2 global interrupt.
 688:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC2: DMA1 Channel2 transfer complete interrupt.
 689:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT2: DMA1 Channel2 half transfer interrupt.
 690:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR2: DMA1 Channel2 transfer error interrupt.
 691:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL3: DMA1 Channel3 global interrupt.
 692:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC3: DMA1 Channel3 transfer complete interrupt.
 693:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT3: DMA1 Channel3 half transfer interrupt.
 694:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR3: DMA1 Channel3 transfer error interrupt.
 695:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL4: DMA1 Channel4 global interrupt.
 696:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC4: DMA1 Channel4 transfer complete interrupt.
 697:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT4: DMA1 Channel4 half transfer interrupt.
 698:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR4: DMA1 Channel4 transfer error interrupt.
 699:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL5: DMA1 Channel5 global interrupt.
 700:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC5: DMA1 Channel5 transfer complete interrupt.
 701:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT5: DMA1 Channel5 half transfer interrupt.
 702:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR5: DMA1 Channel5 transfer error interrupt.
 703:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL6: DMA1 Channel6 global interrupt.
 704:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC6: DMA1 Channel6 transfer complete interrupt.
 705:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT6: DMA1 Channel6 half transfer interrupt.
 706:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR6: DMA1 Channel6 transfer error interrupt.
 707:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_GL7: DMA1 Channel7 global interrupt.
 708:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_TC7: DMA1 Channel7 transfer complete interrupt.
 709:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_HT7: DMA1 Channel7 half transfer interrupt.
 710:./lib/src/at32f4xx_dma.c ****   *     @arg DMA1_INT_ERR7: DMA1 Channel7 transfer error interrupt.
 711:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL1: DMA2 Channel1 global interrupt.
 712:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC1: DMA2 Channel1 transfer complete interrupt.
 713:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT1: DMA2 Channel1 half transfer interrupt.
 714:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR1: DMA2 Channel1 transfer error interrupt.
 715:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL2: DMA2 Channel2 global interrupt.
 716:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC2: DMA2 Channel2 transfer complete interrupt.
 717:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT2: DMA2 Channel2 half transfer interrupt.
 718:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR2: DMA2 Channel2 transfer error interrupt.
 719:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL3: DMA2 Channel3 global interrupt.
 720:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC3: DMA2 Channel3 transfer complete interrupt.
 721:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT3: DMA2 Channel3 half transfer interrupt.
 722:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR3: DMA2 Channel3 transfer error interrupt.
 723:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL4: DMA2 Channel4 global interrupt.
 724:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC4: DMA2 Channel4 transfer complete interrupt.
 725:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT4: DMA2 Channel4 half transfer interrupt.
 726:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR4: DMA2 Channel4 transfer error interrupt.
ARM GAS  /tmp/cc1XjaC2.s 			page 27


 727:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_GL5: DMA2 Channel5 global interrupt.
 728:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_TC5: DMA2 Channel5 transfer complete interrupt.
 729:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_HT5: DMA2 Channel5 half transfer interrupt.
 730:./lib/src/at32f4xx_dma.c ****   *     @arg DMA2_INT_ERR5: DMA2 Channel5 transfer error interrupt.
 731:./lib/src/at32f4xx_dma.c ****   * @retval None
 732:./lib/src/at32f4xx_dma.c ****   */
 733:./lib/src/at32f4xx_dma.c **** void DMA_ClearITPendingBit(uint32_t DMAy_INT)
 734:./lib/src/at32f4xx_dma.c **** {
 734              		.loc 1 734 1 is_stmt 1 view -0
 735              		.cfi_startproc
 736              		@ args = 0, pretend = 0, frame = 0
 737              		@ frame_needed = 0, uses_anonymous_args = 0
 738              		@ link register save eliminated.
 735:./lib/src/at32f4xx_dma.c ****   /* Check the parameters */
 736:./lib/src/at32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_INT(DMAy_INT));
 739              		.loc 1 736 3 view .LVU221
 737:./lib/src/at32f4xx_dma.c **** 
 738:./lib/src/at32f4xx_dma.c ****   /* Calculate the used DMAy */
 739:./lib/src/at32f4xx_dma.c **** #if !defined (AT32F421xx)
 740:./lib/src/at32f4xx_dma.c ****   if ((DMAy_INT & FLAG_Mask) != (uint32_t)RESET)
 741:./lib/src/at32f4xx_dma.c ****   {
 742:./lib/src/at32f4xx_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 743:./lib/src/at32f4xx_dma.c ****     DMA2->ICLR = DMAy_INT;
 744:./lib/src/at32f4xx_dma.c ****   }
 745:./lib/src/at32f4xx_dma.c ****   else
 746:./lib/src/at32f4xx_dma.c **** #endif
 747:./lib/src/at32f4xx_dma.c ****   {
 748:./lib/src/at32f4xx_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 749:./lib/src/at32f4xx_dma.c ****     DMA1->ICLR = DMAy_INT;
 740              		.loc 1 749 5 view .LVU222
 741              		.loc 1 749 16 is_stmt 0 view .LVU223
 742 0000 014B     		ldr	r3, .L54
 743 0002 5860     		str	r0, [r3, #4]
 750:./lib/src/at32f4xx_dma.c ****   }
 751:./lib/src/at32f4xx_dma.c **** }
 744              		.loc 1 751 1 view .LVU224
 745 0004 7047     		bx	lr
 746              	.L55:
 747 0006 00BF     		.align	2
 748              	.L54:
 749 0008 00000240 		.word	1073872896
 750              		.cfi_endproc
 751              	.LFE134:
 753              		.text
 754              	.Letext0:
 755              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 756              		.file 3 "CMSIS/at32f4xx.h"
 757              		.file 4 "lib/inc/at32f4xx_dma.h"
ARM GAS  /tmp/cc1XjaC2.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 at32f4xx_dma.c
     /tmp/cc1XjaC2.s:18     .text.DMA_Reset:0000000000000000 $t
     /tmp/cc1XjaC2.s:26     .text.DMA_Reset:0000000000000000 DMA_Reset
     /tmp/cc1XjaC2.s:128    .text.DMA_Reset:0000000000000074 $d
     /tmp/cc1XjaC2.s:138    .text.DMA_Init:0000000000000000 $t
     /tmp/cc1XjaC2.s:145    .text.DMA_Init:0000000000000000 DMA_Init
     /tmp/cc1XjaC2.s:238    .text.DMA_Flexible_Config:0000000000000000 $t
     /tmp/cc1XjaC2.s:245    .text.DMA_Flexible_Config:0000000000000000 DMA_Flexible_Config
     /tmp/cc1XjaC2.s:407    .text.DMA_DefaultInitParaConfig:0000000000000000 $t
     /tmp/cc1XjaC2.s:414    .text.DMA_DefaultInitParaConfig:0000000000000000 DMA_DefaultInitParaConfig
     /tmp/cc1XjaC2.s:462    .text.DMA_ChannelEnable:0000000000000000 $t
     /tmp/cc1XjaC2.s:469    .text.DMA_ChannelEnable:0000000000000000 DMA_ChannelEnable
     /tmp/cc1XjaC2.s:502    .text.DMA_INTConfig:0000000000000000 $t
     /tmp/cc1XjaC2.s:509    .text.DMA_INTConfig:0000000000000000 DMA_INTConfig
     /tmp/cc1XjaC2.s:546    .text.DMA_SetCurrDataCounter:0000000000000000 $t
     /tmp/cc1XjaC2.s:553    .text.DMA_SetCurrDataCounter:0000000000000000 DMA_SetCurrDataCounter
     /tmp/cc1XjaC2.s:571    .text.DMA_GetCurrDataCounter:0000000000000000 $t
     /tmp/cc1XjaC2.s:578    .text.DMA_GetCurrDataCounter:0000000000000000 DMA_GetCurrDataCounter
     /tmp/cc1XjaC2.s:598    .text.DMA_GetFlagStatus:0000000000000000 $t
     /tmp/cc1XjaC2.s:605    .text.DMA_GetFlagStatus:0000000000000000 DMA_GetFlagStatus
     /tmp/cc1XjaC2.s:641    .text.DMA_GetFlagStatus:0000000000000010 $d
     /tmp/cc1XjaC2.s:646    .text.DMA_ClearFlag:0000000000000000 $t
     /tmp/cc1XjaC2.s:653    .text.DMA_ClearFlag:0000000000000000 DMA_ClearFlag
     /tmp/cc1XjaC2.s:671    .text.DMA_ClearFlag:0000000000000008 $d
     /tmp/cc1XjaC2.s:676    .text.DMA_GetITStatus:0000000000000000 $t
     /tmp/cc1XjaC2.s:683    .text.DMA_GetITStatus:0000000000000000 DMA_GetITStatus
     /tmp/cc1XjaC2.s:719    .text.DMA_GetITStatus:0000000000000010 $d
     /tmp/cc1XjaC2.s:724    .text.DMA_ClearITPendingBit:0000000000000000 $t
     /tmp/cc1XjaC2.s:731    .text.DMA_ClearITPendingBit:0000000000000000 DMA_ClearITPendingBit
     /tmp/cc1XjaC2.s:749    .text.DMA_ClearITPendingBit:0000000000000008 $d

NO UNDEFINED SYMBOLS
