#--------------------------------------------------------------------------------
# Auto-generated by Migen (a5bc262) & LiteX (--------) on 2022-12-08 09:42:01
#--------------------------------------------------------------------------------
csr_base,cam_read,0xf0000000,,
csr_base,sobel_core,0xf0000800,,
csr_base,sobel_buffer,0xf0001000,,
csr_base,SPI,0xf0001800,,
csr_base,i2c,0xf0002800,,
csr_base,switches,0xf0003000,,
csr_base,ctrl,0xf0003800,,
csr_base,identifier_mem,0xf0004000,,
csr_base,output_buffer,0xf0004800,,
csr_base,timer0,0xf0005000,,
csr_base,uart,0xf0005800,,
csr_register,cam_read_cam_enable_xclk,0xf0000000,1,rw
csr_register,sobel_core_threshold_val_reg,0xf0000800,1,ro
csr_register,sobel_buffer_read_clk_reg,0xf0001000,1,rw
csr_register,sobel_buffer_output_px_data_reg,0xf0001004,1,ro
csr_register,sobel_buffer_read_addr_reg,0xf0001008,1,rw
csr_register,sobel_buffer_rq_read_reg,0xf000100c,1,rw
csr_register,sobel_buffer_reading_reg,0xf0001010,1,rw
csr_register,sobel_buffer_ack_read_reg,0xf0001014,1,ro
csr_register,SPI_outputDataRegister,0xf0001800,1,rw
csr_register,SPI_enableSPIRegister,0xf0001804,1,rw
csr_register,SPI_enableCSRegister,0xf0001808,1,rw
csr_register,SPI_enableDCRegister,0xf000180c,1,rw
csr_register,SPI_prescaler_reg,0xf0001810,1,rw
csr_register,SPI_inputDataRegisterCSR,0xf0001814,1,ro
csr_register,SPI_dataClockRegisterCSR,0xf0001818,1,ro
csr_register,SPI_ev_status,0xf000181c,1,ro
csr_register,SPI_ev_pending,0xf0001820,1,rw
csr_register,SPI_ev_enable,0xf0001824,1,rw
csr_register,i2c_w,0xf0002800,1,rw
csr_register,i2c_r,0xf0002804,1,ro
csr_register,switches_in,0xf0003000,1,ro
csr_register,ctrl_reset,0xf0003800,1,rw
csr_register,ctrl_scratch,0xf0003804,1,rw
csr_register,ctrl_bus_errors,0xf0003808,1,ro
csr_register,output_buffer_read_clk_reg,0xf0004800,1,rw
csr_register,output_buffer_output_px_data_reg,0xf0004804,1,ro
csr_register,output_buffer_read_addr_reg,0xf0004808,1,rw
csr_register,output_buffer_rq_read_reg,0xf000480c,1,rw
csr_register,output_buffer_reading_reg,0xf0004810,1,rw
csr_register,output_buffer_ack_read_reg,0xf0004814,1,ro
csr_register,timer0_load,0xf0005000,1,rw
csr_register,timer0_reload,0xf0005004,1,rw
csr_register,timer0_en,0xf0005008,1,rw
csr_register,timer0_update_value,0xf000500c,1,rw
csr_register,timer0_value,0xf0005010,1,ro
csr_register,timer0_ev_status,0xf0005014,1,ro
csr_register,timer0_ev_pending,0xf0005018,1,rw
csr_register,timer0_ev_enable,0xf000501c,1,rw
csr_register,uart_rxtx,0xf0005800,1,rw
csr_register,uart_txfull,0xf0005804,1,ro
csr_register,uart_rxempty,0xf0005808,1,ro
csr_register,uart_ev_status,0xf000580c,1,ro
csr_register,uart_ev_pending,0xf0005810,1,rw
csr_register,uart_ev_enable,0xf0005814,1,rw
csr_register,uart_txempty,0xf0005818,1,ro
csr_register,uart_rxfull,0xf000581c,1,ro
constant,config_clock_frequency,125000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_has_dcache,None,,
constant,config_cpu_has_icache,None,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,vexriscv,,
constant,config_cpu_nop,nop,,
constant,config_with_build_time,None,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,32768,cached
memory_region,sram,0x10000000,8192,cached
memory_region,main_ram,0x40000000,18432,cached
memory_region,csr,0xf0000000,65536,io
