// Seed: 1739427121
module module_0 (
    input reg id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output reg id_4
);
  always @(negedge 1, id_1)
    if (!id_2) id_4 <= 1'b0;
    else begin
      id_3 <= 1;
      for (id_3 = id_1; id_2; id_4 = ~id_1) begin
        id_4 = 1;
      end
    end
  logic id_5;
  assign id_3 = id_0;
  logic id_6;
  defparam id_7.id_8 = id_1;
endmodule
