<stg><name>process_pre_spike</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_update_fifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %params_stdp_window_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_stdp_window_val

]]></Node>
<StgValue><ssdm name="params_stdp_window_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %params_tau_minus_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %params_tau_minus_val

]]></Node>
<StgValue><ssdm name="params_tau_minus_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %params_tau_plus_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %params_tau_plus_val

]]></Node>
<StgValue><ssdm name="params_tau_plus_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %params_a_minus_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_a_minus_val

]]></Node>
<StgValue><ssdm name="params_a_minus_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %params_a_plus_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_a_plus_val

]]></Node>
<StgValue><ssdm name="params_a_plus_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %current_time_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_time

]]></Node>
<StgValue><ssdm name="current_time_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:23 %pre_id_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pre_id

]]></Node>
<StgValue><ssdm name="pre_id_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="8">
<![CDATA[
entry:24 %trunc_ln88 = trunc i8 %pre_id_read

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %pre_id_read, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="3">
<![CDATA[
entry:26 %zext_ln88 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %p_ZL15pre_spike_times_0_addr = getelementptr i32 %p_ZL15pre_spike_times_0, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %p_ZL15pre_spike_times_1_addr = getelementptr i32 %p_ZL15pre_spike_times_1, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %p_ZL15pre_spike_times_2_addr = getelementptr i32 %p_ZL15pre_spike_times_2, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %p_ZL15pre_spike_times_3_addr = getelementptr i32 %p_ZL15pre_spike_times_3, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %p_ZL15pre_spike_times_4_addr = getelementptr i32 %p_ZL15pre_spike_times_4, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %p_ZL15pre_spike_times_5_addr = getelementptr i32 %p_ZL15pre_spike_times_5, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_5_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %p_ZL15pre_spike_times_6_addr = getelementptr i32 %p_ZL15pre_spike_times_6, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %p_ZL15pre_spike_times_7_addr = getelementptr i32 %p_ZL15pre_spike_times_7, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="p_ZL15pre_spike_times_7_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
entry:35 %switch_ln88 = switch i3 %trunc_ln88, void %arrayidx.case.7, i3 0, void %arrayidx.case.0, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %arrayidx.case.3, i3 4, void %arrayidx.case.4, i3 5, void %arrayidx.case.5, i3 6, void %arrayidx.case.6

]]></Node>
<StgValue><ssdm name="switch_ln88"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.6:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_6_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.5:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_5_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.4:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_4_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.3:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_3_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.2:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_2_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.1:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_1_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.0:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_0_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayidx.case.7:0 %store_ln88 = store i32 %current_time_read, i3 %p_ZL15pre_spike_times_7_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7:1 %br_ln88 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx.exit:0 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %params_tau_plus_val_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx.exit:1 %shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %params_tau_minus_val_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
arrayidx.exit:2 %call_ln80 = call void @process_pre_spike_Pipeline_STDP_LTD_LOOP, i16 %params_stdp_window_val_read, i32 %current_time_read, i16 %shl_ln, i16 %params_stdp_window_val_read, i16 %params_a_plus_val_read, i16 %shl_ln1, i16 %params_a_minus_val_read, i8 %pre_id_read, i32 %p_ZL16post_spike_times_7, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_0, i64 %weight_update_fifo

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64">
<![CDATA[
arrayidx.exit:2 %call_ln80 = call void @process_pre_spike_Pipeline_STDP_LTD_LOOP, i16 %params_stdp_window_val_read, i32 %current_time_read, i16 %shl_ln, i16 %params_stdp_window_val_read, i16 %params_a_plus_val_read, i16 %shl_ln1, i16 %params_a_minus_val_read, i8 %pre_id_read, i32 %p_ZL16post_spike_times_7, i32 %p_ZL16post_spike_times_6, i32 %p_ZL16post_spike_times_5, i32 %p_ZL16post_spike_times_4, i32 %p_ZL16post_spike_times_3, i32 %p_ZL16post_spike_times_2, i32 %p_ZL16post_spike_times_1, i32 %p_ZL16post_spike_times_0, i64 %weight_update_fifo

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
arrayidx.exit:3 %ret_ln114 = ret

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
