-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4b/841621 Production Release                     
-- Build Date:               Thu Oct 24 17:20:07 PDT 2019                        
                                                                                 
-- Generated by:             pmcewen@rsgvm14.stanford.edu                        
-- Generated date:           Thu Feb 20 16:28:14 PST 2025                        

Solution Settings: MatMult.v1
  Current state: schedule
  Project: build
  
  Design Input Files Specified
    $PROJECT_HOME/src/matmult.cpp
      $PROJECT_HOME/src/matmult.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/src/matmult_tb.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /MatMult/run                      133       6          7            1  0          
    Design Total:                     133       6          7            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  5.000             20.00    0.000000 /MatMult/run             
    
  I/O Data Ranges
    Port           Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------- ---- -------- --------- --------- ------- -------- --------
    clk            IN   Unsigned         1                                     
    arst_n         IN   Unsigned         1                                     
    a_chan:rsc.dat IN   Unsigned       400                                     
    a_chan:rsc.vld IN   Unsigned         1                                     
    b_chan:rsc.dat IN   Unsigned       400                                     
    b_chan:rsc.vld IN   Unsigned         1                                     
    c_chan:rsc.rdy IN   Unsigned         1                                     
    a_chan:rsc.rdy OUT  Unsigned         1                                     
    b_chan:rsc.rdy OUT  Unsigned         1                                     
    c_chan:rsc.dat OUT  Unsigned       400                                     
    c_chan:rsc.vld OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /MatMult/a_chan:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 400
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /MatMult/a_chan   0:399 00000000-00000000 (0-0) 
      
    Resource Name: /MatMult/b_chan:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 400
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /MatMult/b_chan   0:399 00000000-00000000 (0-0) 
      
    Resource Name: /MatMult/c_chan:rsc
      Memory Component: ccs_out_wait                 Size:         1 x 400
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /MatMult/c_chan   0:399 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field                              Interface Range       Range Expression                           Expression Limits 
    -------------------------------------- --------------------- ------------------------------------------ -----------------
    /MatMult/a_chan.chan.value[M].value[N] a_chan_rsc_dat[399:0] a_chan_rsc_dat[(5*M+N)*16+16-1:(5*M+N)*16] M<5 N<5           
    /MatMult/b_chan.chan.value[M].value[N] b_chan_rsc_dat[399:0] b_chan_rsc_dat[(5*M+N)*16+16-1:(5*M+N)*16] M<5 N<5           
    /MatMult/c_chan.chan.value[M].value[N] c_chan_rsc_dat[399:0] c_chan_rsc_dat[(5*M+N)*16+16-1:(5*M+N)*16] M<5 N<5           
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process      Loop                Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ------------ ------------------- ---------- ------- ------------- --------- ------ ---- --------
    /MatMult/run run:rlp               Infinite       1            8  40.00 ns                       
    /MatMult/run  main                 Infinite       2            7  35.00 ns                       
    /MatMult/run   for#1-1:for-1:for          5       1            5  25.00 ns            1          
    
  Loop Execution Profile
    Process      Loop                Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------ ------------------- ------------ -------------------------- ----------------- --------
    /MatMult/run run:rlp                       1                       12.50                7           
    /MatMult/run  main                         2                       25.00                7           
    /MatMult/run   for#1-1:for-1:for           5                       62.50                1           
    
  End of Report
