// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Apr 16 19:54:17 2024
// Host        : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/EECE4632FinalProject/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ip/equalizer_equalizer_0_1/equalizer_equalizer_0_1_sim_netlist.v
// Design      : equalizer_equalizer_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "equalizer_equalizer_0_1,equalizer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "equalizer,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module equalizer_equalizer_0_1
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BID,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARID,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TDEST,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TDEST,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:output_r:input_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [31:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDEST" *) output [0:0]output_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [3:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) output [3:0]output_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TUSER" *) output [0:0]output_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]output_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [31:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDEST" *) input [0:0]input_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [3:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) input [3:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TUSER" *) input [0:0]input_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]input_r_TID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]input_r_TDATA;
  wire [0:0]input_r_TDEST;
  wire [0:0]input_r_TID;
  wire [3:0]input_r_TKEEP;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire [3:0]input_r_TSTRB;
  wire [0:0]input_r_TUSER;
  wire input_r_TVALID;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [31:0]output_r_TDATA;
  wire [0:0]output_r_TDEST;
  wire [0:0]output_r_TID;
  wire [3:0]output_r_TKEEP;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire [3:0]output_r_TSTRB;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  equalizer_equalizer_0_1_equalizer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TDEST(input_r_TDEST),
        .input_r_TID(input_r_TID),
        .input_r_TKEEP(input_r_TKEEP),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(input_r_TSTRB),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TVALID(input_r_TVALID),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TDEST(output_r_TDEST),
        .output_r_TID(output_r_TID),
        .output_r_TKEEP(output_r_TKEEP),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(output_r_TSTRB),
        .output_r_TUSER(output_r_TUSER),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "equalizer" *) (* ap_ST_fsm_state1 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module equalizer_equalizer_0_1_equalizer
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    output_r_TDATA,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TUSER,
    output_r_TLAST,
    output_r_TID,
    output_r_TDEST,
    input_r_TDATA,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TUSER,
    input_r_TLAST,
    input_r_TID,
    input_r_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output [31:0]output_r_TDATA;
  output output_r_TVALID;
  input output_r_TREADY;
  output [3:0]output_r_TKEEP;
  output [3:0]output_r_TSTRB;
  output [0:0]output_r_TUSER;
  output [0:0]output_r_TLAST;
  output [0:0]output_r_TID;
  output [0:0]output_r_TDEST;
  input [31:0]input_r_TDATA;
  input input_r_TVALID;
  output input_r_TREADY;
  input [3:0]input_r_TKEEP;
  input [3:0]input_r_TSTRB;
  input [0:0]input_r_TUSER;
  input [0:0]input_r_TLAST;
  input [0:0]input_r_TID;
  input [0:0]input_r_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [4:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire \B_V_data_1_payload_A[11]_i_11_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_12_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_13_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_14_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_15_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_16_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_17_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_18_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_11_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_12_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_13_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_14_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_15_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_16_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_17_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_18_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_11_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_12_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_13_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_14_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_15_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_16_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_17_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_18_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_11_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_12_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_13_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_14_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_15_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_16_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_17_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_18_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_11_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_12_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_13_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_14_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_15_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_16_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_17_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_18_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_12_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_13_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_14_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_15_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_16_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_17_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_18_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_19_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_20_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_21_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_22_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_23_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_24_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_25_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_26_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_11_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_12_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_13_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_14_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_15_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_16_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_17_n_4 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_10 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_11 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_4 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_5 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_6 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_7 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_8 ;
  wire \B_V_data_1_payload_A_reg[11]_i_10_n_9 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_10 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_11 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_4 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_5 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_6 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_7 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_8 ;
  wire \B_V_data_1_payload_A_reg[15]_i_10_n_9 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_10 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_11 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_4 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_5 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_6 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_7 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_8 ;
  wire \B_V_data_1_payload_A_reg[19]_i_10_n_9 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_10 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_11 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_4 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_5 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_6 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_7 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_8 ;
  wire \B_V_data_1_payload_A_reg[23]_i_10_n_9 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_10 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_11 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_4 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_5 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_6 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_7 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_8 ;
  wire \B_V_data_1_payload_A_reg[27]_i_10_n_9 ;
  wire \B_V_data_1_payload_A_reg[31]_i_10_n_10 ;
  wire \B_V_data_1_payload_A_reg[31]_i_10_n_11 ;
  wire \B_V_data_1_payload_A_reg[31]_i_10_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_10_n_6 ;
  wire \B_V_data_1_payload_A_reg[31]_i_10_n_7 ;
  wire \B_V_data_1_payload_A_reg[31]_i_10_n_8 ;
  wire \B_V_data_1_payload_A_reg[31]_i_10_n_9 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_10 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_11 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_4 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_6 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_7 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_8 ;
  wire \B_V_data_1_payload_A_reg[31]_i_11_n_9 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_10 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_11 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_5 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_7 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_8 ;
  wire \B_V_data_1_payload_A_reg[7]_i_10_n_9 ;
  wire I_RREADY10;
  wire I_RREADY11;
  wire I_RREADY13;
  wire I_RREADY15;
  wire I_RREADY16;
  wire I_RREADY17;
  wire I_RREADY19;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY23;
  wire I_RREADY24;
  wire I_RREADY25;
  wire I_RREADY27;
  wire I_RREADY28;
  wire I_RREADY29;
  wire I_RREADY31;
  wire I_RREADY32;
  wire I_RREADY5;
  wire I_RREADY6;
  wire I_RREADY9;
  wire [31:0]add_ln82_11_fu_778_p2;
  wire [31:0]add_ln82_11_reg_1301;
  wire [31:0]add_ln82_12_fu_819_p2;
  wire [31:0]add_ln82_12_reg_1312;
  wire [31:0]add_ln82_13_fu_910_p2;
  wire [31:0]add_ln82_13_reg_1366;
  wire \add_ln82_13_reg_1366[11]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[11]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[11]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[11]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[11]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[11]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[11]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[11]_i_9_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[15]_i_9_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[19]_i_9_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[23]_i_9_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[27]_i_9_n_4 ;
  wire \add_ln82_13_reg_1366[31]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[31]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[31]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[31]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[31]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[31]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[31]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[3]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[3]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[3]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[3]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[3]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[3]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[3]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_2_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_3_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_4_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_5_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_6_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_7_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_8_n_4 ;
  wire \add_ln82_13_reg_1366[7]_i_9_n_4 ;
  wire \add_ln82_13_reg_1366_reg[11]_i_1_n_4 ;
  wire \add_ln82_13_reg_1366_reg[11]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[11]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[11]_i_1_n_7 ;
  wire \add_ln82_13_reg_1366_reg[15]_i_1_n_4 ;
  wire \add_ln82_13_reg_1366_reg[15]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[15]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[15]_i_1_n_7 ;
  wire \add_ln82_13_reg_1366_reg[19]_i_1_n_4 ;
  wire \add_ln82_13_reg_1366_reg[19]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[19]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[19]_i_1_n_7 ;
  wire \add_ln82_13_reg_1366_reg[23]_i_1_n_4 ;
  wire \add_ln82_13_reg_1366_reg[23]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[23]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[23]_i_1_n_7 ;
  wire \add_ln82_13_reg_1366_reg[27]_i_1_n_4 ;
  wire \add_ln82_13_reg_1366_reg[27]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[27]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[27]_i_1_n_7 ;
  wire \add_ln82_13_reg_1366_reg[31]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[31]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[31]_i_1_n_7 ;
  wire \add_ln82_13_reg_1366_reg[3]_i_1_n_4 ;
  wire \add_ln82_13_reg_1366_reg[3]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[3]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[3]_i_1_n_7 ;
  wire \add_ln82_13_reg_1366_reg[7]_i_1_n_4 ;
  wire \add_ln82_13_reg_1366_reg[7]_i_1_n_5 ;
  wire \add_ln82_13_reg_1366_reg[7]_i_1_n_6 ;
  wire \add_ln82_13_reg_1366_reg[7]_i_1_n_7 ;
  wire [31:0]add_ln82_16_fu_695_p2;
  wire [31:0]add_ln82_16_reg_1263;
  wire [31:0]add_ln82_17_fu_736_p2;
  wire [31:0]add_ln82_17_reg_1274;
  wire [31:0]add_ln82_19_fu_620_p2;
  wire [31:0]add_ln82_19_reg_1230;
  wire [31:0]add_ln82_1_fu_994_p2;
  wire [31:0]add_ln82_1_reg_1404;
  wire [31:0]add_ln82_20_fu_662_p2;
  wire [31:0]add_ln82_20_reg_1241;
  wire [31:0]add_ln82_22_fu_576_p2;
  wire [31:0]add_ln82_22_reg_1214;
  wire [31:0]add_ln82_23_fu_542_p2;
  wire [31:0]add_ln82_23_reg_1192;
  wire [31:0]add_ln82_27_fu_461_p2;
  wire [31:0]add_ln82_27_reg_1165;
  wire [31:0]add_ln82_28_fu_496_p2;
  wire [31:0]add_ln82_28_reg_1181;
  wire [31:0]add_ln82_29_fu_585_p2;
  wire [31:0]add_ln82_29_reg_1219;
  wire \add_ln82_29_reg_1219[11]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[11]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[11]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[11]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[11]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[11]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[11]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[11]_i_9_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[15]_i_9_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[19]_i_9_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[23]_i_9_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[27]_i_9_n_4 ;
  wire \add_ln82_29_reg_1219[31]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[31]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[31]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[31]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[31]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[31]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[31]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[3]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[3]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[3]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[3]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[3]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[3]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[3]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_2_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_3_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_4_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_5_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_6_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_7_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_8_n_4 ;
  wire \add_ln82_29_reg_1219[7]_i_9_n_4 ;
  wire \add_ln82_29_reg_1219_reg[11]_i_1_n_4 ;
  wire \add_ln82_29_reg_1219_reg[11]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[11]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[11]_i_1_n_7 ;
  wire \add_ln82_29_reg_1219_reg[15]_i_1_n_4 ;
  wire \add_ln82_29_reg_1219_reg[15]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[15]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[15]_i_1_n_7 ;
  wire \add_ln82_29_reg_1219_reg[19]_i_1_n_4 ;
  wire \add_ln82_29_reg_1219_reg[19]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[19]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[19]_i_1_n_7 ;
  wire \add_ln82_29_reg_1219_reg[23]_i_1_n_4 ;
  wire \add_ln82_29_reg_1219_reg[23]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[23]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[23]_i_1_n_7 ;
  wire \add_ln82_29_reg_1219_reg[27]_i_1_n_4 ;
  wire \add_ln82_29_reg_1219_reg[27]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[27]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[27]_i_1_n_7 ;
  wire \add_ln82_29_reg_1219_reg[31]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[31]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[31]_i_1_n_7 ;
  wire \add_ln82_29_reg_1219_reg[3]_i_1_n_4 ;
  wire \add_ln82_29_reg_1219_reg[3]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[3]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[3]_i_1_n_7 ;
  wire \add_ln82_29_reg_1219_reg[7]_i_1_n_4 ;
  wire \add_ln82_29_reg_1219_reg[7]_i_1_n_5 ;
  wire \add_ln82_29_reg_1219_reg[7]_i_1_n_6 ;
  wire \add_ln82_29_reg_1219_reg[7]_i_1_n_7 ;
  wire [31:0]add_ln82_30_fu_759_p2;
  wire [31:0]add_ln82_30_reg_1290;
  wire \add_ln82_30_reg_1290[11]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[11]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[11]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[11]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[11]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[11]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[11]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[11]_i_9_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[15]_i_9_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[19]_i_9_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[23]_i_9_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[27]_i_9_n_4 ;
  wire \add_ln82_30_reg_1290[31]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[31]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[31]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[31]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[31]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[31]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[31]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[3]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[3]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[3]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[3]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[3]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[3]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[3]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_2_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_3_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_4_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_5_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_6_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_7_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_8_n_4 ;
  wire \add_ln82_30_reg_1290[7]_i_9_n_4 ;
  wire \add_ln82_30_reg_1290_reg[11]_i_1_n_4 ;
  wire \add_ln82_30_reg_1290_reg[11]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[11]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[11]_i_1_n_7 ;
  wire \add_ln82_30_reg_1290_reg[15]_i_1_n_4 ;
  wire \add_ln82_30_reg_1290_reg[15]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[15]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[15]_i_1_n_7 ;
  wire \add_ln82_30_reg_1290_reg[19]_i_1_n_4 ;
  wire \add_ln82_30_reg_1290_reg[19]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[19]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[19]_i_1_n_7 ;
  wire \add_ln82_30_reg_1290_reg[23]_i_1_n_4 ;
  wire \add_ln82_30_reg_1290_reg[23]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[23]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[23]_i_1_n_7 ;
  wire \add_ln82_30_reg_1290_reg[27]_i_1_n_4 ;
  wire \add_ln82_30_reg_1290_reg[27]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[27]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[27]_i_1_n_7 ;
  wire \add_ln82_30_reg_1290_reg[31]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[31]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[31]_i_1_n_7 ;
  wire \add_ln82_30_reg_1290_reg[3]_i_1_n_4 ;
  wire \add_ln82_30_reg_1290_reg[3]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[3]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[3]_i_1_n_7 ;
  wire \add_ln82_30_reg_1290_reg[7]_i_1_n_4 ;
  wire \add_ln82_30_reg_1290_reg[7]_i_1_n_5 ;
  wire \add_ln82_30_reg_1290_reg[7]_i_1_n_6 ;
  wire \add_ln82_30_reg_1290_reg[7]_i_1_n_7 ;
  wire [31:0]add_ln82_4_fu_929_p2;
  wire [31:0]add_ln82_4_reg_1377;
  wire [31:0]add_ln82_5_fu_970_p2;
  wire [31:0]add_ln82_5_reg_1388;
  wire [31:0]add_ln82_7_fu_887_p2;
  wire [31:0]add_ln82_7_reg_1350;
  wire [31:0]add_ln82_8_fu_852_p2;
  wire [31:0]add_ln82_8_reg_1334;
  wire [31:0]add_ln82_fu_1014_p2;
  wire [31:0]add_ln82_reg_1409;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2_n_4 ;
  wire \ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3_n_4 ;
  wire \ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30_n_5 ;
  wire \ap_CS_fsm_reg[82]_srl5___ap_CS_fsm_reg_r_35_n_4 ;
  wire \ap_CS_fsm_reg[83]_ap_CS_fsm_reg_r_36_n_4 ;
  wire ap_CS_fsm_reg_gate__0_n_4;
  wire ap_CS_fsm_reg_gate_n_4;
  wire \ap_CS_fsm_reg_n_4_[7] ;
  wire ap_CS_fsm_reg_r_0_n_4;
  wire ap_CS_fsm_reg_r_10_n_4;
  wire ap_CS_fsm_reg_r_11_n_4;
  wire ap_CS_fsm_reg_r_12_n_4;
  wire ap_CS_fsm_reg_r_13_n_4;
  wire ap_CS_fsm_reg_r_14_n_4;
  wire ap_CS_fsm_reg_r_15_n_4;
  wire ap_CS_fsm_reg_r_16_n_4;
  wire ap_CS_fsm_reg_r_17_n_4;
  wire ap_CS_fsm_reg_r_18_n_4;
  wire ap_CS_fsm_reg_r_19_n_4;
  wire ap_CS_fsm_reg_r_1_n_4;
  wire ap_CS_fsm_reg_r_20_n_4;
  wire ap_CS_fsm_reg_r_21_n_4;
  wire ap_CS_fsm_reg_r_22_n_4;
  wire ap_CS_fsm_reg_r_23_n_4;
  wire ap_CS_fsm_reg_r_24_n_4;
  wire ap_CS_fsm_reg_r_25_n_4;
  wire ap_CS_fsm_reg_r_26_n_4;
  wire ap_CS_fsm_reg_r_27_n_4;
  wire ap_CS_fsm_reg_r_28_n_4;
  wire ap_CS_fsm_reg_r_29_n_4;
  wire ap_CS_fsm_reg_r_2_n_4;
  wire ap_CS_fsm_reg_r_30_n_4;
  wire ap_CS_fsm_reg_r_31_n_4;
  wire ap_CS_fsm_reg_r_32_n_4;
  wire ap_CS_fsm_reg_r_33_n_4;
  wire ap_CS_fsm_reg_r_34_n_4;
  wire ap_CS_fsm_reg_r_35_n_4;
  wire ap_CS_fsm_reg_r_36_n_4;
  wire ap_CS_fsm_reg_r_3_n_4;
  wire ap_CS_fsm_reg_r_4_n_4;
  wire ap_CS_fsm_reg_r_5_n_4;
  wire ap_CS_fsm_reg_r_6_n_4;
  wire ap_CS_fsm_reg_r_7_n_4;
  wire ap_CS_fsm_reg_r_8_n_4;
  wire ap_CS_fsm_reg_r_9_n_4;
  wire ap_CS_fsm_reg_r_n_4;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state9;
  wire [46:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:1]coefs;
  wire [1:1]coefs_read_reg_1087;
  wire [31:16]dout__3;
  wire [30:16]dout__3_0;
  wire [31:30]dout__3_1;
  wire [31:30]dout__3_10;
  wire [30:16]dout__3_11;
  wire [31:30]dout__3_12;
  wire [30:16]dout__3_2;
  wire [31:16]dout__3_3;
  wire [31:16]dout__3_4;
  wire [30:16]dout__3_5;
  wire [31:30]dout__3_6;
  wire [30:16]dout__3_7;
  wire [31:30]dout__3_8;
  wire [30:16]dout__3_9;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BREADY;
  wire gmem_BVALID;
  wire [31:0]gmem_RDATA;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [61:0]gmem_addr_reg_1098;
  wire gmem_m_axi_U_n_117;
  wire gmem_m_axi_U_n_13;
  wire gmem_m_axi_U_n_14;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY;
  wire [61:0]grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_m_axi_gmem_AWADDR;
  wire [31:0]grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_m_axi_gmem_WDATA;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_15;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_16;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_8;
  wire i_fu_176;
  wire \i_fu_176[0]_i_11_n_4 ;
  wire [31:0]i_fu_176_reg;
  wire [31:0]i_load_1_reg_1419;
  wire [31:0]input_r_TDATA;
  wire [31:0]input_r_TDATA_int_regslice;
  wire [0:0]input_r_TDEST;
  wire input_r_TDEST_int_regslice;
  wire [0:0]input_r_TID;
  wire input_r_TID_int_regslice;
  wire [3:0]input_r_TKEEP;
  wire [3:0]input_r_TKEEP_int_regslice;
  wire [0:0]input_r_TLAST;
  wire input_r_TLAST_int_regslice;
  wire input_r_TREADY;
  wire input_r_TREADY_int_regslice;
  wire [3:0]input_r_TSTRB;
  wire [3:0]input_r_TSTRB_int_regslice;
  wire [0:0]input_r_TUSER;
  wire input_r_TUSER_int_regslice;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mul_32s_32s_32_1_1_U14_n_10;
  wire mul_32s_32s_32_1_1_U14_n_11;
  wire mul_32s_32s_32_1_1_U14_n_12;
  wire mul_32s_32s_32_1_1_U14_n_13;
  wire mul_32s_32s_32_1_1_U14_n_14;
  wire mul_32s_32s_32_1_1_U14_n_15;
  wire mul_32s_32s_32_1_1_U14_n_16;
  wire mul_32s_32s_32_1_1_U14_n_17;
  wire mul_32s_32s_32_1_1_U14_n_18;
  wire mul_32s_32s_32_1_1_U14_n_19;
  wire mul_32s_32s_32_1_1_U14_n_20;
  wire mul_32s_32s_32_1_1_U14_n_21;
  wire mul_32s_32s_32_1_1_U14_n_22;
  wire mul_32s_32s_32_1_1_U14_n_23;
  wire mul_32s_32s_32_1_1_U14_n_24;
  wire mul_32s_32s_32_1_1_U14_n_25;
  wire mul_32s_32s_32_1_1_U14_n_26;
  wire mul_32s_32s_32_1_1_U14_n_27;
  wire mul_32s_32s_32_1_1_U14_n_28;
  wire mul_32s_32s_32_1_1_U14_n_29;
  wire mul_32s_32s_32_1_1_U14_n_30;
  wire mul_32s_32s_32_1_1_U14_n_31;
  wire mul_32s_32s_32_1_1_U14_n_32;
  wire mul_32s_32s_32_1_1_U14_n_33;
  wire mul_32s_32s_32_1_1_U14_n_34;
  wire mul_32s_32s_32_1_1_U14_n_35;
  wire mul_32s_32s_32_1_1_U14_n_36;
  wire mul_32s_32s_32_1_1_U14_n_37;
  wire mul_32s_32s_32_1_1_U14_n_38;
  wire mul_32s_32s_32_1_1_U14_n_39;
  wire mul_32s_32s_32_1_1_U14_n_4;
  wire mul_32s_32s_32_1_1_U14_n_40;
  wire mul_32s_32s_32_1_1_U14_n_41;
  wire mul_32s_32s_32_1_1_U14_n_42;
  wire mul_32s_32s_32_1_1_U14_n_43;
  wire mul_32s_32s_32_1_1_U14_n_44;
  wire mul_32s_32s_32_1_1_U14_n_45;
  wire mul_32s_32s_32_1_1_U14_n_46;
  wire mul_32s_32s_32_1_1_U14_n_47;
  wire mul_32s_32s_32_1_1_U14_n_48;
  wire mul_32s_32s_32_1_1_U14_n_49;
  wire mul_32s_32s_32_1_1_U14_n_5;
  wire mul_32s_32s_32_1_1_U14_n_50;
  wire mul_32s_32s_32_1_1_U14_n_51;
  wire mul_32s_32s_32_1_1_U14_n_52;
  wire mul_32s_32s_32_1_1_U14_n_53;
  wire mul_32s_32s_32_1_1_U14_n_54;
  wire mul_32s_32s_32_1_1_U14_n_55;
  wire mul_32s_32s_32_1_1_U14_n_56;
  wire mul_32s_32s_32_1_1_U14_n_57;
  wire mul_32s_32s_32_1_1_U14_n_58;
  wire mul_32s_32s_32_1_1_U14_n_59;
  wire mul_32s_32s_32_1_1_U14_n_6;
  wire mul_32s_32s_32_1_1_U14_n_60;
  wire mul_32s_32s_32_1_1_U14_n_61;
  wire mul_32s_32s_32_1_1_U14_n_62;
  wire mul_32s_32s_32_1_1_U14_n_63;
  wire mul_32s_32s_32_1_1_U14_n_64;
  wire mul_32s_32s_32_1_1_U14_n_65;
  wire mul_32s_32s_32_1_1_U14_n_66;
  wire mul_32s_32s_32_1_1_U14_n_67;
  wire mul_32s_32s_32_1_1_U14_n_68;
  wire mul_32s_32s_32_1_1_U14_n_7;
  wire mul_32s_32s_32_1_1_U14_n_8;
  wire mul_32s_32s_32_1_1_U14_n_9;
  wire mul_32s_32s_32_1_1_U15_n_10;
  wire mul_32s_32s_32_1_1_U15_n_11;
  wire mul_32s_32s_32_1_1_U15_n_12;
  wire mul_32s_32s_32_1_1_U15_n_13;
  wire mul_32s_32s_32_1_1_U15_n_14;
  wire mul_32s_32s_32_1_1_U15_n_15;
  wire mul_32s_32s_32_1_1_U15_n_16;
  wire mul_32s_32s_32_1_1_U15_n_17;
  wire mul_32s_32s_32_1_1_U15_n_18;
  wire mul_32s_32s_32_1_1_U15_n_19;
  wire mul_32s_32s_32_1_1_U15_n_4;
  wire mul_32s_32s_32_1_1_U15_n_5;
  wire mul_32s_32s_32_1_1_U15_n_6;
  wire mul_32s_32s_32_1_1_U15_n_7;
  wire mul_32s_32s_32_1_1_U15_n_8;
  wire mul_32s_32s_32_1_1_U15_n_9;
  wire mul_32s_32s_32_1_1_U16_n_10;
  wire mul_32s_32s_32_1_1_U16_n_11;
  wire mul_32s_32s_32_1_1_U16_n_12;
  wire mul_32s_32s_32_1_1_U16_n_13;
  wire mul_32s_32s_32_1_1_U16_n_14;
  wire mul_32s_32s_32_1_1_U16_n_15;
  wire mul_32s_32s_32_1_1_U16_n_16;
  wire mul_32s_32s_32_1_1_U16_n_17;
  wire mul_32s_32s_32_1_1_U16_n_18;
  wire mul_32s_32s_32_1_1_U16_n_19;
  wire mul_32s_32s_32_1_1_U16_n_20;
  wire mul_32s_32s_32_1_1_U16_n_36;
  wire mul_32s_32s_32_1_1_U16_n_5;
  wire mul_32s_32s_32_1_1_U16_n_6;
  wire mul_32s_32s_32_1_1_U16_n_7;
  wire mul_32s_32s_32_1_1_U16_n_8;
  wire mul_32s_32s_32_1_1_U16_n_9;
  wire mul_32s_32s_32_1_1_U18_n_10;
  wire mul_32s_32s_32_1_1_U18_n_11;
  wire mul_32s_32s_32_1_1_U18_n_12;
  wire mul_32s_32s_32_1_1_U18_n_13;
  wire mul_32s_32s_32_1_1_U18_n_14;
  wire mul_32s_32s_32_1_1_U18_n_15;
  wire mul_32s_32s_32_1_1_U18_n_16;
  wire mul_32s_32s_32_1_1_U18_n_17;
  wire mul_32s_32s_32_1_1_U18_n_18;
  wire mul_32s_32s_32_1_1_U18_n_19;
  wire mul_32s_32s_32_1_1_U18_n_20;
  wire mul_32s_32s_32_1_1_U18_n_21;
  wire mul_32s_32s_32_1_1_U18_n_22;
  wire mul_32s_32s_32_1_1_U18_n_23;
  wire mul_32s_32s_32_1_1_U18_n_24;
  wire mul_32s_32s_32_1_1_U18_n_25;
  wire mul_32s_32s_32_1_1_U18_n_26;
  wire mul_32s_32s_32_1_1_U18_n_27;
  wire mul_32s_32s_32_1_1_U18_n_28;
  wire mul_32s_32s_32_1_1_U18_n_29;
  wire mul_32s_32s_32_1_1_U18_n_30;
  wire mul_32s_32s_32_1_1_U18_n_31;
  wire mul_32s_32s_32_1_1_U18_n_32;
  wire mul_32s_32s_32_1_1_U18_n_33;
  wire mul_32s_32s_32_1_1_U18_n_34;
  wire mul_32s_32s_32_1_1_U18_n_35;
  wire mul_32s_32s_32_1_1_U18_n_36;
  wire mul_32s_32s_32_1_1_U18_n_37;
  wire mul_32s_32s_32_1_1_U18_n_38;
  wire mul_32s_32s_32_1_1_U18_n_39;
  wire mul_32s_32s_32_1_1_U18_n_4;
  wire mul_32s_32s_32_1_1_U18_n_40;
  wire mul_32s_32s_32_1_1_U18_n_41;
  wire mul_32s_32s_32_1_1_U18_n_42;
  wire mul_32s_32s_32_1_1_U18_n_43;
  wire mul_32s_32s_32_1_1_U18_n_44;
  wire mul_32s_32s_32_1_1_U18_n_45;
  wire mul_32s_32s_32_1_1_U18_n_46;
  wire mul_32s_32s_32_1_1_U18_n_47;
  wire mul_32s_32s_32_1_1_U18_n_48;
  wire mul_32s_32s_32_1_1_U18_n_49;
  wire mul_32s_32s_32_1_1_U18_n_5;
  wire mul_32s_32s_32_1_1_U18_n_50;
  wire mul_32s_32s_32_1_1_U18_n_51;
  wire mul_32s_32s_32_1_1_U18_n_52;
  wire mul_32s_32s_32_1_1_U18_n_53;
  wire mul_32s_32s_32_1_1_U18_n_54;
  wire mul_32s_32s_32_1_1_U18_n_55;
  wire mul_32s_32s_32_1_1_U18_n_56;
  wire mul_32s_32s_32_1_1_U18_n_57;
  wire mul_32s_32s_32_1_1_U18_n_58;
  wire mul_32s_32s_32_1_1_U18_n_59;
  wire mul_32s_32s_32_1_1_U18_n_6;
  wire mul_32s_32s_32_1_1_U18_n_60;
  wire mul_32s_32s_32_1_1_U18_n_61;
  wire mul_32s_32s_32_1_1_U18_n_62;
  wire mul_32s_32s_32_1_1_U18_n_63;
  wire mul_32s_32s_32_1_1_U18_n_64;
  wire mul_32s_32s_32_1_1_U18_n_65;
  wire mul_32s_32s_32_1_1_U18_n_66;
  wire mul_32s_32s_32_1_1_U18_n_67;
  wire mul_32s_32s_32_1_1_U18_n_68;
  wire mul_32s_32s_32_1_1_U18_n_7;
  wire mul_32s_32s_32_1_1_U18_n_8;
  wire mul_32s_32s_32_1_1_U18_n_9;
  wire mul_32s_32s_32_1_1_U19_n_35;
  wire mul_32s_32s_32_1_1_U19_n_36;
  wire mul_32s_32s_32_1_1_U19_n_37;
  wire mul_32s_32s_32_1_1_U19_n_38;
  wire mul_32s_32s_32_1_1_U21_n_10;
  wire mul_32s_32s_32_1_1_U21_n_11;
  wire mul_32s_32s_32_1_1_U21_n_12;
  wire mul_32s_32s_32_1_1_U21_n_13;
  wire mul_32s_32s_32_1_1_U21_n_14;
  wire mul_32s_32s_32_1_1_U21_n_15;
  wire mul_32s_32s_32_1_1_U21_n_16;
  wire mul_32s_32s_32_1_1_U21_n_17;
  wire mul_32s_32s_32_1_1_U21_n_18;
  wire mul_32s_32s_32_1_1_U21_n_19;
  wire mul_32s_32s_32_1_1_U21_n_4;
  wire mul_32s_32s_32_1_1_U21_n_5;
  wire mul_32s_32s_32_1_1_U21_n_6;
  wire mul_32s_32s_32_1_1_U21_n_7;
  wire mul_32s_32s_32_1_1_U21_n_8;
  wire mul_32s_32s_32_1_1_U21_n_9;
  wire mul_32s_32s_32_1_1_U22_n_10;
  wire mul_32s_32s_32_1_1_U22_n_11;
  wire mul_32s_32s_32_1_1_U22_n_12;
  wire mul_32s_32s_32_1_1_U22_n_13;
  wire mul_32s_32s_32_1_1_U22_n_14;
  wire mul_32s_32s_32_1_1_U22_n_15;
  wire mul_32s_32s_32_1_1_U22_n_16;
  wire mul_32s_32s_32_1_1_U22_n_17;
  wire mul_32s_32s_32_1_1_U22_n_18;
  wire mul_32s_32s_32_1_1_U22_n_19;
  wire mul_32s_32s_32_1_1_U22_n_20;
  wire mul_32s_32s_32_1_1_U22_n_21;
  wire mul_32s_32s_32_1_1_U22_n_22;
  wire mul_32s_32s_32_1_1_U22_n_23;
  wire mul_32s_32s_32_1_1_U22_n_24;
  wire mul_32s_32s_32_1_1_U22_n_25;
  wire mul_32s_32s_32_1_1_U22_n_26;
  wire mul_32s_32s_32_1_1_U22_n_27;
  wire mul_32s_32s_32_1_1_U22_n_28;
  wire mul_32s_32s_32_1_1_U22_n_29;
  wire mul_32s_32s_32_1_1_U22_n_30;
  wire mul_32s_32s_32_1_1_U22_n_31;
  wire mul_32s_32s_32_1_1_U22_n_32;
  wire mul_32s_32s_32_1_1_U22_n_33;
  wire mul_32s_32s_32_1_1_U22_n_34;
  wire mul_32s_32s_32_1_1_U22_n_35;
  wire mul_32s_32s_32_1_1_U22_n_36;
  wire mul_32s_32s_32_1_1_U22_n_37;
  wire mul_32s_32s_32_1_1_U22_n_38;
  wire mul_32s_32s_32_1_1_U22_n_39;
  wire mul_32s_32s_32_1_1_U22_n_4;
  wire mul_32s_32s_32_1_1_U22_n_40;
  wire mul_32s_32s_32_1_1_U22_n_41;
  wire mul_32s_32s_32_1_1_U22_n_42;
  wire mul_32s_32s_32_1_1_U22_n_43;
  wire mul_32s_32s_32_1_1_U22_n_44;
  wire mul_32s_32s_32_1_1_U22_n_45;
  wire mul_32s_32s_32_1_1_U22_n_46;
  wire mul_32s_32s_32_1_1_U22_n_47;
  wire mul_32s_32s_32_1_1_U22_n_48;
  wire mul_32s_32s_32_1_1_U22_n_49;
  wire mul_32s_32s_32_1_1_U22_n_5;
  wire mul_32s_32s_32_1_1_U22_n_50;
  wire mul_32s_32s_32_1_1_U22_n_51;
  wire mul_32s_32s_32_1_1_U22_n_52;
  wire mul_32s_32s_32_1_1_U22_n_53;
  wire mul_32s_32s_32_1_1_U22_n_54;
  wire mul_32s_32s_32_1_1_U22_n_55;
  wire mul_32s_32s_32_1_1_U22_n_56;
  wire mul_32s_32s_32_1_1_U22_n_57;
  wire mul_32s_32s_32_1_1_U22_n_58;
  wire mul_32s_32s_32_1_1_U22_n_59;
  wire mul_32s_32s_32_1_1_U22_n_6;
  wire mul_32s_32s_32_1_1_U22_n_60;
  wire mul_32s_32s_32_1_1_U22_n_61;
  wire mul_32s_32s_32_1_1_U22_n_62;
  wire mul_32s_32s_32_1_1_U22_n_63;
  wire mul_32s_32s_32_1_1_U22_n_64;
  wire mul_32s_32s_32_1_1_U22_n_65;
  wire mul_32s_32s_32_1_1_U22_n_66;
  wire mul_32s_32s_32_1_1_U22_n_67;
  wire mul_32s_32s_32_1_1_U22_n_68;
  wire mul_32s_32s_32_1_1_U22_n_7;
  wire mul_32s_32s_32_1_1_U22_n_8;
  wire mul_32s_32s_32_1_1_U22_n_9;
  wire mul_32s_32s_32_1_1_U25_n_10;
  wire mul_32s_32s_32_1_1_U25_n_11;
  wire mul_32s_32s_32_1_1_U25_n_12;
  wire mul_32s_32s_32_1_1_U25_n_13;
  wire mul_32s_32s_32_1_1_U25_n_14;
  wire mul_32s_32s_32_1_1_U25_n_15;
  wire mul_32s_32s_32_1_1_U25_n_16;
  wire mul_32s_32s_32_1_1_U25_n_17;
  wire mul_32s_32s_32_1_1_U25_n_18;
  wire mul_32s_32s_32_1_1_U25_n_19;
  wire mul_32s_32s_32_1_1_U25_n_4;
  wire mul_32s_32s_32_1_1_U25_n_5;
  wire mul_32s_32s_32_1_1_U25_n_6;
  wire mul_32s_32s_32_1_1_U25_n_7;
  wire mul_32s_32s_32_1_1_U25_n_8;
  wire mul_32s_32s_32_1_1_U25_n_9;
  wire mul_32s_32s_32_1_1_U26_n_10;
  wire mul_32s_32s_32_1_1_U26_n_11;
  wire mul_32s_32s_32_1_1_U26_n_12;
  wire mul_32s_32s_32_1_1_U26_n_13;
  wire mul_32s_32s_32_1_1_U26_n_14;
  wire mul_32s_32s_32_1_1_U26_n_15;
  wire mul_32s_32s_32_1_1_U26_n_16;
  wire mul_32s_32s_32_1_1_U26_n_17;
  wire mul_32s_32s_32_1_1_U26_n_18;
  wire mul_32s_32s_32_1_1_U26_n_19;
  wire mul_32s_32s_32_1_1_U26_n_35;
  wire mul_32s_32s_32_1_1_U26_n_4;
  wire mul_32s_32s_32_1_1_U26_n_5;
  wire mul_32s_32s_32_1_1_U26_n_6;
  wire mul_32s_32s_32_1_1_U26_n_7;
  wire mul_32s_32s_32_1_1_U26_n_8;
  wire mul_32s_32s_32_1_1_U26_n_9;
  wire mul_32s_32s_32_1_1_U28_n_10;
  wire mul_32s_32s_32_1_1_U28_n_11;
  wire mul_32s_32s_32_1_1_U28_n_12;
  wire mul_32s_32s_32_1_1_U28_n_13;
  wire mul_32s_32s_32_1_1_U28_n_14;
  wire mul_32s_32s_32_1_1_U28_n_15;
  wire mul_32s_32s_32_1_1_U28_n_16;
  wire mul_32s_32s_32_1_1_U28_n_17;
  wire mul_32s_32s_32_1_1_U28_n_18;
  wire mul_32s_32s_32_1_1_U28_n_19;
  wire mul_32s_32s_32_1_1_U28_n_20;
  wire mul_32s_32s_32_1_1_U28_n_21;
  wire mul_32s_32s_32_1_1_U28_n_22;
  wire mul_32s_32s_32_1_1_U28_n_23;
  wire mul_32s_32s_32_1_1_U28_n_24;
  wire mul_32s_32s_32_1_1_U28_n_25;
  wire mul_32s_32s_32_1_1_U28_n_26;
  wire mul_32s_32s_32_1_1_U28_n_27;
  wire mul_32s_32s_32_1_1_U28_n_28;
  wire mul_32s_32s_32_1_1_U28_n_29;
  wire mul_32s_32s_32_1_1_U28_n_30;
  wire mul_32s_32s_32_1_1_U28_n_31;
  wire mul_32s_32s_32_1_1_U28_n_32;
  wire mul_32s_32s_32_1_1_U28_n_33;
  wire mul_32s_32s_32_1_1_U28_n_34;
  wire mul_32s_32s_32_1_1_U28_n_35;
  wire mul_32s_32s_32_1_1_U28_n_36;
  wire mul_32s_32s_32_1_1_U28_n_37;
  wire mul_32s_32s_32_1_1_U28_n_38;
  wire mul_32s_32s_32_1_1_U28_n_39;
  wire mul_32s_32s_32_1_1_U28_n_4;
  wire mul_32s_32s_32_1_1_U28_n_40;
  wire mul_32s_32s_32_1_1_U28_n_41;
  wire mul_32s_32s_32_1_1_U28_n_42;
  wire mul_32s_32s_32_1_1_U28_n_43;
  wire mul_32s_32s_32_1_1_U28_n_44;
  wire mul_32s_32s_32_1_1_U28_n_45;
  wire mul_32s_32s_32_1_1_U28_n_46;
  wire mul_32s_32s_32_1_1_U28_n_47;
  wire mul_32s_32s_32_1_1_U28_n_48;
  wire mul_32s_32s_32_1_1_U28_n_49;
  wire mul_32s_32s_32_1_1_U28_n_5;
  wire mul_32s_32s_32_1_1_U28_n_50;
  wire mul_32s_32s_32_1_1_U28_n_51;
  wire mul_32s_32s_32_1_1_U28_n_52;
  wire mul_32s_32s_32_1_1_U28_n_53;
  wire mul_32s_32s_32_1_1_U28_n_54;
  wire mul_32s_32s_32_1_1_U28_n_55;
  wire mul_32s_32s_32_1_1_U28_n_56;
  wire mul_32s_32s_32_1_1_U28_n_57;
  wire mul_32s_32s_32_1_1_U28_n_58;
  wire mul_32s_32s_32_1_1_U28_n_59;
  wire mul_32s_32s_32_1_1_U28_n_6;
  wire mul_32s_32s_32_1_1_U28_n_60;
  wire mul_32s_32s_32_1_1_U28_n_61;
  wire mul_32s_32s_32_1_1_U28_n_62;
  wire mul_32s_32s_32_1_1_U28_n_63;
  wire mul_32s_32s_32_1_1_U28_n_64;
  wire mul_32s_32s_32_1_1_U28_n_65;
  wire mul_32s_32s_32_1_1_U28_n_66;
  wire mul_32s_32s_32_1_1_U28_n_67;
  wire mul_32s_32s_32_1_1_U28_n_68;
  wire mul_32s_32s_32_1_1_U28_n_7;
  wire mul_32s_32s_32_1_1_U28_n_8;
  wire mul_32s_32s_32_1_1_U28_n_9;
  wire mul_32s_32s_32_1_1_U30_n_10;
  wire mul_32s_32s_32_1_1_U30_n_11;
  wire mul_32s_32s_32_1_1_U30_n_12;
  wire mul_32s_32s_32_1_1_U30_n_13;
  wire mul_32s_32s_32_1_1_U30_n_14;
  wire mul_32s_32s_32_1_1_U30_n_15;
  wire mul_32s_32s_32_1_1_U30_n_16;
  wire mul_32s_32s_32_1_1_U30_n_17;
  wire mul_32s_32s_32_1_1_U30_n_18;
  wire mul_32s_32s_32_1_1_U30_n_19;
  wire mul_32s_32s_32_1_1_U30_n_35;
  wire mul_32s_32s_32_1_1_U30_n_4;
  wire mul_32s_32s_32_1_1_U30_n_5;
  wire mul_32s_32s_32_1_1_U30_n_6;
  wire mul_32s_32s_32_1_1_U30_n_7;
  wire mul_32s_32s_32_1_1_U30_n_8;
  wire mul_32s_32s_32_1_1_U30_n_9;
  wire mul_32s_32s_32_1_1_U32_n_10;
  wire mul_32s_32s_32_1_1_U32_n_11;
  wire mul_32s_32s_32_1_1_U32_n_12;
  wire mul_32s_32s_32_1_1_U32_n_13;
  wire mul_32s_32s_32_1_1_U32_n_14;
  wire mul_32s_32s_32_1_1_U32_n_15;
  wire mul_32s_32s_32_1_1_U32_n_16;
  wire mul_32s_32s_32_1_1_U32_n_17;
  wire mul_32s_32s_32_1_1_U32_n_18;
  wire mul_32s_32s_32_1_1_U32_n_19;
  wire mul_32s_32s_32_1_1_U32_n_20;
  wire mul_32s_32s_32_1_1_U32_n_21;
  wire mul_32s_32s_32_1_1_U32_n_22;
  wire mul_32s_32s_32_1_1_U32_n_23;
  wire mul_32s_32s_32_1_1_U32_n_24;
  wire mul_32s_32s_32_1_1_U32_n_25;
  wire mul_32s_32s_32_1_1_U32_n_26;
  wire mul_32s_32s_32_1_1_U32_n_27;
  wire mul_32s_32s_32_1_1_U32_n_28;
  wire mul_32s_32s_32_1_1_U32_n_29;
  wire mul_32s_32s_32_1_1_U32_n_30;
  wire mul_32s_32s_32_1_1_U32_n_31;
  wire mul_32s_32s_32_1_1_U32_n_32;
  wire mul_32s_32s_32_1_1_U32_n_33;
  wire mul_32s_32s_32_1_1_U32_n_34;
  wire mul_32s_32s_32_1_1_U32_n_35;
  wire mul_32s_32s_32_1_1_U32_n_36;
  wire mul_32s_32s_32_1_1_U32_n_37;
  wire mul_32s_32s_32_1_1_U32_n_38;
  wire mul_32s_32s_32_1_1_U32_n_39;
  wire mul_32s_32s_32_1_1_U32_n_4;
  wire mul_32s_32s_32_1_1_U32_n_40;
  wire mul_32s_32s_32_1_1_U32_n_41;
  wire mul_32s_32s_32_1_1_U32_n_42;
  wire mul_32s_32s_32_1_1_U32_n_43;
  wire mul_32s_32s_32_1_1_U32_n_44;
  wire mul_32s_32s_32_1_1_U32_n_45;
  wire mul_32s_32s_32_1_1_U32_n_46;
  wire mul_32s_32s_32_1_1_U32_n_47;
  wire mul_32s_32s_32_1_1_U32_n_48;
  wire mul_32s_32s_32_1_1_U32_n_49;
  wire mul_32s_32s_32_1_1_U32_n_5;
  wire mul_32s_32s_32_1_1_U32_n_50;
  wire mul_32s_32s_32_1_1_U32_n_51;
  wire mul_32s_32s_32_1_1_U32_n_52;
  wire mul_32s_32s_32_1_1_U32_n_53;
  wire mul_32s_32s_32_1_1_U32_n_54;
  wire mul_32s_32s_32_1_1_U32_n_55;
  wire mul_32s_32s_32_1_1_U32_n_56;
  wire mul_32s_32s_32_1_1_U32_n_57;
  wire mul_32s_32s_32_1_1_U32_n_58;
  wire mul_32s_32s_32_1_1_U32_n_59;
  wire mul_32s_32s_32_1_1_U32_n_6;
  wire mul_32s_32s_32_1_1_U32_n_60;
  wire mul_32s_32s_32_1_1_U32_n_61;
  wire mul_32s_32s_32_1_1_U32_n_62;
  wire mul_32s_32s_32_1_1_U32_n_63;
  wire mul_32s_32s_32_1_1_U32_n_64;
  wire mul_32s_32s_32_1_1_U32_n_65;
  wire mul_32s_32s_32_1_1_U32_n_66;
  wire mul_32s_32s_32_1_1_U32_n_67;
  wire mul_32s_32s_32_1_1_U32_n_68;
  wire mul_32s_32s_32_1_1_U32_n_7;
  wire mul_32s_32s_32_1_1_U32_n_8;
  wire mul_32s_32s_32_1_1_U32_n_9;
  wire mul_32s_32s_32_1_1_U34_n_10;
  wire mul_32s_32s_32_1_1_U34_n_11;
  wire mul_32s_32s_32_1_1_U34_n_12;
  wire mul_32s_32s_32_1_1_U34_n_13;
  wire mul_32s_32s_32_1_1_U34_n_14;
  wire mul_32s_32s_32_1_1_U34_n_15;
  wire mul_32s_32s_32_1_1_U34_n_16;
  wire mul_32s_32s_32_1_1_U34_n_17;
  wire mul_32s_32s_32_1_1_U34_n_18;
  wire mul_32s_32s_32_1_1_U34_n_19;
  wire mul_32s_32s_32_1_1_U34_n_35;
  wire mul_32s_32s_32_1_1_U34_n_4;
  wire mul_32s_32s_32_1_1_U34_n_5;
  wire mul_32s_32s_32_1_1_U34_n_6;
  wire mul_32s_32s_32_1_1_U34_n_7;
  wire mul_32s_32s_32_1_1_U34_n_8;
  wire mul_32s_32s_32_1_1_U34_n_9;
  wire mul_32s_32s_32_1_1_U36_n_10;
  wire mul_32s_32s_32_1_1_U36_n_11;
  wire mul_32s_32s_32_1_1_U36_n_12;
  wire mul_32s_32s_32_1_1_U36_n_13;
  wire mul_32s_32s_32_1_1_U36_n_14;
  wire mul_32s_32s_32_1_1_U36_n_15;
  wire mul_32s_32s_32_1_1_U36_n_16;
  wire mul_32s_32s_32_1_1_U36_n_17;
  wire mul_32s_32s_32_1_1_U36_n_18;
  wire mul_32s_32s_32_1_1_U36_n_19;
  wire mul_32s_32s_32_1_1_U36_n_20;
  wire mul_32s_32s_32_1_1_U36_n_21;
  wire mul_32s_32s_32_1_1_U36_n_22;
  wire mul_32s_32s_32_1_1_U36_n_23;
  wire mul_32s_32s_32_1_1_U36_n_24;
  wire mul_32s_32s_32_1_1_U36_n_25;
  wire mul_32s_32s_32_1_1_U36_n_26;
  wire mul_32s_32s_32_1_1_U36_n_27;
  wire mul_32s_32s_32_1_1_U36_n_28;
  wire mul_32s_32s_32_1_1_U36_n_29;
  wire mul_32s_32s_32_1_1_U36_n_30;
  wire mul_32s_32s_32_1_1_U36_n_31;
  wire mul_32s_32s_32_1_1_U36_n_32;
  wire mul_32s_32s_32_1_1_U36_n_33;
  wire mul_32s_32s_32_1_1_U36_n_34;
  wire mul_32s_32s_32_1_1_U36_n_35;
  wire mul_32s_32s_32_1_1_U36_n_36;
  wire mul_32s_32s_32_1_1_U36_n_37;
  wire mul_32s_32s_32_1_1_U36_n_38;
  wire mul_32s_32s_32_1_1_U36_n_39;
  wire mul_32s_32s_32_1_1_U36_n_4;
  wire mul_32s_32s_32_1_1_U36_n_40;
  wire mul_32s_32s_32_1_1_U36_n_41;
  wire mul_32s_32s_32_1_1_U36_n_42;
  wire mul_32s_32s_32_1_1_U36_n_43;
  wire mul_32s_32s_32_1_1_U36_n_44;
  wire mul_32s_32s_32_1_1_U36_n_45;
  wire mul_32s_32s_32_1_1_U36_n_46;
  wire mul_32s_32s_32_1_1_U36_n_47;
  wire mul_32s_32s_32_1_1_U36_n_48;
  wire mul_32s_32s_32_1_1_U36_n_49;
  wire mul_32s_32s_32_1_1_U36_n_5;
  wire mul_32s_32s_32_1_1_U36_n_50;
  wire mul_32s_32s_32_1_1_U36_n_51;
  wire mul_32s_32s_32_1_1_U36_n_52;
  wire mul_32s_32s_32_1_1_U36_n_53;
  wire mul_32s_32s_32_1_1_U36_n_54;
  wire mul_32s_32s_32_1_1_U36_n_55;
  wire mul_32s_32s_32_1_1_U36_n_56;
  wire mul_32s_32s_32_1_1_U36_n_57;
  wire mul_32s_32s_32_1_1_U36_n_58;
  wire mul_32s_32s_32_1_1_U36_n_59;
  wire mul_32s_32s_32_1_1_U36_n_6;
  wire mul_32s_32s_32_1_1_U36_n_60;
  wire mul_32s_32s_32_1_1_U36_n_61;
  wire mul_32s_32s_32_1_1_U36_n_62;
  wire mul_32s_32s_32_1_1_U36_n_63;
  wire mul_32s_32s_32_1_1_U36_n_64;
  wire mul_32s_32s_32_1_1_U36_n_65;
  wire mul_32s_32s_32_1_1_U36_n_66;
  wire mul_32s_32s_32_1_1_U36_n_67;
  wire mul_32s_32s_32_1_1_U36_n_68;
  wire mul_32s_32s_32_1_1_U36_n_7;
  wire mul_32s_32s_32_1_1_U36_n_8;
  wire mul_32s_32s_32_1_1_U36_n_9;
  wire mul_32s_32s_32_1_1_U38_n_10;
  wire mul_32s_32s_32_1_1_U38_n_11;
  wire mul_32s_32s_32_1_1_U38_n_12;
  wire mul_32s_32s_32_1_1_U38_n_13;
  wire mul_32s_32s_32_1_1_U38_n_14;
  wire mul_32s_32s_32_1_1_U38_n_15;
  wire mul_32s_32s_32_1_1_U38_n_16;
  wire mul_32s_32s_32_1_1_U38_n_17;
  wire mul_32s_32s_32_1_1_U38_n_18;
  wire mul_32s_32s_32_1_1_U38_n_19;
  wire mul_32s_32s_32_1_1_U38_n_20;
  wire mul_32s_32s_32_1_1_U38_n_21;
  wire mul_32s_32s_32_1_1_U38_n_22;
  wire mul_32s_32s_32_1_1_U38_n_23;
  wire mul_32s_32s_32_1_1_U38_n_24;
  wire mul_32s_32s_32_1_1_U38_n_25;
  wire mul_32s_32s_32_1_1_U38_n_26;
  wire mul_32s_32s_32_1_1_U38_n_27;
  wire mul_32s_32s_32_1_1_U38_n_28;
  wire mul_32s_32s_32_1_1_U38_n_29;
  wire mul_32s_32s_32_1_1_U38_n_30;
  wire mul_32s_32s_32_1_1_U38_n_31;
  wire mul_32s_32s_32_1_1_U38_n_32;
  wire mul_32s_32s_32_1_1_U38_n_33;
  wire mul_32s_32s_32_1_1_U38_n_34;
  wire mul_32s_32s_32_1_1_U38_n_35;
  wire mul_32s_32s_32_1_1_U38_n_36;
  wire mul_32s_32s_32_1_1_U38_n_37;
  wire mul_32s_32s_32_1_1_U38_n_38;
  wire mul_32s_32s_32_1_1_U38_n_39;
  wire mul_32s_32s_32_1_1_U38_n_4;
  wire mul_32s_32s_32_1_1_U38_n_40;
  wire mul_32s_32s_32_1_1_U38_n_41;
  wire mul_32s_32s_32_1_1_U38_n_42;
  wire mul_32s_32s_32_1_1_U38_n_43;
  wire mul_32s_32s_32_1_1_U38_n_44;
  wire mul_32s_32s_32_1_1_U38_n_45;
  wire mul_32s_32s_32_1_1_U38_n_46;
  wire mul_32s_32s_32_1_1_U38_n_47;
  wire mul_32s_32s_32_1_1_U38_n_48;
  wire mul_32s_32s_32_1_1_U38_n_49;
  wire mul_32s_32s_32_1_1_U38_n_5;
  wire mul_32s_32s_32_1_1_U38_n_50;
  wire mul_32s_32s_32_1_1_U38_n_51;
  wire mul_32s_32s_32_1_1_U38_n_52;
  wire mul_32s_32s_32_1_1_U38_n_53;
  wire mul_32s_32s_32_1_1_U38_n_54;
  wire mul_32s_32s_32_1_1_U38_n_55;
  wire mul_32s_32s_32_1_1_U38_n_56;
  wire mul_32s_32s_32_1_1_U38_n_57;
  wire mul_32s_32s_32_1_1_U38_n_58;
  wire mul_32s_32s_32_1_1_U38_n_59;
  wire mul_32s_32s_32_1_1_U38_n_6;
  wire mul_32s_32s_32_1_1_U38_n_60;
  wire mul_32s_32s_32_1_1_U38_n_61;
  wire mul_32s_32s_32_1_1_U38_n_62;
  wire mul_32s_32s_32_1_1_U38_n_63;
  wire mul_32s_32s_32_1_1_U38_n_64;
  wire mul_32s_32s_32_1_1_U38_n_65;
  wire mul_32s_32s_32_1_1_U38_n_66;
  wire mul_32s_32s_32_1_1_U38_n_67;
  wire mul_32s_32s_32_1_1_U38_n_68;
  wire mul_32s_32s_32_1_1_U38_n_7;
  wire mul_32s_32s_32_1_1_U38_n_8;
  wire mul_32s_32s_32_1_1_U38_n_9;
  wire mul_32s_32s_32_1_1_U40_n_10;
  wire mul_32s_32s_32_1_1_U40_n_11;
  wire mul_32s_32s_32_1_1_U40_n_12;
  wire mul_32s_32s_32_1_1_U40_n_13;
  wire mul_32s_32s_32_1_1_U40_n_14;
  wire mul_32s_32s_32_1_1_U40_n_15;
  wire mul_32s_32s_32_1_1_U40_n_16;
  wire mul_32s_32s_32_1_1_U40_n_17;
  wire mul_32s_32s_32_1_1_U40_n_18;
  wire mul_32s_32s_32_1_1_U40_n_19;
  wire mul_32s_32s_32_1_1_U40_n_20;
  wire mul_32s_32s_32_1_1_U40_n_21;
  wire mul_32s_32s_32_1_1_U40_n_22;
  wire mul_32s_32s_32_1_1_U40_n_23;
  wire mul_32s_32s_32_1_1_U40_n_24;
  wire mul_32s_32s_32_1_1_U40_n_25;
  wire mul_32s_32s_32_1_1_U40_n_26;
  wire mul_32s_32s_32_1_1_U40_n_27;
  wire mul_32s_32s_32_1_1_U40_n_28;
  wire mul_32s_32s_32_1_1_U40_n_29;
  wire mul_32s_32s_32_1_1_U40_n_30;
  wire mul_32s_32s_32_1_1_U40_n_31;
  wire mul_32s_32s_32_1_1_U40_n_32;
  wire mul_32s_32s_32_1_1_U40_n_33;
  wire mul_32s_32s_32_1_1_U40_n_34;
  wire mul_32s_32s_32_1_1_U40_n_35;
  wire mul_32s_32s_32_1_1_U40_n_36;
  wire mul_32s_32s_32_1_1_U40_n_37;
  wire mul_32s_32s_32_1_1_U40_n_38;
  wire mul_32s_32s_32_1_1_U40_n_39;
  wire mul_32s_32s_32_1_1_U40_n_4;
  wire mul_32s_32s_32_1_1_U40_n_40;
  wire mul_32s_32s_32_1_1_U40_n_41;
  wire mul_32s_32s_32_1_1_U40_n_42;
  wire mul_32s_32s_32_1_1_U40_n_43;
  wire mul_32s_32s_32_1_1_U40_n_44;
  wire mul_32s_32s_32_1_1_U40_n_45;
  wire mul_32s_32s_32_1_1_U40_n_46;
  wire mul_32s_32s_32_1_1_U40_n_47;
  wire mul_32s_32s_32_1_1_U40_n_48;
  wire mul_32s_32s_32_1_1_U40_n_49;
  wire mul_32s_32s_32_1_1_U40_n_5;
  wire mul_32s_32s_32_1_1_U40_n_50;
  wire mul_32s_32s_32_1_1_U40_n_51;
  wire mul_32s_32s_32_1_1_U40_n_52;
  wire mul_32s_32s_32_1_1_U40_n_53;
  wire mul_32s_32s_32_1_1_U40_n_54;
  wire mul_32s_32s_32_1_1_U40_n_55;
  wire mul_32s_32s_32_1_1_U40_n_56;
  wire mul_32s_32s_32_1_1_U40_n_57;
  wire mul_32s_32s_32_1_1_U40_n_58;
  wire mul_32s_32s_32_1_1_U40_n_59;
  wire mul_32s_32s_32_1_1_U40_n_6;
  wire mul_32s_32s_32_1_1_U40_n_60;
  wire mul_32s_32s_32_1_1_U40_n_61;
  wire mul_32s_32s_32_1_1_U40_n_62;
  wire mul_32s_32s_32_1_1_U40_n_63;
  wire mul_32s_32s_32_1_1_U40_n_64;
  wire mul_32s_32s_32_1_1_U40_n_65;
  wire mul_32s_32s_32_1_1_U40_n_66;
  wire mul_32s_32s_32_1_1_U40_n_67;
  wire mul_32s_32s_32_1_1_U40_n_68;
  wire mul_32s_32s_32_1_1_U40_n_7;
  wire mul_32s_32s_32_1_1_U40_n_8;
  wire mul_32s_32s_32_1_1_U40_n_9;
  wire mul_32s_32s_32_1_1_U42_n_10;
  wire mul_32s_32s_32_1_1_U42_n_11;
  wire mul_32s_32s_32_1_1_U42_n_12;
  wire mul_32s_32s_32_1_1_U42_n_13;
  wire mul_32s_32s_32_1_1_U42_n_14;
  wire mul_32s_32s_32_1_1_U42_n_15;
  wire mul_32s_32s_32_1_1_U42_n_16;
  wire mul_32s_32s_32_1_1_U42_n_17;
  wire mul_32s_32s_32_1_1_U42_n_18;
  wire mul_32s_32s_32_1_1_U42_n_19;
  wire mul_32s_32s_32_1_1_U42_n_35;
  wire mul_32s_32s_32_1_1_U42_n_4;
  wire mul_32s_32s_32_1_1_U42_n_5;
  wire mul_32s_32s_32_1_1_U42_n_6;
  wire mul_32s_32s_32_1_1_U42_n_7;
  wire mul_32s_32s_32_1_1_U42_n_8;
  wire mul_32s_32s_32_1_1_U42_n_9;
  wire mul_32s_32s_32_1_1_U44_n_10;
  wire mul_32s_32s_32_1_1_U44_n_11;
  wire mul_32s_32s_32_1_1_U44_n_12;
  wire mul_32s_32s_32_1_1_U44_n_13;
  wire mul_32s_32s_32_1_1_U44_n_14;
  wire mul_32s_32s_32_1_1_U44_n_15;
  wire mul_32s_32s_32_1_1_U44_n_16;
  wire mul_32s_32s_32_1_1_U44_n_17;
  wire mul_32s_32s_32_1_1_U44_n_18;
  wire mul_32s_32s_32_1_1_U44_n_19;
  wire mul_32s_32s_32_1_1_U44_n_20;
  wire mul_32s_32s_32_1_1_U44_n_21;
  wire mul_32s_32s_32_1_1_U44_n_22;
  wire mul_32s_32s_32_1_1_U44_n_23;
  wire mul_32s_32s_32_1_1_U44_n_24;
  wire mul_32s_32s_32_1_1_U44_n_25;
  wire mul_32s_32s_32_1_1_U44_n_26;
  wire mul_32s_32s_32_1_1_U44_n_27;
  wire mul_32s_32s_32_1_1_U44_n_28;
  wire mul_32s_32s_32_1_1_U44_n_29;
  wire mul_32s_32s_32_1_1_U44_n_30;
  wire mul_32s_32s_32_1_1_U44_n_31;
  wire mul_32s_32s_32_1_1_U44_n_32;
  wire mul_32s_32s_32_1_1_U44_n_33;
  wire mul_32s_32s_32_1_1_U44_n_34;
  wire mul_32s_32s_32_1_1_U44_n_35;
  wire mul_32s_32s_32_1_1_U44_n_36;
  wire mul_32s_32s_32_1_1_U44_n_37;
  wire mul_32s_32s_32_1_1_U44_n_38;
  wire mul_32s_32s_32_1_1_U44_n_39;
  wire mul_32s_32s_32_1_1_U44_n_4;
  wire mul_32s_32s_32_1_1_U44_n_40;
  wire mul_32s_32s_32_1_1_U44_n_41;
  wire mul_32s_32s_32_1_1_U44_n_42;
  wire mul_32s_32s_32_1_1_U44_n_43;
  wire mul_32s_32s_32_1_1_U44_n_44;
  wire mul_32s_32s_32_1_1_U44_n_45;
  wire mul_32s_32s_32_1_1_U44_n_46;
  wire mul_32s_32s_32_1_1_U44_n_47;
  wire mul_32s_32s_32_1_1_U44_n_48;
  wire mul_32s_32s_32_1_1_U44_n_49;
  wire mul_32s_32s_32_1_1_U44_n_5;
  wire mul_32s_32s_32_1_1_U44_n_50;
  wire mul_32s_32s_32_1_1_U44_n_51;
  wire mul_32s_32s_32_1_1_U44_n_52;
  wire mul_32s_32s_32_1_1_U44_n_53;
  wire mul_32s_32s_32_1_1_U44_n_54;
  wire mul_32s_32s_32_1_1_U44_n_55;
  wire mul_32s_32s_32_1_1_U44_n_56;
  wire mul_32s_32s_32_1_1_U44_n_57;
  wire mul_32s_32s_32_1_1_U44_n_58;
  wire mul_32s_32s_32_1_1_U44_n_59;
  wire mul_32s_32s_32_1_1_U44_n_6;
  wire mul_32s_32s_32_1_1_U44_n_60;
  wire mul_32s_32s_32_1_1_U44_n_61;
  wire mul_32s_32s_32_1_1_U44_n_62;
  wire mul_32s_32s_32_1_1_U44_n_63;
  wire mul_32s_32s_32_1_1_U44_n_64;
  wire mul_32s_32s_32_1_1_U44_n_65;
  wire mul_32s_32s_32_1_1_U44_n_66;
  wire mul_32s_32s_32_1_1_U44_n_67;
  wire mul_32s_32s_32_1_1_U44_n_68;
  wire mul_32s_32s_32_1_1_U44_n_7;
  wire mul_32s_32s_32_1_1_U44_n_8;
  wire mul_32s_32s_32_1_1_U44_n_9;
  wire \mul_ln79_13_reg_1285_reg[0]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[10]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[11]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[12]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[13]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[14]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[15]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[16]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[1]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[2]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[3]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[4]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[5]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[6]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[7]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[8]__0_n_4 ;
  wire \mul_ln79_13_reg_1285_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_13_reg_1285_reg__1;
  wire mul_ln79_13_reg_1285_reg_n_100;
  wire mul_ln79_13_reg_1285_reg_n_101;
  wire mul_ln79_13_reg_1285_reg_n_102;
  wire mul_ln79_13_reg_1285_reg_n_103;
  wire mul_ln79_13_reg_1285_reg_n_104;
  wire mul_ln79_13_reg_1285_reg_n_105;
  wire mul_ln79_13_reg_1285_reg_n_106;
  wire mul_ln79_13_reg_1285_reg_n_107;
  wire mul_ln79_13_reg_1285_reg_n_108;
  wire mul_ln79_13_reg_1285_reg_n_109;
  wire mul_ln79_13_reg_1285_reg_n_62;
  wire mul_ln79_13_reg_1285_reg_n_63;
  wire mul_ln79_13_reg_1285_reg_n_64;
  wire mul_ln79_13_reg_1285_reg_n_65;
  wire mul_ln79_13_reg_1285_reg_n_66;
  wire mul_ln79_13_reg_1285_reg_n_67;
  wire mul_ln79_13_reg_1285_reg_n_68;
  wire mul_ln79_13_reg_1285_reg_n_69;
  wire mul_ln79_13_reg_1285_reg_n_70;
  wire mul_ln79_13_reg_1285_reg_n_71;
  wire mul_ln79_13_reg_1285_reg_n_72;
  wire mul_ln79_13_reg_1285_reg_n_73;
  wire mul_ln79_13_reg_1285_reg_n_74;
  wire mul_ln79_13_reg_1285_reg_n_75;
  wire mul_ln79_13_reg_1285_reg_n_76;
  wire mul_ln79_13_reg_1285_reg_n_77;
  wire mul_ln79_13_reg_1285_reg_n_78;
  wire mul_ln79_13_reg_1285_reg_n_79;
  wire mul_ln79_13_reg_1285_reg_n_80;
  wire mul_ln79_13_reg_1285_reg_n_81;
  wire mul_ln79_13_reg_1285_reg_n_82;
  wire mul_ln79_13_reg_1285_reg_n_83;
  wire mul_ln79_13_reg_1285_reg_n_84;
  wire mul_ln79_13_reg_1285_reg_n_85;
  wire mul_ln79_13_reg_1285_reg_n_86;
  wire mul_ln79_13_reg_1285_reg_n_87;
  wire mul_ln79_13_reg_1285_reg_n_88;
  wire mul_ln79_13_reg_1285_reg_n_89;
  wire mul_ln79_13_reg_1285_reg_n_90;
  wire mul_ln79_13_reg_1285_reg_n_91;
  wire mul_ln79_13_reg_1285_reg_n_92;
  wire mul_ln79_13_reg_1285_reg_n_93;
  wire mul_ln79_13_reg_1285_reg_n_94;
  wire mul_ln79_13_reg_1285_reg_n_95;
  wire mul_ln79_13_reg_1285_reg_n_96;
  wire mul_ln79_13_reg_1285_reg_n_97;
  wire mul_ln79_13_reg_1285_reg_n_98;
  wire mul_ln79_13_reg_1285_reg_n_99;
  wire \mul_ln79_17_reg_1252_reg[0]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[10]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[11]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[12]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[13]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[14]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[15]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[16]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[1]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[2]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[3]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[4]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[5]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[6]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[7]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[8]__0_n_4 ;
  wire \mul_ln79_17_reg_1252_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_17_reg_1252_reg__1;
  wire mul_ln79_17_reg_1252_reg_n_100;
  wire mul_ln79_17_reg_1252_reg_n_101;
  wire mul_ln79_17_reg_1252_reg_n_102;
  wire mul_ln79_17_reg_1252_reg_n_103;
  wire mul_ln79_17_reg_1252_reg_n_104;
  wire mul_ln79_17_reg_1252_reg_n_105;
  wire mul_ln79_17_reg_1252_reg_n_106;
  wire mul_ln79_17_reg_1252_reg_n_107;
  wire mul_ln79_17_reg_1252_reg_n_108;
  wire mul_ln79_17_reg_1252_reg_n_109;
  wire mul_ln79_17_reg_1252_reg_n_62;
  wire mul_ln79_17_reg_1252_reg_n_63;
  wire mul_ln79_17_reg_1252_reg_n_64;
  wire mul_ln79_17_reg_1252_reg_n_65;
  wire mul_ln79_17_reg_1252_reg_n_66;
  wire mul_ln79_17_reg_1252_reg_n_67;
  wire mul_ln79_17_reg_1252_reg_n_68;
  wire mul_ln79_17_reg_1252_reg_n_69;
  wire mul_ln79_17_reg_1252_reg_n_70;
  wire mul_ln79_17_reg_1252_reg_n_71;
  wire mul_ln79_17_reg_1252_reg_n_72;
  wire mul_ln79_17_reg_1252_reg_n_73;
  wire mul_ln79_17_reg_1252_reg_n_74;
  wire mul_ln79_17_reg_1252_reg_n_75;
  wire mul_ln79_17_reg_1252_reg_n_76;
  wire mul_ln79_17_reg_1252_reg_n_77;
  wire mul_ln79_17_reg_1252_reg_n_78;
  wire mul_ln79_17_reg_1252_reg_n_79;
  wire mul_ln79_17_reg_1252_reg_n_80;
  wire mul_ln79_17_reg_1252_reg_n_81;
  wire mul_ln79_17_reg_1252_reg_n_82;
  wire mul_ln79_17_reg_1252_reg_n_83;
  wire mul_ln79_17_reg_1252_reg_n_84;
  wire mul_ln79_17_reg_1252_reg_n_85;
  wire mul_ln79_17_reg_1252_reg_n_86;
  wire mul_ln79_17_reg_1252_reg_n_87;
  wire mul_ln79_17_reg_1252_reg_n_88;
  wire mul_ln79_17_reg_1252_reg_n_89;
  wire mul_ln79_17_reg_1252_reg_n_90;
  wire mul_ln79_17_reg_1252_reg_n_91;
  wire mul_ln79_17_reg_1252_reg_n_92;
  wire mul_ln79_17_reg_1252_reg_n_93;
  wire mul_ln79_17_reg_1252_reg_n_94;
  wire mul_ln79_17_reg_1252_reg_n_95;
  wire mul_ln79_17_reg_1252_reg_n_96;
  wire mul_ln79_17_reg_1252_reg_n_97;
  wire mul_ln79_17_reg_1252_reg_n_98;
  wire mul_ln79_17_reg_1252_reg_n_99;
  wire \mul_ln79_1_reg_1399_reg[0]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[10]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[11]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[12]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[13]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[14]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[15]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[16]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[1]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[2]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[3]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[4]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[5]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[6]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[7]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[8]__0_n_4 ;
  wire \mul_ln79_1_reg_1399_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_1_reg_1399_reg__1;
  wire mul_ln79_1_reg_1399_reg_n_100;
  wire mul_ln79_1_reg_1399_reg_n_101;
  wire mul_ln79_1_reg_1399_reg_n_102;
  wire mul_ln79_1_reg_1399_reg_n_103;
  wire mul_ln79_1_reg_1399_reg_n_104;
  wire mul_ln79_1_reg_1399_reg_n_105;
  wire mul_ln79_1_reg_1399_reg_n_106;
  wire mul_ln79_1_reg_1399_reg_n_107;
  wire mul_ln79_1_reg_1399_reg_n_108;
  wire mul_ln79_1_reg_1399_reg_n_109;
  wire mul_ln79_1_reg_1399_reg_n_62;
  wire mul_ln79_1_reg_1399_reg_n_63;
  wire mul_ln79_1_reg_1399_reg_n_64;
  wire mul_ln79_1_reg_1399_reg_n_65;
  wire mul_ln79_1_reg_1399_reg_n_66;
  wire mul_ln79_1_reg_1399_reg_n_67;
  wire mul_ln79_1_reg_1399_reg_n_68;
  wire mul_ln79_1_reg_1399_reg_n_69;
  wire mul_ln79_1_reg_1399_reg_n_70;
  wire mul_ln79_1_reg_1399_reg_n_71;
  wire mul_ln79_1_reg_1399_reg_n_72;
  wire mul_ln79_1_reg_1399_reg_n_73;
  wire mul_ln79_1_reg_1399_reg_n_74;
  wire mul_ln79_1_reg_1399_reg_n_75;
  wire mul_ln79_1_reg_1399_reg_n_76;
  wire mul_ln79_1_reg_1399_reg_n_77;
  wire mul_ln79_1_reg_1399_reg_n_78;
  wire mul_ln79_1_reg_1399_reg_n_79;
  wire mul_ln79_1_reg_1399_reg_n_80;
  wire mul_ln79_1_reg_1399_reg_n_81;
  wire mul_ln79_1_reg_1399_reg_n_82;
  wire mul_ln79_1_reg_1399_reg_n_83;
  wire mul_ln79_1_reg_1399_reg_n_84;
  wire mul_ln79_1_reg_1399_reg_n_85;
  wire mul_ln79_1_reg_1399_reg_n_86;
  wire mul_ln79_1_reg_1399_reg_n_87;
  wire mul_ln79_1_reg_1399_reg_n_88;
  wire mul_ln79_1_reg_1399_reg_n_89;
  wire mul_ln79_1_reg_1399_reg_n_90;
  wire mul_ln79_1_reg_1399_reg_n_91;
  wire mul_ln79_1_reg_1399_reg_n_92;
  wire mul_ln79_1_reg_1399_reg_n_93;
  wire mul_ln79_1_reg_1399_reg_n_94;
  wire mul_ln79_1_reg_1399_reg_n_95;
  wire mul_ln79_1_reg_1399_reg_n_96;
  wire mul_ln79_1_reg_1399_reg_n_97;
  wire mul_ln79_1_reg_1399_reg_n_98;
  wire mul_ln79_1_reg_1399_reg_n_99;
  wire \mul_ln79_23_reg_1203_reg[0]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[10]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[11]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[12]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[13]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[14]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[15]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[16]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[1]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[2]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[3]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[4]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[5]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[6]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[7]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[8]__0_n_4 ;
  wire \mul_ln79_23_reg_1203_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_23_reg_1203_reg__1;
  wire mul_ln79_23_reg_1203_reg_n_100;
  wire mul_ln79_23_reg_1203_reg_n_101;
  wire mul_ln79_23_reg_1203_reg_n_102;
  wire mul_ln79_23_reg_1203_reg_n_103;
  wire mul_ln79_23_reg_1203_reg_n_104;
  wire mul_ln79_23_reg_1203_reg_n_105;
  wire mul_ln79_23_reg_1203_reg_n_106;
  wire mul_ln79_23_reg_1203_reg_n_107;
  wire mul_ln79_23_reg_1203_reg_n_108;
  wire mul_ln79_23_reg_1203_reg_n_109;
  wire mul_ln79_23_reg_1203_reg_n_62;
  wire mul_ln79_23_reg_1203_reg_n_63;
  wire mul_ln79_23_reg_1203_reg_n_64;
  wire mul_ln79_23_reg_1203_reg_n_65;
  wire mul_ln79_23_reg_1203_reg_n_66;
  wire mul_ln79_23_reg_1203_reg_n_67;
  wire mul_ln79_23_reg_1203_reg_n_68;
  wire mul_ln79_23_reg_1203_reg_n_69;
  wire mul_ln79_23_reg_1203_reg_n_70;
  wire mul_ln79_23_reg_1203_reg_n_71;
  wire mul_ln79_23_reg_1203_reg_n_72;
  wire mul_ln79_23_reg_1203_reg_n_73;
  wire mul_ln79_23_reg_1203_reg_n_74;
  wire mul_ln79_23_reg_1203_reg_n_75;
  wire mul_ln79_23_reg_1203_reg_n_76;
  wire mul_ln79_23_reg_1203_reg_n_77;
  wire mul_ln79_23_reg_1203_reg_n_78;
  wire mul_ln79_23_reg_1203_reg_n_79;
  wire mul_ln79_23_reg_1203_reg_n_80;
  wire mul_ln79_23_reg_1203_reg_n_81;
  wire mul_ln79_23_reg_1203_reg_n_82;
  wire mul_ln79_23_reg_1203_reg_n_83;
  wire mul_ln79_23_reg_1203_reg_n_84;
  wire mul_ln79_23_reg_1203_reg_n_85;
  wire mul_ln79_23_reg_1203_reg_n_86;
  wire mul_ln79_23_reg_1203_reg_n_87;
  wire mul_ln79_23_reg_1203_reg_n_88;
  wire mul_ln79_23_reg_1203_reg_n_89;
  wire mul_ln79_23_reg_1203_reg_n_90;
  wire mul_ln79_23_reg_1203_reg_n_91;
  wire mul_ln79_23_reg_1203_reg_n_92;
  wire mul_ln79_23_reg_1203_reg_n_93;
  wire mul_ln79_23_reg_1203_reg_n_94;
  wire mul_ln79_23_reg_1203_reg_n_95;
  wire mul_ln79_23_reg_1203_reg_n_96;
  wire mul_ln79_23_reg_1203_reg_n_97;
  wire mul_ln79_23_reg_1203_reg_n_98;
  wire mul_ln79_23_reg_1203_reg_n_99;
  wire \mul_ln79_27_reg_1176_reg[0]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[10]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[11]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[12]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[13]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[14]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[15]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[16]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[1]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[2]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[3]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[4]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[5]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[6]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[7]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[8]__0_n_4 ;
  wire \mul_ln79_27_reg_1176_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_27_reg_1176_reg__1;
  wire mul_ln79_27_reg_1176_reg_n_100;
  wire mul_ln79_27_reg_1176_reg_n_101;
  wire mul_ln79_27_reg_1176_reg_n_102;
  wire mul_ln79_27_reg_1176_reg_n_103;
  wire mul_ln79_27_reg_1176_reg_n_104;
  wire mul_ln79_27_reg_1176_reg_n_105;
  wire mul_ln79_27_reg_1176_reg_n_106;
  wire mul_ln79_27_reg_1176_reg_n_107;
  wire mul_ln79_27_reg_1176_reg_n_108;
  wire mul_ln79_27_reg_1176_reg_n_109;
  wire mul_ln79_27_reg_1176_reg_n_62;
  wire mul_ln79_27_reg_1176_reg_n_63;
  wire mul_ln79_27_reg_1176_reg_n_64;
  wire mul_ln79_27_reg_1176_reg_n_65;
  wire mul_ln79_27_reg_1176_reg_n_66;
  wire mul_ln79_27_reg_1176_reg_n_67;
  wire mul_ln79_27_reg_1176_reg_n_68;
  wire mul_ln79_27_reg_1176_reg_n_69;
  wire mul_ln79_27_reg_1176_reg_n_70;
  wire mul_ln79_27_reg_1176_reg_n_71;
  wire mul_ln79_27_reg_1176_reg_n_72;
  wire mul_ln79_27_reg_1176_reg_n_73;
  wire mul_ln79_27_reg_1176_reg_n_74;
  wire mul_ln79_27_reg_1176_reg_n_75;
  wire mul_ln79_27_reg_1176_reg_n_76;
  wire mul_ln79_27_reg_1176_reg_n_77;
  wire mul_ln79_27_reg_1176_reg_n_78;
  wire mul_ln79_27_reg_1176_reg_n_79;
  wire mul_ln79_27_reg_1176_reg_n_80;
  wire mul_ln79_27_reg_1176_reg_n_81;
  wire mul_ln79_27_reg_1176_reg_n_82;
  wire mul_ln79_27_reg_1176_reg_n_83;
  wire mul_ln79_27_reg_1176_reg_n_84;
  wire mul_ln79_27_reg_1176_reg_n_85;
  wire mul_ln79_27_reg_1176_reg_n_86;
  wire mul_ln79_27_reg_1176_reg_n_87;
  wire mul_ln79_27_reg_1176_reg_n_88;
  wire mul_ln79_27_reg_1176_reg_n_89;
  wire mul_ln79_27_reg_1176_reg_n_90;
  wire mul_ln79_27_reg_1176_reg_n_91;
  wire mul_ln79_27_reg_1176_reg_n_92;
  wire mul_ln79_27_reg_1176_reg_n_93;
  wire mul_ln79_27_reg_1176_reg_n_94;
  wire mul_ln79_27_reg_1176_reg_n_95;
  wire mul_ln79_27_reg_1176_reg_n_96;
  wire mul_ln79_27_reg_1176_reg_n_97;
  wire mul_ln79_27_reg_1176_reg_n_98;
  wire mul_ln79_27_reg_1176_reg_n_99;
  wire \mul_ln79_5_reg_1361_reg[0]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[10]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[11]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[12]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[13]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[14]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[15]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[16]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[1]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[2]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[3]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[4]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[5]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[6]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[7]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[8]__0_n_4 ;
  wire \mul_ln79_5_reg_1361_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_5_reg_1361_reg__1;
  wire mul_ln79_5_reg_1361_reg_n_100;
  wire mul_ln79_5_reg_1361_reg_n_101;
  wire mul_ln79_5_reg_1361_reg_n_102;
  wire mul_ln79_5_reg_1361_reg_n_103;
  wire mul_ln79_5_reg_1361_reg_n_104;
  wire mul_ln79_5_reg_1361_reg_n_105;
  wire mul_ln79_5_reg_1361_reg_n_106;
  wire mul_ln79_5_reg_1361_reg_n_107;
  wire mul_ln79_5_reg_1361_reg_n_108;
  wire mul_ln79_5_reg_1361_reg_n_109;
  wire mul_ln79_5_reg_1361_reg_n_62;
  wire mul_ln79_5_reg_1361_reg_n_63;
  wire mul_ln79_5_reg_1361_reg_n_64;
  wire mul_ln79_5_reg_1361_reg_n_65;
  wire mul_ln79_5_reg_1361_reg_n_66;
  wire mul_ln79_5_reg_1361_reg_n_67;
  wire mul_ln79_5_reg_1361_reg_n_68;
  wire mul_ln79_5_reg_1361_reg_n_69;
  wire mul_ln79_5_reg_1361_reg_n_70;
  wire mul_ln79_5_reg_1361_reg_n_71;
  wire mul_ln79_5_reg_1361_reg_n_72;
  wire mul_ln79_5_reg_1361_reg_n_73;
  wire mul_ln79_5_reg_1361_reg_n_74;
  wire mul_ln79_5_reg_1361_reg_n_75;
  wire mul_ln79_5_reg_1361_reg_n_76;
  wire mul_ln79_5_reg_1361_reg_n_77;
  wire mul_ln79_5_reg_1361_reg_n_78;
  wire mul_ln79_5_reg_1361_reg_n_79;
  wire mul_ln79_5_reg_1361_reg_n_80;
  wire mul_ln79_5_reg_1361_reg_n_81;
  wire mul_ln79_5_reg_1361_reg_n_82;
  wire mul_ln79_5_reg_1361_reg_n_83;
  wire mul_ln79_5_reg_1361_reg_n_84;
  wire mul_ln79_5_reg_1361_reg_n_85;
  wire mul_ln79_5_reg_1361_reg_n_86;
  wire mul_ln79_5_reg_1361_reg_n_87;
  wire mul_ln79_5_reg_1361_reg_n_88;
  wire mul_ln79_5_reg_1361_reg_n_89;
  wire mul_ln79_5_reg_1361_reg_n_90;
  wire mul_ln79_5_reg_1361_reg_n_91;
  wire mul_ln79_5_reg_1361_reg_n_92;
  wire mul_ln79_5_reg_1361_reg_n_93;
  wire mul_ln79_5_reg_1361_reg_n_94;
  wire mul_ln79_5_reg_1361_reg_n_95;
  wire mul_ln79_5_reg_1361_reg_n_96;
  wire mul_ln79_5_reg_1361_reg_n_97;
  wire mul_ln79_5_reg_1361_reg_n_98;
  wire mul_ln79_5_reg_1361_reg_n_99;
  wire \mul_ln79_7_reg_1339_reg[0]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[10]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[11]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[12]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[13]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[14]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[15]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[16]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[1]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[2]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[3]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[4]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[5]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[6]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[7]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[8]__0_n_4 ;
  wire \mul_ln79_7_reg_1339_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_7_reg_1339_reg__1;
  wire mul_ln79_7_reg_1339_reg_n_100;
  wire mul_ln79_7_reg_1339_reg_n_101;
  wire mul_ln79_7_reg_1339_reg_n_102;
  wire mul_ln79_7_reg_1339_reg_n_103;
  wire mul_ln79_7_reg_1339_reg_n_104;
  wire mul_ln79_7_reg_1339_reg_n_105;
  wire mul_ln79_7_reg_1339_reg_n_106;
  wire mul_ln79_7_reg_1339_reg_n_107;
  wire mul_ln79_7_reg_1339_reg_n_108;
  wire mul_ln79_7_reg_1339_reg_n_109;
  wire mul_ln79_7_reg_1339_reg_n_62;
  wire mul_ln79_7_reg_1339_reg_n_63;
  wire mul_ln79_7_reg_1339_reg_n_64;
  wire mul_ln79_7_reg_1339_reg_n_65;
  wire mul_ln79_7_reg_1339_reg_n_66;
  wire mul_ln79_7_reg_1339_reg_n_67;
  wire mul_ln79_7_reg_1339_reg_n_68;
  wire mul_ln79_7_reg_1339_reg_n_69;
  wire mul_ln79_7_reg_1339_reg_n_70;
  wire mul_ln79_7_reg_1339_reg_n_71;
  wire mul_ln79_7_reg_1339_reg_n_72;
  wire mul_ln79_7_reg_1339_reg_n_73;
  wire mul_ln79_7_reg_1339_reg_n_74;
  wire mul_ln79_7_reg_1339_reg_n_75;
  wire mul_ln79_7_reg_1339_reg_n_76;
  wire mul_ln79_7_reg_1339_reg_n_77;
  wire mul_ln79_7_reg_1339_reg_n_78;
  wire mul_ln79_7_reg_1339_reg_n_79;
  wire mul_ln79_7_reg_1339_reg_n_80;
  wire mul_ln79_7_reg_1339_reg_n_81;
  wire mul_ln79_7_reg_1339_reg_n_82;
  wire mul_ln79_7_reg_1339_reg_n_83;
  wire mul_ln79_7_reg_1339_reg_n_84;
  wire mul_ln79_7_reg_1339_reg_n_85;
  wire mul_ln79_7_reg_1339_reg_n_86;
  wire mul_ln79_7_reg_1339_reg_n_87;
  wire mul_ln79_7_reg_1339_reg_n_88;
  wire mul_ln79_7_reg_1339_reg_n_89;
  wire mul_ln79_7_reg_1339_reg_n_90;
  wire mul_ln79_7_reg_1339_reg_n_91;
  wire mul_ln79_7_reg_1339_reg_n_92;
  wire mul_ln79_7_reg_1339_reg_n_93;
  wire mul_ln79_7_reg_1339_reg_n_94;
  wire mul_ln79_7_reg_1339_reg_n_95;
  wire mul_ln79_7_reg_1339_reg_n_96;
  wire mul_ln79_7_reg_1339_reg_n_97;
  wire mul_ln79_7_reg_1339_reg_n_98;
  wire mul_ln79_7_reg_1339_reg_n_99;
  wire \mul_ln79_9_reg_1323_reg[0]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[10]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[11]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[12]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[13]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[14]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[15]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[16]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[1]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[2]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[3]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[4]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[5]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[6]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[7]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[8]__0_n_4 ;
  wire \mul_ln79_9_reg_1323_reg[9]__0_n_4 ;
  wire [31:16]mul_ln79_9_reg_1323_reg__1;
  wire mul_ln79_9_reg_1323_reg_n_100;
  wire mul_ln79_9_reg_1323_reg_n_101;
  wire mul_ln79_9_reg_1323_reg_n_102;
  wire mul_ln79_9_reg_1323_reg_n_103;
  wire mul_ln79_9_reg_1323_reg_n_104;
  wire mul_ln79_9_reg_1323_reg_n_105;
  wire mul_ln79_9_reg_1323_reg_n_106;
  wire mul_ln79_9_reg_1323_reg_n_107;
  wire mul_ln79_9_reg_1323_reg_n_108;
  wire mul_ln79_9_reg_1323_reg_n_109;
  wire mul_ln79_9_reg_1323_reg_n_62;
  wire mul_ln79_9_reg_1323_reg_n_63;
  wire mul_ln79_9_reg_1323_reg_n_64;
  wire mul_ln79_9_reg_1323_reg_n_65;
  wire mul_ln79_9_reg_1323_reg_n_66;
  wire mul_ln79_9_reg_1323_reg_n_67;
  wire mul_ln79_9_reg_1323_reg_n_68;
  wire mul_ln79_9_reg_1323_reg_n_69;
  wire mul_ln79_9_reg_1323_reg_n_70;
  wire mul_ln79_9_reg_1323_reg_n_71;
  wire mul_ln79_9_reg_1323_reg_n_72;
  wire mul_ln79_9_reg_1323_reg_n_73;
  wire mul_ln79_9_reg_1323_reg_n_74;
  wire mul_ln79_9_reg_1323_reg_n_75;
  wire mul_ln79_9_reg_1323_reg_n_76;
  wire mul_ln79_9_reg_1323_reg_n_77;
  wire mul_ln79_9_reg_1323_reg_n_78;
  wire mul_ln79_9_reg_1323_reg_n_79;
  wire mul_ln79_9_reg_1323_reg_n_80;
  wire mul_ln79_9_reg_1323_reg_n_81;
  wire mul_ln79_9_reg_1323_reg_n_82;
  wire mul_ln79_9_reg_1323_reg_n_83;
  wire mul_ln79_9_reg_1323_reg_n_84;
  wire mul_ln79_9_reg_1323_reg_n_85;
  wire mul_ln79_9_reg_1323_reg_n_86;
  wire mul_ln79_9_reg_1323_reg_n_87;
  wire mul_ln79_9_reg_1323_reg_n_88;
  wire mul_ln79_9_reg_1323_reg_n_89;
  wire mul_ln79_9_reg_1323_reg_n_90;
  wire mul_ln79_9_reg_1323_reg_n_91;
  wire mul_ln79_9_reg_1323_reg_n_92;
  wire mul_ln79_9_reg_1323_reg_n_93;
  wire mul_ln79_9_reg_1323_reg_n_94;
  wire mul_ln79_9_reg_1323_reg_n_95;
  wire mul_ln79_9_reg_1323_reg_n_96;
  wire mul_ln79_9_reg_1323_reg_n_97;
  wire mul_ln79_9_reg_1323_reg_n_98;
  wire mul_ln79_9_reg_1323_reg_n_99;
  wire \mul_ln82_reg_1149_reg[0]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[10]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[11]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[12]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[13]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[14]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[15]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[16]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[1]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[2]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[3]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[4]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[5]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[6]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[7]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[8]__0_n_4 ;
  wire \mul_ln82_reg_1149_reg[9]__0_n_4 ;
  wire [31:16]mul_ln82_reg_1149_reg__1;
  wire mul_ln82_reg_1149_reg_n_100;
  wire mul_ln82_reg_1149_reg_n_101;
  wire mul_ln82_reg_1149_reg_n_102;
  wire mul_ln82_reg_1149_reg_n_103;
  wire mul_ln82_reg_1149_reg_n_104;
  wire mul_ln82_reg_1149_reg_n_105;
  wire mul_ln82_reg_1149_reg_n_106;
  wire mul_ln82_reg_1149_reg_n_107;
  wire mul_ln82_reg_1149_reg_n_108;
  wire mul_ln82_reg_1149_reg_n_109;
  wire mul_ln82_reg_1149_reg_n_62;
  wire mul_ln82_reg_1149_reg_n_63;
  wire mul_ln82_reg_1149_reg_n_64;
  wire mul_ln82_reg_1149_reg_n_65;
  wire mul_ln82_reg_1149_reg_n_66;
  wire mul_ln82_reg_1149_reg_n_67;
  wire mul_ln82_reg_1149_reg_n_68;
  wire mul_ln82_reg_1149_reg_n_69;
  wire mul_ln82_reg_1149_reg_n_70;
  wire mul_ln82_reg_1149_reg_n_71;
  wire mul_ln82_reg_1149_reg_n_72;
  wire mul_ln82_reg_1149_reg_n_73;
  wire mul_ln82_reg_1149_reg_n_74;
  wire mul_ln82_reg_1149_reg_n_75;
  wire mul_ln82_reg_1149_reg_n_76;
  wire mul_ln82_reg_1149_reg_n_77;
  wire mul_ln82_reg_1149_reg_n_78;
  wire mul_ln82_reg_1149_reg_n_79;
  wire mul_ln82_reg_1149_reg_n_80;
  wire mul_ln82_reg_1149_reg_n_81;
  wire mul_ln82_reg_1149_reg_n_82;
  wire mul_ln82_reg_1149_reg_n_83;
  wire mul_ln82_reg_1149_reg_n_84;
  wire mul_ln82_reg_1149_reg_n_85;
  wire mul_ln82_reg_1149_reg_n_86;
  wire mul_ln82_reg_1149_reg_n_87;
  wire mul_ln82_reg_1149_reg_n_88;
  wire mul_ln82_reg_1149_reg_n_89;
  wire mul_ln82_reg_1149_reg_n_90;
  wire mul_ln82_reg_1149_reg_n_91;
  wire mul_ln82_reg_1149_reg_n_92;
  wire mul_ln82_reg_1149_reg_n_93;
  wire mul_ln82_reg_1149_reg_n_94;
  wire mul_ln82_reg_1149_reg_n_95;
  wire mul_ln82_reg_1149_reg_n_96;
  wire mul_ln82_reg_1149_reg_n_97;
  wire mul_ln82_reg_1149_reg_n_98;
  wire mul_ln82_reg_1149_reg_n_99;
  wire [31:0]output_r_TDATA;
  wire [0:0]output_r_TDEST;
  wire [0:0]output_r_TID;
  wire [3:0]output_r_TKEEP;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire output_r_TREADY_int_regslice;
  wire [3:0]output_r_TSTRB;
  wire [0:0]output_r_TUSER;
  wire output_r_TVALID;
  wire reg_2870;
  wire reg_2910;
  wire regslice_both_input_r_V_data_V_U_n_10;
  wire regslice_both_input_r_V_data_V_U_n_100;
  wire regslice_both_input_r_V_data_V_U_n_101;
  wire regslice_both_input_r_V_data_V_U_n_102;
  wire regslice_both_input_r_V_data_V_U_n_103;
  wire regslice_both_input_r_V_data_V_U_n_104;
  wire regslice_both_input_r_V_data_V_U_n_105;
  wire regslice_both_input_r_V_data_V_U_n_106;
  wire regslice_both_input_r_V_data_V_U_n_107;
  wire regslice_both_input_r_V_data_V_U_n_108;
  wire regslice_both_input_r_V_data_V_U_n_11;
  wire regslice_both_input_r_V_data_V_U_n_12;
  wire regslice_both_input_r_V_data_V_U_n_13;
  wire regslice_both_input_r_V_data_V_U_n_14;
  wire regslice_both_input_r_V_data_V_U_n_15;
  wire regslice_both_input_r_V_data_V_U_n_16;
  wire regslice_both_input_r_V_data_V_U_n_17;
  wire regslice_both_input_r_V_data_V_U_n_18;
  wire regslice_both_input_r_V_data_V_U_n_19;
  wire regslice_both_input_r_V_data_V_U_n_20;
  wire regslice_both_input_r_V_data_V_U_n_21;
  wire regslice_both_input_r_V_data_V_U_n_22;
  wire regslice_both_input_r_V_data_V_U_n_23;
  wire regslice_both_input_r_V_data_V_U_n_24;
  wire regslice_both_input_r_V_data_V_U_n_25;
  wire regslice_both_input_r_V_data_V_U_n_26;
  wire regslice_both_input_r_V_data_V_U_n_27;
  wire regslice_both_input_r_V_data_V_U_n_28;
  wire regslice_both_input_r_V_data_V_U_n_29;
  wire regslice_both_input_r_V_data_V_U_n_30;
  wire regslice_both_input_r_V_data_V_U_n_31;
  wire regslice_both_input_r_V_data_V_U_n_32;
  wire regslice_both_input_r_V_data_V_U_n_33;
  wire regslice_both_input_r_V_data_V_U_n_34;
  wire regslice_both_input_r_V_data_V_U_n_35;
  wire regslice_both_input_r_V_data_V_U_n_36;
  wire regslice_both_input_r_V_data_V_U_n_37;
  wire regslice_both_input_r_V_data_V_U_n_38;
  wire regslice_both_input_r_V_data_V_U_n_4;
  wire regslice_both_input_r_V_data_V_U_n_5;
  wire regslice_both_input_r_V_data_V_U_n_6;
  wire regslice_both_input_r_V_data_V_U_n_7;
  wire regslice_both_input_r_V_data_V_U_n_75;
  wire regslice_both_input_r_V_data_V_U_n_76;
  wire regslice_both_input_r_V_data_V_U_n_77;
  wire regslice_both_input_r_V_data_V_U_n_78;
  wire regslice_both_input_r_V_data_V_U_n_79;
  wire regslice_both_input_r_V_data_V_U_n_8;
  wire regslice_both_input_r_V_data_V_U_n_80;
  wire regslice_both_input_r_V_data_V_U_n_81;
  wire regslice_both_input_r_V_data_V_U_n_82;
  wire regslice_both_input_r_V_data_V_U_n_83;
  wire regslice_both_input_r_V_data_V_U_n_84;
  wire regslice_both_input_r_V_data_V_U_n_85;
  wire regslice_both_input_r_V_data_V_U_n_86;
  wire regslice_both_input_r_V_data_V_U_n_87;
  wire regslice_both_input_r_V_data_V_U_n_88;
  wire regslice_both_input_r_V_data_V_U_n_89;
  wire regslice_both_input_r_V_data_V_U_n_9;
  wire regslice_both_input_r_V_data_V_U_n_90;
  wire regslice_both_input_r_V_data_V_U_n_91;
  wire regslice_both_input_r_V_data_V_U_n_92;
  wire regslice_both_input_r_V_data_V_U_n_93;
  wire regslice_both_input_r_V_data_V_U_n_94;
  wire regslice_both_input_r_V_data_V_U_n_95;
  wire regslice_both_input_r_V_data_V_U_n_96;
  wire regslice_both_input_r_V_data_V_U_n_97;
  wire regslice_both_input_r_V_data_V_U_n_98;
  wire regslice_both_input_r_V_data_V_U_n_99;
  wire regslice_both_input_r_V_last_V_U_n_4;
  wire regslice_both_input_r_V_last_V_U_n_5;
  wire regslice_both_output_r_V_data_V_U_n_5;
  wire regslice_both_output_r_V_data_V_U_n_6;
  wire regslice_both_output_r_V_data_V_U_n_9;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]signal_shift_reg_0;
  wire [31:0]signal_shift_reg_1;
  wire [31:0]signal_shift_reg_10;
  wire [31:0]signal_shift_reg_11;
  wire [31:0]signal_shift_reg_11_load_reg_1224;
  wire [31:0]signal_shift_reg_12;
  wire [31:0]signal_shift_reg_13;
  wire [31:0]signal_shift_reg_13_load_reg_1235;
  wire [31:0]signal_shift_reg_14;
  wire [31:0]signal_shift_reg_14_load_reg_1246;
  wire [31:0]signal_shift_reg_15;
  wire [31:0]signal_shift_reg_15_load_reg_1257;
  wire [31:0]signal_shift_reg_16;
  wire [31:0]signal_shift_reg_17;
  wire [31:0]signal_shift_reg_17_load_reg_1268;
  wire [31:0]signal_shift_reg_18;
  wire [31:0]signal_shift_reg_18_load_reg_1279;
  wire [31:0]signal_shift_reg_19;
  wire [31:0]signal_shift_reg_19_load_reg_1295;
  wire [31:0]signal_shift_reg_2;
  wire [31:0]signal_shift_reg_20;
  wire [31:0]signal_shift_reg_21;
  wire [31:0]signal_shift_reg_21_load_reg_1306;
  wire [31:0]signal_shift_reg_22;
  wire [31:0]signal_shift_reg_22_load_reg_1317;
  wire [31:0]signal_shift_reg_23;
  wire [31:0]signal_shift_reg_23_load_reg_1328;
  wire [31:0]signal_shift_reg_24;
  wire [31:0]signal_shift_reg_25;
  wire [31:0]signal_shift_reg_25_load_reg_1344;
  wire [31:0]signal_shift_reg_26;
  wire [31:0]signal_shift_reg_26_load_reg_1355;
  wire [31:0]signal_shift_reg_27;
  wire [31:0]signal_shift_reg_27_load_reg_1371;
  wire [31:0]signal_shift_reg_28;
  wire [31:0]signal_shift_reg_29;
  wire [31:0]signal_shift_reg_29_load_reg_1382;
  wire [31:0]signal_shift_reg_3;
  wire [31:0]signal_shift_reg_30;
  wire [31:0]signal_shift_reg_3_load_reg_1159;
  wire [31:0]signal_shift_reg_4;
  wire [31:0]signal_shift_reg_4_load_reg_1170;
  wire [31:0]signal_shift_reg_5;
  wire [31:0]signal_shift_reg_6;
  wire [31:0]signal_shift_reg_7;
  wire [31:0]signal_shift_reg_7_load_reg_1186;
  wire [31:0]signal_shift_reg_8;
  wire [31:0]signal_shift_reg_8_load_reg_1197;
  wire [31:0]signal_shift_reg_9;
  wire [31:0]signal_shift_reg_9_load_reg_1208;
  wire [12:0]state_fu_172;
  wire [12:0]state_load_reg_1104;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/user_resp/pop ;
  wire [31:0]tmp_data_V_reg_1108;
  wire tmp_dest_V_reg_1144;
  wire tmp_id_V_reg_1139;
  wire [3:0]tmp_keep_V_reg_1115;
  wire tmp_last_V_1_loc_fu_180;
  wire tmp_last_V_2_reg_294;
  wire tmp_last_V_3_reg_245;
  wire tmp_last_V_reg_1130;
  wire [3:0]tmp_strb_V_reg_1120;
  wire tmp_user_V_reg_1125;
  wire [3:3]\NLW_B_V_data_1_payload_A_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln82_13_reg_1366_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln82_29_reg_1219_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln82_30_reg_1290_reg[31]_i_1_CO_UNCONNECTED ;
  wire \NLW_ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30_Q_UNCONNECTED ;
  wire \NLW_ap_CS_fsm_reg[82]_srl5___ap_CS_fsm_reg_r_35_Q31_UNCONNECTED ;
  wire NLW_mul_ln79_13_reg_1285_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_13_reg_1285_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_13_reg_1285_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_13_reg_1285_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_13_reg_1285_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_13_reg_1285_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_13_reg_1285_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_13_reg_1285_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_13_reg_1285_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_13_reg_1285_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln79_17_reg_1252_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_17_reg_1252_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_17_reg_1252_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_17_reg_1252_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_17_reg_1252_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_17_reg_1252_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_17_reg_1252_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_17_reg_1252_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_17_reg_1252_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_17_reg_1252_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln79_1_reg_1399_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_1_reg_1399_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_1_reg_1399_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_1_reg_1399_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_1_reg_1399_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_1_reg_1399_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_1_reg_1399_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_1_reg_1399_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_1_reg_1399_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_1_reg_1399_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln79_23_reg_1203_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_23_reg_1203_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_23_reg_1203_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_23_reg_1203_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_23_reg_1203_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_23_reg_1203_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_23_reg_1203_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_23_reg_1203_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_23_reg_1203_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_23_reg_1203_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln79_27_reg_1176_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_27_reg_1176_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_27_reg_1176_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_27_reg_1176_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_27_reg_1176_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_27_reg_1176_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_27_reg_1176_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_27_reg_1176_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_27_reg_1176_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_27_reg_1176_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln79_5_reg_1361_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_5_reg_1361_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_5_reg_1361_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_5_reg_1361_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_5_reg_1361_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_5_reg_1361_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_5_reg_1361_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_5_reg_1361_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_5_reg_1361_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_5_reg_1361_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln79_7_reg_1339_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_7_reg_1339_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_7_reg_1339_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_7_reg_1339_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_7_reg_1339_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_7_reg_1339_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_7_reg_1339_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_7_reg_1339_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_7_reg_1339_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_7_reg_1339_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln79_9_reg_1323_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln79_9_reg_1323_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln79_9_reg_1323_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln79_9_reg_1323_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln79_9_reg_1323_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln79_9_reg_1323_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln79_9_reg_1323_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln79_9_reg_1323_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln79_9_reg_1323_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln79_9_reg_1323_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln82_reg_1149_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln82_reg_1149_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln82_reg_1149_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln82_reg_1149_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln82_reg_1149_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln82_reg_1149_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln82_reg_1149_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln82_reg_1149_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln82_reg_1149_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln82_reg_1149_reg_PCOUT_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_11 
       (.I0(add_ln82_5_reg_1388[6]),
        .I1(add_ln82_13_reg_1366[6]),
        .I2(add_ln82_30_reg_1290[6]),
        .O(\B_V_data_1_payload_A[11]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_12 
       (.I0(add_ln82_5_reg_1388[5]),
        .I1(add_ln82_13_reg_1366[5]),
        .I2(add_ln82_30_reg_1290[5]),
        .O(\B_V_data_1_payload_A[11]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_13 
       (.I0(add_ln82_5_reg_1388[4]),
        .I1(add_ln82_13_reg_1366[4]),
        .I2(add_ln82_30_reg_1290[4]),
        .O(\B_V_data_1_payload_A[11]_i_13_n_4 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_14 
       (.I0(add_ln82_5_reg_1388[3]),
        .I1(add_ln82_13_reg_1366[3]),
        .I2(add_ln82_30_reg_1290[3]),
        .O(\B_V_data_1_payload_A[11]_i_14_n_4 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_15 
       (.I0(add_ln82_5_reg_1388[7]),
        .I1(add_ln82_13_reg_1366[7]),
        .I2(add_ln82_30_reg_1290[7]),
        .I3(\B_V_data_1_payload_A[11]_i_11_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_15_n_4 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_16 
       (.I0(add_ln82_5_reg_1388[6]),
        .I1(add_ln82_13_reg_1366[6]),
        .I2(add_ln82_30_reg_1290[6]),
        .I3(\B_V_data_1_payload_A[11]_i_12_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_17 
       (.I0(add_ln82_5_reg_1388[5]),
        .I1(add_ln82_13_reg_1366[5]),
        .I2(add_ln82_30_reg_1290[5]),
        .I3(\B_V_data_1_payload_A[11]_i_13_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_18 
       (.I0(add_ln82_5_reg_1388[4]),
        .I1(add_ln82_13_reg_1366[4]),
        .I2(add_ln82_30_reg_1290[4]),
        .I3(\B_V_data_1_payload_A[11]_i_14_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_18_n_4 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_11 
       (.I0(add_ln82_5_reg_1388[10]),
        .I1(add_ln82_13_reg_1366[10]),
        .I2(add_ln82_30_reg_1290[10]),
        .O(\B_V_data_1_payload_A[15]_i_11_n_4 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_12 
       (.I0(add_ln82_5_reg_1388[9]),
        .I1(add_ln82_13_reg_1366[9]),
        .I2(add_ln82_30_reg_1290[9]),
        .O(\B_V_data_1_payload_A[15]_i_12_n_4 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_13 
       (.I0(add_ln82_5_reg_1388[8]),
        .I1(add_ln82_13_reg_1366[8]),
        .I2(add_ln82_30_reg_1290[8]),
        .O(\B_V_data_1_payload_A[15]_i_13_n_4 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_14 
       (.I0(add_ln82_5_reg_1388[7]),
        .I1(add_ln82_13_reg_1366[7]),
        .I2(add_ln82_30_reg_1290[7]),
        .O(\B_V_data_1_payload_A[15]_i_14_n_4 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_15 
       (.I0(add_ln82_5_reg_1388[11]),
        .I1(add_ln82_13_reg_1366[11]),
        .I2(add_ln82_30_reg_1290[11]),
        .I3(\B_V_data_1_payload_A[15]_i_11_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_15_n_4 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_16 
       (.I0(add_ln82_5_reg_1388[10]),
        .I1(add_ln82_13_reg_1366[10]),
        .I2(add_ln82_30_reg_1290[10]),
        .I3(\B_V_data_1_payload_A[15]_i_12_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_16_n_4 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_17 
       (.I0(add_ln82_5_reg_1388[9]),
        .I1(add_ln82_13_reg_1366[9]),
        .I2(add_ln82_30_reg_1290[9]),
        .I3(\B_V_data_1_payload_A[15]_i_13_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_17_n_4 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_18 
       (.I0(add_ln82_5_reg_1388[8]),
        .I1(add_ln82_13_reg_1366[8]),
        .I2(add_ln82_30_reg_1290[8]),
        .I3(\B_V_data_1_payload_A[15]_i_14_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_18_n_4 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_11 
       (.I0(add_ln82_5_reg_1388[14]),
        .I1(add_ln82_13_reg_1366[14]),
        .I2(add_ln82_30_reg_1290[14]),
        .O(\B_V_data_1_payload_A[19]_i_11_n_4 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_12 
       (.I0(add_ln82_5_reg_1388[13]),
        .I1(add_ln82_13_reg_1366[13]),
        .I2(add_ln82_30_reg_1290[13]),
        .O(\B_V_data_1_payload_A[19]_i_12_n_4 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_13 
       (.I0(add_ln82_5_reg_1388[12]),
        .I1(add_ln82_13_reg_1366[12]),
        .I2(add_ln82_30_reg_1290[12]),
        .O(\B_V_data_1_payload_A[19]_i_13_n_4 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_14 
       (.I0(add_ln82_5_reg_1388[11]),
        .I1(add_ln82_13_reg_1366[11]),
        .I2(add_ln82_30_reg_1290[11]),
        .O(\B_V_data_1_payload_A[19]_i_14_n_4 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_15 
       (.I0(add_ln82_5_reg_1388[15]),
        .I1(add_ln82_13_reg_1366[15]),
        .I2(add_ln82_30_reg_1290[15]),
        .I3(\B_V_data_1_payload_A[19]_i_11_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_15_n_4 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_16 
       (.I0(add_ln82_5_reg_1388[14]),
        .I1(add_ln82_13_reg_1366[14]),
        .I2(add_ln82_30_reg_1290[14]),
        .I3(\B_V_data_1_payload_A[19]_i_12_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_16_n_4 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_17 
       (.I0(add_ln82_5_reg_1388[13]),
        .I1(add_ln82_13_reg_1366[13]),
        .I2(add_ln82_30_reg_1290[13]),
        .I3(\B_V_data_1_payload_A[19]_i_13_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_17_n_4 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_18 
       (.I0(add_ln82_5_reg_1388[12]),
        .I1(add_ln82_13_reg_1366[12]),
        .I2(add_ln82_30_reg_1290[12]),
        .I3(\B_V_data_1_payload_A[19]_i_14_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_18_n_4 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_11 
       (.I0(add_ln82_5_reg_1388[18]),
        .I1(add_ln82_13_reg_1366[18]),
        .I2(add_ln82_30_reg_1290[18]),
        .O(\B_V_data_1_payload_A[23]_i_11_n_4 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_12 
       (.I0(add_ln82_5_reg_1388[17]),
        .I1(add_ln82_13_reg_1366[17]),
        .I2(add_ln82_30_reg_1290[17]),
        .O(\B_V_data_1_payload_A[23]_i_12_n_4 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_13 
       (.I0(add_ln82_5_reg_1388[16]),
        .I1(add_ln82_13_reg_1366[16]),
        .I2(add_ln82_30_reg_1290[16]),
        .O(\B_V_data_1_payload_A[23]_i_13_n_4 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_14 
       (.I0(add_ln82_5_reg_1388[15]),
        .I1(add_ln82_13_reg_1366[15]),
        .I2(add_ln82_30_reg_1290[15]),
        .O(\B_V_data_1_payload_A[23]_i_14_n_4 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_15 
       (.I0(add_ln82_5_reg_1388[19]),
        .I1(add_ln82_13_reg_1366[19]),
        .I2(add_ln82_30_reg_1290[19]),
        .I3(\B_V_data_1_payload_A[23]_i_11_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_15_n_4 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_16 
       (.I0(add_ln82_5_reg_1388[18]),
        .I1(add_ln82_13_reg_1366[18]),
        .I2(add_ln82_30_reg_1290[18]),
        .I3(\B_V_data_1_payload_A[23]_i_12_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_16_n_4 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_17 
       (.I0(add_ln82_5_reg_1388[17]),
        .I1(add_ln82_13_reg_1366[17]),
        .I2(add_ln82_30_reg_1290[17]),
        .I3(\B_V_data_1_payload_A[23]_i_13_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_17_n_4 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_18 
       (.I0(add_ln82_5_reg_1388[16]),
        .I1(add_ln82_13_reg_1366[16]),
        .I2(add_ln82_30_reg_1290[16]),
        .I3(\B_V_data_1_payload_A[23]_i_14_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_18_n_4 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_11 
       (.I0(add_ln82_5_reg_1388[22]),
        .I1(add_ln82_13_reg_1366[22]),
        .I2(add_ln82_30_reg_1290[22]),
        .O(\B_V_data_1_payload_A[27]_i_11_n_4 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_12 
       (.I0(add_ln82_5_reg_1388[21]),
        .I1(add_ln82_13_reg_1366[21]),
        .I2(add_ln82_30_reg_1290[21]),
        .O(\B_V_data_1_payload_A[27]_i_12_n_4 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_13 
       (.I0(add_ln82_5_reg_1388[20]),
        .I1(add_ln82_13_reg_1366[20]),
        .I2(add_ln82_30_reg_1290[20]),
        .O(\B_V_data_1_payload_A[27]_i_13_n_4 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_14 
       (.I0(add_ln82_5_reg_1388[19]),
        .I1(add_ln82_13_reg_1366[19]),
        .I2(add_ln82_30_reg_1290[19]),
        .O(\B_V_data_1_payload_A[27]_i_14_n_4 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_15 
       (.I0(add_ln82_5_reg_1388[23]),
        .I1(add_ln82_13_reg_1366[23]),
        .I2(add_ln82_30_reg_1290[23]),
        .I3(\B_V_data_1_payload_A[27]_i_11_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_15_n_4 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_16 
       (.I0(add_ln82_5_reg_1388[22]),
        .I1(add_ln82_13_reg_1366[22]),
        .I2(add_ln82_30_reg_1290[22]),
        .I3(\B_V_data_1_payload_A[27]_i_12_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_16_n_4 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_17 
       (.I0(add_ln82_5_reg_1388[21]),
        .I1(add_ln82_13_reg_1366[21]),
        .I2(add_ln82_30_reg_1290[21]),
        .I3(\B_V_data_1_payload_A[27]_i_13_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_17_n_4 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_18 
       (.I0(add_ln82_5_reg_1388[20]),
        .I1(add_ln82_13_reg_1366[20]),
        .I2(add_ln82_30_reg_1290[20]),
        .I3(\B_V_data_1_payload_A[27]_i_14_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_18_n_4 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_12 
       (.I0(add_ln82_5_reg_1388[29]),
        .I1(add_ln82_13_reg_1366[29]),
        .I2(add_ln82_30_reg_1290[29]),
        .O(\B_V_data_1_payload_A[31]_i_12_n_4 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_13 
       (.I0(add_ln82_5_reg_1388[28]),
        .I1(add_ln82_13_reg_1366[28]),
        .I2(add_ln82_30_reg_1290[28]),
        .O(\B_V_data_1_payload_A[31]_i_13_n_4 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_14 
       (.I0(add_ln82_5_reg_1388[27]),
        .I1(add_ln82_13_reg_1366[27]),
        .I2(add_ln82_30_reg_1290[27]),
        .O(\B_V_data_1_payload_A[31]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[31]_i_15 
       (.I0(add_ln82_30_reg_1290[30]),
        .I1(add_ln82_13_reg_1366[30]),
        .I2(add_ln82_5_reg_1388[30]),
        .I3(add_ln82_13_reg_1366[31]),
        .I4(add_ln82_5_reg_1388[31]),
        .I5(add_ln82_30_reg_1290[31]),
        .O(\B_V_data_1_payload_A[31]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_16 
       (.I0(\B_V_data_1_payload_A[31]_i_12_n_4 ),
        .I1(add_ln82_13_reg_1366[30]),
        .I2(add_ln82_5_reg_1388[30]),
        .I3(add_ln82_30_reg_1290[30]),
        .O(\B_V_data_1_payload_A[31]_i_16_n_4 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_17 
       (.I0(add_ln82_5_reg_1388[29]),
        .I1(add_ln82_13_reg_1366[29]),
        .I2(add_ln82_30_reg_1290[29]),
        .I3(\B_V_data_1_payload_A[31]_i_13_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_17_n_4 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_18 
       (.I0(add_ln82_5_reg_1388[28]),
        .I1(add_ln82_13_reg_1366[28]),
        .I2(add_ln82_30_reg_1290[28]),
        .I3(\B_V_data_1_payload_A[31]_i_14_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_18_n_4 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_19 
       (.I0(add_ln82_5_reg_1388[26]),
        .I1(add_ln82_13_reg_1366[26]),
        .I2(add_ln82_30_reg_1290[26]),
        .O(\B_V_data_1_payload_A[31]_i_19_n_4 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_20 
       (.I0(add_ln82_5_reg_1388[25]),
        .I1(add_ln82_13_reg_1366[25]),
        .I2(add_ln82_30_reg_1290[25]),
        .O(\B_V_data_1_payload_A[31]_i_20_n_4 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_21 
       (.I0(add_ln82_5_reg_1388[24]),
        .I1(add_ln82_13_reg_1366[24]),
        .I2(add_ln82_30_reg_1290[24]),
        .O(\B_V_data_1_payload_A[31]_i_21_n_4 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_22 
       (.I0(add_ln82_5_reg_1388[23]),
        .I1(add_ln82_13_reg_1366[23]),
        .I2(add_ln82_30_reg_1290[23]),
        .O(\B_V_data_1_payload_A[31]_i_22_n_4 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_23 
       (.I0(add_ln82_5_reg_1388[27]),
        .I1(add_ln82_13_reg_1366[27]),
        .I2(add_ln82_30_reg_1290[27]),
        .I3(\B_V_data_1_payload_A[31]_i_19_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_23_n_4 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_24 
       (.I0(add_ln82_5_reg_1388[26]),
        .I1(add_ln82_13_reg_1366[26]),
        .I2(add_ln82_30_reg_1290[26]),
        .I3(\B_V_data_1_payload_A[31]_i_20_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_24_n_4 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_25 
       (.I0(add_ln82_5_reg_1388[25]),
        .I1(add_ln82_13_reg_1366[25]),
        .I2(add_ln82_30_reg_1290[25]),
        .I3(\B_V_data_1_payload_A[31]_i_21_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_25_n_4 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_26 
       (.I0(add_ln82_5_reg_1388[24]),
        .I1(add_ln82_13_reg_1366[24]),
        .I2(add_ln82_30_reg_1290[24]),
        .I3(\B_V_data_1_payload_A[31]_i_22_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_26_n_4 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_11 
       (.I0(add_ln82_5_reg_1388[2]),
        .I1(add_ln82_13_reg_1366[2]),
        .I2(add_ln82_30_reg_1290[2]),
        .O(\B_V_data_1_payload_A[7]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_12 
       (.I0(add_ln82_5_reg_1388[1]),
        .I1(add_ln82_13_reg_1366[1]),
        .I2(add_ln82_30_reg_1290[1]),
        .O(\B_V_data_1_payload_A[7]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_13 
       (.I0(add_ln82_5_reg_1388[0]),
        .I1(add_ln82_13_reg_1366[0]),
        .I2(add_ln82_30_reg_1290[0]),
        .O(\B_V_data_1_payload_A[7]_i_13_n_4 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_14 
       (.I0(add_ln82_5_reg_1388[3]),
        .I1(add_ln82_13_reg_1366[3]),
        .I2(add_ln82_30_reg_1290[3]),
        .I3(\B_V_data_1_payload_A[7]_i_11_n_4 ),
        .O(\B_V_data_1_payload_A[7]_i_14_n_4 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_15 
       (.I0(add_ln82_5_reg_1388[2]),
        .I1(add_ln82_13_reg_1366[2]),
        .I2(add_ln82_30_reg_1290[2]),
        .I3(\B_V_data_1_payload_A[7]_i_12_n_4 ),
        .O(\B_V_data_1_payload_A[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_16 
       (.I0(add_ln82_5_reg_1388[1]),
        .I1(add_ln82_13_reg_1366[1]),
        .I2(add_ln82_30_reg_1290[1]),
        .I3(\B_V_data_1_payload_A[7]_i_13_n_4 ),
        .O(\B_V_data_1_payload_A[7]_i_16_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_17 
       (.I0(add_ln82_5_reg_1388[0]),
        .I1(add_ln82_13_reg_1366[0]),
        .I2(add_ln82_30_reg_1290[0]),
        .O(\B_V_data_1_payload_A[7]_i_17_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[11]_i_10 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_10_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[11]_i_10_n_4 ,\B_V_data_1_payload_A_reg[11]_i_10_n_5 ,\B_V_data_1_payload_A_reg[11]_i_10_n_6 ,\B_V_data_1_payload_A_reg[11]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[11]_i_11_n_4 ,\B_V_data_1_payload_A[11]_i_12_n_4 ,\B_V_data_1_payload_A[11]_i_13_n_4 ,\B_V_data_1_payload_A[11]_i_14_n_4 }),
        .O({\B_V_data_1_payload_A_reg[11]_i_10_n_8 ,\B_V_data_1_payload_A_reg[11]_i_10_n_9 ,\B_V_data_1_payload_A_reg[11]_i_10_n_10 ,\B_V_data_1_payload_A_reg[11]_i_10_n_11 }),
        .S({\B_V_data_1_payload_A[11]_i_15_n_4 ,\B_V_data_1_payload_A[11]_i_16_n_4 ,\B_V_data_1_payload_A[11]_i_17_n_4 ,\B_V_data_1_payload_A[11]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_10 
       (.CI(\B_V_data_1_payload_A_reg[11]_i_10_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[15]_i_10_n_4 ,\B_V_data_1_payload_A_reg[15]_i_10_n_5 ,\B_V_data_1_payload_A_reg[15]_i_10_n_6 ,\B_V_data_1_payload_A_reg[15]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[15]_i_11_n_4 ,\B_V_data_1_payload_A[15]_i_12_n_4 ,\B_V_data_1_payload_A[15]_i_13_n_4 ,\B_V_data_1_payload_A[15]_i_14_n_4 }),
        .O({\B_V_data_1_payload_A_reg[15]_i_10_n_8 ,\B_V_data_1_payload_A_reg[15]_i_10_n_9 ,\B_V_data_1_payload_A_reg[15]_i_10_n_10 ,\B_V_data_1_payload_A_reg[15]_i_10_n_11 }),
        .S({\B_V_data_1_payload_A[15]_i_15_n_4 ,\B_V_data_1_payload_A[15]_i_16_n_4 ,\B_V_data_1_payload_A[15]_i_17_n_4 ,\B_V_data_1_payload_A[15]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[19]_i_10 
       (.CI(\B_V_data_1_payload_A_reg[15]_i_10_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[19]_i_10_n_4 ,\B_V_data_1_payload_A_reg[19]_i_10_n_5 ,\B_V_data_1_payload_A_reg[19]_i_10_n_6 ,\B_V_data_1_payload_A_reg[19]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[19]_i_11_n_4 ,\B_V_data_1_payload_A[19]_i_12_n_4 ,\B_V_data_1_payload_A[19]_i_13_n_4 ,\B_V_data_1_payload_A[19]_i_14_n_4 }),
        .O({\B_V_data_1_payload_A_reg[19]_i_10_n_8 ,\B_V_data_1_payload_A_reg[19]_i_10_n_9 ,\B_V_data_1_payload_A_reg[19]_i_10_n_10 ,\B_V_data_1_payload_A_reg[19]_i_10_n_11 }),
        .S({\B_V_data_1_payload_A[19]_i_15_n_4 ,\B_V_data_1_payload_A[19]_i_16_n_4 ,\B_V_data_1_payload_A[19]_i_17_n_4 ,\B_V_data_1_payload_A[19]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[23]_i_10 
       (.CI(\B_V_data_1_payload_A_reg[19]_i_10_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[23]_i_10_n_4 ,\B_V_data_1_payload_A_reg[23]_i_10_n_5 ,\B_V_data_1_payload_A_reg[23]_i_10_n_6 ,\B_V_data_1_payload_A_reg[23]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[23]_i_11_n_4 ,\B_V_data_1_payload_A[23]_i_12_n_4 ,\B_V_data_1_payload_A[23]_i_13_n_4 ,\B_V_data_1_payload_A[23]_i_14_n_4 }),
        .O({\B_V_data_1_payload_A_reg[23]_i_10_n_8 ,\B_V_data_1_payload_A_reg[23]_i_10_n_9 ,\B_V_data_1_payload_A_reg[23]_i_10_n_10 ,\B_V_data_1_payload_A_reg[23]_i_10_n_11 }),
        .S({\B_V_data_1_payload_A[23]_i_15_n_4 ,\B_V_data_1_payload_A[23]_i_16_n_4 ,\B_V_data_1_payload_A[23]_i_17_n_4 ,\B_V_data_1_payload_A[23]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[27]_i_10 
       (.CI(\B_V_data_1_payload_A_reg[23]_i_10_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[27]_i_10_n_4 ,\B_V_data_1_payload_A_reg[27]_i_10_n_5 ,\B_V_data_1_payload_A_reg[27]_i_10_n_6 ,\B_V_data_1_payload_A_reg[27]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[27]_i_11_n_4 ,\B_V_data_1_payload_A[27]_i_12_n_4 ,\B_V_data_1_payload_A[27]_i_13_n_4 ,\B_V_data_1_payload_A[27]_i_14_n_4 }),
        .O({\B_V_data_1_payload_A_reg[27]_i_10_n_8 ,\B_V_data_1_payload_A_reg[27]_i_10_n_9 ,\B_V_data_1_payload_A_reg[27]_i_10_n_10 ,\B_V_data_1_payload_A_reg[27]_i_10_n_11 }),
        .S({\B_V_data_1_payload_A[27]_i_15_n_4 ,\B_V_data_1_payload_A[27]_i_16_n_4 ,\B_V_data_1_payload_A[27]_i_17_n_4 ,\B_V_data_1_payload_A[27]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_10 
       (.CI(\B_V_data_1_payload_A_reg[31]_i_11_n_4 ),
        .CO({\NLW_B_V_data_1_payload_A_reg[31]_i_10_CO_UNCONNECTED [3],\B_V_data_1_payload_A_reg[31]_i_10_n_5 ,\B_V_data_1_payload_A_reg[31]_i_10_n_6 ,\B_V_data_1_payload_A_reg[31]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\B_V_data_1_payload_A[31]_i_12_n_4 ,\B_V_data_1_payload_A[31]_i_13_n_4 ,\B_V_data_1_payload_A[31]_i_14_n_4 }),
        .O({\B_V_data_1_payload_A_reg[31]_i_10_n_8 ,\B_V_data_1_payload_A_reg[31]_i_10_n_9 ,\B_V_data_1_payload_A_reg[31]_i_10_n_10 ,\B_V_data_1_payload_A_reg[31]_i_10_n_11 }),
        .S({\B_V_data_1_payload_A[31]_i_15_n_4 ,\B_V_data_1_payload_A[31]_i_16_n_4 ,\B_V_data_1_payload_A[31]_i_17_n_4 ,\B_V_data_1_payload_A[31]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_11 
       (.CI(\B_V_data_1_payload_A_reg[27]_i_10_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[31]_i_11_n_4 ,\B_V_data_1_payload_A_reg[31]_i_11_n_5 ,\B_V_data_1_payload_A_reg[31]_i_11_n_6 ,\B_V_data_1_payload_A_reg[31]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[31]_i_19_n_4 ,\B_V_data_1_payload_A[31]_i_20_n_4 ,\B_V_data_1_payload_A[31]_i_21_n_4 ,\B_V_data_1_payload_A[31]_i_22_n_4 }),
        .O({\B_V_data_1_payload_A_reg[31]_i_11_n_8 ,\B_V_data_1_payload_A_reg[31]_i_11_n_9 ,\B_V_data_1_payload_A_reg[31]_i_11_n_10 ,\B_V_data_1_payload_A_reg[31]_i_11_n_11 }),
        .S({\B_V_data_1_payload_A[31]_i_23_n_4 ,\B_V_data_1_payload_A[31]_i_24_n_4 ,\B_V_data_1_payload_A[31]_i_25_n_4 ,\B_V_data_1_payload_A[31]_i_26_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\B_V_data_1_payload_A_reg[7]_i_10_n_4 ,\B_V_data_1_payload_A_reg[7]_i_10_n_5 ,\B_V_data_1_payload_A_reg[7]_i_10_n_6 ,\B_V_data_1_payload_A_reg[7]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[7]_i_11_n_4 ,\B_V_data_1_payload_A[7]_i_12_n_4 ,\B_V_data_1_payload_A[7]_i_13_n_4 ,1'b0}),
        .O({\B_V_data_1_payload_A_reg[7]_i_10_n_8 ,\B_V_data_1_payload_A_reg[7]_i_10_n_9 ,\B_V_data_1_payload_A_reg[7]_i_10_n_10 ,\B_V_data_1_payload_A_reg[7]_i_10_n_11 }),
        .S({\B_V_data_1_payload_A[7]_i_14_n_4 ,\B_V_data_1_payload_A[7]_i_15_n_4 ,\B_V_data_1_payload_A[7]_i_16_n_4 ,\B_V_data_1_payload_A[7]_i_17_n_4 }));
  GND GND
       (.G(\<const0> ));
  FDRE \add_ln82_11_reg_1301_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[0]),
        .Q(add_ln82_11_reg_1301[0]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[10]),
        .Q(add_ln82_11_reg_1301[10]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[11]),
        .Q(add_ln82_11_reg_1301[11]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[12]),
        .Q(add_ln82_11_reg_1301[12]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[13]),
        .Q(add_ln82_11_reg_1301[13]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[14]),
        .Q(add_ln82_11_reg_1301[14]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[15]),
        .Q(add_ln82_11_reg_1301[15]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[16]),
        .Q(add_ln82_11_reg_1301[16]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[17]),
        .Q(add_ln82_11_reg_1301[17]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[18]),
        .Q(add_ln82_11_reg_1301[18]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[19]),
        .Q(add_ln82_11_reg_1301[19]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[1]),
        .Q(add_ln82_11_reg_1301[1]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[20]),
        .Q(add_ln82_11_reg_1301[20]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[21]),
        .Q(add_ln82_11_reg_1301[21]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[22]),
        .Q(add_ln82_11_reg_1301[22]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[23]),
        .Q(add_ln82_11_reg_1301[23]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[24]),
        .Q(add_ln82_11_reg_1301[24]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[25]),
        .Q(add_ln82_11_reg_1301[25]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[26]),
        .Q(add_ln82_11_reg_1301[26]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[27]),
        .Q(add_ln82_11_reg_1301[27]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[28]),
        .Q(add_ln82_11_reg_1301[28]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[29]),
        .Q(add_ln82_11_reg_1301[29]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[2]),
        .Q(add_ln82_11_reg_1301[2]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[30]),
        .Q(add_ln82_11_reg_1301[30]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[31]),
        .Q(add_ln82_11_reg_1301[31]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[3]),
        .Q(add_ln82_11_reg_1301[3]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[4]),
        .Q(add_ln82_11_reg_1301[4]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[5]),
        .Q(add_ln82_11_reg_1301[5]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[6]),
        .Q(add_ln82_11_reg_1301[6]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[7]),
        .Q(add_ln82_11_reg_1301[7]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[8]),
        .Q(add_ln82_11_reg_1301[8]),
        .R(1'b0));
  FDRE \add_ln82_11_reg_1301_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln82_11_fu_778_p2[9]),
        .Q(add_ln82_11_reg_1301[9]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[0]),
        .Q(add_ln82_12_reg_1312[0]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[10]),
        .Q(add_ln82_12_reg_1312[10]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[11]),
        .Q(add_ln82_12_reg_1312[11]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[12]),
        .Q(add_ln82_12_reg_1312[12]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[13]),
        .Q(add_ln82_12_reg_1312[13]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[14]),
        .Q(add_ln82_12_reg_1312[14]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[15]),
        .Q(add_ln82_12_reg_1312[15]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[16]),
        .Q(add_ln82_12_reg_1312[16]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[17]),
        .Q(add_ln82_12_reg_1312[17]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[18]),
        .Q(add_ln82_12_reg_1312[18]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[19]),
        .Q(add_ln82_12_reg_1312[19]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[1]),
        .Q(add_ln82_12_reg_1312[1]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[20]),
        .Q(add_ln82_12_reg_1312[20]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[21]),
        .Q(add_ln82_12_reg_1312[21]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[22]),
        .Q(add_ln82_12_reg_1312[22]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[23]),
        .Q(add_ln82_12_reg_1312[23]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[24]),
        .Q(add_ln82_12_reg_1312[24]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[25]),
        .Q(add_ln82_12_reg_1312[25]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[26]),
        .Q(add_ln82_12_reg_1312[26]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[27]),
        .Q(add_ln82_12_reg_1312[27]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[28]),
        .Q(add_ln82_12_reg_1312[28]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[29]),
        .Q(add_ln82_12_reg_1312[29]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[2]),
        .Q(add_ln82_12_reg_1312[2]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[30]),
        .Q(add_ln82_12_reg_1312[30]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[31]),
        .Q(add_ln82_12_reg_1312[31]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[3]),
        .Q(add_ln82_12_reg_1312[3]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[4]),
        .Q(add_ln82_12_reg_1312[4]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[5]),
        .Q(add_ln82_12_reg_1312[5]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[6]),
        .Q(add_ln82_12_reg_1312[6]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[7]),
        .Q(add_ln82_12_reg_1312[7]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[8]),
        .Q(add_ln82_12_reg_1312[8]),
        .R(1'b0));
  FDRE \add_ln82_12_reg_1312_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(add_ln82_12_fu_819_p2[9]),
        .Q(add_ln82_12_reg_1312[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[11]_i_2 
       (.I0(add_ln82_7_reg_1350[10]),
        .I1(add_ln82_8_reg_1334[10]),
        .I2(add_ln82_12_reg_1312[10]),
        .O(\add_ln82_13_reg_1366[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[11]_i_3 
       (.I0(add_ln82_7_reg_1350[9]),
        .I1(add_ln82_8_reg_1334[9]),
        .I2(add_ln82_12_reg_1312[9]),
        .O(\add_ln82_13_reg_1366[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[11]_i_4 
       (.I0(add_ln82_7_reg_1350[8]),
        .I1(add_ln82_8_reg_1334[8]),
        .I2(add_ln82_12_reg_1312[8]),
        .O(\add_ln82_13_reg_1366[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[11]_i_5 
       (.I0(add_ln82_7_reg_1350[7]),
        .I1(add_ln82_8_reg_1334[7]),
        .I2(add_ln82_12_reg_1312[7]),
        .O(\add_ln82_13_reg_1366[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[11]_i_6 
       (.I0(add_ln82_7_reg_1350[11]),
        .I1(add_ln82_8_reg_1334[11]),
        .I2(add_ln82_12_reg_1312[11]),
        .I3(\add_ln82_13_reg_1366[11]_i_2_n_4 ),
        .O(\add_ln82_13_reg_1366[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[11]_i_7 
       (.I0(add_ln82_7_reg_1350[10]),
        .I1(add_ln82_8_reg_1334[10]),
        .I2(add_ln82_12_reg_1312[10]),
        .I3(\add_ln82_13_reg_1366[11]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[11]_i_8 
       (.I0(add_ln82_7_reg_1350[9]),
        .I1(add_ln82_8_reg_1334[9]),
        .I2(add_ln82_12_reg_1312[9]),
        .I3(\add_ln82_13_reg_1366[11]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[11]_i_9 
       (.I0(add_ln82_7_reg_1350[8]),
        .I1(add_ln82_8_reg_1334[8]),
        .I2(add_ln82_12_reg_1312[8]),
        .I3(\add_ln82_13_reg_1366[11]_i_5_n_4 ),
        .O(\add_ln82_13_reg_1366[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[15]_i_2 
       (.I0(add_ln82_7_reg_1350[14]),
        .I1(add_ln82_8_reg_1334[14]),
        .I2(add_ln82_12_reg_1312[14]),
        .O(\add_ln82_13_reg_1366[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[15]_i_3 
       (.I0(add_ln82_7_reg_1350[13]),
        .I1(add_ln82_8_reg_1334[13]),
        .I2(add_ln82_12_reg_1312[13]),
        .O(\add_ln82_13_reg_1366[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[15]_i_4 
       (.I0(add_ln82_7_reg_1350[12]),
        .I1(add_ln82_8_reg_1334[12]),
        .I2(add_ln82_12_reg_1312[12]),
        .O(\add_ln82_13_reg_1366[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[15]_i_5 
       (.I0(add_ln82_7_reg_1350[11]),
        .I1(add_ln82_8_reg_1334[11]),
        .I2(add_ln82_12_reg_1312[11]),
        .O(\add_ln82_13_reg_1366[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[15]_i_6 
       (.I0(add_ln82_7_reg_1350[15]),
        .I1(add_ln82_8_reg_1334[15]),
        .I2(add_ln82_12_reg_1312[15]),
        .I3(\add_ln82_13_reg_1366[15]_i_2_n_4 ),
        .O(\add_ln82_13_reg_1366[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[15]_i_7 
       (.I0(add_ln82_7_reg_1350[14]),
        .I1(add_ln82_8_reg_1334[14]),
        .I2(add_ln82_12_reg_1312[14]),
        .I3(\add_ln82_13_reg_1366[15]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[15]_i_8 
       (.I0(add_ln82_7_reg_1350[13]),
        .I1(add_ln82_8_reg_1334[13]),
        .I2(add_ln82_12_reg_1312[13]),
        .I3(\add_ln82_13_reg_1366[15]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[15]_i_9 
       (.I0(add_ln82_7_reg_1350[12]),
        .I1(add_ln82_8_reg_1334[12]),
        .I2(add_ln82_12_reg_1312[12]),
        .I3(\add_ln82_13_reg_1366[15]_i_5_n_4 ),
        .O(\add_ln82_13_reg_1366[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[19]_i_2 
       (.I0(add_ln82_7_reg_1350[18]),
        .I1(add_ln82_8_reg_1334[18]),
        .I2(add_ln82_12_reg_1312[18]),
        .O(\add_ln82_13_reg_1366[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[19]_i_3 
       (.I0(add_ln82_7_reg_1350[17]),
        .I1(add_ln82_8_reg_1334[17]),
        .I2(add_ln82_12_reg_1312[17]),
        .O(\add_ln82_13_reg_1366[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[19]_i_4 
       (.I0(add_ln82_7_reg_1350[16]),
        .I1(add_ln82_8_reg_1334[16]),
        .I2(add_ln82_12_reg_1312[16]),
        .O(\add_ln82_13_reg_1366[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[19]_i_5 
       (.I0(add_ln82_7_reg_1350[15]),
        .I1(add_ln82_8_reg_1334[15]),
        .I2(add_ln82_12_reg_1312[15]),
        .O(\add_ln82_13_reg_1366[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[19]_i_6 
       (.I0(add_ln82_7_reg_1350[19]),
        .I1(add_ln82_8_reg_1334[19]),
        .I2(add_ln82_12_reg_1312[19]),
        .I3(\add_ln82_13_reg_1366[19]_i_2_n_4 ),
        .O(\add_ln82_13_reg_1366[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[19]_i_7 
       (.I0(add_ln82_7_reg_1350[18]),
        .I1(add_ln82_8_reg_1334[18]),
        .I2(add_ln82_12_reg_1312[18]),
        .I3(\add_ln82_13_reg_1366[19]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[19]_i_8 
       (.I0(add_ln82_7_reg_1350[17]),
        .I1(add_ln82_8_reg_1334[17]),
        .I2(add_ln82_12_reg_1312[17]),
        .I3(\add_ln82_13_reg_1366[19]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[19]_i_9 
       (.I0(add_ln82_7_reg_1350[16]),
        .I1(add_ln82_8_reg_1334[16]),
        .I2(add_ln82_12_reg_1312[16]),
        .I3(\add_ln82_13_reg_1366[19]_i_5_n_4 ),
        .O(\add_ln82_13_reg_1366[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[23]_i_2 
       (.I0(add_ln82_7_reg_1350[22]),
        .I1(add_ln82_8_reg_1334[22]),
        .I2(add_ln82_12_reg_1312[22]),
        .O(\add_ln82_13_reg_1366[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[23]_i_3 
       (.I0(add_ln82_7_reg_1350[21]),
        .I1(add_ln82_8_reg_1334[21]),
        .I2(add_ln82_12_reg_1312[21]),
        .O(\add_ln82_13_reg_1366[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[23]_i_4 
       (.I0(add_ln82_7_reg_1350[20]),
        .I1(add_ln82_8_reg_1334[20]),
        .I2(add_ln82_12_reg_1312[20]),
        .O(\add_ln82_13_reg_1366[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[23]_i_5 
       (.I0(add_ln82_7_reg_1350[19]),
        .I1(add_ln82_8_reg_1334[19]),
        .I2(add_ln82_12_reg_1312[19]),
        .O(\add_ln82_13_reg_1366[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[23]_i_6 
       (.I0(add_ln82_7_reg_1350[23]),
        .I1(add_ln82_8_reg_1334[23]),
        .I2(add_ln82_12_reg_1312[23]),
        .I3(\add_ln82_13_reg_1366[23]_i_2_n_4 ),
        .O(\add_ln82_13_reg_1366[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[23]_i_7 
       (.I0(add_ln82_7_reg_1350[22]),
        .I1(add_ln82_8_reg_1334[22]),
        .I2(add_ln82_12_reg_1312[22]),
        .I3(\add_ln82_13_reg_1366[23]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[23]_i_8 
       (.I0(add_ln82_7_reg_1350[21]),
        .I1(add_ln82_8_reg_1334[21]),
        .I2(add_ln82_12_reg_1312[21]),
        .I3(\add_ln82_13_reg_1366[23]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[23]_i_9 
       (.I0(add_ln82_7_reg_1350[20]),
        .I1(add_ln82_8_reg_1334[20]),
        .I2(add_ln82_12_reg_1312[20]),
        .I3(\add_ln82_13_reg_1366[23]_i_5_n_4 ),
        .O(\add_ln82_13_reg_1366[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[27]_i_2 
       (.I0(add_ln82_7_reg_1350[26]),
        .I1(add_ln82_8_reg_1334[26]),
        .I2(add_ln82_12_reg_1312[26]),
        .O(\add_ln82_13_reg_1366[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[27]_i_3 
       (.I0(add_ln82_7_reg_1350[25]),
        .I1(add_ln82_8_reg_1334[25]),
        .I2(add_ln82_12_reg_1312[25]),
        .O(\add_ln82_13_reg_1366[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[27]_i_4 
       (.I0(add_ln82_7_reg_1350[24]),
        .I1(add_ln82_8_reg_1334[24]),
        .I2(add_ln82_12_reg_1312[24]),
        .O(\add_ln82_13_reg_1366[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[27]_i_5 
       (.I0(add_ln82_7_reg_1350[23]),
        .I1(add_ln82_8_reg_1334[23]),
        .I2(add_ln82_12_reg_1312[23]),
        .O(\add_ln82_13_reg_1366[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[27]_i_6 
       (.I0(add_ln82_7_reg_1350[27]),
        .I1(add_ln82_8_reg_1334[27]),
        .I2(add_ln82_12_reg_1312[27]),
        .I3(\add_ln82_13_reg_1366[27]_i_2_n_4 ),
        .O(\add_ln82_13_reg_1366[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[27]_i_7 
       (.I0(add_ln82_7_reg_1350[26]),
        .I1(add_ln82_8_reg_1334[26]),
        .I2(add_ln82_12_reg_1312[26]),
        .I3(\add_ln82_13_reg_1366[27]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[27]_i_8 
       (.I0(add_ln82_7_reg_1350[25]),
        .I1(add_ln82_8_reg_1334[25]),
        .I2(add_ln82_12_reg_1312[25]),
        .I3(\add_ln82_13_reg_1366[27]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[27]_i_9 
       (.I0(add_ln82_7_reg_1350[24]),
        .I1(add_ln82_8_reg_1334[24]),
        .I2(add_ln82_12_reg_1312[24]),
        .I3(\add_ln82_13_reg_1366[27]_i_5_n_4 ),
        .O(\add_ln82_13_reg_1366[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[31]_i_2 
       (.I0(add_ln82_7_reg_1350[29]),
        .I1(add_ln82_8_reg_1334[29]),
        .I2(add_ln82_12_reg_1312[29]),
        .O(\add_ln82_13_reg_1366[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[31]_i_3 
       (.I0(add_ln82_7_reg_1350[28]),
        .I1(add_ln82_8_reg_1334[28]),
        .I2(add_ln82_12_reg_1312[28]),
        .O(\add_ln82_13_reg_1366[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[31]_i_4 
       (.I0(add_ln82_7_reg_1350[27]),
        .I1(add_ln82_8_reg_1334[27]),
        .I2(add_ln82_12_reg_1312[27]),
        .O(\add_ln82_13_reg_1366[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_13_reg_1366[31]_i_5 
       (.I0(add_ln82_12_reg_1312[30]),
        .I1(add_ln82_8_reg_1334[30]),
        .I2(add_ln82_7_reg_1350[30]),
        .I3(add_ln82_8_reg_1334[31]),
        .I4(add_ln82_7_reg_1350[31]),
        .I5(add_ln82_12_reg_1312[31]),
        .O(\add_ln82_13_reg_1366[31]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[31]_i_6 
       (.I0(\add_ln82_13_reg_1366[31]_i_2_n_4 ),
        .I1(add_ln82_8_reg_1334[30]),
        .I2(add_ln82_7_reg_1350[30]),
        .I3(add_ln82_12_reg_1312[30]),
        .O(\add_ln82_13_reg_1366[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[31]_i_7 
       (.I0(add_ln82_7_reg_1350[29]),
        .I1(add_ln82_8_reg_1334[29]),
        .I2(add_ln82_12_reg_1312[29]),
        .I3(\add_ln82_13_reg_1366[31]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[31]_i_8 
       (.I0(add_ln82_7_reg_1350[28]),
        .I1(add_ln82_8_reg_1334[28]),
        .I2(add_ln82_12_reg_1312[28]),
        .I3(\add_ln82_13_reg_1366[31]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[3]_i_2 
       (.I0(add_ln82_7_reg_1350[2]),
        .I1(add_ln82_8_reg_1334[2]),
        .I2(add_ln82_12_reg_1312[2]),
        .O(\add_ln82_13_reg_1366[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[3]_i_3 
       (.I0(add_ln82_7_reg_1350[1]),
        .I1(add_ln82_8_reg_1334[1]),
        .I2(add_ln82_12_reg_1312[1]),
        .O(\add_ln82_13_reg_1366[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[3]_i_4 
       (.I0(add_ln82_7_reg_1350[0]),
        .I1(add_ln82_8_reg_1334[0]),
        .I2(add_ln82_12_reg_1312[0]),
        .O(\add_ln82_13_reg_1366[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[3]_i_5 
       (.I0(add_ln82_7_reg_1350[3]),
        .I1(add_ln82_8_reg_1334[3]),
        .I2(add_ln82_12_reg_1312[3]),
        .I3(\add_ln82_13_reg_1366[3]_i_2_n_4 ),
        .O(\add_ln82_13_reg_1366[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[3]_i_6 
       (.I0(add_ln82_7_reg_1350[2]),
        .I1(add_ln82_8_reg_1334[2]),
        .I2(add_ln82_12_reg_1312[2]),
        .I3(\add_ln82_13_reg_1366[3]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[3]_i_7 
       (.I0(add_ln82_7_reg_1350[1]),
        .I1(add_ln82_8_reg_1334[1]),
        .I2(add_ln82_12_reg_1312[1]),
        .I3(\add_ln82_13_reg_1366[3]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_13_reg_1366[3]_i_8 
       (.I0(add_ln82_7_reg_1350[0]),
        .I1(add_ln82_8_reg_1334[0]),
        .I2(add_ln82_12_reg_1312[0]),
        .O(\add_ln82_13_reg_1366[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[7]_i_2 
       (.I0(add_ln82_7_reg_1350[6]),
        .I1(add_ln82_8_reg_1334[6]),
        .I2(add_ln82_12_reg_1312[6]),
        .O(\add_ln82_13_reg_1366[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[7]_i_3 
       (.I0(add_ln82_7_reg_1350[5]),
        .I1(add_ln82_8_reg_1334[5]),
        .I2(add_ln82_12_reg_1312[5]),
        .O(\add_ln82_13_reg_1366[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[7]_i_4 
       (.I0(add_ln82_7_reg_1350[4]),
        .I1(add_ln82_8_reg_1334[4]),
        .I2(add_ln82_12_reg_1312[4]),
        .O(\add_ln82_13_reg_1366[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_13_reg_1366[7]_i_5 
       (.I0(add_ln82_7_reg_1350[3]),
        .I1(add_ln82_8_reg_1334[3]),
        .I2(add_ln82_12_reg_1312[3]),
        .O(\add_ln82_13_reg_1366[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[7]_i_6 
       (.I0(add_ln82_7_reg_1350[7]),
        .I1(add_ln82_8_reg_1334[7]),
        .I2(add_ln82_12_reg_1312[7]),
        .I3(\add_ln82_13_reg_1366[7]_i_2_n_4 ),
        .O(\add_ln82_13_reg_1366[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[7]_i_7 
       (.I0(add_ln82_7_reg_1350[6]),
        .I1(add_ln82_8_reg_1334[6]),
        .I2(add_ln82_12_reg_1312[6]),
        .I3(\add_ln82_13_reg_1366[7]_i_3_n_4 ),
        .O(\add_ln82_13_reg_1366[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[7]_i_8 
       (.I0(add_ln82_7_reg_1350[5]),
        .I1(add_ln82_8_reg_1334[5]),
        .I2(add_ln82_12_reg_1312[5]),
        .I3(\add_ln82_13_reg_1366[7]_i_4_n_4 ),
        .O(\add_ln82_13_reg_1366[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_13_reg_1366[7]_i_9 
       (.I0(add_ln82_7_reg_1350[4]),
        .I1(add_ln82_8_reg_1334[4]),
        .I2(add_ln82_12_reg_1312[4]),
        .I3(\add_ln82_13_reg_1366[7]_i_5_n_4 ),
        .O(\add_ln82_13_reg_1366[7]_i_9_n_4 ));
  FDRE \add_ln82_13_reg_1366_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[0]),
        .Q(add_ln82_13_reg_1366[0]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[10]),
        .Q(add_ln82_13_reg_1366[10]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[11]),
        .Q(add_ln82_13_reg_1366[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[11]_i_1 
       (.CI(\add_ln82_13_reg_1366_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_13_reg_1366_reg[11]_i_1_n_4 ,\add_ln82_13_reg_1366_reg[11]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[11]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_13_reg_1366[11]_i_2_n_4 ,\add_ln82_13_reg_1366[11]_i_3_n_4 ,\add_ln82_13_reg_1366[11]_i_4_n_4 ,\add_ln82_13_reg_1366[11]_i_5_n_4 }),
        .O(add_ln82_13_fu_910_p2[11:8]),
        .S({\add_ln82_13_reg_1366[11]_i_6_n_4 ,\add_ln82_13_reg_1366[11]_i_7_n_4 ,\add_ln82_13_reg_1366[11]_i_8_n_4 ,\add_ln82_13_reg_1366[11]_i_9_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[12]),
        .Q(add_ln82_13_reg_1366[12]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[13]),
        .Q(add_ln82_13_reg_1366[13]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[14]),
        .Q(add_ln82_13_reg_1366[14]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[15]),
        .Q(add_ln82_13_reg_1366[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[15]_i_1 
       (.CI(\add_ln82_13_reg_1366_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_13_reg_1366_reg[15]_i_1_n_4 ,\add_ln82_13_reg_1366_reg[15]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[15]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_13_reg_1366[15]_i_2_n_4 ,\add_ln82_13_reg_1366[15]_i_3_n_4 ,\add_ln82_13_reg_1366[15]_i_4_n_4 ,\add_ln82_13_reg_1366[15]_i_5_n_4 }),
        .O(add_ln82_13_fu_910_p2[15:12]),
        .S({\add_ln82_13_reg_1366[15]_i_6_n_4 ,\add_ln82_13_reg_1366[15]_i_7_n_4 ,\add_ln82_13_reg_1366[15]_i_8_n_4 ,\add_ln82_13_reg_1366[15]_i_9_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[16]),
        .Q(add_ln82_13_reg_1366[16]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[17]),
        .Q(add_ln82_13_reg_1366[17]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[18]),
        .Q(add_ln82_13_reg_1366[18]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[19]),
        .Q(add_ln82_13_reg_1366[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[19]_i_1 
       (.CI(\add_ln82_13_reg_1366_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_13_reg_1366_reg[19]_i_1_n_4 ,\add_ln82_13_reg_1366_reg[19]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[19]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_13_reg_1366[19]_i_2_n_4 ,\add_ln82_13_reg_1366[19]_i_3_n_4 ,\add_ln82_13_reg_1366[19]_i_4_n_4 ,\add_ln82_13_reg_1366[19]_i_5_n_4 }),
        .O(add_ln82_13_fu_910_p2[19:16]),
        .S({\add_ln82_13_reg_1366[19]_i_6_n_4 ,\add_ln82_13_reg_1366[19]_i_7_n_4 ,\add_ln82_13_reg_1366[19]_i_8_n_4 ,\add_ln82_13_reg_1366[19]_i_9_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[1]),
        .Q(add_ln82_13_reg_1366[1]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[20]),
        .Q(add_ln82_13_reg_1366[20]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[21]),
        .Q(add_ln82_13_reg_1366[21]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[22]),
        .Q(add_ln82_13_reg_1366[22]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[23]),
        .Q(add_ln82_13_reg_1366[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[23]_i_1 
       (.CI(\add_ln82_13_reg_1366_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_13_reg_1366_reg[23]_i_1_n_4 ,\add_ln82_13_reg_1366_reg[23]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[23]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_13_reg_1366[23]_i_2_n_4 ,\add_ln82_13_reg_1366[23]_i_3_n_4 ,\add_ln82_13_reg_1366[23]_i_4_n_4 ,\add_ln82_13_reg_1366[23]_i_5_n_4 }),
        .O(add_ln82_13_fu_910_p2[23:20]),
        .S({\add_ln82_13_reg_1366[23]_i_6_n_4 ,\add_ln82_13_reg_1366[23]_i_7_n_4 ,\add_ln82_13_reg_1366[23]_i_8_n_4 ,\add_ln82_13_reg_1366[23]_i_9_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[24]),
        .Q(add_ln82_13_reg_1366[24]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[25]),
        .Q(add_ln82_13_reg_1366[25]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[26]),
        .Q(add_ln82_13_reg_1366[26]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[27]),
        .Q(add_ln82_13_reg_1366[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[27]_i_1 
       (.CI(\add_ln82_13_reg_1366_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_13_reg_1366_reg[27]_i_1_n_4 ,\add_ln82_13_reg_1366_reg[27]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[27]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_13_reg_1366[27]_i_2_n_4 ,\add_ln82_13_reg_1366[27]_i_3_n_4 ,\add_ln82_13_reg_1366[27]_i_4_n_4 ,\add_ln82_13_reg_1366[27]_i_5_n_4 }),
        .O(add_ln82_13_fu_910_p2[27:24]),
        .S({\add_ln82_13_reg_1366[27]_i_6_n_4 ,\add_ln82_13_reg_1366[27]_i_7_n_4 ,\add_ln82_13_reg_1366[27]_i_8_n_4 ,\add_ln82_13_reg_1366[27]_i_9_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[28]),
        .Q(add_ln82_13_reg_1366[28]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[29]),
        .Q(add_ln82_13_reg_1366[29]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[2]),
        .Q(add_ln82_13_reg_1366[2]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[30]),
        .Q(add_ln82_13_reg_1366[30]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[31]),
        .Q(add_ln82_13_reg_1366[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[31]_i_1 
       (.CI(\add_ln82_13_reg_1366_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_13_reg_1366_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_13_reg_1366_reg[31]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[31]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_13_reg_1366[31]_i_2_n_4 ,\add_ln82_13_reg_1366[31]_i_3_n_4 ,\add_ln82_13_reg_1366[31]_i_4_n_4 }),
        .O(add_ln82_13_fu_910_p2[31:28]),
        .S({\add_ln82_13_reg_1366[31]_i_5_n_4 ,\add_ln82_13_reg_1366[31]_i_6_n_4 ,\add_ln82_13_reg_1366[31]_i_7_n_4 ,\add_ln82_13_reg_1366[31]_i_8_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[3]),
        .Q(add_ln82_13_reg_1366[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_13_reg_1366_reg[3]_i_1_n_4 ,\add_ln82_13_reg_1366_reg[3]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[3]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_13_reg_1366[3]_i_2_n_4 ,\add_ln82_13_reg_1366[3]_i_3_n_4 ,\add_ln82_13_reg_1366[3]_i_4_n_4 ,1'b0}),
        .O(add_ln82_13_fu_910_p2[3:0]),
        .S({\add_ln82_13_reg_1366[3]_i_5_n_4 ,\add_ln82_13_reg_1366[3]_i_6_n_4 ,\add_ln82_13_reg_1366[3]_i_7_n_4 ,\add_ln82_13_reg_1366[3]_i_8_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[4]),
        .Q(add_ln82_13_reg_1366[4]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[5]),
        .Q(add_ln82_13_reg_1366[5]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[6]),
        .Q(add_ln82_13_reg_1366[6]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[7]),
        .Q(add_ln82_13_reg_1366[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_13_reg_1366_reg[7]_i_1 
       (.CI(\add_ln82_13_reg_1366_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_13_reg_1366_reg[7]_i_1_n_4 ,\add_ln82_13_reg_1366_reg[7]_i_1_n_5 ,\add_ln82_13_reg_1366_reg[7]_i_1_n_6 ,\add_ln82_13_reg_1366_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_13_reg_1366[7]_i_2_n_4 ,\add_ln82_13_reg_1366[7]_i_3_n_4 ,\add_ln82_13_reg_1366[7]_i_4_n_4 ,\add_ln82_13_reg_1366[7]_i_5_n_4 }),
        .O(add_ln82_13_fu_910_p2[7:4]),
        .S({\add_ln82_13_reg_1366[7]_i_6_n_4 ,\add_ln82_13_reg_1366[7]_i_7_n_4 ,\add_ln82_13_reg_1366[7]_i_8_n_4 ,\add_ln82_13_reg_1366[7]_i_9_n_4 }));
  FDRE \add_ln82_13_reg_1366_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[8]),
        .Q(add_ln82_13_reg_1366[8]),
        .R(1'b0));
  FDRE \add_ln82_13_reg_1366_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln82_13_fu_910_p2[9]),
        .Q(add_ln82_13_reg_1366[9]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[0]),
        .Q(add_ln82_16_reg_1263[0]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[10]),
        .Q(add_ln82_16_reg_1263[10]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[11]),
        .Q(add_ln82_16_reg_1263[11]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[12]),
        .Q(add_ln82_16_reg_1263[12]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[13]),
        .Q(add_ln82_16_reg_1263[13]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[14]),
        .Q(add_ln82_16_reg_1263[14]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[15]),
        .Q(add_ln82_16_reg_1263[15]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[16]),
        .Q(add_ln82_16_reg_1263[16]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[17]),
        .Q(add_ln82_16_reg_1263[17]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[18]),
        .Q(add_ln82_16_reg_1263[18]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[19]),
        .Q(add_ln82_16_reg_1263[19]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[1]),
        .Q(add_ln82_16_reg_1263[1]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[20]),
        .Q(add_ln82_16_reg_1263[20]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[21]),
        .Q(add_ln82_16_reg_1263[21]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[22]),
        .Q(add_ln82_16_reg_1263[22]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[23]),
        .Q(add_ln82_16_reg_1263[23]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[24]),
        .Q(add_ln82_16_reg_1263[24]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[25]),
        .Q(add_ln82_16_reg_1263[25]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[26]),
        .Q(add_ln82_16_reg_1263[26]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[27]),
        .Q(add_ln82_16_reg_1263[27]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[28]),
        .Q(add_ln82_16_reg_1263[28]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[29]),
        .Q(add_ln82_16_reg_1263[29]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[2]),
        .Q(add_ln82_16_reg_1263[2]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[30]),
        .Q(add_ln82_16_reg_1263[30]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[31]),
        .Q(add_ln82_16_reg_1263[31]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[3]),
        .Q(add_ln82_16_reg_1263[3]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[4]),
        .Q(add_ln82_16_reg_1263[4]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[5]),
        .Q(add_ln82_16_reg_1263[5]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[6]),
        .Q(add_ln82_16_reg_1263[6]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[7]),
        .Q(add_ln82_16_reg_1263[7]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[8]),
        .Q(add_ln82_16_reg_1263[8]),
        .R(1'b0));
  FDRE \add_ln82_16_reg_1263_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln82_16_fu_695_p2[9]),
        .Q(add_ln82_16_reg_1263[9]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[0]),
        .Q(add_ln82_17_reg_1274[0]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[10]),
        .Q(add_ln82_17_reg_1274[10]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[11]),
        .Q(add_ln82_17_reg_1274[11]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[12]),
        .Q(add_ln82_17_reg_1274[12]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[13]),
        .Q(add_ln82_17_reg_1274[13]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[14]),
        .Q(add_ln82_17_reg_1274[14]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[15]),
        .Q(add_ln82_17_reg_1274[15]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[16]),
        .Q(add_ln82_17_reg_1274[16]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[17]),
        .Q(add_ln82_17_reg_1274[17]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[18]),
        .Q(add_ln82_17_reg_1274[18]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[19]),
        .Q(add_ln82_17_reg_1274[19]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[1]),
        .Q(add_ln82_17_reg_1274[1]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[20]),
        .Q(add_ln82_17_reg_1274[20]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[21]),
        .Q(add_ln82_17_reg_1274[21]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[22]),
        .Q(add_ln82_17_reg_1274[22]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[23]),
        .Q(add_ln82_17_reg_1274[23]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[24]),
        .Q(add_ln82_17_reg_1274[24]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[25]),
        .Q(add_ln82_17_reg_1274[25]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[26]),
        .Q(add_ln82_17_reg_1274[26]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[27]),
        .Q(add_ln82_17_reg_1274[27]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[28]),
        .Q(add_ln82_17_reg_1274[28]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[29]),
        .Q(add_ln82_17_reg_1274[29]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[2]),
        .Q(add_ln82_17_reg_1274[2]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[30]),
        .Q(add_ln82_17_reg_1274[30]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[31]),
        .Q(add_ln82_17_reg_1274[31]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[3]),
        .Q(add_ln82_17_reg_1274[3]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[4]),
        .Q(add_ln82_17_reg_1274[4]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[5]),
        .Q(add_ln82_17_reg_1274[5]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[6]),
        .Q(add_ln82_17_reg_1274[6]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[7]),
        .Q(add_ln82_17_reg_1274[7]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[8]),
        .Q(add_ln82_17_reg_1274[8]),
        .R(1'b0));
  FDRE \add_ln82_17_reg_1274_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(add_ln82_17_fu_736_p2[9]),
        .Q(add_ln82_17_reg_1274[9]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[0]),
        .Q(add_ln82_19_reg_1230[0]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[10]),
        .Q(add_ln82_19_reg_1230[10]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[11]),
        .Q(add_ln82_19_reg_1230[11]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[12]),
        .Q(add_ln82_19_reg_1230[12]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[13]),
        .Q(add_ln82_19_reg_1230[13]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[14]),
        .Q(add_ln82_19_reg_1230[14]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[15]),
        .Q(add_ln82_19_reg_1230[15]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[16]),
        .Q(add_ln82_19_reg_1230[16]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[17]),
        .Q(add_ln82_19_reg_1230[17]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[18]),
        .Q(add_ln82_19_reg_1230[18]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[19]),
        .Q(add_ln82_19_reg_1230[19]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[1]),
        .Q(add_ln82_19_reg_1230[1]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[20]),
        .Q(add_ln82_19_reg_1230[20]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[21]),
        .Q(add_ln82_19_reg_1230[21]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[22]),
        .Q(add_ln82_19_reg_1230[22]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[23]),
        .Q(add_ln82_19_reg_1230[23]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[24]),
        .Q(add_ln82_19_reg_1230[24]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[25]),
        .Q(add_ln82_19_reg_1230[25]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[26]),
        .Q(add_ln82_19_reg_1230[26]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[27]),
        .Q(add_ln82_19_reg_1230[27]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[28]),
        .Q(add_ln82_19_reg_1230[28]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[29]),
        .Q(add_ln82_19_reg_1230[29]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[2]),
        .Q(add_ln82_19_reg_1230[2]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[30]),
        .Q(add_ln82_19_reg_1230[30]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[31]),
        .Q(add_ln82_19_reg_1230[31]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[3]),
        .Q(add_ln82_19_reg_1230[3]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[4]),
        .Q(add_ln82_19_reg_1230[4]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[5]),
        .Q(add_ln82_19_reg_1230[5]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[6]),
        .Q(add_ln82_19_reg_1230[6]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[7]),
        .Q(add_ln82_19_reg_1230[7]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[8]),
        .Q(add_ln82_19_reg_1230[8]),
        .R(1'b0));
  FDRE \add_ln82_19_reg_1230_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln82_19_fu_620_p2[9]),
        .Q(add_ln82_19_reg_1230[9]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[0]),
        .Q(add_ln82_1_reg_1404[0]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[10]),
        .Q(add_ln82_1_reg_1404[10]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[11]),
        .Q(add_ln82_1_reg_1404[11]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[12]),
        .Q(add_ln82_1_reg_1404[12]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[13]),
        .Q(add_ln82_1_reg_1404[13]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[14]),
        .Q(add_ln82_1_reg_1404[14]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[15]),
        .Q(add_ln82_1_reg_1404[15]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[16]),
        .Q(add_ln82_1_reg_1404[16]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[17]),
        .Q(add_ln82_1_reg_1404[17]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[18]),
        .Q(add_ln82_1_reg_1404[18]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[19]),
        .Q(add_ln82_1_reg_1404[19]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[1]),
        .Q(add_ln82_1_reg_1404[1]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[20]),
        .Q(add_ln82_1_reg_1404[20]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[21]),
        .Q(add_ln82_1_reg_1404[21]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[22]),
        .Q(add_ln82_1_reg_1404[22]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[23]),
        .Q(add_ln82_1_reg_1404[23]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[24]),
        .Q(add_ln82_1_reg_1404[24]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[25]),
        .Q(add_ln82_1_reg_1404[25]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[26]),
        .Q(add_ln82_1_reg_1404[26]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[27]),
        .Q(add_ln82_1_reg_1404[27]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[28]),
        .Q(add_ln82_1_reg_1404[28]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[29]),
        .Q(add_ln82_1_reg_1404[29]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[2]),
        .Q(add_ln82_1_reg_1404[2]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[30]),
        .Q(add_ln82_1_reg_1404[30]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[31]),
        .Q(add_ln82_1_reg_1404[31]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[3]),
        .Q(add_ln82_1_reg_1404[3]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[4]),
        .Q(add_ln82_1_reg_1404[4]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[5]),
        .Q(add_ln82_1_reg_1404[5]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[6]),
        .Q(add_ln82_1_reg_1404[6]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[7]),
        .Q(add_ln82_1_reg_1404[7]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[8]),
        .Q(add_ln82_1_reg_1404[8]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_1404_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln82_1_fu_994_p2[9]),
        .Q(add_ln82_1_reg_1404[9]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[0]),
        .Q(add_ln82_20_reg_1241[0]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[10]),
        .Q(add_ln82_20_reg_1241[10]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[11]),
        .Q(add_ln82_20_reg_1241[11]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[12]),
        .Q(add_ln82_20_reg_1241[12]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[13]),
        .Q(add_ln82_20_reg_1241[13]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[14]),
        .Q(add_ln82_20_reg_1241[14]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[15]),
        .Q(add_ln82_20_reg_1241[15]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[16]),
        .Q(add_ln82_20_reg_1241[16]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[17]),
        .Q(add_ln82_20_reg_1241[17]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[18]),
        .Q(add_ln82_20_reg_1241[18]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[19]),
        .Q(add_ln82_20_reg_1241[19]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[1]),
        .Q(add_ln82_20_reg_1241[1]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[20]),
        .Q(add_ln82_20_reg_1241[20]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[21]),
        .Q(add_ln82_20_reg_1241[21]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[22]),
        .Q(add_ln82_20_reg_1241[22]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[23]),
        .Q(add_ln82_20_reg_1241[23]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[24]),
        .Q(add_ln82_20_reg_1241[24]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[25]),
        .Q(add_ln82_20_reg_1241[25]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[26]),
        .Q(add_ln82_20_reg_1241[26]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[27]),
        .Q(add_ln82_20_reg_1241[27]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[28]),
        .Q(add_ln82_20_reg_1241[28]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[29]),
        .Q(add_ln82_20_reg_1241[29]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[2]),
        .Q(add_ln82_20_reg_1241[2]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[30]),
        .Q(add_ln82_20_reg_1241[30]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[31]),
        .Q(add_ln82_20_reg_1241[31]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[3]),
        .Q(add_ln82_20_reg_1241[3]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[4]),
        .Q(add_ln82_20_reg_1241[4]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[5]),
        .Q(add_ln82_20_reg_1241[5]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[6]),
        .Q(add_ln82_20_reg_1241[6]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[7]),
        .Q(add_ln82_20_reg_1241[7]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[8]),
        .Q(add_ln82_20_reg_1241[8]),
        .R(1'b0));
  FDRE \add_ln82_20_reg_1241_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(add_ln82_20_fu_662_p2[9]),
        .Q(add_ln82_20_reg_1241[9]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[0]),
        .Q(add_ln82_22_reg_1214[0]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[10]),
        .Q(add_ln82_22_reg_1214[10]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[11]),
        .Q(add_ln82_22_reg_1214[11]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[12]),
        .Q(add_ln82_22_reg_1214[12]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[13]),
        .Q(add_ln82_22_reg_1214[13]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[14]),
        .Q(add_ln82_22_reg_1214[14]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[15]),
        .Q(add_ln82_22_reg_1214[15]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[16]),
        .Q(add_ln82_22_reg_1214[16]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[17]),
        .Q(add_ln82_22_reg_1214[17]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[18]),
        .Q(add_ln82_22_reg_1214[18]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[19]),
        .Q(add_ln82_22_reg_1214[19]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[1]),
        .Q(add_ln82_22_reg_1214[1]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[20]),
        .Q(add_ln82_22_reg_1214[20]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[21]),
        .Q(add_ln82_22_reg_1214[21]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[22]),
        .Q(add_ln82_22_reg_1214[22]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[23]),
        .Q(add_ln82_22_reg_1214[23]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[24]),
        .Q(add_ln82_22_reg_1214[24]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[25]),
        .Q(add_ln82_22_reg_1214[25]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[26]),
        .Q(add_ln82_22_reg_1214[26]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[27]),
        .Q(add_ln82_22_reg_1214[27]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[28]),
        .Q(add_ln82_22_reg_1214[28]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[29]),
        .Q(add_ln82_22_reg_1214[29]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[2]),
        .Q(add_ln82_22_reg_1214[2]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[30]),
        .Q(add_ln82_22_reg_1214[30]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[31]),
        .Q(add_ln82_22_reg_1214[31]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[3]),
        .Q(add_ln82_22_reg_1214[3]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[4]),
        .Q(add_ln82_22_reg_1214[4]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[5]),
        .Q(add_ln82_22_reg_1214[5]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[6]),
        .Q(add_ln82_22_reg_1214[6]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[7]),
        .Q(add_ln82_22_reg_1214[7]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[8]),
        .Q(add_ln82_22_reg_1214[8]),
        .R(1'b0));
  FDRE \add_ln82_22_reg_1214_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln82_22_fu_576_p2[9]),
        .Q(add_ln82_22_reg_1214[9]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[0]),
        .Q(add_ln82_23_reg_1192[0]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[10]),
        .Q(add_ln82_23_reg_1192[10]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[11]),
        .Q(add_ln82_23_reg_1192[11]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[12]),
        .Q(add_ln82_23_reg_1192[12]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[13]),
        .Q(add_ln82_23_reg_1192[13]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[14]),
        .Q(add_ln82_23_reg_1192[14]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[15]),
        .Q(add_ln82_23_reg_1192[15]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[16]),
        .Q(add_ln82_23_reg_1192[16]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[17]),
        .Q(add_ln82_23_reg_1192[17]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[18]),
        .Q(add_ln82_23_reg_1192[18]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[19]),
        .Q(add_ln82_23_reg_1192[19]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[1]),
        .Q(add_ln82_23_reg_1192[1]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[20]),
        .Q(add_ln82_23_reg_1192[20]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[21]),
        .Q(add_ln82_23_reg_1192[21]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[22]),
        .Q(add_ln82_23_reg_1192[22]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[23]),
        .Q(add_ln82_23_reg_1192[23]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[24]),
        .Q(add_ln82_23_reg_1192[24]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[25]),
        .Q(add_ln82_23_reg_1192[25]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[26]),
        .Q(add_ln82_23_reg_1192[26]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[27]),
        .Q(add_ln82_23_reg_1192[27]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[28]),
        .Q(add_ln82_23_reg_1192[28]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[29]),
        .Q(add_ln82_23_reg_1192[29]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[2]),
        .Q(add_ln82_23_reg_1192[2]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[30]),
        .Q(add_ln82_23_reg_1192[30]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[31]),
        .Q(add_ln82_23_reg_1192[31]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[3]),
        .Q(add_ln82_23_reg_1192[3]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[4]),
        .Q(add_ln82_23_reg_1192[4]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[5]),
        .Q(add_ln82_23_reg_1192[5]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[6]),
        .Q(add_ln82_23_reg_1192[6]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[7]),
        .Q(add_ln82_23_reg_1192[7]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[8]),
        .Q(add_ln82_23_reg_1192[8]),
        .R(1'b0));
  FDRE \add_ln82_23_reg_1192_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln82_23_fu_542_p2[9]),
        .Q(add_ln82_23_reg_1192[9]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[0]),
        .Q(add_ln82_27_reg_1165[0]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[10]),
        .Q(add_ln82_27_reg_1165[10]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[11]),
        .Q(add_ln82_27_reg_1165[11]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[12]),
        .Q(add_ln82_27_reg_1165[12]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[13]),
        .Q(add_ln82_27_reg_1165[13]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[14]),
        .Q(add_ln82_27_reg_1165[14]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[15]),
        .Q(add_ln82_27_reg_1165[15]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[16]),
        .Q(add_ln82_27_reg_1165[16]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[17]),
        .Q(add_ln82_27_reg_1165[17]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[18]),
        .Q(add_ln82_27_reg_1165[18]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[19]),
        .Q(add_ln82_27_reg_1165[19]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[1]),
        .Q(add_ln82_27_reg_1165[1]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[20]),
        .Q(add_ln82_27_reg_1165[20]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[21]),
        .Q(add_ln82_27_reg_1165[21]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[22]),
        .Q(add_ln82_27_reg_1165[22]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[23]),
        .Q(add_ln82_27_reg_1165[23]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[24]),
        .Q(add_ln82_27_reg_1165[24]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[25]),
        .Q(add_ln82_27_reg_1165[25]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[26]),
        .Q(add_ln82_27_reg_1165[26]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[27]),
        .Q(add_ln82_27_reg_1165[27]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[28]),
        .Q(add_ln82_27_reg_1165[28]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[29]),
        .Q(add_ln82_27_reg_1165[29]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[2]),
        .Q(add_ln82_27_reg_1165[2]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[30]),
        .Q(add_ln82_27_reg_1165[30]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[31]),
        .Q(add_ln82_27_reg_1165[31]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[3]),
        .Q(add_ln82_27_reg_1165[3]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[4]),
        .Q(add_ln82_27_reg_1165[4]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[5]),
        .Q(add_ln82_27_reg_1165[5]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[6]),
        .Q(add_ln82_27_reg_1165[6]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[7]),
        .Q(add_ln82_27_reg_1165[7]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[8]),
        .Q(add_ln82_27_reg_1165[8]),
        .R(1'b0));
  FDRE \add_ln82_27_reg_1165_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln82_27_fu_461_p2[9]),
        .Q(add_ln82_27_reg_1165[9]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[0]),
        .Q(add_ln82_28_reg_1181[0]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[10]),
        .Q(add_ln82_28_reg_1181[10]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[11]),
        .Q(add_ln82_28_reg_1181[11]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[12]),
        .Q(add_ln82_28_reg_1181[12]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[13]),
        .Q(add_ln82_28_reg_1181[13]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[14]),
        .Q(add_ln82_28_reg_1181[14]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[15]),
        .Q(add_ln82_28_reg_1181[15]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[16]),
        .Q(add_ln82_28_reg_1181[16]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[17]),
        .Q(add_ln82_28_reg_1181[17]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[18]),
        .Q(add_ln82_28_reg_1181[18]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[19]),
        .Q(add_ln82_28_reg_1181[19]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[1]),
        .Q(add_ln82_28_reg_1181[1]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[20]),
        .Q(add_ln82_28_reg_1181[20]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[21]),
        .Q(add_ln82_28_reg_1181[21]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[22]),
        .Q(add_ln82_28_reg_1181[22]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[23]),
        .Q(add_ln82_28_reg_1181[23]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[24]),
        .Q(add_ln82_28_reg_1181[24]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[25]),
        .Q(add_ln82_28_reg_1181[25]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[26]),
        .Q(add_ln82_28_reg_1181[26]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[27]),
        .Q(add_ln82_28_reg_1181[27]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[28]),
        .Q(add_ln82_28_reg_1181[28]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[29]),
        .Q(add_ln82_28_reg_1181[29]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[2]),
        .Q(add_ln82_28_reg_1181[2]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[30]),
        .Q(add_ln82_28_reg_1181[30]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[31]),
        .Q(add_ln82_28_reg_1181[31]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[3]),
        .Q(add_ln82_28_reg_1181[3]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[4]),
        .Q(add_ln82_28_reg_1181[4]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[5]),
        .Q(add_ln82_28_reg_1181[5]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[6]),
        .Q(add_ln82_28_reg_1181[6]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[7]),
        .Q(add_ln82_28_reg_1181[7]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[8]),
        .Q(add_ln82_28_reg_1181[8]),
        .R(1'b0));
  FDRE \add_ln82_28_reg_1181_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln82_28_fu_496_p2[9]),
        .Q(add_ln82_28_reg_1181[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[11]_i_2 
       (.I0(add_ln82_22_reg_1214[10]),
        .I1(add_ln82_23_reg_1192[10]),
        .I2(add_ln82_28_reg_1181[10]),
        .O(\add_ln82_29_reg_1219[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[11]_i_3 
       (.I0(add_ln82_22_reg_1214[9]),
        .I1(add_ln82_23_reg_1192[9]),
        .I2(add_ln82_28_reg_1181[9]),
        .O(\add_ln82_29_reg_1219[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[11]_i_4 
       (.I0(add_ln82_22_reg_1214[8]),
        .I1(add_ln82_23_reg_1192[8]),
        .I2(add_ln82_28_reg_1181[8]),
        .O(\add_ln82_29_reg_1219[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[11]_i_5 
       (.I0(add_ln82_22_reg_1214[7]),
        .I1(add_ln82_23_reg_1192[7]),
        .I2(add_ln82_28_reg_1181[7]),
        .O(\add_ln82_29_reg_1219[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[11]_i_6 
       (.I0(add_ln82_22_reg_1214[11]),
        .I1(add_ln82_23_reg_1192[11]),
        .I2(add_ln82_28_reg_1181[11]),
        .I3(\add_ln82_29_reg_1219[11]_i_2_n_4 ),
        .O(\add_ln82_29_reg_1219[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[11]_i_7 
       (.I0(add_ln82_22_reg_1214[10]),
        .I1(add_ln82_23_reg_1192[10]),
        .I2(add_ln82_28_reg_1181[10]),
        .I3(\add_ln82_29_reg_1219[11]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[11]_i_8 
       (.I0(add_ln82_22_reg_1214[9]),
        .I1(add_ln82_23_reg_1192[9]),
        .I2(add_ln82_28_reg_1181[9]),
        .I3(\add_ln82_29_reg_1219[11]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[11]_i_9 
       (.I0(add_ln82_22_reg_1214[8]),
        .I1(add_ln82_23_reg_1192[8]),
        .I2(add_ln82_28_reg_1181[8]),
        .I3(\add_ln82_29_reg_1219[11]_i_5_n_4 ),
        .O(\add_ln82_29_reg_1219[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[15]_i_2 
       (.I0(add_ln82_22_reg_1214[14]),
        .I1(add_ln82_23_reg_1192[14]),
        .I2(add_ln82_28_reg_1181[14]),
        .O(\add_ln82_29_reg_1219[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[15]_i_3 
       (.I0(add_ln82_22_reg_1214[13]),
        .I1(add_ln82_23_reg_1192[13]),
        .I2(add_ln82_28_reg_1181[13]),
        .O(\add_ln82_29_reg_1219[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[15]_i_4 
       (.I0(add_ln82_22_reg_1214[12]),
        .I1(add_ln82_23_reg_1192[12]),
        .I2(add_ln82_28_reg_1181[12]),
        .O(\add_ln82_29_reg_1219[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[15]_i_5 
       (.I0(add_ln82_22_reg_1214[11]),
        .I1(add_ln82_23_reg_1192[11]),
        .I2(add_ln82_28_reg_1181[11]),
        .O(\add_ln82_29_reg_1219[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[15]_i_6 
       (.I0(add_ln82_22_reg_1214[15]),
        .I1(add_ln82_23_reg_1192[15]),
        .I2(add_ln82_28_reg_1181[15]),
        .I3(\add_ln82_29_reg_1219[15]_i_2_n_4 ),
        .O(\add_ln82_29_reg_1219[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[15]_i_7 
       (.I0(add_ln82_22_reg_1214[14]),
        .I1(add_ln82_23_reg_1192[14]),
        .I2(add_ln82_28_reg_1181[14]),
        .I3(\add_ln82_29_reg_1219[15]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[15]_i_8 
       (.I0(add_ln82_22_reg_1214[13]),
        .I1(add_ln82_23_reg_1192[13]),
        .I2(add_ln82_28_reg_1181[13]),
        .I3(\add_ln82_29_reg_1219[15]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[15]_i_9 
       (.I0(add_ln82_22_reg_1214[12]),
        .I1(add_ln82_23_reg_1192[12]),
        .I2(add_ln82_28_reg_1181[12]),
        .I3(\add_ln82_29_reg_1219[15]_i_5_n_4 ),
        .O(\add_ln82_29_reg_1219[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[19]_i_2 
       (.I0(add_ln82_22_reg_1214[18]),
        .I1(add_ln82_23_reg_1192[18]),
        .I2(add_ln82_28_reg_1181[18]),
        .O(\add_ln82_29_reg_1219[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[19]_i_3 
       (.I0(add_ln82_22_reg_1214[17]),
        .I1(add_ln82_23_reg_1192[17]),
        .I2(add_ln82_28_reg_1181[17]),
        .O(\add_ln82_29_reg_1219[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[19]_i_4 
       (.I0(add_ln82_22_reg_1214[16]),
        .I1(add_ln82_23_reg_1192[16]),
        .I2(add_ln82_28_reg_1181[16]),
        .O(\add_ln82_29_reg_1219[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[19]_i_5 
       (.I0(add_ln82_22_reg_1214[15]),
        .I1(add_ln82_23_reg_1192[15]),
        .I2(add_ln82_28_reg_1181[15]),
        .O(\add_ln82_29_reg_1219[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[19]_i_6 
       (.I0(add_ln82_22_reg_1214[19]),
        .I1(add_ln82_23_reg_1192[19]),
        .I2(add_ln82_28_reg_1181[19]),
        .I3(\add_ln82_29_reg_1219[19]_i_2_n_4 ),
        .O(\add_ln82_29_reg_1219[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[19]_i_7 
       (.I0(add_ln82_22_reg_1214[18]),
        .I1(add_ln82_23_reg_1192[18]),
        .I2(add_ln82_28_reg_1181[18]),
        .I3(\add_ln82_29_reg_1219[19]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[19]_i_8 
       (.I0(add_ln82_22_reg_1214[17]),
        .I1(add_ln82_23_reg_1192[17]),
        .I2(add_ln82_28_reg_1181[17]),
        .I3(\add_ln82_29_reg_1219[19]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[19]_i_9 
       (.I0(add_ln82_22_reg_1214[16]),
        .I1(add_ln82_23_reg_1192[16]),
        .I2(add_ln82_28_reg_1181[16]),
        .I3(\add_ln82_29_reg_1219[19]_i_5_n_4 ),
        .O(\add_ln82_29_reg_1219[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[23]_i_2 
       (.I0(add_ln82_22_reg_1214[22]),
        .I1(add_ln82_23_reg_1192[22]),
        .I2(add_ln82_28_reg_1181[22]),
        .O(\add_ln82_29_reg_1219[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[23]_i_3 
       (.I0(add_ln82_22_reg_1214[21]),
        .I1(add_ln82_23_reg_1192[21]),
        .I2(add_ln82_28_reg_1181[21]),
        .O(\add_ln82_29_reg_1219[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[23]_i_4 
       (.I0(add_ln82_22_reg_1214[20]),
        .I1(add_ln82_23_reg_1192[20]),
        .I2(add_ln82_28_reg_1181[20]),
        .O(\add_ln82_29_reg_1219[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[23]_i_5 
       (.I0(add_ln82_22_reg_1214[19]),
        .I1(add_ln82_23_reg_1192[19]),
        .I2(add_ln82_28_reg_1181[19]),
        .O(\add_ln82_29_reg_1219[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[23]_i_6 
       (.I0(add_ln82_22_reg_1214[23]),
        .I1(add_ln82_23_reg_1192[23]),
        .I2(add_ln82_28_reg_1181[23]),
        .I3(\add_ln82_29_reg_1219[23]_i_2_n_4 ),
        .O(\add_ln82_29_reg_1219[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[23]_i_7 
       (.I0(add_ln82_22_reg_1214[22]),
        .I1(add_ln82_23_reg_1192[22]),
        .I2(add_ln82_28_reg_1181[22]),
        .I3(\add_ln82_29_reg_1219[23]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[23]_i_8 
       (.I0(add_ln82_22_reg_1214[21]),
        .I1(add_ln82_23_reg_1192[21]),
        .I2(add_ln82_28_reg_1181[21]),
        .I3(\add_ln82_29_reg_1219[23]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[23]_i_9 
       (.I0(add_ln82_22_reg_1214[20]),
        .I1(add_ln82_23_reg_1192[20]),
        .I2(add_ln82_28_reg_1181[20]),
        .I3(\add_ln82_29_reg_1219[23]_i_5_n_4 ),
        .O(\add_ln82_29_reg_1219[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[27]_i_2 
       (.I0(add_ln82_22_reg_1214[26]),
        .I1(add_ln82_23_reg_1192[26]),
        .I2(add_ln82_28_reg_1181[26]),
        .O(\add_ln82_29_reg_1219[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[27]_i_3 
       (.I0(add_ln82_22_reg_1214[25]),
        .I1(add_ln82_23_reg_1192[25]),
        .I2(add_ln82_28_reg_1181[25]),
        .O(\add_ln82_29_reg_1219[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[27]_i_4 
       (.I0(add_ln82_22_reg_1214[24]),
        .I1(add_ln82_23_reg_1192[24]),
        .I2(add_ln82_28_reg_1181[24]),
        .O(\add_ln82_29_reg_1219[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[27]_i_5 
       (.I0(add_ln82_22_reg_1214[23]),
        .I1(add_ln82_23_reg_1192[23]),
        .I2(add_ln82_28_reg_1181[23]),
        .O(\add_ln82_29_reg_1219[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[27]_i_6 
       (.I0(add_ln82_22_reg_1214[27]),
        .I1(add_ln82_23_reg_1192[27]),
        .I2(add_ln82_28_reg_1181[27]),
        .I3(\add_ln82_29_reg_1219[27]_i_2_n_4 ),
        .O(\add_ln82_29_reg_1219[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[27]_i_7 
       (.I0(add_ln82_22_reg_1214[26]),
        .I1(add_ln82_23_reg_1192[26]),
        .I2(add_ln82_28_reg_1181[26]),
        .I3(\add_ln82_29_reg_1219[27]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[27]_i_8 
       (.I0(add_ln82_22_reg_1214[25]),
        .I1(add_ln82_23_reg_1192[25]),
        .I2(add_ln82_28_reg_1181[25]),
        .I3(\add_ln82_29_reg_1219[27]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[27]_i_9 
       (.I0(add_ln82_22_reg_1214[24]),
        .I1(add_ln82_23_reg_1192[24]),
        .I2(add_ln82_28_reg_1181[24]),
        .I3(\add_ln82_29_reg_1219[27]_i_5_n_4 ),
        .O(\add_ln82_29_reg_1219[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[31]_i_2 
       (.I0(add_ln82_22_reg_1214[29]),
        .I1(add_ln82_23_reg_1192[29]),
        .I2(add_ln82_28_reg_1181[29]),
        .O(\add_ln82_29_reg_1219[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[31]_i_3 
       (.I0(add_ln82_22_reg_1214[28]),
        .I1(add_ln82_23_reg_1192[28]),
        .I2(add_ln82_28_reg_1181[28]),
        .O(\add_ln82_29_reg_1219[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[31]_i_4 
       (.I0(add_ln82_22_reg_1214[27]),
        .I1(add_ln82_23_reg_1192[27]),
        .I2(add_ln82_28_reg_1181[27]),
        .O(\add_ln82_29_reg_1219[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_29_reg_1219[31]_i_5 
       (.I0(add_ln82_28_reg_1181[30]),
        .I1(add_ln82_23_reg_1192[30]),
        .I2(add_ln82_22_reg_1214[30]),
        .I3(add_ln82_23_reg_1192[31]),
        .I4(add_ln82_22_reg_1214[31]),
        .I5(add_ln82_28_reg_1181[31]),
        .O(\add_ln82_29_reg_1219[31]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[31]_i_6 
       (.I0(\add_ln82_29_reg_1219[31]_i_2_n_4 ),
        .I1(add_ln82_23_reg_1192[30]),
        .I2(add_ln82_22_reg_1214[30]),
        .I3(add_ln82_28_reg_1181[30]),
        .O(\add_ln82_29_reg_1219[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[31]_i_7 
       (.I0(add_ln82_22_reg_1214[29]),
        .I1(add_ln82_23_reg_1192[29]),
        .I2(add_ln82_28_reg_1181[29]),
        .I3(\add_ln82_29_reg_1219[31]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[31]_i_8 
       (.I0(add_ln82_22_reg_1214[28]),
        .I1(add_ln82_23_reg_1192[28]),
        .I2(add_ln82_28_reg_1181[28]),
        .I3(\add_ln82_29_reg_1219[31]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[3]_i_2 
       (.I0(add_ln82_22_reg_1214[2]),
        .I1(add_ln82_23_reg_1192[2]),
        .I2(add_ln82_28_reg_1181[2]),
        .O(\add_ln82_29_reg_1219[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[3]_i_3 
       (.I0(add_ln82_22_reg_1214[1]),
        .I1(add_ln82_23_reg_1192[1]),
        .I2(add_ln82_28_reg_1181[1]),
        .O(\add_ln82_29_reg_1219[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[3]_i_4 
       (.I0(add_ln82_22_reg_1214[0]),
        .I1(add_ln82_23_reg_1192[0]),
        .I2(add_ln82_28_reg_1181[0]),
        .O(\add_ln82_29_reg_1219[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[3]_i_5 
       (.I0(add_ln82_22_reg_1214[3]),
        .I1(add_ln82_23_reg_1192[3]),
        .I2(add_ln82_28_reg_1181[3]),
        .I3(\add_ln82_29_reg_1219[3]_i_2_n_4 ),
        .O(\add_ln82_29_reg_1219[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[3]_i_6 
       (.I0(add_ln82_22_reg_1214[2]),
        .I1(add_ln82_23_reg_1192[2]),
        .I2(add_ln82_28_reg_1181[2]),
        .I3(\add_ln82_29_reg_1219[3]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[3]_i_7 
       (.I0(add_ln82_22_reg_1214[1]),
        .I1(add_ln82_23_reg_1192[1]),
        .I2(add_ln82_28_reg_1181[1]),
        .I3(\add_ln82_29_reg_1219[3]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_29_reg_1219[3]_i_8 
       (.I0(add_ln82_22_reg_1214[0]),
        .I1(add_ln82_23_reg_1192[0]),
        .I2(add_ln82_28_reg_1181[0]),
        .O(\add_ln82_29_reg_1219[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[7]_i_2 
       (.I0(add_ln82_22_reg_1214[6]),
        .I1(add_ln82_23_reg_1192[6]),
        .I2(add_ln82_28_reg_1181[6]),
        .O(\add_ln82_29_reg_1219[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[7]_i_3 
       (.I0(add_ln82_22_reg_1214[5]),
        .I1(add_ln82_23_reg_1192[5]),
        .I2(add_ln82_28_reg_1181[5]),
        .O(\add_ln82_29_reg_1219[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[7]_i_4 
       (.I0(add_ln82_22_reg_1214[4]),
        .I1(add_ln82_23_reg_1192[4]),
        .I2(add_ln82_28_reg_1181[4]),
        .O(\add_ln82_29_reg_1219[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_29_reg_1219[7]_i_5 
       (.I0(add_ln82_22_reg_1214[3]),
        .I1(add_ln82_23_reg_1192[3]),
        .I2(add_ln82_28_reg_1181[3]),
        .O(\add_ln82_29_reg_1219[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[7]_i_6 
       (.I0(add_ln82_22_reg_1214[7]),
        .I1(add_ln82_23_reg_1192[7]),
        .I2(add_ln82_28_reg_1181[7]),
        .I3(\add_ln82_29_reg_1219[7]_i_2_n_4 ),
        .O(\add_ln82_29_reg_1219[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[7]_i_7 
       (.I0(add_ln82_22_reg_1214[6]),
        .I1(add_ln82_23_reg_1192[6]),
        .I2(add_ln82_28_reg_1181[6]),
        .I3(\add_ln82_29_reg_1219[7]_i_3_n_4 ),
        .O(\add_ln82_29_reg_1219[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[7]_i_8 
       (.I0(add_ln82_22_reg_1214[5]),
        .I1(add_ln82_23_reg_1192[5]),
        .I2(add_ln82_28_reg_1181[5]),
        .I3(\add_ln82_29_reg_1219[7]_i_4_n_4 ),
        .O(\add_ln82_29_reg_1219[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_29_reg_1219[7]_i_9 
       (.I0(add_ln82_22_reg_1214[4]),
        .I1(add_ln82_23_reg_1192[4]),
        .I2(add_ln82_28_reg_1181[4]),
        .I3(\add_ln82_29_reg_1219[7]_i_5_n_4 ),
        .O(\add_ln82_29_reg_1219[7]_i_9_n_4 ));
  FDRE \add_ln82_29_reg_1219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[0]),
        .Q(add_ln82_29_reg_1219[0]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[10]),
        .Q(add_ln82_29_reg_1219[10]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[11]),
        .Q(add_ln82_29_reg_1219[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[11]_i_1 
       (.CI(\add_ln82_29_reg_1219_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_29_reg_1219_reg[11]_i_1_n_4 ,\add_ln82_29_reg_1219_reg[11]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[11]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_29_reg_1219[11]_i_2_n_4 ,\add_ln82_29_reg_1219[11]_i_3_n_4 ,\add_ln82_29_reg_1219[11]_i_4_n_4 ,\add_ln82_29_reg_1219[11]_i_5_n_4 }),
        .O(add_ln82_29_fu_585_p2[11:8]),
        .S({\add_ln82_29_reg_1219[11]_i_6_n_4 ,\add_ln82_29_reg_1219[11]_i_7_n_4 ,\add_ln82_29_reg_1219[11]_i_8_n_4 ,\add_ln82_29_reg_1219[11]_i_9_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[12]),
        .Q(add_ln82_29_reg_1219[12]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[13]),
        .Q(add_ln82_29_reg_1219[13]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[14]),
        .Q(add_ln82_29_reg_1219[14]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[15]),
        .Q(add_ln82_29_reg_1219[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[15]_i_1 
       (.CI(\add_ln82_29_reg_1219_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_29_reg_1219_reg[15]_i_1_n_4 ,\add_ln82_29_reg_1219_reg[15]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[15]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_29_reg_1219[15]_i_2_n_4 ,\add_ln82_29_reg_1219[15]_i_3_n_4 ,\add_ln82_29_reg_1219[15]_i_4_n_4 ,\add_ln82_29_reg_1219[15]_i_5_n_4 }),
        .O(add_ln82_29_fu_585_p2[15:12]),
        .S({\add_ln82_29_reg_1219[15]_i_6_n_4 ,\add_ln82_29_reg_1219[15]_i_7_n_4 ,\add_ln82_29_reg_1219[15]_i_8_n_4 ,\add_ln82_29_reg_1219[15]_i_9_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[16]),
        .Q(add_ln82_29_reg_1219[16]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[17]),
        .Q(add_ln82_29_reg_1219[17]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[18]),
        .Q(add_ln82_29_reg_1219[18]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[19]),
        .Q(add_ln82_29_reg_1219[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[19]_i_1 
       (.CI(\add_ln82_29_reg_1219_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_29_reg_1219_reg[19]_i_1_n_4 ,\add_ln82_29_reg_1219_reg[19]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[19]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_29_reg_1219[19]_i_2_n_4 ,\add_ln82_29_reg_1219[19]_i_3_n_4 ,\add_ln82_29_reg_1219[19]_i_4_n_4 ,\add_ln82_29_reg_1219[19]_i_5_n_4 }),
        .O(add_ln82_29_fu_585_p2[19:16]),
        .S({\add_ln82_29_reg_1219[19]_i_6_n_4 ,\add_ln82_29_reg_1219[19]_i_7_n_4 ,\add_ln82_29_reg_1219[19]_i_8_n_4 ,\add_ln82_29_reg_1219[19]_i_9_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[1]),
        .Q(add_ln82_29_reg_1219[1]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[20]),
        .Q(add_ln82_29_reg_1219[20]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[21]),
        .Q(add_ln82_29_reg_1219[21]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[22]),
        .Q(add_ln82_29_reg_1219[22]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[23]),
        .Q(add_ln82_29_reg_1219[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[23]_i_1 
       (.CI(\add_ln82_29_reg_1219_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_29_reg_1219_reg[23]_i_1_n_4 ,\add_ln82_29_reg_1219_reg[23]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[23]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_29_reg_1219[23]_i_2_n_4 ,\add_ln82_29_reg_1219[23]_i_3_n_4 ,\add_ln82_29_reg_1219[23]_i_4_n_4 ,\add_ln82_29_reg_1219[23]_i_5_n_4 }),
        .O(add_ln82_29_fu_585_p2[23:20]),
        .S({\add_ln82_29_reg_1219[23]_i_6_n_4 ,\add_ln82_29_reg_1219[23]_i_7_n_4 ,\add_ln82_29_reg_1219[23]_i_8_n_4 ,\add_ln82_29_reg_1219[23]_i_9_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[24]),
        .Q(add_ln82_29_reg_1219[24]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[25]),
        .Q(add_ln82_29_reg_1219[25]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[26]),
        .Q(add_ln82_29_reg_1219[26]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[27]),
        .Q(add_ln82_29_reg_1219[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[27]_i_1 
       (.CI(\add_ln82_29_reg_1219_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_29_reg_1219_reg[27]_i_1_n_4 ,\add_ln82_29_reg_1219_reg[27]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[27]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_29_reg_1219[27]_i_2_n_4 ,\add_ln82_29_reg_1219[27]_i_3_n_4 ,\add_ln82_29_reg_1219[27]_i_4_n_4 ,\add_ln82_29_reg_1219[27]_i_5_n_4 }),
        .O(add_ln82_29_fu_585_p2[27:24]),
        .S({\add_ln82_29_reg_1219[27]_i_6_n_4 ,\add_ln82_29_reg_1219[27]_i_7_n_4 ,\add_ln82_29_reg_1219[27]_i_8_n_4 ,\add_ln82_29_reg_1219[27]_i_9_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[28]),
        .Q(add_ln82_29_reg_1219[28]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[29]),
        .Q(add_ln82_29_reg_1219[29]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[2]),
        .Q(add_ln82_29_reg_1219[2]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[30]),
        .Q(add_ln82_29_reg_1219[30]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[31]),
        .Q(add_ln82_29_reg_1219[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[31]_i_1 
       (.CI(\add_ln82_29_reg_1219_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_29_reg_1219_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_29_reg_1219_reg[31]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[31]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_29_reg_1219[31]_i_2_n_4 ,\add_ln82_29_reg_1219[31]_i_3_n_4 ,\add_ln82_29_reg_1219[31]_i_4_n_4 }),
        .O(add_ln82_29_fu_585_p2[31:28]),
        .S({\add_ln82_29_reg_1219[31]_i_5_n_4 ,\add_ln82_29_reg_1219[31]_i_6_n_4 ,\add_ln82_29_reg_1219[31]_i_7_n_4 ,\add_ln82_29_reg_1219[31]_i_8_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[3]),
        .Q(add_ln82_29_reg_1219[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_29_reg_1219_reg[3]_i_1_n_4 ,\add_ln82_29_reg_1219_reg[3]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[3]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_29_reg_1219[3]_i_2_n_4 ,\add_ln82_29_reg_1219[3]_i_3_n_4 ,\add_ln82_29_reg_1219[3]_i_4_n_4 ,1'b0}),
        .O(add_ln82_29_fu_585_p2[3:0]),
        .S({\add_ln82_29_reg_1219[3]_i_5_n_4 ,\add_ln82_29_reg_1219[3]_i_6_n_4 ,\add_ln82_29_reg_1219[3]_i_7_n_4 ,\add_ln82_29_reg_1219[3]_i_8_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[4]),
        .Q(add_ln82_29_reg_1219[4]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[5]),
        .Q(add_ln82_29_reg_1219[5]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[6]),
        .Q(add_ln82_29_reg_1219[6]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[7]),
        .Q(add_ln82_29_reg_1219[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_29_reg_1219_reg[7]_i_1 
       (.CI(\add_ln82_29_reg_1219_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_29_reg_1219_reg[7]_i_1_n_4 ,\add_ln82_29_reg_1219_reg[7]_i_1_n_5 ,\add_ln82_29_reg_1219_reg[7]_i_1_n_6 ,\add_ln82_29_reg_1219_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_29_reg_1219[7]_i_2_n_4 ,\add_ln82_29_reg_1219[7]_i_3_n_4 ,\add_ln82_29_reg_1219[7]_i_4_n_4 ,\add_ln82_29_reg_1219[7]_i_5_n_4 }),
        .O(add_ln82_29_fu_585_p2[7:4]),
        .S({\add_ln82_29_reg_1219[7]_i_6_n_4 ,\add_ln82_29_reg_1219[7]_i_7_n_4 ,\add_ln82_29_reg_1219[7]_i_8_n_4 ,\add_ln82_29_reg_1219[7]_i_9_n_4 }));
  FDRE \add_ln82_29_reg_1219_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[8]),
        .Q(add_ln82_29_reg_1219[8]),
        .R(1'b0));
  FDRE \add_ln82_29_reg_1219_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(add_ln82_29_fu_585_p2[9]),
        .Q(add_ln82_29_reg_1219[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[11]_i_2 
       (.I0(add_ln82_17_reg_1274[10]),
        .I1(add_ln82_20_reg_1241[10]),
        .I2(add_ln82_29_reg_1219[10]),
        .O(\add_ln82_30_reg_1290[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[11]_i_3 
       (.I0(add_ln82_17_reg_1274[9]),
        .I1(add_ln82_20_reg_1241[9]),
        .I2(add_ln82_29_reg_1219[9]),
        .O(\add_ln82_30_reg_1290[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[11]_i_4 
       (.I0(add_ln82_17_reg_1274[8]),
        .I1(add_ln82_20_reg_1241[8]),
        .I2(add_ln82_29_reg_1219[8]),
        .O(\add_ln82_30_reg_1290[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[11]_i_5 
       (.I0(add_ln82_17_reg_1274[7]),
        .I1(add_ln82_20_reg_1241[7]),
        .I2(add_ln82_29_reg_1219[7]),
        .O(\add_ln82_30_reg_1290[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[11]_i_6 
       (.I0(add_ln82_17_reg_1274[11]),
        .I1(add_ln82_20_reg_1241[11]),
        .I2(add_ln82_29_reg_1219[11]),
        .I3(\add_ln82_30_reg_1290[11]_i_2_n_4 ),
        .O(\add_ln82_30_reg_1290[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[11]_i_7 
       (.I0(add_ln82_17_reg_1274[10]),
        .I1(add_ln82_20_reg_1241[10]),
        .I2(add_ln82_29_reg_1219[10]),
        .I3(\add_ln82_30_reg_1290[11]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[11]_i_8 
       (.I0(add_ln82_17_reg_1274[9]),
        .I1(add_ln82_20_reg_1241[9]),
        .I2(add_ln82_29_reg_1219[9]),
        .I3(\add_ln82_30_reg_1290[11]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[11]_i_9 
       (.I0(add_ln82_17_reg_1274[8]),
        .I1(add_ln82_20_reg_1241[8]),
        .I2(add_ln82_29_reg_1219[8]),
        .I3(\add_ln82_30_reg_1290[11]_i_5_n_4 ),
        .O(\add_ln82_30_reg_1290[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[15]_i_2 
       (.I0(add_ln82_17_reg_1274[14]),
        .I1(add_ln82_20_reg_1241[14]),
        .I2(add_ln82_29_reg_1219[14]),
        .O(\add_ln82_30_reg_1290[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[15]_i_3 
       (.I0(add_ln82_17_reg_1274[13]),
        .I1(add_ln82_20_reg_1241[13]),
        .I2(add_ln82_29_reg_1219[13]),
        .O(\add_ln82_30_reg_1290[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[15]_i_4 
       (.I0(add_ln82_17_reg_1274[12]),
        .I1(add_ln82_20_reg_1241[12]),
        .I2(add_ln82_29_reg_1219[12]),
        .O(\add_ln82_30_reg_1290[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[15]_i_5 
       (.I0(add_ln82_17_reg_1274[11]),
        .I1(add_ln82_20_reg_1241[11]),
        .I2(add_ln82_29_reg_1219[11]),
        .O(\add_ln82_30_reg_1290[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[15]_i_6 
       (.I0(add_ln82_17_reg_1274[15]),
        .I1(add_ln82_20_reg_1241[15]),
        .I2(add_ln82_29_reg_1219[15]),
        .I3(\add_ln82_30_reg_1290[15]_i_2_n_4 ),
        .O(\add_ln82_30_reg_1290[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[15]_i_7 
       (.I0(add_ln82_17_reg_1274[14]),
        .I1(add_ln82_20_reg_1241[14]),
        .I2(add_ln82_29_reg_1219[14]),
        .I3(\add_ln82_30_reg_1290[15]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[15]_i_8 
       (.I0(add_ln82_17_reg_1274[13]),
        .I1(add_ln82_20_reg_1241[13]),
        .I2(add_ln82_29_reg_1219[13]),
        .I3(\add_ln82_30_reg_1290[15]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[15]_i_9 
       (.I0(add_ln82_17_reg_1274[12]),
        .I1(add_ln82_20_reg_1241[12]),
        .I2(add_ln82_29_reg_1219[12]),
        .I3(\add_ln82_30_reg_1290[15]_i_5_n_4 ),
        .O(\add_ln82_30_reg_1290[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[19]_i_2 
       (.I0(add_ln82_17_reg_1274[18]),
        .I1(add_ln82_20_reg_1241[18]),
        .I2(add_ln82_29_reg_1219[18]),
        .O(\add_ln82_30_reg_1290[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[19]_i_3 
       (.I0(add_ln82_17_reg_1274[17]),
        .I1(add_ln82_20_reg_1241[17]),
        .I2(add_ln82_29_reg_1219[17]),
        .O(\add_ln82_30_reg_1290[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[19]_i_4 
       (.I0(add_ln82_17_reg_1274[16]),
        .I1(add_ln82_20_reg_1241[16]),
        .I2(add_ln82_29_reg_1219[16]),
        .O(\add_ln82_30_reg_1290[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[19]_i_5 
       (.I0(add_ln82_17_reg_1274[15]),
        .I1(add_ln82_20_reg_1241[15]),
        .I2(add_ln82_29_reg_1219[15]),
        .O(\add_ln82_30_reg_1290[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[19]_i_6 
       (.I0(add_ln82_17_reg_1274[19]),
        .I1(add_ln82_20_reg_1241[19]),
        .I2(add_ln82_29_reg_1219[19]),
        .I3(\add_ln82_30_reg_1290[19]_i_2_n_4 ),
        .O(\add_ln82_30_reg_1290[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[19]_i_7 
       (.I0(add_ln82_17_reg_1274[18]),
        .I1(add_ln82_20_reg_1241[18]),
        .I2(add_ln82_29_reg_1219[18]),
        .I3(\add_ln82_30_reg_1290[19]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[19]_i_8 
       (.I0(add_ln82_17_reg_1274[17]),
        .I1(add_ln82_20_reg_1241[17]),
        .I2(add_ln82_29_reg_1219[17]),
        .I3(\add_ln82_30_reg_1290[19]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[19]_i_9 
       (.I0(add_ln82_17_reg_1274[16]),
        .I1(add_ln82_20_reg_1241[16]),
        .I2(add_ln82_29_reg_1219[16]),
        .I3(\add_ln82_30_reg_1290[19]_i_5_n_4 ),
        .O(\add_ln82_30_reg_1290[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[23]_i_2 
       (.I0(add_ln82_17_reg_1274[22]),
        .I1(add_ln82_20_reg_1241[22]),
        .I2(add_ln82_29_reg_1219[22]),
        .O(\add_ln82_30_reg_1290[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[23]_i_3 
       (.I0(add_ln82_17_reg_1274[21]),
        .I1(add_ln82_20_reg_1241[21]),
        .I2(add_ln82_29_reg_1219[21]),
        .O(\add_ln82_30_reg_1290[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[23]_i_4 
       (.I0(add_ln82_17_reg_1274[20]),
        .I1(add_ln82_20_reg_1241[20]),
        .I2(add_ln82_29_reg_1219[20]),
        .O(\add_ln82_30_reg_1290[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[23]_i_5 
       (.I0(add_ln82_17_reg_1274[19]),
        .I1(add_ln82_20_reg_1241[19]),
        .I2(add_ln82_29_reg_1219[19]),
        .O(\add_ln82_30_reg_1290[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[23]_i_6 
       (.I0(add_ln82_17_reg_1274[23]),
        .I1(add_ln82_20_reg_1241[23]),
        .I2(add_ln82_29_reg_1219[23]),
        .I3(\add_ln82_30_reg_1290[23]_i_2_n_4 ),
        .O(\add_ln82_30_reg_1290[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[23]_i_7 
       (.I0(add_ln82_17_reg_1274[22]),
        .I1(add_ln82_20_reg_1241[22]),
        .I2(add_ln82_29_reg_1219[22]),
        .I3(\add_ln82_30_reg_1290[23]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[23]_i_8 
       (.I0(add_ln82_17_reg_1274[21]),
        .I1(add_ln82_20_reg_1241[21]),
        .I2(add_ln82_29_reg_1219[21]),
        .I3(\add_ln82_30_reg_1290[23]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[23]_i_9 
       (.I0(add_ln82_17_reg_1274[20]),
        .I1(add_ln82_20_reg_1241[20]),
        .I2(add_ln82_29_reg_1219[20]),
        .I3(\add_ln82_30_reg_1290[23]_i_5_n_4 ),
        .O(\add_ln82_30_reg_1290[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[27]_i_2 
       (.I0(add_ln82_17_reg_1274[26]),
        .I1(add_ln82_20_reg_1241[26]),
        .I2(add_ln82_29_reg_1219[26]),
        .O(\add_ln82_30_reg_1290[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[27]_i_3 
       (.I0(add_ln82_17_reg_1274[25]),
        .I1(add_ln82_20_reg_1241[25]),
        .I2(add_ln82_29_reg_1219[25]),
        .O(\add_ln82_30_reg_1290[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[27]_i_4 
       (.I0(add_ln82_17_reg_1274[24]),
        .I1(add_ln82_20_reg_1241[24]),
        .I2(add_ln82_29_reg_1219[24]),
        .O(\add_ln82_30_reg_1290[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[27]_i_5 
       (.I0(add_ln82_17_reg_1274[23]),
        .I1(add_ln82_20_reg_1241[23]),
        .I2(add_ln82_29_reg_1219[23]),
        .O(\add_ln82_30_reg_1290[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[27]_i_6 
       (.I0(add_ln82_17_reg_1274[27]),
        .I1(add_ln82_20_reg_1241[27]),
        .I2(add_ln82_29_reg_1219[27]),
        .I3(\add_ln82_30_reg_1290[27]_i_2_n_4 ),
        .O(\add_ln82_30_reg_1290[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[27]_i_7 
       (.I0(add_ln82_17_reg_1274[26]),
        .I1(add_ln82_20_reg_1241[26]),
        .I2(add_ln82_29_reg_1219[26]),
        .I3(\add_ln82_30_reg_1290[27]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[27]_i_8 
       (.I0(add_ln82_17_reg_1274[25]),
        .I1(add_ln82_20_reg_1241[25]),
        .I2(add_ln82_29_reg_1219[25]),
        .I3(\add_ln82_30_reg_1290[27]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[27]_i_9 
       (.I0(add_ln82_17_reg_1274[24]),
        .I1(add_ln82_20_reg_1241[24]),
        .I2(add_ln82_29_reg_1219[24]),
        .I3(\add_ln82_30_reg_1290[27]_i_5_n_4 ),
        .O(\add_ln82_30_reg_1290[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[31]_i_2 
       (.I0(add_ln82_17_reg_1274[29]),
        .I1(add_ln82_20_reg_1241[29]),
        .I2(add_ln82_29_reg_1219[29]),
        .O(\add_ln82_30_reg_1290[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[31]_i_3 
       (.I0(add_ln82_17_reg_1274[28]),
        .I1(add_ln82_20_reg_1241[28]),
        .I2(add_ln82_29_reg_1219[28]),
        .O(\add_ln82_30_reg_1290[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[31]_i_4 
       (.I0(add_ln82_17_reg_1274[27]),
        .I1(add_ln82_20_reg_1241[27]),
        .I2(add_ln82_29_reg_1219[27]),
        .O(\add_ln82_30_reg_1290[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_30_reg_1290[31]_i_5 
       (.I0(add_ln82_29_reg_1219[30]),
        .I1(add_ln82_20_reg_1241[30]),
        .I2(add_ln82_17_reg_1274[30]),
        .I3(add_ln82_20_reg_1241[31]),
        .I4(add_ln82_17_reg_1274[31]),
        .I5(add_ln82_29_reg_1219[31]),
        .O(\add_ln82_30_reg_1290[31]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[31]_i_6 
       (.I0(\add_ln82_30_reg_1290[31]_i_2_n_4 ),
        .I1(add_ln82_20_reg_1241[30]),
        .I2(add_ln82_17_reg_1274[30]),
        .I3(add_ln82_29_reg_1219[30]),
        .O(\add_ln82_30_reg_1290[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[31]_i_7 
       (.I0(add_ln82_17_reg_1274[29]),
        .I1(add_ln82_20_reg_1241[29]),
        .I2(add_ln82_29_reg_1219[29]),
        .I3(\add_ln82_30_reg_1290[31]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[31]_i_8 
       (.I0(add_ln82_17_reg_1274[28]),
        .I1(add_ln82_20_reg_1241[28]),
        .I2(add_ln82_29_reg_1219[28]),
        .I3(\add_ln82_30_reg_1290[31]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[3]_i_2 
       (.I0(add_ln82_17_reg_1274[2]),
        .I1(add_ln82_20_reg_1241[2]),
        .I2(add_ln82_29_reg_1219[2]),
        .O(\add_ln82_30_reg_1290[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[3]_i_3 
       (.I0(add_ln82_17_reg_1274[1]),
        .I1(add_ln82_20_reg_1241[1]),
        .I2(add_ln82_29_reg_1219[1]),
        .O(\add_ln82_30_reg_1290[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[3]_i_4 
       (.I0(add_ln82_17_reg_1274[0]),
        .I1(add_ln82_20_reg_1241[0]),
        .I2(add_ln82_29_reg_1219[0]),
        .O(\add_ln82_30_reg_1290[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[3]_i_5 
       (.I0(add_ln82_17_reg_1274[3]),
        .I1(add_ln82_20_reg_1241[3]),
        .I2(add_ln82_29_reg_1219[3]),
        .I3(\add_ln82_30_reg_1290[3]_i_2_n_4 ),
        .O(\add_ln82_30_reg_1290[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[3]_i_6 
       (.I0(add_ln82_17_reg_1274[2]),
        .I1(add_ln82_20_reg_1241[2]),
        .I2(add_ln82_29_reg_1219[2]),
        .I3(\add_ln82_30_reg_1290[3]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[3]_i_7 
       (.I0(add_ln82_17_reg_1274[1]),
        .I1(add_ln82_20_reg_1241[1]),
        .I2(add_ln82_29_reg_1219[1]),
        .I3(\add_ln82_30_reg_1290[3]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_30_reg_1290[3]_i_8 
       (.I0(add_ln82_17_reg_1274[0]),
        .I1(add_ln82_20_reg_1241[0]),
        .I2(add_ln82_29_reg_1219[0]),
        .O(\add_ln82_30_reg_1290[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[7]_i_2 
       (.I0(add_ln82_17_reg_1274[6]),
        .I1(add_ln82_20_reg_1241[6]),
        .I2(add_ln82_29_reg_1219[6]),
        .O(\add_ln82_30_reg_1290[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[7]_i_3 
       (.I0(add_ln82_17_reg_1274[5]),
        .I1(add_ln82_20_reg_1241[5]),
        .I2(add_ln82_29_reg_1219[5]),
        .O(\add_ln82_30_reg_1290[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[7]_i_4 
       (.I0(add_ln82_17_reg_1274[4]),
        .I1(add_ln82_20_reg_1241[4]),
        .I2(add_ln82_29_reg_1219[4]),
        .O(\add_ln82_30_reg_1290[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_30_reg_1290[7]_i_5 
       (.I0(add_ln82_17_reg_1274[3]),
        .I1(add_ln82_20_reg_1241[3]),
        .I2(add_ln82_29_reg_1219[3]),
        .O(\add_ln82_30_reg_1290[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[7]_i_6 
       (.I0(add_ln82_17_reg_1274[7]),
        .I1(add_ln82_20_reg_1241[7]),
        .I2(add_ln82_29_reg_1219[7]),
        .I3(\add_ln82_30_reg_1290[7]_i_2_n_4 ),
        .O(\add_ln82_30_reg_1290[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[7]_i_7 
       (.I0(add_ln82_17_reg_1274[6]),
        .I1(add_ln82_20_reg_1241[6]),
        .I2(add_ln82_29_reg_1219[6]),
        .I3(\add_ln82_30_reg_1290[7]_i_3_n_4 ),
        .O(\add_ln82_30_reg_1290[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[7]_i_8 
       (.I0(add_ln82_17_reg_1274[5]),
        .I1(add_ln82_20_reg_1241[5]),
        .I2(add_ln82_29_reg_1219[5]),
        .I3(\add_ln82_30_reg_1290[7]_i_4_n_4 ),
        .O(\add_ln82_30_reg_1290[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_30_reg_1290[7]_i_9 
       (.I0(add_ln82_17_reg_1274[4]),
        .I1(add_ln82_20_reg_1241[4]),
        .I2(add_ln82_29_reg_1219[4]),
        .I3(\add_ln82_30_reg_1290[7]_i_5_n_4 ),
        .O(\add_ln82_30_reg_1290[7]_i_9_n_4 ));
  FDRE \add_ln82_30_reg_1290_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[0]),
        .Q(add_ln82_30_reg_1290[0]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[10]),
        .Q(add_ln82_30_reg_1290[10]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[11]),
        .Q(add_ln82_30_reg_1290[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[11]_i_1 
       (.CI(\add_ln82_30_reg_1290_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_30_reg_1290_reg[11]_i_1_n_4 ,\add_ln82_30_reg_1290_reg[11]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[11]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_30_reg_1290[11]_i_2_n_4 ,\add_ln82_30_reg_1290[11]_i_3_n_4 ,\add_ln82_30_reg_1290[11]_i_4_n_4 ,\add_ln82_30_reg_1290[11]_i_5_n_4 }),
        .O(add_ln82_30_fu_759_p2[11:8]),
        .S({\add_ln82_30_reg_1290[11]_i_6_n_4 ,\add_ln82_30_reg_1290[11]_i_7_n_4 ,\add_ln82_30_reg_1290[11]_i_8_n_4 ,\add_ln82_30_reg_1290[11]_i_9_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[12]),
        .Q(add_ln82_30_reg_1290[12]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[13]),
        .Q(add_ln82_30_reg_1290[13]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[14]),
        .Q(add_ln82_30_reg_1290[14]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[15]),
        .Q(add_ln82_30_reg_1290[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[15]_i_1 
       (.CI(\add_ln82_30_reg_1290_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_30_reg_1290_reg[15]_i_1_n_4 ,\add_ln82_30_reg_1290_reg[15]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[15]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_30_reg_1290[15]_i_2_n_4 ,\add_ln82_30_reg_1290[15]_i_3_n_4 ,\add_ln82_30_reg_1290[15]_i_4_n_4 ,\add_ln82_30_reg_1290[15]_i_5_n_4 }),
        .O(add_ln82_30_fu_759_p2[15:12]),
        .S({\add_ln82_30_reg_1290[15]_i_6_n_4 ,\add_ln82_30_reg_1290[15]_i_7_n_4 ,\add_ln82_30_reg_1290[15]_i_8_n_4 ,\add_ln82_30_reg_1290[15]_i_9_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[16]),
        .Q(add_ln82_30_reg_1290[16]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[17]),
        .Q(add_ln82_30_reg_1290[17]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[18]),
        .Q(add_ln82_30_reg_1290[18]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[19]),
        .Q(add_ln82_30_reg_1290[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[19]_i_1 
       (.CI(\add_ln82_30_reg_1290_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_30_reg_1290_reg[19]_i_1_n_4 ,\add_ln82_30_reg_1290_reg[19]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[19]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_30_reg_1290[19]_i_2_n_4 ,\add_ln82_30_reg_1290[19]_i_3_n_4 ,\add_ln82_30_reg_1290[19]_i_4_n_4 ,\add_ln82_30_reg_1290[19]_i_5_n_4 }),
        .O(add_ln82_30_fu_759_p2[19:16]),
        .S({\add_ln82_30_reg_1290[19]_i_6_n_4 ,\add_ln82_30_reg_1290[19]_i_7_n_4 ,\add_ln82_30_reg_1290[19]_i_8_n_4 ,\add_ln82_30_reg_1290[19]_i_9_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[1]),
        .Q(add_ln82_30_reg_1290[1]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[20]),
        .Q(add_ln82_30_reg_1290[20]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[21]),
        .Q(add_ln82_30_reg_1290[21]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[22]),
        .Q(add_ln82_30_reg_1290[22]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[23]),
        .Q(add_ln82_30_reg_1290[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[23]_i_1 
       (.CI(\add_ln82_30_reg_1290_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_30_reg_1290_reg[23]_i_1_n_4 ,\add_ln82_30_reg_1290_reg[23]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[23]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_30_reg_1290[23]_i_2_n_4 ,\add_ln82_30_reg_1290[23]_i_3_n_4 ,\add_ln82_30_reg_1290[23]_i_4_n_4 ,\add_ln82_30_reg_1290[23]_i_5_n_4 }),
        .O(add_ln82_30_fu_759_p2[23:20]),
        .S({\add_ln82_30_reg_1290[23]_i_6_n_4 ,\add_ln82_30_reg_1290[23]_i_7_n_4 ,\add_ln82_30_reg_1290[23]_i_8_n_4 ,\add_ln82_30_reg_1290[23]_i_9_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[24]),
        .Q(add_ln82_30_reg_1290[24]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[25]),
        .Q(add_ln82_30_reg_1290[25]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[26]),
        .Q(add_ln82_30_reg_1290[26]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[27]),
        .Q(add_ln82_30_reg_1290[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[27]_i_1 
       (.CI(\add_ln82_30_reg_1290_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_30_reg_1290_reg[27]_i_1_n_4 ,\add_ln82_30_reg_1290_reg[27]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[27]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_30_reg_1290[27]_i_2_n_4 ,\add_ln82_30_reg_1290[27]_i_3_n_4 ,\add_ln82_30_reg_1290[27]_i_4_n_4 ,\add_ln82_30_reg_1290[27]_i_5_n_4 }),
        .O(add_ln82_30_fu_759_p2[27:24]),
        .S({\add_ln82_30_reg_1290[27]_i_6_n_4 ,\add_ln82_30_reg_1290[27]_i_7_n_4 ,\add_ln82_30_reg_1290[27]_i_8_n_4 ,\add_ln82_30_reg_1290[27]_i_9_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[28]),
        .Q(add_ln82_30_reg_1290[28]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[29]),
        .Q(add_ln82_30_reg_1290[29]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[2]),
        .Q(add_ln82_30_reg_1290[2]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[30]),
        .Q(add_ln82_30_reg_1290[30]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[31]),
        .Q(add_ln82_30_reg_1290[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[31]_i_1 
       (.CI(\add_ln82_30_reg_1290_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_30_reg_1290_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_30_reg_1290_reg[31]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[31]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_30_reg_1290[31]_i_2_n_4 ,\add_ln82_30_reg_1290[31]_i_3_n_4 ,\add_ln82_30_reg_1290[31]_i_4_n_4 }),
        .O(add_ln82_30_fu_759_p2[31:28]),
        .S({\add_ln82_30_reg_1290[31]_i_5_n_4 ,\add_ln82_30_reg_1290[31]_i_6_n_4 ,\add_ln82_30_reg_1290[31]_i_7_n_4 ,\add_ln82_30_reg_1290[31]_i_8_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[3]),
        .Q(add_ln82_30_reg_1290[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_30_reg_1290_reg[3]_i_1_n_4 ,\add_ln82_30_reg_1290_reg[3]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[3]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_30_reg_1290[3]_i_2_n_4 ,\add_ln82_30_reg_1290[3]_i_3_n_4 ,\add_ln82_30_reg_1290[3]_i_4_n_4 ,1'b0}),
        .O(add_ln82_30_fu_759_p2[3:0]),
        .S({\add_ln82_30_reg_1290[3]_i_5_n_4 ,\add_ln82_30_reg_1290[3]_i_6_n_4 ,\add_ln82_30_reg_1290[3]_i_7_n_4 ,\add_ln82_30_reg_1290[3]_i_8_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[4]),
        .Q(add_ln82_30_reg_1290[4]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[5]),
        .Q(add_ln82_30_reg_1290[5]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[6]),
        .Q(add_ln82_30_reg_1290[6]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[7]),
        .Q(add_ln82_30_reg_1290[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_30_reg_1290_reg[7]_i_1 
       (.CI(\add_ln82_30_reg_1290_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_30_reg_1290_reg[7]_i_1_n_4 ,\add_ln82_30_reg_1290_reg[7]_i_1_n_5 ,\add_ln82_30_reg_1290_reg[7]_i_1_n_6 ,\add_ln82_30_reg_1290_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_30_reg_1290[7]_i_2_n_4 ,\add_ln82_30_reg_1290[7]_i_3_n_4 ,\add_ln82_30_reg_1290[7]_i_4_n_4 ,\add_ln82_30_reg_1290[7]_i_5_n_4 }),
        .O(add_ln82_30_fu_759_p2[7:4]),
        .S({\add_ln82_30_reg_1290[7]_i_6_n_4 ,\add_ln82_30_reg_1290[7]_i_7_n_4 ,\add_ln82_30_reg_1290[7]_i_8_n_4 ,\add_ln82_30_reg_1290[7]_i_9_n_4 }));
  FDRE \add_ln82_30_reg_1290_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[8]),
        .Q(add_ln82_30_reg_1290[8]),
        .R(1'b0));
  FDRE \add_ln82_30_reg_1290_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(add_ln82_30_fu_759_p2[9]),
        .Q(add_ln82_30_reg_1290[9]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[0]),
        .Q(add_ln82_4_reg_1377[0]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[10]),
        .Q(add_ln82_4_reg_1377[10]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[11]),
        .Q(add_ln82_4_reg_1377[11]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[12]),
        .Q(add_ln82_4_reg_1377[12]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[13]),
        .Q(add_ln82_4_reg_1377[13]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[14]),
        .Q(add_ln82_4_reg_1377[14]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[15]),
        .Q(add_ln82_4_reg_1377[15]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[16]),
        .Q(add_ln82_4_reg_1377[16]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[17]),
        .Q(add_ln82_4_reg_1377[17]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[18]),
        .Q(add_ln82_4_reg_1377[18]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[19]),
        .Q(add_ln82_4_reg_1377[19]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[1]),
        .Q(add_ln82_4_reg_1377[1]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[20]),
        .Q(add_ln82_4_reg_1377[20]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[21]),
        .Q(add_ln82_4_reg_1377[21]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[22]),
        .Q(add_ln82_4_reg_1377[22]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[23]),
        .Q(add_ln82_4_reg_1377[23]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[24]),
        .Q(add_ln82_4_reg_1377[24]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[25]),
        .Q(add_ln82_4_reg_1377[25]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[26]),
        .Q(add_ln82_4_reg_1377[26]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[27]),
        .Q(add_ln82_4_reg_1377[27]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[28]),
        .Q(add_ln82_4_reg_1377[28]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[29]),
        .Q(add_ln82_4_reg_1377[29]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[2]),
        .Q(add_ln82_4_reg_1377[2]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[30]),
        .Q(add_ln82_4_reg_1377[30]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[31]),
        .Q(add_ln82_4_reg_1377[31]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[3]),
        .Q(add_ln82_4_reg_1377[3]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[4]),
        .Q(add_ln82_4_reg_1377[4]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[5]),
        .Q(add_ln82_4_reg_1377[5]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[6]),
        .Q(add_ln82_4_reg_1377[6]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[7]),
        .Q(add_ln82_4_reg_1377[7]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[8]),
        .Q(add_ln82_4_reg_1377[8]),
        .R(1'b0));
  FDRE \add_ln82_4_reg_1377_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln82_4_fu_929_p2[9]),
        .Q(add_ln82_4_reg_1377[9]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[0]),
        .Q(add_ln82_5_reg_1388[0]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[10]),
        .Q(add_ln82_5_reg_1388[10]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[11]),
        .Q(add_ln82_5_reg_1388[11]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[12]),
        .Q(add_ln82_5_reg_1388[12]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[13]),
        .Q(add_ln82_5_reg_1388[13]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[14]),
        .Q(add_ln82_5_reg_1388[14]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[15]),
        .Q(add_ln82_5_reg_1388[15]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[16]),
        .Q(add_ln82_5_reg_1388[16]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[17]),
        .Q(add_ln82_5_reg_1388[17]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[18]),
        .Q(add_ln82_5_reg_1388[18]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[19]),
        .Q(add_ln82_5_reg_1388[19]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[1]),
        .Q(add_ln82_5_reg_1388[1]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[20]),
        .Q(add_ln82_5_reg_1388[20]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[21]),
        .Q(add_ln82_5_reg_1388[21]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[22]),
        .Q(add_ln82_5_reg_1388[22]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[23]),
        .Q(add_ln82_5_reg_1388[23]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[24]),
        .Q(add_ln82_5_reg_1388[24]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[25]),
        .Q(add_ln82_5_reg_1388[25]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[26]),
        .Q(add_ln82_5_reg_1388[26]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[27]),
        .Q(add_ln82_5_reg_1388[27]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[28]),
        .Q(add_ln82_5_reg_1388[28]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[29]),
        .Q(add_ln82_5_reg_1388[29]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[2]),
        .Q(add_ln82_5_reg_1388[2]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[30]),
        .Q(add_ln82_5_reg_1388[30]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[31]),
        .Q(add_ln82_5_reg_1388[31]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[3]),
        .Q(add_ln82_5_reg_1388[3]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[4]),
        .Q(add_ln82_5_reg_1388[4]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[5]),
        .Q(add_ln82_5_reg_1388[5]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[6]),
        .Q(add_ln82_5_reg_1388[6]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[7]),
        .Q(add_ln82_5_reg_1388[7]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[8]),
        .Q(add_ln82_5_reg_1388[8]),
        .R(1'b0));
  FDRE \add_ln82_5_reg_1388_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(add_ln82_5_fu_970_p2[9]),
        .Q(add_ln82_5_reg_1388[9]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[0]),
        .Q(add_ln82_7_reg_1350[0]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[10]),
        .Q(add_ln82_7_reg_1350[10]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[11]),
        .Q(add_ln82_7_reg_1350[11]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[12]),
        .Q(add_ln82_7_reg_1350[12]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[13]),
        .Q(add_ln82_7_reg_1350[13]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[14]),
        .Q(add_ln82_7_reg_1350[14]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[15]),
        .Q(add_ln82_7_reg_1350[15]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[16]),
        .Q(add_ln82_7_reg_1350[16]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[17]),
        .Q(add_ln82_7_reg_1350[17]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[18]),
        .Q(add_ln82_7_reg_1350[18]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[19]),
        .Q(add_ln82_7_reg_1350[19]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[1]),
        .Q(add_ln82_7_reg_1350[1]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[20]),
        .Q(add_ln82_7_reg_1350[20]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[21]),
        .Q(add_ln82_7_reg_1350[21]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[22]),
        .Q(add_ln82_7_reg_1350[22]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[23]),
        .Q(add_ln82_7_reg_1350[23]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[24]),
        .Q(add_ln82_7_reg_1350[24]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[25]),
        .Q(add_ln82_7_reg_1350[25]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[26]),
        .Q(add_ln82_7_reg_1350[26]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[27]),
        .Q(add_ln82_7_reg_1350[27]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[28]),
        .Q(add_ln82_7_reg_1350[28]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[29]),
        .Q(add_ln82_7_reg_1350[29]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[2]),
        .Q(add_ln82_7_reg_1350[2]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[30]),
        .Q(add_ln82_7_reg_1350[30]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[31]),
        .Q(add_ln82_7_reg_1350[31]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[3]),
        .Q(add_ln82_7_reg_1350[3]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[4]),
        .Q(add_ln82_7_reg_1350[4]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[5]),
        .Q(add_ln82_7_reg_1350[5]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[6]),
        .Q(add_ln82_7_reg_1350[6]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[7]),
        .Q(add_ln82_7_reg_1350[7]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[8]),
        .Q(add_ln82_7_reg_1350[8]),
        .R(1'b0));
  FDRE \add_ln82_7_reg_1350_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(add_ln82_7_fu_887_p2[9]),
        .Q(add_ln82_7_reg_1350[9]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[0]),
        .Q(add_ln82_8_reg_1334[0]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[10]),
        .Q(add_ln82_8_reg_1334[10]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[11]),
        .Q(add_ln82_8_reg_1334[11]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[12]),
        .Q(add_ln82_8_reg_1334[12]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[13]),
        .Q(add_ln82_8_reg_1334[13]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[14]),
        .Q(add_ln82_8_reg_1334[14]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[15]),
        .Q(add_ln82_8_reg_1334[15]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[16]),
        .Q(add_ln82_8_reg_1334[16]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[17]),
        .Q(add_ln82_8_reg_1334[17]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[18]),
        .Q(add_ln82_8_reg_1334[18]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[19]),
        .Q(add_ln82_8_reg_1334[19]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[1]),
        .Q(add_ln82_8_reg_1334[1]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[20]),
        .Q(add_ln82_8_reg_1334[20]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[21]),
        .Q(add_ln82_8_reg_1334[21]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[22]),
        .Q(add_ln82_8_reg_1334[22]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[23]),
        .Q(add_ln82_8_reg_1334[23]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[24]),
        .Q(add_ln82_8_reg_1334[24]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[25]),
        .Q(add_ln82_8_reg_1334[25]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[26]),
        .Q(add_ln82_8_reg_1334[26]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[27]),
        .Q(add_ln82_8_reg_1334[27]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[28]),
        .Q(add_ln82_8_reg_1334[28]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[29]),
        .Q(add_ln82_8_reg_1334[29]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[2]),
        .Q(add_ln82_8_reg_1334[2]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[30]),
        .Q(add_ln82_8_reg_1334[30]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[31]),
        .Q(add_ln82_8_reg_1334[31]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[3]),
        .Q(add_ln82_8_reg_1334[3]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[4]),
        .Q(add_ln82_8_reg_1334[4]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[5]),
        .Q(add_ln82_8_reg_1334[5]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[6]),
        .Q(add_ln82_8_reg_1334[6]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[7]),
        .Q(add_ln82_8_reg_1334[7]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[8]),
        .Q(add_ln82_8_reg_1334[8]),
        .R(1'b0));
  FDRE \add_ln82_8_reg_1334_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(add_ln82_8_fu_852_p2[9]),
        .Q(add_ln82_8_reg_1334[9]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[0]),
        .Q(add_ln82_reg_1409[0]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[10]),
        .Q(add_ln82_reg_1409[10]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[11]),
        .Q(add_ln82_reg_1409[11]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[12]),
        .Q(add_ln82_reg_1409[12]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[13]),
        .Q(add_ln82_reg_1409[13]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[14]),
        .Q(add_ln82_reg_1409[14]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[15]),
        .Q(add_ln82_reg_1409[15]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[16]),
        .Q(add_ln82_reg_1409[16]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[17]),
        .Q(add_ln82_reg_1409[17]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[18]),
        .Q(add_ln82_reg_1409[18]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[19]),
        .Q(add_ln82_reg_1409[19]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[1]),
        .Q(add_ln82_reg_1409[1]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[20]),
        .Q(add_ln82_reg_1409[20]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[21]),
        .Q(add_ln82_reg_1409[21]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[22]),
        .Q(add_ln82_reg_1409[22]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[23]),
        .Q(add_ln82_reg_1409[23]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[24]),
        .Q(add_ln82_reg_1409[24]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[25]),
        .Q(add_ln82_reg_1409[25]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[26]),
        .Q(add_ln82_reg_1409[26]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[27]),
        .Q(add_ln82_reg_1409[27]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[28]),
        .Q(add_ln82_reg_1409[28]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[29]),
        .Q(add_ln82_reg_1409[29]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[2]),
        .Q(add_ln82_reg_1409[2]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[30]),
        .Q(add_ln82_reg_1409[30]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[31]),
        .Q(add_ln82_reg_1409[31]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[3]),
        .Q(add_ln82_reg_1409[3]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[4]),
        .Q(add_ln82_reg_1409[4]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[5]),
        .Q(add_ln82_reg_1409[5]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[6]),
        .Q(add_ln82_reg_1409[6]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[7]),
        .Q(add_ln82_reg_1409[7]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[8]),
        .Q(add_ln82_reg_1409[8]),
        .R(1'b0));
  FDRE \add_ln82_reg_1409_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(add_ln82_fu_1014_p2[9]),
        .Q(add_ln82_reg_1409[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(tmp_last_V_3_reg_245),
        .I1(state_load_reg_1104[12]),
        .I2(state_load_reg_1104[0]),
        .I3(ap_CS_fsm_state44),
        .I4(tmp_last_V_reg_1130),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_r_V_data_V_U_n_6),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2_n_4 ));
  FDRE \ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2_n_4 ),
        .Q(\ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3_n_4 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[46]),
        .Q(\NLW_ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30_Q_UNCONNECTED ),
        .Q31(\ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30_n_5 ));
  FDRE \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__0_n_4),
        .Q(\ap_CS_fsm_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[82]_srl5___ap_CS_fsm_reg_r_35 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \ap_CS_fsm_reg[82]_srl5___ap_CS_fsm_reg_r_35 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30_n_5 ),
        .Q(\ap_CS_fsm_reg[82]_srl5___ap_CS_fsm_reg_r_35_n_4 ),
        .Q31(\NLW_ap_CS_fsm_reg[82]_srl5___ap_CS_fsm_reg_r_35_Q31_UNCONNECTED ));
  FDRE \ap_CS_fsm_reg[83]_ap_CS_fsm_reg_r_36 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[82]_srl5___ap_CS_fsm_reg_r_35_n_4 ),
        .Q(\ap_CS_fsm_reg[83]_ap_CS_fsm_reg_r_36_n_4 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_4),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(gmem_RVALID),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[83]_ap_CS_fsm_reg_r_36_n_4 ),
        .I1(ap_CS_fsm_reg_r_36_n_4),
        .O(ap_CS_fsm_reg_gate_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__0
       (.I0(\ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3_n_4 ),
        .I1(ap_CS_fsm_reg_r_3_n_4),
        .O(ap_CS_fsm_reg_gate__0_n_4));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_4),
        .Q(ap_CS_fsm_reg_r_0_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_4),
        .Q(ap_CS_fsm_reg_r_1_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_9_n_4),
        .Q(ap_CS_fsm_reg_r_10_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_10_n_4),
        .Q(ap_CS_fsm_reg_r_11_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_11_n_4),
        .Q(ap_CS_fsm_reg_r_12_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_12_n_4),
        .Q(ap_CS_fsm_reg_r_13_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_13_n_4),
        .Q(ap_CS_fsm_reg_r_14_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_14_n_4),
        .Q(ap_CS_fsm_reg_r_15_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_15_n_4),
        .Q(ap_CS_fsm_reg_r_16_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_16_n_4),
        .Q(ap_CS_fsm_reg_r_17_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_17_n_4),
        .Q(ap_CS_fsm_reg_r_18_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_18_n_4),
        .Q(ap_CS_fsm_reg_r_19_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_4),
        .Q(ap_CS_fsm_reg_r_2_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_19_n_4),
        .Q(ap_CS_fsm_reg_r_20_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_20_n_4),
        .Q(ap_CS_fsm_reg_r_21_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_21_n_4),
        .Q(ap_CS_fsm_reg_r_22_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_22_n_4),
        .Q(ap_CS_fsm_reg_r_23_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_23_n_4),
        .Q(ap_CS_fsm_reg_r_24_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_24_n_4),
        .Q(ap_CS_fsm_reg_r_25_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_25_n_4),
        .Q(ap_CS_fsm_reg_r_26_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_26_n_4),
        .Q(ap_CS_fsm_reg_r_27_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_27_n_4),
        .Q(ap_CS_fsm_reg_r_28_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_28_n_4),
        .Q(ap_CS_fsm_reg_r_29_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_4),
        .Q(ap_CS_fsm_reg_r_3_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_30
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_29_n_4),
        .Q(ap_CS_fsm_reg_r_30_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_31
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_30_n_4),
        .Q(ap_CS_fsm_reg_r_31_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_32
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_31_n_4),
        .Q(ap_CS_fsm_reg_r_32_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_33
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_32_n_4),
        .Q(ap_CS_fsm_reg_r_33_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_34
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_33_n_4),
        .Q(ap_CS_fsm_reg_r_34_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_35
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_34_n_4),
        .Q(ap_CS_fsm_reg_r_35_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_36
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_35_n_4),
        .Q(ap_CS_fsm_reg_r_36_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_3_n_4),
        .Q(ap_CS_fsm_reg_r_4_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_4_n_4),
        .Q(ap_CS_fsm_reg_r_5_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_5_n_4),
        .Q(ap_CS_fsm_reg_r_6_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_6_n_4),
        .Q(ap_CS_fsm_reg_r_7_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_7_n_4),
        .Q(ap_CS_fsm_reg_r_8_n_4),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_8_n_4),
        .Q(ap_CS_fsm_reg_r_9_n_4),
        .R(ap_rst_n_inv));
  FDRE \coefs_read_reg_1087_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[1]),
        .Q(coefs_read_reg_1087),
        .R(1'b0));
  equalizer_equalizer_0_1_equalizer_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .coefs(coefs),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \gmem_addr_reg_1098_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[2]),
        .Q(gmem_addr_reg_1098[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[12]),
        .Q(gmem_addr_reg_1098[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[13]),
        .Q(gmem_addr_reg_1098[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[14]),
        .Q(gmem_addr_reg_1098[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[15]),
        .Q(gmem_addr_reg_1098[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[16]),
        .Q(gmem_addr_reg_1098[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[17]),
        .Q(gmem_addr_reg_1098[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[18]),
        .Q(gmem_addr_reg_1098[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[19]),
        .Q(gmem_addr_reg_1098[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[20]),
        .Q(gmem_addr_reg_1098[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[21]),
        .Q(gmem_addr_reg_1098[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[3]),
        .Q(gmem_addr_reg_1098[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[22]),
        .Q(gmem_addr_reg_1098[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[23]),
        .Q(gmem_addr_reg_1098[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[24]),
        .Q(gmem_addr_reg_1098[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[25]),
        .Q(gmem_addr_reg_1098[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[26]),
        .Q(gmem_addr_reg_1098[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[27]),
        .Q(gmem_addr_reg_1098[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[28]),
        .Q(gmem_addr_reg_1098[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[29]),
        .Q(gmem_addr_reg_1098[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[30]),
        .Q(gmem_addr_reg_1098[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[31]),
        .Q(gmem_addr_reg_1098[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[4]),
        .Q(gmem_addr_reg_1098[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[32]),
        .Q(gmem_addr_reg_1098[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[33]),
        .Q(gmem_addr_reg_1098[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[34]),
        .Q(gmem_addr_reg_1098[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[35]),
        .Q(gmem_addr_reg_1098[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[36]),
        .Q(gmem_addr_reg_1098[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[37]),
        .Q(gmem_addr_reg_1098[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[38]),
        .Q(gmem_addr_reg_1098[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[39]),
        .Q(gmem_addr_reg_1098[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[40]),
        .Q(gmem_addr_reg_1098[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[41]),
        .Q(gmem_addr_reg_1098[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[5]),
        .Q(gmem_addr_reg_1098[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[42]),
        .Q(gmem_addr_reg_1098[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[43]),
        .Q(gmem_addr_reg_1098[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[44]),
        .Q(gmem_addr_reg_1098[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[45]),
        .Q(gmem_addr_reg_1098[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[46]),
        .Q(gmem_addr_reg_1098[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[47]),
        .Q(gmem_addr_reg_1098[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[48]),
        .Q(gmem_addr_reg_1098[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[49]),
        .Q(gmem_addr_reg_1098[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[50]),
        .Q(gmem_addr_reg_1098[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[51]),
        .Q(gmem_addr_reg_1098[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[6]),
        .Q(gmem_addr_reg_1098[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[52]),
        .Q(gmem_addr_reg_1098[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[53]),
        .Q(gmem_addr_reg_1098[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[54]),
        .Q(gmem_addr_reg_1098[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[55]),
        .Q(gmem_addr_reg_1098[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[56]),
        .Q(gmem_addr_reg_1098[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[57]),
        .Q(gmem_addr_reg_1098[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[58]),
        .Q(gmem_addr_reg_1098[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[59]),
        .Q(gmem_addr_reg_1098[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[60]),
        .Q(gmem_addr_reg_1098[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[61]),
        .Q(gmem_addr_reg_1098[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[7]),
        .Q(gmem_addr_reg_1098[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[62]),
        .Q(gmem_addr_reg_1098[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[63]),
        .Q(gmem_addr_reg_1098[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[8]),
        .Q(gmem_addr_reg_1098[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[9]),
        .Q(gmem_addr_reg_1098[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[10]),
        .Q(gmem_addr_reg_1098[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1098_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(coefs[11]),
        .Q(gmem_addr_reg_1098[9]),
        .R(1'b0));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .I_RREADY10(I_RREADY10),
        .I_RREADY11(I_RREADY11),
        .I_RREADY13(I_RREADY13),
        .I_RREADY15(I_RREADY15),
        .I_RREADY16(I_RREADY16),
        .I_RREADY17(I_RREADY17),
        .I_RREADY19(I_RREADY19),
        .I_RREADY20(I_RREADY20),
        .I_RREADY21(I_RREADY21),
        .I_RREADY23(I_RREADY23),
        .I_RREADY24(I_RREADY24),
        .I_RREADY25(I_RREADY25),
        .I_RREADY27(I_RREADY27),
        .I_RREADY28(I_RREADY28),
        .I_RREADY29(I_RREADY29),
        .I_RREADY31(I_RREADY31),
        .I_RREADY32(I_RREADY32),
        .I_RREADY5(I_RREADY5),
        .I_RREADY6(I_RREADY6),
        .I_RREADY9(I_RREADY9),
        .Q({ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state9,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (gmem_m_axi_U_n_117),
        .\ap_CS_fsm_reg[45] (gmem_m_axi_U_n_14),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg_n_4_[7] ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .dout(gmem_RDATA),
        .\dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\dout_reg[61] (grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_m_axi_gmem_AWADDR),
        .dout_vld_reg({ap_NS_fsm[41],ap_NS_fsm[8]}),
        .empty_n_reg(gmem_m_axi_U_n_13),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BREADY(gmem_BREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .in(gmem_addr_reg_1098),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[1] (grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_8),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_m_axi_gmem_WDATA),
        .pop(\store_unit/buff_wdata/pop ),
        .pop_0(\store_unit/user_resp/pop ),
        .push(\store_unit/buff_wdata/push ),
        .push_1(\store_unit/fifo_wreq/push ),
        .reg_2870(reg_2870),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY),
        .state_fu_172({state_fu_172[12],state_fu_172[0]}));
  equalizer_equalizer_0_1_equalizer_equalizer_Pipeline_VITIS_LOOP_56_2 grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258
       (.\B_V_data_1_state_reg[1] (gmem_m_axi_U_n_117),
        .D({regslice_both_input_r_V_data_V_U_n_4,regslice_both_input_r_V_data_V_U_n_5,regslice_both_input_r_V_data_V_U_n_6,regslice_both_input_r_V_data_V_U_n_7,regslice_both_input_r_V_data_V_U_n_8,regslice_both_input_r_V_data_V_U_n_9,regslice_both_input_r_V_data_V_U_n_10,regslice_both_input_r_V_data_V_U_n_11,regslice_both_input_r_V_data_V_U_n_12,regslice_both_input_r_V_data_V_U_n_13,regslice_both_input_r_V_data_V_U_n_14,regslice_both_input_r_V_data_V_U_n_15,regslice_both_input_r_V_data_V_U_n_16,regslice_both_input_r_V_data_V_U_n_17,regslice_both_input_r_V_data_V_U_n_18,regslice_both_input_r_V_data_V_U_n_19,regslice_both_input_r_V_data_V_U_n_20,regslice_both_input_r_V_data_V_U_n_21,regslice_both_input_r_V_data_V_U_n_22,regslice_both_input_r_V_data_V_U_n_23,regslice_both_input_r_V_data_V_U_n_24,regslice_both_input_r_V_data_V_U_n_25,regslice_both_input_r_V_data_V_U_n_26,regslice_both_input_r_V_data_V_U_n_27,regslice_both_input_r_V_data_V_U_n_28,regslice_both_input_r_V_data_V_U_n_29,regslice_both_input_r_V_data_V_U_n_30,regslice_both_input_r_V_data_V_U_n_31,regslice_both_input_r_V_data_V_U_n_32,regslice_both_input_r_V_data_V_U_n_33,regslice_both_input_r_V_data_V_U_n_34,regslice_both_input_r_V_data_V_U_n_35}),
        .Q(i_load_1_reg_1419),
        .S(coefs_read_reg_1087),
        .\ap_CS_fsm_reg[45] (grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_15),
        .\ap_CS_fsm_reg[45]_0 ({ap_CS_fsm_state46,ap_CS_fsm_state45}),
        .ap_NS_fsm(ap_NS_fsm[46:45]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_16),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg(gmem_m_axi_U_n_14),
        .full_n_reg_0(gmem_m_axi_U_n_13),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BREADY(gmem_BREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .\gmem_addr_reg_288_reg[61]_0 (grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_m_axi_gmem_AWADDR),
        .grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY),
        .\icmp_ln57_reg_284_pp0_iter7_reg_reg[0]_0 (grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_8),
        .in(gmem_addr_reg_1098),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .pop(\store_unit/user_resp/pop ),
        .pop_1(\store_unit/buff_wdata/pop ),
        .push(\store_unit/buff_wdata/push ),
        .push_0(\store_unit/fifo_wreq/push ),
        .\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 (grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_m_axi_gmem_WDATA),
        .tmp_last_V_1_loc_fu_180(tmp_last_V_1_loc_fu_180),
        .tmp_last_V_2_reg_294(tmp_last_V_2_reg_294),
        .\tmp_last_V_2_reg_294_reg[0]_0 (regslice_both_input_r_V_last_V_U_n_4),
        .tmp_last_V_reg_1130(tmp_last_V_reg_1130));
  FDRE #(
    .INIT(1'b0)) 
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_16),
        .Q(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_176[0]_i_11 
       (.I0(i_fu_176_reg[0]),
        .O(\i_fu_176[0]_i_11_n_4 ));
  FDRE \i_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_80),
        .Q(i_fu_176_reg[0]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_86),
        .Q(i_fu_176_reg[10]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_85),
        .Q(i_fu_176_reg[11]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_92),
        .Q(i_fu_176_reg[12]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_91),
        .Q(i_fu_176_reg[13]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_90),
        .Q(i_fu_176_reg[14]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_89),
        .Q(i_fu_176_reg[15]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_96),
        .Q(i_fu_176_reg[16]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_95),
        .Q(i_fu_176_reg[17]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_94),
        .Q(i_fu_176_reg[18]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_93),
        .Q(i_fu_176_reg[19]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_79),
        .Q(i_fu_176_reg[1]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_100),
        .Q(i_fu_176_reg[20]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_99),
        .Q(i_fu_176_reg[21]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_98),
        .Q(i_fu_176_reg[22]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_97),
        .Q(i_fu_176_reg[23]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_104),
        .Q(i_fu_176_reg[24]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_103),
        .Q(i_fu_176_reg[25]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_102),
        .Q(i_fu_176_reg[26]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_101),
        .Q(i_fu_176_reg[27]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_108),
        .Q(i_fu_176_reg[28]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_107),
        .Q(i_fu_176_reg[29]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_78),
        .Q(i_fu_176_reg[2]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_106),
        .Q(i_fu_176_reg[30]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_105),
        .Q(i_fu_176_reg[31]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_77),
        .Q(i_fu_176_reg[3]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_84),
        .Q(i_fu_176_reg[4]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_83),
        .Q(i_fu_176_reg[5]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_82),
        .Q(i_fu_176_reg[6]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_81),
        .Q(i_fu_176_reg[7]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_88),
        .Q(i_fu_176_reg[8]),
        .R(i_fu_176));
  FDRE \i_fu_176_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_input_r_V_data_V_U_n_38),
        .D(regslice_both_input_r_V_data_V_U_n_87),
        .Q(i_fu_176_reg[9]),
        .R(i_fu_176));
  FDRE \i_load_1_reg_1419_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[0]),
        .Q(i_load_1_reg_1419[0]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[10]),
        .Q(i_load_1_reg_1419[10]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[11]),
        .Q(i_load_1_reg_1419[11]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[12]),
        .Q(i_load_1_reg_1419[12]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[13]),
        .Q(i_load_1_reg_1419[13]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[14]),
        .Q(i_load_1_reg_1419[14]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[15]),
        .Q(i_load_1_reg_1419[15]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[16]),
        .Q(i_load_1_reg_1419[16]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[17]),
        .Q(i_load_1_reg_1419[17]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[18]),
        .Q(i_load_1_reg_1419[18]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[19]),
        .Q(i_load_1_reg_1419[19]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[1]),
        .Q(i_load_1_reg_1419[1]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[20]),
        .Q(i_load_1_reg_1419[20]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[21]),
        .Q(i_load_1_reg_1419[21]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[22]),
        .Q(i_load_1_reg_1419[22]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[23]),
        .Q(i_load_1_reg_1419[23]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[24]),
        .Q(i_load_1_reg_1419[24]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[25]),
        .Q(i_load_1_reg_1419[25]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[26]),
        .Q(i_load_1_reg_1419[26]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[27]),
        .Q(i_load_1_reg_1419[27]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[28]),
        .Q(i_load_1_reg_1419[28]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[29]),
        .Q(i_load_1_reg_1419[29]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[2]),
        .Q(i_load_1_reg_1419[2]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[30]),
        .Q(i_load_1_reg_1419[30]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[31]),
        .Q(i_load_1_reg_1419[31]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[3]),
        .Q(i_load_1_reg_1419[3]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[4]),
        .Q(i_load_1_reg_1419[4]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[5]),
        .Q(i_load_1_reg_1419[5]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[6]),
        .Q(i_load_1_reg_1419[6]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[7]),
        .Q(i_load_1_reg_1419[7]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[8]),
        .Q(i_load_1_reg_1419[8]),
        .R(1'b0));
  FDRE \i_load_1_reg_1419_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_fu_176_reg[9]),
        .Q(i_load_1_reg_1419[9]),
        .R(1'b0));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1 mul_32s_32s_32_1_1_U14
       (.D({mul_32s_32s_32_1_1_U14_n_4,mul_32s_32s_32_1_1_U14_n_5,mul_32s_32s_32_1_1_U14_n_6,mul_32s_32s_32_1_1_U14_n_7,mul_32s_32s_32_1_1_U14_n_8,mul_32s_32s_32_1_1_U14_n_9,mul_32s_32s_32_1_1_U14_n_10,mul_32s_32s_32_1_1_U14_n_11,mul_32s_32s_32_1_1_U14_n_12,mul_32s_32s_32_1_1_U14_n_13,mul_32s_32s_32_1_1_U14_n_14,mul_32s_32s_32_1_1_U14_n_15,mul_32s_32s_32_1_1_U14_n_16,mul_32s_32s_32_1_1_U14_n_17,mul_32s_32s_32_1_1_U14_n_18,mul_32s_32s_32_1_1_U14_n_19,mul_32s_32s_32_1_1_U14_n_20}),
        .P({mul_ln82_reg_1149_reg_n_95,mul_ln82_reg_1149_reg_n_96,mul_ln82_reg_1149_reg_n_97,mul_ln82_reg_1149_reg_n_98,mul_ln82_reg_1149_reg_n_99,mul_ln82_reg_1149_reg_n_100,mul_ln82_reg_1149_reg_n_101,mul_ln82_reg_1149_reg_n_102,mul_ln82_reg_1149_reg_n_103,mul_ln82_reg_1149_reg_n_104,mul_ln82_reg_1149_reg_n_105,mul_ln82_reg_1149_reg_n_106,mul_ln82_reg_1149_reg_n_107,mul_ln82_reg_1149_reg_n_108,mul_ln82_reg_1149_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U14_n_21,mul_32s_32s_32_1_1_U14_n_22,mul_32s_32s_32_1_1_U14_n_23,mul_32s_32s_32_1_1_U14_n_24,mul_32s_32s_32_1_1_U14_n_25,mul_32s_32s_32_1_1_U14_n_26,mul_32s_32s_32_1_1_U14_n_27,mul_32s_32s_32_1_1_U14_n_28,mul_32s_32s_32_1_1_U14_n_29,mul_32s_32s_32_1_1_U14_n_30,mul_32s_32s_32_1_1_U14_n_31,mul_32s_32s_32_1_1_U14_n_32,mul_32s_32s_32_1_1_U14_n_33,mul_32s_32s_32_1_1_U14_n_34,mul_32s_32s_32_1_1_U14_n_35,mul_32s_32s_32_1_1_U14_n_36,mul_32s_32s_32_1_1_U14_n_37,mul_32s_32s_32_1_1_U14_n_38,mul_32s_32s_32_1_1_U14_n_39,mul_32s_32s_32_1_1_U14_n_40,mul_32s_32s_32_1_1_U14_n_41,mul_32s_32s_32_1_1_U14_n_42,mul_32s_32s_32_1_1_U14_n_43,mul_32s_32s_32_1_1_U14_n_44,mul_32s_32s_32_1_1_U14_n_45,mul_32s_32s_32_1_1_U14_n_46,mul_32s_32s_32_1_1_U14_n_47,mul_32s_32s_32_1_1_U14_n_48,mul_32s_32s_32_1_1_U14_n_49,mul_32s_32s_32_1_1_U14_n_50,mul_32s_32s_32_1_1_U14_n_51,mul_32s_32s_32_1_1_U14_n_52,mul_32s_32s_32_1_1_U14_n_53,mul_32s_32s_32_1_1_U14_n_54,mul_32s_32s_32_1_1_U14_n_55,mul_32s_32s_32_1_1_U14_n_56,mul_32s_32s_32_1_1_U14_n_57,mul_32s_32s_32_1_1_U14_n_58,mul_32s_32s_32_1_1_U14_n_59,mul_32s_32s_32_1_1_U14_n_60,mul_32s_32s_32_1_1_U14_n_61,mul_32s_32s_32_1_1_U14_n_62,mul_32s_32s_32_1_1_U14_n_63,mul_32s_32s_32_1_1_U14_n_64,mul_32s_32s_32_1_1_U14_n_65,mul_32s_32s_32_1_1_U14_n_66,mul_32s_32s_32_1_1_U14_n_67,mul_32s_32s_32_1_1_U14_n_68}),
        .Q(ap_CS_fsm_state2),
        .\add_ln82_reg_1409[19]_i_5 (\mul_ln82_reg_1149_reg[16]__0_n_4 ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .input_r_TDATA_int_regslice(input_r_TDATA_int_regslice),
        .mul_ln82_reg_1149_reg__1(mul_ln82_reg_1149_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_0 mul_32s_32s_32_1_1_U15
       (.I_RREADY5(I_RREADY5),
        .P({mul_32s_32s_32_1_1_U15_n_4,mul_32s_32s_32_1_1_U15_n_5,mul_32s_32s_32_1_1_U15_n_6,mul_32s_32s_32_1_1_U15_n_7,mul_32s_32s_32_1_1_U15_n_8,mul_32s_32s_32_1_1_U15_n_9,mul_32s_32s_32_1_1_U15_n_10,mul_32s_32s_32_1_1_U15_n_11,mul_32s_32s_32_1_1_U15_n_12,mul_32s_32s_32_1_1_U15_n_13,mul_32s_32s_32_1_1_U15_n_14,mul_32s_32s_32_1_1_U15_n_15,mul_32s_32s_32_1_1_U15_n_16,mul_32s_32s_32_1_1_U15_n_17,mul_32s_32s_32_1_1_U15_n_18,mul_32s_32s_32_1_1_U15_n_19}),
        .Q(signal_shift_reg_0),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__3(dout__3));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_1 mul_32s_32s_32_1_1_U16
       (.I_RREADY5(I_RREADY5),
        .O(dout__3_1),
        .P({mul_32s_32s_32_1_1_U16_n_5,mul_32s_32s_32_1_1_U16_n_6,mul_32s_32s_32_1_1_U16_n_7,mul_32s_32s_32_1_1_U16_n_8,mul_32s_32s_32_1_1_U16_n_9,mul_32s_32s_32_1_1_U16_n_10,mul_32s_32s_32_1_1_U16_n_11,mul_32s_32s_32_1_1_U16_n_12,mul_32s_32s_32_1_1_U16_n_13,mul_32s_32s_32_1_1_U16_n_14,mul_32s_32s_32_1_1_U16_n_15,mul_32s_32s_32_1_1_U16_n_16,mul_32s_32s_32_1_1_U16_n_17,mul_32s_32s_32_1_1_U16_n_18,mul_32s_32s_32_1_1_U16_n_19,mul_32s_32s_32_1_1_U16_n_20}),
        .Q(tmp_data_V_reg_1108),
        .S(mul_32s_32s_32_1_1_U16_n_36),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__1_0(dout__3_0),
        .dout__3(dout__3[31:30]),
        .reg_2910(reg_2910));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_2 mul_32s_32s_32_1_1_U17
       (.D(add_ln82_27_fu_461_p2),
        .I_RREADY5(I_RREADY5),
        .O(dout__3_1),
        .P({mul_32s_32s_32_1_1_U15_n_4,mul_32s_32s_32_1_1_U15_n_5,mul_32s_32s_32_1_1_U15_n_6,mul_32s_32s_32_1_1_U15_n_7,mul_32s_32s_32_1_1_U15_n_8,mul_32s_32s_32_1_1_U15_n_9,mul_32s_32s_32_1_1_U15_n_10,mul_32s_32s_32_1_1_U15_n_11,mul_32s_32s_32_1_1_U15_n_12,mul_32s_32s_32_1_1_U15_n_13,mul_32s_32s_32_1_1_U15_n_14,mul_32s_32s_32_1_1_U15_n_15,mul_32s_32s_32_1_1_U15_n_16,mul_32s_32s_32_1_1_U15_n_17,mul_32s_32s_32_1_1_U15_n_18,mul_32s_32s_32_1_1_U15_n_19}),
        .Q(ap_CS_fsm_state2),
        .S(mul_32s_32s_32_1_1_U16_n_36),
        .\add_ln82_27_reg_1165_reg[19] ({mul_32s_32s_32_1_1_U16_n_5,mul_32s_32s_32_1_1_U16_n_6,mul_32s_32s_32_1_1_U16_n_7,mul_32s_32s_32_1_1_U16_n_8,mul_32s_32s_32_1_1_U16_n_9,mul_32s_32s_32_1_1_U16_n_10,mul_32s_32s_32_1_1_U16_n_11,mul_32s_32s_32_1_1_U16_n_12,mul_32s_32s_32_1_1_U16_n_13,mul_32s_32s_32_1_1_U16_n_14,mul_32s_32s_32_1_1_U16_n_15,mul_32s_32s_32_1_1_U16_n_16,mul_32s_32s_32_1_1_U16_n_17,mul_32s_32s_32_1_1_U16_n_18,mul_32s_32s_32_1_1_U16_n_19,mul_32s_32s_32_1_1_U16_n_20}),
        .\add_ln82_27_reg_1165_reg[31] (dout__3_0),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__3(dout__3[30:16]),
        .input_r_TDATA_int_regslice(input_r_TDATA_int_regslice),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_3 mul_32s_32s_32_1_1_U18
       (.CO(mul_32s_32s_32_1_1_U19_n_35),
        .D({mul_32s_32s_32_1_1_U18_n_4,mul_32s_32s_32_1_1_U18_n_5,mul_32s_32s_32_1_1_U18_n_6,mul_32s_32s_32_1_1_U18_n_7,mul_32s_32s_32_1_1_U18_n_8,mul_32s_32s_32_1_1_U18_n_9,mul_32s_32s_32_1_1_U18_n_10,mul_32s_32s_32_1_1_U18_n_11,mul_32s_32s_32_1_1_U18_n_12,mul_32s_32s_32_1_1_U18_n_13,mul_32s_32s_32_1_1_U18_n_14,mul_32s_32s_32_1_1_U18_n_15,mul_32s_32s_32_1_1_U18_n_16,mul_32s_32s_32_1_1_U18_n_17,mul_32s_32s_32_1_1_U18_n_18,mul_32s_32s_32_1_1_U18_n_19,mul_32s_32s_32_1_1_U18_n_20}),
        .DI(mul_32s_32s_32_1_1_U19_n_37),
        .I_RREADY5(I_RREADY5),
        .P({mul_ln79_27_reg_1176_reg_n_95,mul_ln79_27_reg_1176_reg_n_96,mul_ln79_27_reg_1176_reg_n_97,mul_ln79_27_reg_1176_reg_n_98,mul_ln79_27_reg_1176_reg_n_99,mul_ln79_27_reg_1176_reg_n_100,mul_ln79_27_reg_1176_reg_n_101,mul_ln79_27_reg_1176_reg_n_102,mul_ln79_27_reg_1176_reg_n_103,mul_ln79_27_reg_1176_reg_n_104,mul_ln79_27_reg_1176_reg_n_105,mul_ln79_27_reg_1176_reg_n_106,mul_ln79_27_reg_1176_reg_n_107,mul_ln79_27_reg_1176_reg_n_108,mul_ln79_27_reg_1176_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U18_n_21,mul_32s_32s_32_1_1_U18_n_22,mul_32s_32s_32_1_1_U18_n_23,mul_32s_32s_32_1_1_U18_n_24,mul_32s_32s_32_1_1_U18_n_25,mul_32s_32s_32_1_1_U18_n_26,mul_32s_32s_32_1_1_U18_n_27,mul_32s_32s_32_1_1_U18_n_28,mul_32s_32s_32_1_1_U18_n_29,mul_32s_32s_32_1_1_U18_n_30,mul_32s_32s_32_1_1_U18_n_31,mul_32s_32s_32_1_1_U18_n_32,mul_32s_32s_32_1_1_U18_n_33,mul_32s_32s_32_1_1_U18_n_34,mul_32s_32s_32_1_1_U18_n_35,mul_32s_32s_32_1_1_U18_n_36,mul_32s_32s_32_1_1_U18_n_37,mul_32s_32s_32_1_1_U18_n_38,mul_32s_32s_32_1_1_U18_n_39,mul_32s_32s_32_1_1_U18_n_40,mul_32s_32s_32_1_1_U18_n_41,mul_32s_32s_32_1_1_U18_n_42,mul_32s_32s_32_1_1_U18_n_43,mul_32s_32s_32_1_1_U18_n_44,mul_32s_32s_32_1_1_U18_n_45,mul_32s_32s_32_1_1_U18_n_46,mul_32s_32s_32_1_1_U18_n_47,mul_32s_32s_32_1_1_U18_n_48,mul_32s_32s_32_1_1_U18_n_49,mul_32s_32s_32_1_1_U18_n_50,mul_32s_32s_32_1_1_U18_n_51,mul_32s_32s_32_1_1_U18_n_52,mul_32s_32s_32_1_1_U18_n_53,mul_32s_32s_32_1_1_U18_n_54,mul_32s_32s_32_1_1_U18_n_55,mul_32s_32s_32_1_1_U18_n_56,mul_32s_32s_32_1_1_U18_n_57,mul_32s_32s_32_1_1_U18_n_58,mul_32s_32s_32_1_1_U18_n_59,mul_32s_32s_32_1_1_U18_n_60,mul_32s_32s_32_1_1_U18_n_61,mul_32s_32s_32_1_1_U18_n_62,mul_32s_32s_32_1_1_U18_n_63,mul_32s_32s_32_1_1_U18_n_64,mul_32s_32s_32_1_1_U18_n_65,mul_32s_32s_32_1_1_U18_n_66,mul_32s_32s_32_1_1_U18_n_67,mul_32s_32s_32_1_1_U18_n_68}),
        .Q(signal_shift_reg_2),
        .S(mul_32s_32s_32_1_1_U19_n_38),
        .\add_ln82_27_reg_1165_reg[29] (add_ln82_28_fu_496_p2[31:16]),
        .\add_ln82_28_reg_1181[19]_i_9 (\mul_ln79_27_reg_1176_reg[16]__0_n_4 ),
        .\add_ln82_28_reg_1181_reg[31] (mul_32s_32s_32_1_1_U19_n_36),
        .\add_ln82_28_reg_1181_reg[31]_0 (add_ln82_27_reg_1165[30:16]),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .dout__3(dout__3_2),
        .mul_ln79_27_reg_1176_reg({mul_ln79_27_reg_1176_reg__1[31:30],mul_ln79_27_reg_1176_reg__1[16]}),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_4 mul_32s_32s_32_1_1_U19
       (.CO(mul_32s_32s_32_1_1_U19_n_35),
        .D(add_ln82_28_fu_496_p2[15:0]),
        .DI(mul_32s_32s_32_1_1_U19_n_37),
        .I_RREADY6(I_RREADY6),
        .Q(signal_shift_reg_3_load_reg_1159),
        .S(mul_32s_32s_32_1_1_U19_n_38),
        .\add_ln82_27_reg_1165_reg[30] (mul_32s_32s_32_1_1_U19_n_36),
        .\add_ln82_28_reg_1181_reg[19] ({\mul_ln79_27_reg_1176_reg[15]__0_n_4 ,\mul_ln79_27_reg_1176_reg[14]__0_n_4 ,\mul_ln79_27_reg_1176_reg[13]__0_n_4 ,\mul_ln79_27_reg_1176_reg[12]__0_n_4 ,\mul_ln79_27_reg_1176_reg[11]__0_n_4 ,\mul_ln79_27_reg_1176_reg[10]__0_n_4 ,\mul_ln79_27_reg_1176_reg[9]__0_n_4 ,\mul_ln79_27_reg_1176_reg[8]__0_n_4 ,\mul_ln79_27_reg_1176_reg[7]__0_n_4 ,\mul_ln79_27_reg_1176_reg[6]__0_n_4 ,\mul_ln79_27_reg_1176_reg[5]__0_n_4 ,\mul_ln79_27_reg_1176_reg[4]__0_n_4 ,\mul_ln79_27_reg_1176_reg[3]__0_n_4 ,\mul_ln79_27_reg_1176_reg[2]__0_n_4 ,\mul_ln79_27_reg_1176_reg[1]__0_n_4 ,\mul_ln79_27_reg_1176_reg[0]__0_n_4 }),
        .\add_ln82_28_reg_1181_reg[31] ({add_ln82_27_reg_1165[31:30],add_ln82_27_reg_1165[16:0]}),
        .\add_ln82_28_reg_1181_reg[31]_0 ({mul_ln79_27_reg_1176_reg__1[31:30],mul_ln79_27_reg_1176_reg__1[16]}),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__1_0(dout__3_2),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_5 mul_32s_32s_32_1_1_U20
       (.D(add_ln82_23_fu_542_p2),
        .I_RREADY9(I_RREADY9),
        .P({mul_32s_32s_32_1_1_U21_n_4,mul_32s_32s_32_1_1_U21_n_5,mul_32s_32s_32_1_1_U21_n_6,mul_32s_32s_32_1_1_U21_n_7,mul_32s_32s_32_1_1_U21_n_8,mul_32s_32s_32_1_1_U21_n_9,mul_32s_32s_32_1_1_U21_n_10,mul_32s_32s_32_1_1_U21_n_11,mul_32s_32s_32_1_1_U21_n_12,mul_32s_32s_32_1_1_U21_n_13,mul_32s_32s_32_1_1_U21_n_14,mul_32s_32s_32_1_1_U21_n_15,mul_32s_32s_32_1_1_U21_n_16,mul_32s_32s_32_1_1_U21_n_17,mul_32s_32s_32_1_1_U21_n_18,mul_32s_32s_32_1_1_U21_n_19}),
        .Q(signal_shift_reg_4_load_reg_1170),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__3(dout__3_3),
        .reg_2910(reg_2910));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_6 mul_32s_32s_32_1_1_U21
       (.I_RREADY9(I_RREADY9),
        .P({mul_32s_32s_32_1_1_U21_n_4,mul_32s_32s_32_1_1_U21_n_5,mul_32s_32s_32_1_1_U21_n_6,mul_32s_32s_32_1_1_U21_n_7,mul_32s_32s_32_1_1_U21_n_8,mul_32s_32s_32_1_1_U21_n_9,mul_32s_32s_32_1_1_U21_n_10,mul_32s_32s_32_1_1_U21_n_11,mul_32s_32s_32_1_1_U21_n_12,mul_32s_32s_32_1_1_U21_n_13,mul_32s_32s_32_1_1_U21_n_14,mul_32s_32s_32_1_1_U21_n_15,mul_32s_32s_32_1_1_U21_n_16,mul_32s_32s_32_1_1_U21_n_17,mul_32s_32s_32_1_1_U21_n_18,mul_32s_32s_32_1_1_U21_n_19}),
        .Q(signal_shift_reg_4),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__3(dout__3_3),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_7 mul_32s_32s_32_1_1_U22
       (.D({mul_32s_32s_32_1_1_U22_n_4,mul_32s_32s_32_1_1_U22_n_5,mul_32s_32s_32_1_1_U22_n_6,mul_32s_32s_32_1_1_U22_n_7,mul_32s_32s_32_1_1_U22_n_8,mul_32s_32s_32_1_1_U22_n_9,mul_32s_32s_32_1_1_U22_n_10,mul_32s_32s_32_1_1_U22_n_11,mul_32s_32s_32_1_1_U22_n_12,mul_32s_32s_32_1_1_U22_n_13,mul_32s_32s_32_1_1_U22_n_14,mul_32s_32s_32_1_1_U22_n_15,mul_32s_32s_32_1_1_U22_n_16,mul_32s_32s_32_1_1_U22_n_17,mul_32s_32s_32_1_1_U22_n_18,mul_32s_32s_32_1_1_U22_n_19,mul_32s_32s_32_1_1_U22_n_20}),
        .I_RREADY9(I_RREADY9),
        .P({mul_ln79_23_reg_1203_reg_n_95,mul_ln79_23_reg_1203_reg_n_96,mul_ln79_23_reg_1203_reg_n_97,mul_ln79_23_reg_1203_reg_n_98,mul_ln79_23_reg_1203_reg_n_99,mul_ln79_23_reg_1203_reg_n_100,mul_ln79_23_reg_1203_reg_n_101,mul_ln79_23_reg_1203_reg_n_102,mul_ln79_23_reg_1203_reg_n_103,mul_ln79_23_reg_1203_reg_n_104,mul_ln79_23_reg_1203_reg_n_105,mul_ln79_23_reg_1203_reg_n_106,mul_ln79_23_reg_1203_reg_n_107,mul_ln79_23_reg_1203_reg_n_108,mul_ln79_23_reg_1203_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U22_n_21,mul_32s_32s_32_1_1_U22_n_22,mul_32s_32s_32_1_1_U22_n_23,mul_32s_32s_32_1_1_U22_n_24,mul_32s_32s_32_1_1_U22_n_25,mul_32s_32s_32_1_1_U22_n_26,mul_32s_32s_32_1_1_U22_n_27,mul_32s_32s_32_1_1_U22_n_28,mul_32s_32s_32_1_1_U22_n_29,mul_32s_32s_32_1_1_U22_n_30,mul_32s_32s_32_1_1_U22_n_31,mul_32s_32s_32_1_1_U22_n_32,mul_32s_32s_32_1_1_U22_n_33,mul_32s_32s_32_1_1_U22_n_34,mul_32s_32s_32_1_1_U22_n_35,mul_32s_32s_32_1_1_U22_n_36,mul_32s_32s_32_1_1_U22_n_37,mul_32s_32s_32_1_1_U22_n_38,mul_32s_32s_32_1_1_U22_n_39,mul_32s_32s_32_1_1_U22_n_40,mul_32s_32s_32_1_1_U22_n_41,mul_32s_32s_32_1_1_U22_n_42,mul_32s_32s_32_1_1_U22_n_43,mul_32s_32s_32_1_1_U22_n_44,mul_32s_32s_32_1_1_U22_n_45,mul_32s_32s_32_1_1_U22_n_46,mul_32s_32s_32_1_1_U22_n_47,mul_32s_32s_32_1_1_U22_n_48,mul_32s_32s_32_1_1_U22_n_49,mul_32s_32s_32_1_1_U22_n_50,mul_32s_32s_32_1_1_U22_n_51,mul_32s_32s_32_1_1_U22_n_52,mul_32s_32s_32_1_1_U22_n_53,mul_32s_32s_32_1_1_U22_n_54,mul_32s_32s_32_1_1_U22_n_55,mul_32s_32s_32_1_1_U22_n_56,mul_32s_32s_32_1_1_U22_n_57,mul_32s_32s_32_1_1_U22_n_58,mul_32s_32s_32_1_1_U22_n_59,mul_32s_32s_32_1_1_U22_n_60,mul_32s_32s_32_1_1_U22_n_61,mul_32s_32s_32_1_1_U22_n_62,mul_32s_32s_32_1_1_U22_n_63,mul_32s_32s_32_1_1_U22_n_64,mul_32s_32s_32_1_1_U22_n_65,mul_32s_32s_32_1_1_U22_n_66,mul_32s_32s_32_1_1_U22_n_67,mul_32s_32s_32_1_1_U22_n_68}),
        .Q(signal_shift_reg_6),
        .\add_ln82_22_reg_1214[19]_i_5 (\mul_ln79_23_reg_1203_reg[16]__0_n_4 ),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .mul_ln79_23_reg_1203_reg__1(mul_ln79_23_reg_1203_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_8 mul_32s_32s_32_1_1_U23
       (.D(add_ln82_22_fu_576_p2),
        .I_RREADY10(I_RREADY10),
        .Q(signal_shift_reg_7_load_reg_1186),
        .\add_ln82_22_reg_1214_reg[15] ({\mul_ln79_23_reg_1203_reg[15]__0_n_4 ,\mul_ln79_23_reg_1203_reg[14]__0_n_4 ,\mul_ln79_23_reg_1203_reg[13]__0_n_4 ,\mul_ln79_23_reg_1203_reg[12]__0_n_4 ,\mul_ln79_23_reg_1203_reg[11]__0_n_4 ,\mul_ln79_23_reg_1203_reg[10]__0_n_4 ,\mul_ln79_23_reg_1203_reg[9]__0_n_4 ,\mul_ln79_23_reg_1203_reg[8]__0_n_4 ,\mul_ln79_23_reg_1203_reg[7]__0_n_4 ,\mul_ln79_23_reg_1203_reg[6]__0_n_4 ,\mul_ln79_23_reg_1203_reg[5]__0_n_4 ,\mul_ln79_23_reg_1203_reg[4]__0_n_4 ,\mul_ln79_23_reg_1203_reg[3]__0_n_4 ,\mul_ln79_23_reg_1203_reg[2]__0_n_4 ,\mul_ln79_23_reg_1203_reg[1]__0_n_4 ,\mul_ln79_23_reg_1203_reg[0]__0_n_4 }),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .mul_ln79_23_reg_1203_reg__1(mul_ln79_23_reg_1203_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_9 mul_32s_32s_32_1_1_U24
       (.D(add_ln82_19_fu_620_p2),
        .I_RREADY13(I_RREADY13),
        .P({mul_32s_32s_32_1_1_U25_n_4,mul_32s_32s_32_1_1_U25_n_5,mul_32s_32s_32_1_1_U25_n_6,mul_32s_32s_32_1_1_U25_n_7,mul_32s_32s_32_1_1_U25_n_8,mul_32s_32s_32_1_1_U25_n_9,mul_32s_32s_32_1_1_U25_n_10,mul_32s_32s_32_1_1_U25_n_11,mul_32s_32s_32_1_1_U25_n_12,mul_32s_32s_32_1_1_U25_n_13,mul_32s_32s_32_1_1_U25_n_14,mul_32s_32s_32_1_1_U25_n_15,mul_32s_32s_32_1_1_U25_n_16,mul_32s_32s_32_1_1_U25_n_17,mul_32s_32s_32_1_1_U25_n_18,mul_32s_32s_32_1_1_U25_n_19}),
        .Q(signal_shift_reg_9),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__3(dout__3_4),
        .reg_2910(reg_2910));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_10 mul_32s_32s_32_1_1_U25
       (.I_RREADY11(I_RREADY11),
        .P({mul_32s_32s_32_1_1_U25_n_4,mul_32s_32s_32_1_1_U25_n_5,mul_32s_32s_32_1_1_U25_n_6,mul_32s_32s_32_1_1_U25_n_7,mul_32s_32s_32_1_1_U25_n_8,mul_32s_32s_32_1_1_U25_n_9,mul_32s_32s_32_1_1_U25_n_10,mul_32s_32s_32_1_1_U25_n_11,mul_32s_32s_32_1_1_U25_n_12,mul_32s_32s_32_1_1_U25_n_13,mul_32s_32s_32_1_1_U25_n_14,mul_32s_32s_32_1_1_U25_n_15,mul_32s_32s_32_1_1_U25_n_16,mul_32s_32s_32_1_1_U25_n_17,mul_32s_32s_32_1_1_U25_n_18,mul_32s_32s_32_1_1_U25_n_19}),
        .Q(signal_shift_reg_8_load_reg_1197),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__3(dout__3_4),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_11 mul_32s_32s_32_1_1_U26
       (.I_RREADY15(I_RREADY15),
        .O(dout__3_6),
        .P({mul_32s_32s_32_1_1_U26_n_4,mul_32s_32s_32_1_1_U26_n_5,mul_32s_32s_32_1_1_U26_n_6,mul_32s_32s_32_1_1_U26_n_7,mul_32s_32s_32_1_1_U26_n_8,mul_32s_32s_32_1_1_U26_n_9,mul_32s_32s_32_1_1_U26_n_10,mul_32s_32s_32_1_1_U26_n_11,mul_32s_32s_32_1_1_U26_n_12,mul_32s_32s_32_1_1_U26_n_13,mul_32s_32s_32_1_1_U26_n_14,mul_32s_32s_32_1_1_U26_n_15,mul_32s_32s_32_1_1_U26_n_16,mul_32s_32s_32_1_1_U26_n_17,mul_32s_32s_32_1_1_U26_n_18,mul_32s_32s_32_1_1_U26_n_19}),
        .Q(signal_shift_reg_11),
        .S(mul_32s_32s_32_1_1_U26_n_35),
        .\add_ln82_20_reg_1241_reg[31] (add_ln82_19_reg_1230[31:30]),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__1_0(dout__3_5),
        .reg_2910(reg_2910));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_12 mul_32s_32s_32_1_1_U27
       (.D(add_ln82_20_fu_662_p2),
        .I_RREADY13(I_RREADY13),
        .O(dout__3_6),
        .P({mul_32s_32s_32_1_1_U26_n_4,mul_32s_32s_32_1_1_U26_n_5,mul_32s_32s_32_1_1_U26_n_6,mul_32s_32s_32_1_1_U26_n_7,mul_32s_32s_32_1_1_U26_n_8,mul_32s_32s_32_1_1_U26_n_9,mul_32s_32s_32_1_1_U26_n_10,mul_32s_32s_32_1_1_U26_n_11,mul_32s_32s_32_1_1_U26_n_12,mul_32s_32s_32_1_1_U26_n_13,mul_32s_32s_32_1_1_U26_n_14,mul_32s_32s_32_1_1_U26_n_15,mul_32s_32s_32_1_1_U26_n_16,mul_32s_32s_32_1_1_U26_n_17,mul_32s_32s_32_1_1_U26_n_18,mul_32s_32s_32_1_1_U26_n_19}),
        .Q(signal_shift_reg_10),
        .S(mul_32s_32s_32_1_1_U26_n_35),
        .\add_ln82_20_reg_1241_reg[31] (dout__3_5),
        .\add_ln82_20_reg_1241_reg[31]_0 (add_ln82_19_reg_1230[30:0]),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_13 mul_32s_32s_32_1_1_U28
       (.D({mul_32s_32s_32_1_1_U28_n_4,mul_32s_32s_32_1_1_U28_n_5,mul_32s_32s_32_1_1_U28_n_6,mul_32s_32s_32_1_1_U28_n_7,mul_32s_32s_32_1_1_U28_n_8,mul_32s_32s_32_1_1_U28_n_9,mul_32s_32s_32_1_1_U28_n_10,mul_32s_32s_32_1_1_U28_n_11,mul_32s_32s_32_1_1_U28_n_12,mul_32s_32s_32_1_1_U28_n_13,mul_32s_32s_32_1_1_U28_n_14,mul_32s_32s_32_1_1_U28_n_15,mul_32s_32s_32_1_1_U28_n_16,mul_32s_32s_32_1_1_U28_n_17,mul_32s_32s_32_1_1_U28_n_18,mul_32s_32s_32_1_1_U28_n_19,mul_32s_32s_32_1_1_U28_n_20}),
        .I_RREADY15(I_RREADY15),
        .P({mul_ln79_17_reg_1252_reg_n_95,mul_ln79_17_reg_1252_reg_n_96,mul_ln79_17_reg_1252_reg_n_97,mul_ln79_17_reg_1252_reg_n_98,mul_ln79_17_reg_1252_reg_n_99,mul_ln79_17_reg_1252_reg_n_100,mul_ln79_17_reg_1252_reg_n_101,mul_ln79_17_reg_1252_reg_n_102,mul_ln79_17_reg_1252_reg_n_103,mul_ln79_17_reg_1252_reg_n_104,mul_ln79_17_reg_1252_reg_n_105,mul_ln79_17_reg_1252_reg_n_106,mul_ln79_17_reg_1252_reg_n_107,mul_ln79_17_reg_1252_reg_n_108,mul_ln79_17_reg_1252_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U28_n_21,mul_32s_32s_32_1_1_U28_n_22,mul_32s_32s_32_1_1_U28_n_23,mul_32s_32s_32_1_1_U28_n_24,mul_32s_32s_32_1_1_U28_n_25,mul_32s_32s_32_1_1_U28_n_26,mul_32s_32s_32_1_1_U28_n_27,mul_32s_32s_32_1_1_U28_n_28,mul_32s_32s_32_1_1_U28_n_29,mul_32s_32s_32_1_1_U28_n_30,mul_32s_32s_32_1_1_U28_n_31,mul_32s_32s_32_1_1_U28_n_32,mul_32s_32s_32_1_1_U28_n_33,mul_32s_32s_32_1_1_U28_n_34,mul_32s_32s_32_1_1_U28_n_35,mul_32s_32s_32_1_1_U28_n_36,mul_32s_32s_32_1_1_U28_n_37,mul_32s_32s_32_1_1_U28_n_38,mul_32s_32s_32_1_1_U28_n_39,mul_32s_32s_32_1_1_U28_n_40,mul_32s_32s_32_1_1_U28_n_41,mul_32s_32s_32_1_1_U28_n_42,mul_32s_32s_32_1_1_U28_n_43,mul_32s_32s_32_1_1_U28_n_44,mul_32s_32s_32_1_1_U28_n_45,mul_32s_32s_32_1_1_U28_n_46,mul_32s_32s_32_1_1_U28_n_47,mul_32s_32s_32_1_1_U28_n_48,mul_32s_32s_32_1_1_U28_n_49,mul_32s_32s_32_1_1_U28_n_50,mul_32s_32s_32_1_1_U28_n_51,mul_32s_32s_32_1_1_U28_n_52,mul_32s_32s_32_1_1_U28_n_53,mul_32s_32s_32_1_1_U28_n_54,mul_32s_32s_32_1_1_U28_n_55,mul_32s_32s_32_1_1_U28_n_56,mul_32s_32s_32_1_1_U28_n_57,mul_32s_32s_32_1_1_U28_n_58,mul_32s_32s_32_1_1_U28_n_59,mul_32s_32s_32_1_1_U28_n_60,mul_32s_32s_32_1_1_U28_n_61,mul_32s_32s_32_1_1_U28_n_62,mul_32s_32s_32_1_1_U28_n_63,mul_32s_32s_32_1_1_U28_n_64,mul_32s_32s_32_1_1_U28_n_65,mul_32s_32s_32_1_1_U28_n_66,mul_32s_32s_32_1_1_U28_n_67,mul_32s_32s_32_1_1_U28_n_68}),
        .Q(signal_shift_reg_12),
        .\add_ln82_16_reg_1263[19]_i_5 (\mul_ln79_17_reg_1252_reg[16]__0_n_4 ),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .mul_ln79_17_reg_1252_reg__1(mul_ln79_17_reg_1252_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_14 mul_32s_32s_32_1_1_U29
       (.D(add_ln82_16_fu_695_p2),
        .I_RREADY16(I_RREADY16),
        .Q(signal_shift_reg_13_load_reg_1235),
        .\add_ln82_16_reg_1263_reg[15] ({\mul_ln79_17_reg_1252_reg[15]__0_n_4 ,\mul_ln79_17_reg_1252_reg[14]__0_n_4 ,\mul_ln79_17_reg_1252_reg[13]__0_n_4 ,\mul_ln79_17_reg_1252_reg[12]__0_n_4 ,\mul_ln79_17_reg_1252_reg[11]__0_n_4 ,\mul_ln79_17_reg_1252_reg[10]__0_n_4 ,\mul_ln79_17_reg_1252_reg[9]__0_n_4 ,\mul_ln79_17_reg_1252_reg[8]__0_n_4 ,\mul_ln79_17_reg_1252_reg[7]__0_n_4 ,\mul_ln79_17_reg_1252_reg[6]__0_n_4 ,\mul_ln79_17_reg_1252_reg[5]__0_n_4 ,\mul_ln79_17_reg_1252_reg[4]__0_n_4 ,\mul_ln79_17_reg_1252_reg[3]__0_n_4 ,\mul_ln79_17_reg_1252_reg[2]__0_n_4 ,\mul_ln79_17_reg_1252_reg[1]__0_n_4 ,\mul_ln79_17_reg_1252_reg[0]__0_n_4 }),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .mul_ln79_17_reg_1252_reg__1(mul_ln79_17_reg_1252_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_15 mul_32s_32s_32_1_1_U30
       (.I_RREADY19(I_RREADY19),
        .O(dout__3_8),
        .P({mul_32s_32s_32_1_1_U30_n_4,mul_32s_32s_32_1_1_U30_n_5,mul_32s_32s_32_1_1_U30_n_6,mul_32s_32s_32_1_1_U30_n_7,mul_32s_32s_32_1_1_U30_n_8,mul_32s_32s_32_1_1_U30_n_9,mul_32s_32s_32_1_1_U30_n_10,mul_32s_32s_32_1_1_U30_n_11,mul_32s_32s_32_1_1_U30_n_12,mul_32s_32s_32_1_1_U30_n_13,mul_32s_32s_32_1_1_U30_n_14,mul_32s_32s_32_1_1_U30_n_15,mul_32s_32s_32_1_1_U30_n_16,mul_32s_32s_32_1_1_U30_n_17,mul_32s_32s_32_1_1_U30_n_18,mul_32s_32s_32_1_1_U30_n_19}),
        .Q(signal_shift_reg_15),
        .S(mul_32s_32s_32_1_1_U30_n_35),
        .\add_ln82_17_reg_1274_reg[31] (add_ln82_16_reg_1263[31:30]),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__1_0(dout__3_7),
        .reg_2910(reg_2910));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_16 mul_32s_32s_32_1_1_U31
       (.D(add_ln82_17_fu_736_p2),
        .I_RREADY17(I_RREADY17),
        .O(dout__3_8),
        .P({mul_32s_32s_32_1_1_U30_n_4,mul_32s_32s_32_1_1_U30_n_5,mul_32s_32s_32_1_1_U30_n_6,mul_32s_32s_32_1_1_U30_n_7,mul_32s_32s_32_1_1_U30_n_8,mul_32s_32s_32_1_1_U30_n_9,mul_32s_32s_32_1_1_U30_n_10,mul_32s_32s_32_1_1_U30_n_11,mul_32s_32s_32_1_1_U30_n_12,mul_32s_32s_32_1_1_U30_n_13,mul_32s_32s_32_1_1_U30_n_14,mul_32s_32s_32_1_1_U30_n_15,mul_32s_32s_32_1_1_U30_n_16,mul_32s_32s_32_1_1_U30_n_17,mul_32s_32s_32_1_1_U30_n_18,mul_32s_32s_32_1_1_U30_n_19}),
        .Q(signal_shift_reg_14_load_reg_1246),
        .S(mul_32s_32s_32_1_1_U30_n_35),
        .\add_ln82_17_reg_1274_reg[31] (dout__3_7),
        .\add_ln82_17_reg_1274_reg[31]_0 (add_ln82_16_reg_1263[30:0]),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_17 mul_32s_32s_32_1_1_U32
       (.D({mul_32s_32s_32_1_1_U32_n_4,mul_32s_32s_32_1_1_U32_n_5,mul_32s_32s_32_1_1_U32_n_6,mul_32s_32s_32_1_1_U32_n_7,mul_32s_32s_32_1_1_U32_n_8,mul_32s_32s_32_1_1_U32_n_9,mul_32s_32s_32_1_1_U32_n_10,mul_32s_32s_32_1_1_U32_n_11,mul_32s_32s_32_1_1_U32_n_12,mul_32s_32s_32_1_1_U32_n_13,mul_32s_32s_32_1_1_U32_n_14,mul_32s_32s_32_1_1_U32_n_15,mul_32s_32s_32_1_1_U32_n_16,mul_32s_32s_32_1_1_U32_n_17,mul_32s_32s_32_1_1_U32_n_18,mul_32s_32s_32_1_1_U32_n_19,mul_32s_32s_32_1_1_U32_n_20}),
        .I_RREADY19(I_RREADY19),
        .P({mul_ln79_13_reg_1285_reg_n_95,mul_ln79_13_reg_1285_reg_n_96,mul_ln79_13_reg_1285_reg_n_97,mul_ln79_13_reg_1285_reg_n_98,mul_ln79_13_reg_1285_reg_n_99,mul_ln79_13_reg_1285_reg_n_100,mul_ln79_13_reg_1285_reg_n_101,mul_ln79_13_reg_1285_reg_n_102,mul_ln79_13_reg_1285_reg_n_103,mul_ln79_13_reg_1285_reg_n_104,mul_ln79_13_reg_1285_reg_n_105,mul_ln79_13_reg_1285_reg_n_106,mul_ln79_13_reg_1285_reg_n_107,mul_ln79_13_reg_1285_reg_n_108,mul_ln79_13_reg_1285_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U32_n_21,mul_32s_32s_32_1_1_U32_n_22,mul_32s_32s_32_1_1_U32_n_23,mul_32s_32s_32_1_1_U32_n_24,mul_32s_32s_32_1_1_U32_n_25,mul_32s_32s_32_1_1_U32_n_26,mul_32s_32s_32_1_1_U32_n_27,mul_32s_32s_32_1_1_U32_n_28,mul_32s_32s_32_1_1_U32_n_29,mul_32s_32s_32_1_1_U32_n_30,mul_32s_32s_32_1_1_U32_n_31,mul_32s_32s_32_1_1_U32_n_32,mul_32s_32s_32_1_1_U32_n_33,mul_32s_32s_32_1_1_U32_n_34,mul_32s_32s_32_1_1_U32_n_35,mul_32s_32s_32_1_1_U32_n_36,mul_32s_32s_32_1_1_U32_n_37,mul_32s_32s_32_1_1_U32_n_38,mul_32s_32s_32_1_1_U32_n_39,mul_32s_32s_32_1_1_U32_n_40,mul_32s_32s_32_1_1_U32_n_41,mul_32s_32s_32_1_1_U32_n_42,mul_32s_32s_32_1_1_U32_n_43,mul_32s_32s_32_1_1_U32_n_44,mul_32s_32s_32_1_1_U32_n_45,mul_32s_32s_32_1_1_U32_n_46,mul_32s_32s_32_1_1_U32_n_47,mul_32s_32s_32_1_1_U32_n_48,mul_32s_32s_32_1_1_U32_n_49,mul_32s_32s_32_1_1_U32_n_50,mul_32s_32s_32_1_1_U32_n_51,mul_32s_32s_32_1_1_U32_n_52,mul_32s_32s_32_1_1_U32_n_53,mul_32s_32s_32_1_1_U32_n_54,mul_32s_32s_32_1_1_U32_n_55,mul_32s_32s_32_1_1_U32_n_56,mul_32s_32s_32_1_1_U32_n_57,mul_32s_32s_32_1_1_U32_n_58,mul_32s_32s_32_1_1_U32_n_59,mul_32s_32s_32_1_1_U32_n_60,mul_32s_32s_32_1_1_U32_n_61,mul_32s_32s_32_1_1_U32_n_62,mul_32s_32s_32_1_1_U32_n_63,mul_32s_32s_32_1_1_U32_n_64,mul_32s_32s_32_1_1_U32_n_65,mul_32s_32s_32_1_1_U32_n_66,mul_32s_32s_32_1_1_U32_n_67,mul_32s_32s_32_1_1_U32_n_68}),
        .Q(signal_shift_reg_16),
        .\add_ln82_11_reg_1301[19]_i_5 (\mul_ln79_13_reg_1285_reg[16]__0_n_4 ),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .mul_ln79_13_reg_1285_reg__1(mul_ln79_13_reg_1285_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_18 mul_32s_32s_32_1_1_U33
       (.D(add_ln82_11_fu_778_p2),
        .I_RREADY20(I_RREADY20),
        .Q(signal_shift_reg_17_load_reg_1268),
        .\add_ln82_11_reg_1301_reg[15] ({\mul_ln79_13_reg_1285_reg[15]__0_n_4 ,\mul_ln79_13_reg_1285_reg[14]__0_n_4 ,\mul_ln79_13_reg_1285_reg[13]__0_n_4 ,\mul_ln79_13_reg_1285_reg[12]__0_n_4 ,\mul_ln79_13_reg_1285_reg[11]__0_n_4 ,\mul_ln79_13_reg_1285_reg[10]__0_n_4 ,\mul_ln79_13_reg_1285_reg[9]__0_n_4 ,\mul_ln79_13_reg_1285_reg[8]__0_n_4 ,\mul_ln79_13_reg_1285_reg[7]__0_n_4 ,\mul_ln79_13_reg_1285_reg[6]__0_n_4 ,\mul_ln79_13_reg_1285_reg[5]__0_n_4 ,\mul_ln79_13_reg_1285_reg[4]__0_n_4 ,\mul_ln79_13_reg_1285_reg[3]__0_n_4 ,\mul_ln79_13_reg_1285_reg[2]__0_n_4 ,\mul_ln79_13_reg_1285_reg[1]__0_n_4 ,\mul_ln79_13_reg_1285_reg[0]__0_n_4 }),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .mul_ln79_13_reg_1285_reg__1(mul_ln79_13_reg_1285_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_19 mul_32s_32s_32_1_1_U34
       (.I_RREADY23(I_RREADY23),
        .O(dout__3_10),
        .P({mul_32s_32s_32_1_1_U34_n_4,mul_32s_32s_32_1_1_U34_n_5,mul_32s_32s_32_1_1_U34_n_6,mul_32s_32s_32_1_1_U34_n_7,mul_32s_32s_32_1_1_U34_n_8,mul_32s_32s_32_1_1_U34_n_9,mul_32s_32s_32_1_1_U34_n_10,mul_32s_32s_32_1_1_U34_n_11,mul_32s_32s_32_1_1_U34_n_12,mul_32s_32s_32_1_1_U34_n_13,mul_32s_32s_32_1_1_U34_n_14,mul_32s_32s_32_1_1_U34_n_15,mul_32s_32s_32_1_1_U34_n_16,mul_32s_32s_32_1_1_U34_n_17,mul_32s_32s_32_1_1_U34_n_18,mul_32s_32s_32_1_1_U34_n_19}),
        .Q(signal_shift_reg_19),
        .S(mul_32s_32s_32_1_1_U34_n_35),
        .\add_ln82_12_reg_1312_reg[31] (add_ln82_11_reg_1301[31:30]),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__1_0(dout__3_9),
        .reg_2910(reg_2910));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_20 mul_32s_32s_32_1_1_U35
       (.D(add_ln82_12_fu_819_p2),
        .I_RREADY21(I_RREADY21),
        .O(dout__3_10),
        .P({mul_32s_32s_32_1_1_U34_n_4,mul_32s_32s_32_1_1_U34_n_5,mul_32s_32s_32_1_1_U34_n_6,mul_32s_32s_32_1_1_U34_n_7,mul_32s_32s_32_1_1_U34_n_8,mul_32s_32s_32_1_1_U34_n_9,mul_32s_32s_32_1_1_U34_n_10,mul_32s_32s_32_1_1_U34_n_11,mul_32s_32s_32_1_1_U34_n_12,mul_32s_32s_32_1_1_U34_n_13,mul_32s_32s_32_1_1_U34_n_14,mul_32s_32s_32_1_1_U34_n_15,mul_32s_32s_32_1_1_U34_n_16,mul_32s_32s_32_1_1_U34_n_17,mul_32s_32s_32_1_1_U34_n_18,mul_32s_32s_32_1_1_U34_n_19}),
        .Q(signal_shift_reg_18_load_reg_1279),
        .S(mul_32s_32s_32_1_1_U34_n_35),
        .\add_ln82_12_reg_1312_reg[31] (dout__3_9),
        .\add_ln82_12_reg_1312_reg[31]_0 (add_ln82_11_reg_1301[30:0]),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_21 mul_32s_32s_32_1_1_U36
       (.D({mul_32s_32s_32_1_1_U36_n_4,mul_32s_32s_32_1_1_U36_n_5,mul_32s_32s_32_1_1_U36_n_6,mul_32s_32s_32_1_1_U36_n_7,mul_32s_32s_32_1_1_U36_n_8,mul_32s_32s_32_1_1_U36_n_9,mul_32s_32s_32_1_1_U36_n_10,mul_32s_32s_32_1_1_U36_n_11,mul_32s_32s_32_1_1_U36_n_12,mul_32s_32s_32_1_1_U36_n_13,mul_32s_32s_32_1_1_U36_n_14,mul_32s_32s_32_1_1_U36_n_15,mul_32s_32s_32_1_1_U36_n_16,mul_32s_32s_32_1_1_U36_n_17,mul_32s_32s_32_1_1_U36_n_18,mul_32s_32s_32_1_1_U36_n_19,mul_32s_32s_32_1_1_U36_n_20}),
        .I_RREADY23(I_RREADY23),
        .P({mul_ln79_9_reg_1323_reg_n_95,mul_ln79_9_reg_1323_reg_n_96,mul_ln79_9_reg_1323_reg_n_97,mul_ln79_9_reg_1323_reg_n_98,mul_ln79_9_reg_1323_reg_n_99,mul_ln79_9_reg_1323_reg_n_100,mul_ln79_9_reg_1323_reg_n_101,mul_ln79_9_reg_1323_reg_n_102,mul_ln79_9_reg_1323_reg_n_103,mul_ln79_9_reg_1323_reg_n_104,mul_ln79_9_reg_1323_reg_n_105,mul_ln79_9_reg_1323_reg_n_106,mul_ln79_9_reg_1323_reg_n_107,mul_ln79_9_reg_1323_reg_n_108,mul_ln79_9_reg_1323_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U36_n_21,mul_32s_32s_32_1_1_U36_n_22,mul_32s_32s_32_1_1_U36_n_23,mul_32s_32s_32_1_1_U36_n_24,mul_32s_32s_32_1_1_U36_n_25,mul_32s_32s_32_1_1_U36_n_26,mul_32s_32s_32_1_1_U36_n_27,mul_32s_32s_32_1_1_U36_n_28,mul_32s_32s_32_1_1_U36_n_29,mul_32s_32s_32_1_1_U36_n_30,mul_32s_32s_32_1_1_U36_n_31,mul_32s_32s_32_1_1_U36_n_32,mul_32s_32s_32_1_1_U36_n_33,mul_32s_32s_32_1_1_U36_n_34,mul_32s_32s_32_1_1_U36_n_35,mul_32s_32s_32_1_1_U36_n_36,mul_32s_32s_32_1_1_U36_n_37,mul_32s_32s_32_1_1_U36_n_38,mul_32s_32s_32_1_1_U36_n_39,mul_32s_32s_32_1_1_U36_n_40,mul_32s_32s_32_1_1_U36_n_41,mul_32s_32s_32_1_1_U36_n_42,mul_32s_32s_32_1_1_U36_n_43,mul_32s_32s_32_1_1_U36_n_44,mul_32s_32s_32_1_1_U36_n_45,mul_32s_32s_32_1_1_U36_n_46,mul_32s_32s_32_1_1_U36_n_47,mul_32s_32s_32_1_1_U36_n_48,mul_32s_32s_32_1_1_U36_n_49,mul_32s_32s_32_1_1_U36_n_50,mul_32s_32s_32_1_1_U36_n_51,mul_32s_32s_32_1_1_U36_n_52,mul_32s_32s_32_1_1_U36_n_53,mul_32s_32s_32_1_1_U36_n_54,mul_32s_32s_32_1_1_U36_n_55,mul_32s_32s_32_1_1_U36_n_56,mul_32s_32s_32_1_1_U36_n_57,mul_32s_32s_32_1_1_U36_n_58,mul_32s_32s_32_1_1_U36_n_59,mul_32s_32s_32_1_1_U36_n_60,mul_32s_32s_32_1_1_U36_n_61,mul_32s_32s_32_1_1_U36_n_62,mul_32s_32s_32_1_1_U36_n_63,mul_32s_32s_32_1_1_U36_n_64,mul_32s_32s_32_1_1_U36_n_65,mul_32s_32s_32_1_1_U36_n_66,mul_32s_32s_32_1_1_U36_n_67,mul_32s_32s_32_1_1_U36_n_68}),
        .Q(signal_shift_reg_20),
        .\add_ln82_8_reg_1334[19]_i_5 (\mul_ln79_9_reg_1323_reg[16]__0_n_4 ),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .mul_ln79_9_reg_1323_reg__1(mul_ln79_9_reg_1323_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_22 mul_32s_32s_32_1_1_U37
       (.D(add_ln82_8_fu_852_p2),
        .I_RREADY24(I_RREADY24),
        .Q(signal_shift_reg_21_load_reg_1306),
        .\add_ln82_8_reg_1334_reg[15] ({\mul_ln79_9_reg_1323_reg[15]__0_n_4 ,\mul_ln79_9_reg_1323_reg[14]__0_n_4 ,\mul_ln79_9_reg_1323_reg[13]__0_n_4 ,\mul_ln79_9_reg_1323_reg[12]__0_n_4 ,\mul_ln79_9_reg_1323_reg[11]__0_n_4 ,\mul_ln79_9_reg_1323_reg[10]__0_n_4 ,\mul_ln79_9_reg_1323_reg[9]__0_n_4 ,\mul_ln79_9_reg_1323_reg[8]__0_n_4 ,\mul_ln79_9_reg_1323_reg[7]__0_n_4 ,\mul_ln79_9_reg_1323_reg[6]__0_n_4 ,\mul_ln79_9_reg_1323_reg[5]__0_n_4 ,\mul_ln79_9_reg_1323_reg[4]__0_n_4 ,\mul_ln79_9_reg_1323_reg[3]__0_n_4 ,\mul_ln79_9_reg_1323_reg[2]__0_n_4 ,\mul_ln79_9_reg_1323_reg[1]__0_n_4 ,\mul_ln79_9_reg_1323_reg[0]__0_n_4 }),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .mul_ln79_9_reg_1323_reg__1(mul_ln79_9_reg_1323_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_23 mul_32s_32s_32_1_1_U38
       (.D({mul_32s_32s_32_1_1_U38_n_4,mul_32s_32s_32_1_1_U38_n_5,mul_32s_32s_32_1_1_U38_n_6,mul_32s_32s_32_1_1_U38_n_7,mul_32s_32s_32_1_1_U38_n_8,mul_32s_32s_32_1_1_U38_n_9,mul_32s_32s_32_1_1_U38_n_10,mul_32s_32s_32_1_1_U38_n_11,mul_32s_32s_32_1_1_U38_n_12,mul_32s_32s_32_1_1_U38_n_13,mul_32s_32s_32_1_1_U38_n_14,mul_32s_32s_32_1_1_U38_n_15,mul_32s_32s_32_1_1_U38_n_16,mul_32s_32s_32_1_1_U38_n_17,mul_32s_32s_32_1_1_U38_n_18,mul_32s_32s_32_1_1_U38_n_19,mul_32s_32s_32_1_1_U38_n_20}),
        .I_RREADY25(I_RREADY25),
        .P({mul_ln79_7_reg_1339_reg_n_95,mul_ln79_7_reg_1339_reg_n_96,mul_ln79_7_reg_1339_reg_n_97,mul_ln79_7_reg_1339_reg_n_98,mul_ln79_7_reg_1339_reg_n_99,mul_ln79_7_reg_1339_reg_n_100,mul_ln79_7_reg_1339_reg_n_101,mul_ln79_7_reg_1339_reg_n_102,mul_ln79_7_reg_1339_reg_n_103,mul_ln79_7_reg_1339_reg_n_104,mul_ln79_7_reg_1339_reg_n_105,mul_ln79_7_reg_1339_reg_n_106,mul_ln79_7_reg_1339_reg_n_107,mul_ln79_7_reg_1339_reg_n_108,mul_ln79_7_reg_1339_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U38_n_21,mul_32s_32s_32_1_1_U38_n_22,mul_32s_32s_32_1_1_U38_n_23,mul_32s_32s_32_1_1_U38_n_24,mul_32s_32s_32_1_1_U38_n_25,mul_32s_32s_32_1_1_U38_n_26,mul_32s_32s_32_1_1_U38_n_27,mul_32s_32s_32_1_1_U38_n_28,mul_32s_32s_32_1_1_U38_n_29,mul_32s_32s_32_1_1_U38_n_30,mul_32s_32s_32_1_1_U38_n_31,mul_32s_32s_32_1_1_U38_n_32,mul_32s_32s_32_1_1_U38_n_33,mul_32s_32s_32_1_1_U38_n_34,mul_32s_32s_32_1_1_U38_n_35,mul_32s_32s_32_1_1_U38_n_36,mul_32s_32s_32_1_1_U38_n_37,mul_32s_32s_32_1_1_U38_n_38,mul_32s_32s_32_1_1_U38_n_39,mul_32s_32s_32_1_1_U38_n_40,mul_32s_32s_32_1_1_U38_n_41,mul_32s_32s_32_1_1_U38_n_42,mul_32s_32s_32_1_1_U38_n_43,mul_32s_32s_32_1_1_U38_n_44,mul_32s_32s_32_1_1_U38_n_45,mul_32s_32s_32_1_1_U38_n_46,mul_32s_32s_32_1_1_U38_n_47,mul_32s_32s_32_1_1_U38_n_48,mul_32s_32s_32_1_1_U38_n_49,mul_32s_32s_32_1_1_U38_n_50,mul_32s_32s_32_1_1_U38_n_51,mul_32s_32s_32_1_1_U38_n_52,mul_32s_32s_32_1_1_U38_n_53,mul_32s_32s_32_1_1_U38_n_54,mul_32s_32s_32_1_1_U38_n_55,mul_32s_32s_32_1_1_U38_n_56,mul_32s_32s_32_1_1_U38_n_57,mul_32s_32s_32_1_1_U38_n_58,mul_32s_32s_32_1_1_U38_n_59,mul_32s_32s_32_1_1_U38_n_60,mul_32s_32s_32_1_1_U38_n_61,mul_32s_32s_32_1_1_U38_n_62,mul_32s_32s_32_1_1_U38_n_63,mul_32s_32s_32_1_1_U38_n_64,mul_32s_32s_32_1_1_U38_n_65,mul_32s_32s_32_1_1_U38_n_66,mul_32s_32s_32_1_1_U38_n_67,mul_32s_32s_32_1_1_U38_n_68}),
        .Q(signal_shift_reg_22_load_reg_1317),
        .\add_ln82_7_reg_1350[19]_i_5 (\mul_ln79_7_reg_1339_reg[16]__0_n_4 ),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .mul_ln79_7_reg_1339_reg__1(mul_ln79_7_reg_1339_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_24 mul_32s_32s_32_1_1_U39
       (.D(add_ln82_7_fu_887_p2),
        .I_RREADY27(I_RREADY27),
        .Q(signal_shift_reg_23),
        .\add_ln82_7_reg_1350_reg[15] ({\mul_ln79_7_reg_1339_reg[15]__0_n_4 ,\mul_ln79_7_reg_1339_reg[14]__0_n_4 ,\mul_ln79_7_reg_1339_reg[13]__0_n_4 ,\mul_ln79_7_reg_1339_reg[12]__0_n_4 ,\mul_ln79_7_reg_1339_reg[11]__0_n_4 ,\mul_ln79_7_reg_1339_reg[10]__0_n_4 ,\mul_ln79_7_reg_1339_reg[9]__0_n_4 ,\mul_ln79_7_reg_1339_reg[8]__0_n_4 ,\mul_ln79_7_reg_1339_reg[7]__0_n_4 ,\mul_ln79_7_reg_1339_reg[6]__0_n_4 ,\mul_ln79_7_reg_1339_reg[5]__0_n_4 ,\mul_ln79_7_reg_1339_reg[4]__0_n_4 ,\mul_ln79_7_reg_1339_reg[3]__0_n_4 ,\mul_ln79_7_reg_1339_reg[2]__0_n_4 ,\mul_ln79_7_reg_1339_reg[1]__0_n_4 ,\mul_ln79_7_reg_1339_reg[0]__0_n_4 }),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .mul_ln79_7_reg_1339_reg__1(mul_ln79_7_reg_1339_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_25 mul_32s_32s_32_1_1_U40
       (.D({mul_32s_32s_32_1_1_U40_n_4,mul_32s_32s_32_1_1_U40_n_5,mul_32s_32s_32_1_1_U40_n_6,mul_32s_32s_32_1_1_U40_n_7,mul_32s_32s_32_1_1_U40_n_8,mul_32s_32s_32_1_1_U40_n_9,mul_32s_32s_32_1_1_U40_n_10,mul_32s_32s_32_1_1_U40_n_11,mul_32s_32s_32_1_1_U40_n_12,mul_32s_32s_32_1_1_U40_n_13,mul_32s_32s_32_1_1_U40_n_14,mul_32s_32s_32_1_1_U40_n_15,mul_32s_32s_32_1_1_U40_n_16,mul_32s_32s_32_1_1_U40_n_17,mul_32s_32s_32_1_1_U40_n_18,mul_32s_32s_32_1_1_U40_n_19,mul_32s_32s_32_1_1_U40_n_20}),
        .I_RREADY27(I_RREADY27),
        .P({mul_ln79_5_reg_1361_reg_n_95,mul_ln79_5_reg_1361_reg_n_96,mul_ln79_5_reg_1361_reg_n_97,mul_ln79_5_reg_1361_reg_n_98,mul_ln79_5_reg_1361_reg_n_99,mul_ln79_5_reg_1361_reg_n_100,mul_ln79_5_reg_1361_reg_n_101,mul_ln79_5_reg_1361_reg_n_102,mul_ln79_5_reg_1361_reg_n_103,mul_ln79_5_reg_1361_reg_n_104,mul_ln79_5_reg_1361_reg_n_105,mul_ln79_5_reg_1361_reg_n_106,mul_ln79_5_reg_1361_reg_n_107,mul_ln79_5_reg_1361_reg_n_108,mul_ln79_5_reg_1361_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U40_n_21,mul_32s_32s_32_1_1_U40_n_22,mul_32s_32s_32_1_1_U40_n_23,mul_32s_32s_32_1_1_U40_n_24,mul_32s_32s_32_1_1_U40_n_25,mul_32s_32s_32_1_1_U40_n_26,mul_32s_32s_32_1_1_U40_n_27,mul_32s_32s_32_1_1_U40_n_28,mul_32s_32s_32_1_1_U40_n_29,mul_32s_32s_32_1_1_U40_n_30,mul_32s_32s_32_1_1_U40_n_31,mul_32s_32s_32_1_1_U40_n_32,mul_32s_32s_32_1_1_U40_n_33,mul_32s_32s_32_1_1_U40_n_34,mul_32s_32s_32_1_1_U40_n_35,mul_32s_32s_32_1_1_U40_n_36,mul_32s_32s_32_1_1_U40_n_37,mul_32s_32s_32_1_1_U40_n_38,mul_32s_32s_32_1_1_U40_n_39,mul_32s_32s_32_1_1_U40_n_40,mul_32s_32s_32_1_1_U40_n_41,mul_32s_32s_32_1_1_U40_n_42,mul_32s_32s_32_1_1_U40_n_43,mul_32s_32s_32_1_1_U40_n_44,mul_32s_32s_32_1_1_U40_n_45,mul_32s_32s_32_1_1_U40_n_46,mul_32s_32s_32_1_1_U40_n_47,mul_32s_32s_32_1_1_U40_n_48,mul_32s_32s_32_1_1_U40_n_49,mul_32s_32s_32_1_1_U40_n_50,mul_32s_32s_32_1_1_U40_n_51,mul_32s_32s_32_1_1_U40_n_52,mul_32s_32s_32_1_1_U40_n_53,mul_32s_32s_32_1_1_U40_n_54,mul_32s_32s_32_1_1_U40_n_55,mul_32s_32s_32_1_1_U40_n_56,mul_32s_32s_32_1_1_U40_n_57,mul_32s_32s_32_1_1_U40_n_58,mul_32s_32s_32_1_1_U40_n_59,mul_32s_32s_32_1_1_U40_n_60,mul_32s_32s_32_1_1_U40_n_61,mul_32s_32s_32_1_1_U40_n_62,mul_32s_32s_32_1_1_U40_n_63,mul_32s_32s_32_1_1_U40_n_64,mul_32s_32s_32_1_1_U40_n_65,mul_32s_32s_32_1_1_U40_n_66,mul_32s_32s_32_1_1_U40_n_67,mul_32s_32s_32_1_1_U40_n_68}),
        .Q(signal_shift_reg_24),
        .\add_ln82_4_reg_1377[19]_i_5 (\mul_ln79_5_reg_1361_reg[16]__0_n_4 ),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .mul_ln79_5_reg_1361_reg__1(mul_ln79_5_reg_1361_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_26 mul_32s_32s_32_1_1_U41
       (.D(add_ln82_4_fu_929_p2),
        .I_RREADY28(I_RREADY28),
        .Q(signal_shift_reg_25_load_reg_1344),
        .\add_ln82_4_reg_1377_reg[15] ({\mul_ln79_5_reg_1361_reg[15]__0_n_4 ,\mul_ln79_5_reg_1361_reg[14]__0_n_4 ,\mul_ln79_5_reg_1361_reg[13]__0_n_4 ,\mul_ln79_5_reg_1361_reg[12]__0_n_4 ,\mul_ln79_5_reg_1361_reg[11]__0_n_4 ,\mul_ln79_5_reg_1361_reg[10]__0_n_4 ,\mul_ln79_5_reg_1361_reg[9]__0_n_4 ,\mul_ln79_5_reg_1361_reg[8]__0_n_4 ,\mul_ln79_5_reg_1361_reg[7]__0_n_4 ,\mul_ln79_5_reg_1361_reg[6]__0_n_4 ,\mul_ln79_5_reg_1361_reg[5]__0_n_4 ,\mul_ln79_5_reg_1361_reg[4]__0_n_4 ,\mul_ln79_5_reg_1361_reg[3]__0_n_4 ,\mul_ln79_5_reg_1361_reg[2]__0_n_4 ,\mul_ln79_5_reg_1361_reg[1]__0_n_4 ,\mul_ln79_5_reg_1361_reg[0]__0_n_4 }),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .mul_ln79_5_reg_1361_reg__1(mul_ln79_5_reg_1361_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_27 mul_32s_32s_32_1_1_U42
       (.I_RREADY31(I_RREADY31),
        .O(dout__3_12),
        .P({mul_32s_32s_32_1_1_U42_n_4,mul_32s_32s_32_1_1_U42_n_5,mul_32s_32s_32_1_1_U42_n_6,mul_32s_32s_32_1_1_U42_n_7,mul_32s_32s_32_1_1_U42_n_8,mul_32s_32s_32_1_1_U42_n_9,mul_32s_32s_32_1_1_U42_n_10,mul_32s_32s_32_1_1_U42_n_11,mul_32s_32s_32_1_1_U42_n_12,mul_32s_32s_32_1_1_U42_n_13,mul_32s_32s_32_1_1_U42_n_14,mul_32s_32s_32_1_1_U42_n_15,mul_32s_32s_32_1_1_U42_n_16,mul_32s_32s_32_1_1_U42_n_17,mul_32s_32s_32_1_1_U42_n_18,mul_32s_32s_32_1_1_U42_n_19}),
        .Q(signal_shift_reg_27),
        .S(mul_32s_32s_32_1_1_U42_n_35),
        .\add_ln82_5_reg_1388_reg[31] (add_ln82_4_reg_1377[31:30]),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__1_0(dout__3_11),
        .reg_2910(reg_2910));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_28 mul_32s_32s_32_1_1_U43
       (.D(add_ln82_5_fu_970_p2),
        .I_RREADY29(I_RREADY29),
        .O(dout__3_12),
        .P({mul_32s_32s_32_1_1_U42_n_4,mul_32s_32s_32_1_1_U42_n_5,mul_32s_32s_32_1_1_U42_n_6,mul_32s_32s_32_1_1_U42_n_7,mul_32s_32s_32_1_1_U42_n_8,mul_32s_32s_32_1_1_U42_n_9,mul_32s_32s_32_1_1_U42_n_10,mul_32s_32s_32_1_1_U42_n_11,mul_32s_32s_32_1_1_U42_n_12,mul_32s_32s_32_1_1_U42_n_13,mul_32s_32s_32_1_1_U42_n_14,mul_32s_32s_32_1_1_U42_n_15,mul_32s_32s_32_1_1_U42_n_16,mul_32s_32s_32_1_1_U42_n_17,mul_32s_32s_32_1_1_U42_n_18,mul_32s_32s_32_1_1_U42_n_19}),
        .Q(signal_shift_reg_26_load_reg_1355),
        .S(mul_32s_32s_32_1_1_U42_n_35),
        .\add_ln82_5_reg_1388_reg[31] (dout__3_11),
        .\add_ln82_5_reg_1388_reg[31]_0 (add_ln82_4_reg_1377[30:0]),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_29 mul_32s_32s_32_1_1_U44
       (.D({mul_32s_32s_32_1_1_U44_n_4,mul_32s_32s_32_1_1_U44_n_5,mul_32s_32s_32_1_1_U44_n_6,mul_32s_32s_32_1_1_U44_n_7,mul_32s_32s_32_1_1_U44_n_8,mul_32s_32s_32_1_1_U44_n_9,mul_32s_32s_32_1_1_U44_n_10,mul_32s_32s_32_1_1_U44_n_11,mul_32s_32s_32_1_1_U44_n_12,mul_32s_32s_32_1_1_U44_n_13,mul_32s_32s_32_1_1_U44_n_14,mul_32s_32s_32_1_1_U44_n_15,mul_32s_32s_32_1_1_U44_n_16,mul_32s_32s_32_1_1_U44_n_17,mul_32s_32s_32_1_1_U44_n_18,mul_32s_32s_32_1_1_U44_n_19,mul_32s_32s_32_1_1_U44_n_20}),
        .I_RREADY31(I_RREADY31),
        .P({mul_ln79_1_reg_1399_reg_n_95,mul_ln79_1_reg_1399_reg_n_96,mul_ln79_1_reg_1399_reg_n_97,mul_ln79_1_reg_1399_reg_n_98,mul_ln79_1_reg_1399_reg_n_99,mul_ln79_1_reg_1399_reg_n_100,mul_ln79_1_reg_1399_reg_n_101,mul_ln79_1_reg_1399_reg_n_102,mul_ln79_1_reg_1399_reg_n_103,mul_ln79_1_reg_1399_reg_n_104,mul_ln79_1_reg_1399_reg_n_105,mul_ln79_1_reg_1399_reg_n_106,mul_ln79_1_reg_1399_reg_n_107,mul_ln79_1_reg_1399_reg_n_108,mul_ln79_1_reg_1399_reg_n_109}),
        .PCOUT({mul_32s_32s_32_1_1_U44_n_21,mul_32s_32s_32_1_1_U44_n_22,mul_32s_32s_32_1_1_U44_n_23,mul_32s_32s_32_1_1_U44_n_24,mul_32s_32s_32_1_1_U44_n_25,mul_32s_32s_32_1_1_U44_n_26,mul_32s_32s_32_1_1_U44_n_27,mul_32s_32s_32_1_1_U44_n_28,mul_32s_32s_32_1_1_U44_n_29,mul_32s_32s_32_1_1_U44_n_30,mul_32s_32s_32_1_1_U44_n_31,mul_32s_32s_32_1_1_U44_n_32,mul_32s_32s_32_1_1_U44_n_33,mul_32s_32s_32_1_1_U44_n_34,mul_32s_32s_32_1_1_U44_n_35,mul_32s_32s_32_1_1_U44_n_36,mul_32s_32s_32_1_1_U44_n_37,mul_32s_32s_32_1_1_U44_n_38,mul_32s_32s_32_1_1_U44_n_39,mul_32s_32s_32_1_1_U44_n_40,mul_32s_32s_32_1_1_U44_n_41,mul_32s_32s_32_1_1_U44_n_42,mul_32s_32s_32_1_1_U44_n_43,mul_32s_32s_32_1_1_U44_n_44,mul_32s_32s_32_1_1_U44_n_45,mul_32s_32s_32_1_1_U44_n_46,mul_32s_32s_32_1_1_U44_n_47,mul_32s_32s_32_1_1_U44_n_48,mul_32s_32s_32_1_1_U44_n_49,mul_32s_32s_32_1_1_U44_n_50,mul_32s_32s_32_1_1_U44_n_51,mul_32s_32s_32_1_1_U44_n_52,mul_32s_32s_32_1_1_U44_n_53,mul_32s_32s_32_1_1_U44_n_54,mul_32s_32s_32_1_1_U44_n_55,mul_32s_32s_32_1_1_U44_n_56,mul_32s_32s_32_1_1_U44_n_57,mul_32s_32s_32_1_1_U44_n_58,mul_32s_32s_32_1_1_U44_n_59,mul_32s_32s_32_1_1_U44_n_60,mul_32s_32s_32_1_1_U44_n_61,mul_32s_32s_32_1_1_U44_n_62,mul_32s_32s_32_1_1_U44_n_63,mul_32s_32s_32_1_1_U44_n_64,mul_32s_32s_32_1_1_U44_n_65,mul_32s_32s_32_1_1_U44_n_66,mul_32s_32s_32_1_1_U44_n_67,mul_32s_32s_32_1_1_U44_n_68}),
        .Q(signal_shift_reg_28),
        .\add_ln82_1_reg_1404[19]_i_5 (\mul_ln79_1_reg_1399_reg[16]__0_n_4 ),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA[16:0]),
        .mul_ln79_1_reg_1399_reg__1(mul_ln79_1_reg_1399_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_30 mul_32s_32s_32_1_1_U45
       (.D(add_ln82_1_fu_994_p2),
        .I_RREADY32(I_RREADY32),
        .Q(signal_shift_reg_29_load_reg_1382),
        .\add_ln82_1_reg_1404_reg[15] ({\mul_ln79_1_reg_1399_reg[15]__0_n_4 ,\mul_ln79_1_reg_1399_reg[14]__0_n_4 ,\mul_ln79_1_reg_1399_reg[13]__0_n_4 ,\mul_ln79_1_reg_1399_reg[12]__0_n_4 ,\mul_ln79_1_reg_1399_reg[11]__0_n_4 ,\mul_ln79_1_reg_1399_reg[10]__0_n_4 ,\mul_ln79_1_reg_1399_reg[9]__0_n_4 ,\mul_ln79_1_reg_1399_reg[8]__0_n_4 ,\mul_ln79_1_reg_1399_reg[7]__0_n_4 ,\mul_ln79_1_reg_1399_reg[6]__0_n_4 ,\mul_ln79_1_reg_1399_reg[5]__0_n_4 ,\mul_ln79_1_reg_1399_reg[4]__0_n_4 ,\mul_ln79_1_reg_1399_reg[3]__0_n_4 ,\mul_ln79_1_reg_1399_reg[2]__0_n_4 ,\mul_ln79_1_reg_1399_reg[1]__0_n_4 ,\mul_ln79_1_reg_1399_reg[0]__0_n_4 }),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .mul_ln79_1_reg_1399_reg__1(mul_ln79_1_reg_1399_reg__1),
        .reg_2870(reg_2870));
  equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_31 mul_32s_32s_32_1_1_U46
       (.D(add_ln82_fu_1014_p2),
        .Q(ap_CS_fsm_state42),
        .\add_ln82_reg_1409_reg[15] ({\mul_ln82_reg_1149_reg[15]__0_n_4 ,\mul_ln82_reg_1149_reg[14]__0_n_4 ,\mul_ln82_reg_1149_reg[13]__0_n_4 ,\mul_ln82_reg_1149_reg[12]__0_n_4 ,\mul_ln82_reg_1149_reg[11]__0_n_4 ,\mul_ln82_reg_1149_reg[10]__0_n_4 ,\mul_ln82_reg_1149_reg[9]__0_n_4 ,\mul_ln82_reg_1149_reg[8]__0_n_4 ,\mul_ln82_reg_1149_reg[7]__0_n_4 ,\mul_ln82_reg_1149_reg[6]__0_n_4 ,\mul_ln82_reg_1149_reg[5]__0_n_4 ,\mul_ln82_reg_1149_reg[4]__0_n_4 ,\mul_ln82_reg_1149_reg[3]__0_n_4 ,\mul_ln82_reg_1149_reg[2]__0_n_4 ,\mul_ln82_reg_1149_reg[1]__0_n_4 ,\mul_ln82_reg_1149_reg[0]__0_n_4 }),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_clk(ap_clk),
        .dout(gmem_RDATA),
        .dout__0_0(signal_shift_reg_30),
        .mul_ln82_reg_1149_reg__1(mul_ln82_reg_1149_reg__1),
        .reg_2870(reg_2870));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_13_reg_1285_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_16[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_13_reg_1285_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_13_reg_1285_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_13_reg_1285_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_13_reg_1285_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY19),
        .CEA2(ap_CS_fsm_state27),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state28),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_13_reg_1285_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_13_reg_1285_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_13_reg_1285_reg_n_62,mul_ln79_13_reg_1285_reg_n_63,mul_ln79_13_reg_1285_reg_n_64,mul_ln79_13_reg_1285_reg_n_65,mul_ln79_13_reg_1285_reg_n_66,mul_ln79_13_reg_1285_reg_n_67,mul_ln79_13_reg_1285_reg_n_68,mul_ln79_13_reg_1285_reg_n_69,mul_ln79_13_reg_1285_reg_n_70,mul_ln79_13_reg_1285_reg_n_71,mul_ln79_13_reg_1285_reg_n_72,mul_ln79_13_reg_1285_reg_n_73,mul_ln79_13_reg_1285_reg_n_74,mul_ln79_13_reg_1285_reg_n_75,mul_ln79_13_reg_1285_reg_n_76,mul_ln79_13_reg_1285_reg_n_77,mul_ln79_13_reg_1285_reg_n_78,mul_ln79_13_reg_1285_reg_n_79,mul_ln79_13_reg_1285_reg_n_80,mul_ln79_13_reg_1285_reg_n_81,mul_ln79_13_reg_1285_reg_n_82,mul_ln79_13_reg_1285_reg_n_83,mul_ln79_13_reg_1285_reg_n_84,mul_ln79_13_reg_1285_reg_n_85,mul_ln79_13_reg_1285_reg_n_86,mul_ln79_13_reg_1285_reg_n_87,mul_ln79_13_reg_1285_reg_n_88,mul_ln79_13_reg_1285_reg_n_89,mul_ln79_13_reg_1285_reg_n_90,mul_ln79_13_reg_1285_reg_n_91,mul_ln79_13_reg_1285_reg_n_92,mul_ln79_13_reg_1285_reg_n_93,mul_ln79_13_reg_1285_reg_n_94,mul_ln79_13_reg_1285_reg_n_95,mul_ln79_13_reg_1285_reg_n_96,mul_ln79_13_reg_1285_reg_n_97,mul_ln79_13_reg_1285_reg_n_98,mul_ln79_13_reg_1285_reg_n_99,mul_ln79_13_reg_1285_reg_n_100,mul_ln79_13_reg_1285_reg_n_101,mul_ln79_13_reg_1285_reg_n_102,mul_ln79_13_reg_1285_reg_n_103,mul_ln79_13_reg_1285_reg_n_104,mul_ln79_13_reg_1285_reg_n_105,mul_ln79_13_reg_1285_reg_n_106,mul_ln79_13_reg_1285_reg_n_107,mul_ln79_13_reg_1285_reg_n_108,mul_ln79_13_reg_1285_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_13_reg_1285_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_13_reg_1285_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U32_n_21,mul_32s_32s_32_1_1_U32_n_22,mul_32s_32s_32_1_1_U32_n_23,mul_32s_32s_32_1_1_U32_n_24,mul_32s_32s_32_1_1_U32_n_25,mul_32s_32s_32_1_1_U32_n_26,mul_32s_32s_32_1_1_U32_n_27,mul_32s_32s_32_1_1_U32_n_28,mul_32s_32s_32_1_1_U32_n_29,mul_32s_32s_32_1_1_U32_n_30,mul_32s_32s_32_1_1_U32_n_31,mul_32s_32s_32_1_1_U32_n_32,mul_32s_32s_32_1_1_U32_n_33,mul_32s_32s_32_1_1_U32_n_34,mul_32s_32s_32_1_1_U32_n_35,mul_32s_32s_32_1_1_U32_n_36,mul_32s_32s_32_1_1_U32_n_37,mul_32s_32s_32_1_1_U32_n_38,mul_32s_32s_32_1_1_U32_n_39,mul_32s_32s_32_1_1_U32_n_40,mul_32s_32s_32_1_1_U32_n_41,mul_32s_32s_32_1_1_U32_n_42,mul_32s_32s_32_1_1_U32_n_43,mul_32s_32s_32_1_1_U32_n_44,mul_32s_32s_32_1_1_U32_n_45,mul_32s_32s_32_1_1_U32_n_46,mul_32s_32s_32_1_1_U32_n_47,mul_32s_32s_32_1_1_U32_n_48,mul_32s_32s_32_1_1_U32_n_49,mul_32s_32s_32_1_1_U32_n_50,mul_32s_32s_32_1_1_U32_n_51,mul_32s_32s_32_1_1_U32_n_52,mul_32s_32s_32_1_1_U32_n_53,mul_32s_32s_32_1_1_U32_n_54,mul_32s_32s_32_1_1_U32_n_55,mul_32s_32s_32_1_1_U32_n_56,mul_32s_32s_32_1_1_U32_n_57,mul_32s_32s_32_1_1_U32_n_58,mul_32s_32s_32_1_1_U32_n_59,mul_32s_32s_32_1_1_U32_n_60,mul_32s_32s_32_1_1_U32_n_61,mul_32s_32s_32_1_1_U32_n_62,mul_32s_32s_32_1_1_U32_n_63,mul_32s_32s_32_1_1_U32_n_64,mul_32s_32s_32_1_1_U32_n_65,mul_32s_32s_32_1_1_U32_n_66,mul_32s_32s_32_1_1_U32_n_67,mul_32s_32s_32_1_1_U32_n_68}),
        .PCOUT(NLW_mul_ln79_13_reg_1285_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_13_reg_1285_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_13_reg_1285_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_20),
        .Q(\mul_ln79_13_reg_1285_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_10),
        .Q(\mul_ln79_13_reg_1285_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_9),
        .Q(\mul_ln79_13_reg_1285_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_8),
        .Q(\mul_ln79_13_reg_1285_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_7),
        .Q(\mul_ln79_13_reg_1285_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_6),
        .Q(\mul_ln79_13_reg_1285_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_5),
        .Q(\mul_ln79_13_reg_1285_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_4),
        .Q(\mul_ln79_13_reg_1285_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_19),
        .Q(\mul_ln79_13_reg_1285_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_18),
        .Q(\mul_ln79_13_reg_1285_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_17),
        .Q(\mul_ln79_13_reg_1285_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_16),
        .Q(\mul_ln79_13_reg_1285_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_15),
        .Q(\mul_ln79_13_reg_1285_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_14),
        .Q(\mul_ln79_13_reg_1285_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_13),
        .Q(\mul_ln79_13_reg_1285_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_12),
        .Q(\mul_ln79_13_reg_1285_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_13_reg_1285_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(mul_32s_32s_32_1_1_U32_n_11),
        .Q(\mul_ln79_13_reg_1285_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_17_reg_1252_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_12[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_17_reg_1252_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_17_reg_1252_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_17_reg_1252_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_17_reg_1252_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY15),
        .CEA2(ap_CS_fsm_state23),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state24),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_17_reg_1252_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_17_reg_1252_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_17_reg_1252_reg_n_62,mul_ln79_17_reg_1252_reg_n_63,mul_ln79_17_reg_1252_reg_n_64,mul_ln79_17_reg_1252_reg_n_65,mul_ln79_17_reg_1252_reg_n_66,mul_ln79_17_reg_1252_reg_n_67,mul_ln79_17_reg_1252_reg_n_68,mul_ln79_17_reg_1252_reg_n_69,mul_ln79_17_reg_1252_reg_n_70,mul_ln79_17_reg_1252_reg_n_71,mul_ln79_17_reg_1252_reg_n_72,mul_ln79_17_reg_1252_reg_n_73,mul_ln79_17_reg_1252_reg_n_74,mul_ln79_17_reg_1252_reg_n_75,mul_ln79_17_reg_1252_reg_n_76,mul_ln79_17_reg_1252_reg_n_77,mul_ln79_17_reg_1252_reg_n_78,mul_ln79_17_reg_1252_reg_n_79,mul_ln79_17_reg_1252_reg_n_80,mul_ln79_17_reg_1252_reg_n_81,mul_ln79_17_reg_1252_reg_n_82,mul_ln79_17_reg_1252_reg_n_83,mul_ln79_17_reg_1252_reg_n_84,mul_ln79_17_reg_1252_reg_n_85,mul_ln79_17_reg_1252_reg_n_86,mul_ln79_17_reg_1252_reg_n_87,mul_ln79_17_reg_1252_reg_n_88,mul_ln79_17_reg_1252_reg_n_89,mul_ln79_17_reg_1252_reg_n_90,mul_ln79_17_reg_1252_reg_n_91,mul_ln79_17_reg_1252_reg_n_92,mul_ln79_17_reg_1252_reg_n_93,mul_ln79_17_reg_1252_reg_n_94,mul_ln79_17_reg_1252_reg_n_95,mul_ln79_17_reg_1252_reg_n_96,mul_ln79_17_reg_1252_reg_n_97,mul_ln79_17_reg_1252_reg_n_98,mul_ln79_17_reg_1252_reg_n_99,mul_ln79_17_reg_1252_reg_n_100,mul_ln79_17_reg_1252_reg_n_101,mul_ln79_17_reg_1252_reg_n_102,mul_ln79_17_reg_1252_reg_n_103,mul_ln79_17_reg_1252_reg_n_104,mul_ln79_17_reg_1252_reg_n_105,mul_ln79_17_reg_1252_reg_n_106,mul_ln79_17_reg_1252_reg_n_107,mul_ln79_17_reg_1252_reg_n_108,mul_ln79_17_reg_1252_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_17_reg_1252_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_17_reg_1252_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U28_n_21,mul_32s_32s_32_1_1_U28_n_22,mul_32s_32s_32_1_1_U28_n_23,mul_32s_32s_32_1_1_U28_n_24,mul_32s_32s_32_1_1_U28_n_25,mul_32s_32s_32_1_1_U28_n_26,mul_32s_32s_32_1_1_U28_n_27,mul_32s_32s_32_1_1_U28_n_28,mul_32s_32s_32_1_1_U28_n_29,mul_32s_32s_32_1_1_U28_n_30,mul_32s_32s_32_1_1_U28_n_31,mul_32s_32s_32_1_1_U28_n_32,mul_32s_32s_32_1_1_U28_n_33,mul_32s_32s_32_1_1_U28_n_34,mul_32s_32s_32_1_1_U28_n_35,mul_32s_32s_32_1_1_U28_n_36,mul_32s_32s_32_1_1_U28_n_37,mul_32s_32s_32_1_1_U28_n_38,mul_32s_32s_32_1_1_U28_n_39,mul_32s_32s_32_1_1_U28_n_40,mul_32s_32s_32_1_1_U28_n_41,mul_32s_32s_32_1_1_U28_n_42,mul_32s_32s_32_1_1_U28_n_43,mul_32s_32s_32_1_1_U28_n_44,mul_32s_32s_32_1_1_U28_n_45,mul_32s_32s_32_1_1_U28_n_46,mul_32s_32s_32_1_1_U28_n_47,mul_32s_32s_32_1_1_U28_n_48,mul_32s_32s_32_1_1_U28_n_49,mul_32s_32s_32_1_1_U28_n_50,mul_32s_32s_32_1_1_U28_n_51,mul_32s_32s_32_1_1_U28_n_52,mul_32s_32s_32_1_1_U28_n_53,mul_32s_32s_32_1_1_U28_n_54,mul_32s_32s_32_1_1_U28_n_55,mul_32s_32s_32_1_1_U28_n_56,mul_32s_32s_32_1_1_U28_n_57,mul_32s_32s_32_1_1_U28_n_58,mul_32s_32s_32_1_1_U28_n_59,mul_32s_32s_32_1_1_U28_n_60,mul_32s_32s_32_1_1_U28_n_61,mul_32s_32s_32_1_1_U28_n_62,mul_32s_32s_32_1_1_U28_n_63,mul_32s_32s_32_1_1_U28_n_64,mul_32s_32s_32_1_1_U28_n_65,mul_32s_32s_32_1_1_U28_n_66,mul_32s_32s_32_1_1_U28_n_67,mul_32s_32s_32_1_1_U28_n_68}),
        .PCOUT(NLW_mul_ln79_17_reg_1252_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_17_reg_1252_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_17_reg_1252_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_20),
        .Q(\mul_ln79_17_reg_1252_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_10),
        .Q(\mul_ln79_17_reg_1252_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_9),
        .Q(\mul_ln79_17_reg_1252_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_8),
        .Q(\mul_ln79_17_reg_1252_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_7),
        .Q(\mul_ln79_17_reg_1252_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_6),
        .Q(\mul_ln79_17_reg_1252_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_5),
        .Q(\mul_ln79_17_reg_1252_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_4),
        .Q(\mul_ln79_17_reg_1252_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_19),
        .Q(\mul_ln79_17_reg_1252_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_18),
        .Q(\mul_ln79_17_reg_1252_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_17),
        .Q(\mul_ln79_17_reg_1252_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_16),
        .Q(\mul_ln79_17_reg_1252_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_15),
        .Q(\mul_ln79_17_reg_1252_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_14),
        .Q(\mul_ln79_17_reg_1252_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_13),
        .Q(\mul_ln79_17_reg_1252_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_12),
        .Q(\mul_ln79_17_reg_1252_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_17_reg_1252_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(mul_32s_32s_32_1_1_U28_n_11),
        .Q(\mul_ln79_17_reg_1252_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_1_reg_1399_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_28[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_1_reg_1399_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_1_reg_1399_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_1_reg_1399_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_1_reg_1399_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY31),
        .CEA2(ap_CS_fsm_state39),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state40),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_1_reg_1399_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_1_reg_1399_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_1_reg_1399_reg_n_62,mul_ln79_1_reg_1399_reg_n_63,mul_ln79_1_reg_1399_reg_n_64,mul_ln79_1_reg_1399_reg_n_65,mul_ln79_1_reg_1399_reg_n_66,mul_ln79_1_reg_1399_reg_n_67,mul_ln79_1_reg_1399_reg_n_68,mul_ln79_1_reg_1399_reg_n_69,mul_ln79_1_reg_1399_reg_n_70,mul_ln79_1_reg_1399_reg_n_71,mul_ln79_1_reg_1399_reg_n_72,mul_ln79_1_reg_1399_reg_n_73,mul_ln79_1_reg_1399_reg_n_74,mul_ln79_1_reg_1399_reg_n_75,mul_ln79_1_reg_1399_reg_n_76,mul_ln79_1_reg_1399_reg_n_77,mul_ln79_1_reg_1399_reg_n_78,mul_ln79_1_reg_1399_reg_n_79,mul_ln79_1_reg_1399_reg_n_80,mul_ln79_1_reg_1399_reg_n_81,mul_ln79_1_reg_1399_reg_n_82,mul_ln79_1_reg_1399_reg_n_83,mul_ln79_1_reg_1399_reg_n_84,mul_ln79_1_reg_1399_reg_n_85,mul_ln79_1_reg_1399_reg_n_86,mul_ln79_1_reg_1399_reg_n_87,mul_ln79_1_reg_1399_reg_n_88,mul_ln79_1_reg_1399_reg_n_89,mul_ln79_1_reg_1399_reg_n_90,mul_ln79_1_reg_1399_reg_n_91,mul_ln79_1_reg_1399_reg_n_92,mul_ln79_1_reg_1399_reg_n_93,mul_ln79_1_reg_1399_reg_n_94,mul_ln79_1_reg_1399_reg_n_95,mul_ln79_1_reg_1399_reg_n_96,mul_ln79_1_reg_1399_reg_n_97,mul_ln79_1_reg_1399_reg_n_98,mul_ln79_1_reg_1399_reg_n_99,mul_ln79_1_reg_1399_reg_n_100,mul_ln79_1_reg_1399_reg_n_101,mul_ln79_1_reg_1399_reg_n_102,mul_ln79_1_reg_1399_reg_n_103,mul_ln79_1_reg_1399_reg_n_104,mul_ln79_1_reg_1399_reg_n_105,mul_ln79_1_reg_1399_reg_n_106,mul_ln79_1_reg_1399_reg_n_107,mul_ln79_1_reg_1399_reg_n_108,mul_ln79_1_reg_1399_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_1_reg_1399_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_1_reg_1399_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U44_n_21,mul_32s_32s_32_1_1_U44_n_22,mul_32s_32s_32_1_1_U44_n_23,mul_32s_32s_32_1_1_U44_n_24,mul_32s_32s_32_1_1_U44_n_25,mul_32s_32s_32_1_1_U44_n_26,mul_32s_32s_32_1_1_U44_n_27,mul_32s_32s_32_1_1_U44_n_28,mul_32s_32s_32_1_1_U44_n_29,mul_32s_32s_32_1_1_U44_n_30,mul_32s_32s_32_1_1_U44_n_31,mul_32s_32s_32_1_1_U44_n_32,mul_32s_32s_32_1_1_U44_n_33,mul_32s_32s_32_1_1_U44_n_34,mul_32s_32s_32_1_1_U44_n_35,mul_32s_32s_32_1_1_U44_n_36,mul_32s_32s_32_1_1_U44_n_37,mul_32s_32s_32_1_1_U44_n_38,mul_32s_32s_32_1_1_U44_n_39,mul_32s_32s_32_1_1_U44_n_40,mul_32s_32s_32_1_1_U44_n_41,mul_32s_32s_32_1_1_U44_n_42,mul_32s_32s_32_1_1_U44_n_43,mul_32s_32s_32_1_1_U44_n_44,mul_32s_32s_32_1_1_U44_n_45,mul_32s_32s_32_1_1_U44_n_46,mul_32s_32s_32_1_1_U44_n_47,mul_32s_32s_32_1_1_U44_n_48,mul_32s_32s_32_1_1_U44_n_49,mul_32s_32s_32_1_1_U44_n_50,mul_32s_32s_32_1_1_U44_n_51,mul_32s_32s_32_1_1_U44_n_52,mul_32s_32s_32_1_1_U44_n_53,mul_32s_32s_32_1_1_U44_n_54,mul_32s_32s_32_1_1_U44_n_55,mul_32s_32s_32_1_1_U44_n_56,mul_32s_32s_32_1_1_U44_n_57,mul_32s_32s_32_1_1_U44_n_58,mul_32s_32s_32_1_1_U44_n_59,mul_32s_32s_32_1_1_U44_n_60,mul_32s_32s_32_1_1_U44_n_61,mul_32s_32s_32_1_1_U44_n_62,mul_32s_32s_32_1_1_U44_n_63,mul_32s_32s_32_1_1_U44_n_64,mul_32s_32s_32_1_1_U44_n_65,mul_32s_32s_32_1_1_U44_n_66,mul_32s_32s_32_1_1_U44_n_67,mul_32s_32s_32_1_1_U44_n_68}),
        .PCOUT(NLW_mul_ln79_1_reg_1399_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_1_reg_1399_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_1_reg_1399_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_20),
        .Q(\mul_ln79_1_reg_1399_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_10),
        .Q(\mul_ln79_1_reg_1399_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_9),
        .Q(\mul_ln79_1_reg_1399_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_8),
        .Q(\mul_ln79_1_reg_1399_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_7),
        .Q(\mul_ln79_1_reg_1399_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_6),
        .Q(\mul_ln79_1_reg_1399_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_5),
        .Q(\mul_ln79_1_reg_1399_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_4),
        .Q(\mul_ln79_1_reg_1399_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_19),
        .Q(\mul_ln79_1_reg_1399_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_18),
        .Q(\mul_ln79_1_reg_1399_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_17),
        .Q(\mul_ln79_1_reg_1399_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_16),
        .Q(\mul_ln79_1_reg_1399_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_15),
        .Q(\mul_ln79_1_reg_1399_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_14),
        .Q(\mul_ln79_1_reg_1399_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_13),
        .Q(\mul_ln79_1_reg_1399_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_12),
        .Q(\mul_ln79_1_reg_1399_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_1_reg_1399_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32s_32s_32_1_1_U44_n_11),
        .Q(\mul_ln79_1_reg_1399_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_23_reg_1203_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_23_reg_1203_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_23_reg_1203_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_23_reg_1203_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_23_reg_1203_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY9),
        .CEA2(ap_CS_fsm_state17),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state18),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_23_reg_1203_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_23_reg_1203_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_23_reg_1203_reg_n_62,mul_ln79_23_reg_1203_reg_n_63,mul_ln79_23_reg_1203_reg_n_64,mul_ln79_23_reg_1203_reg_n_65,mul_ln79_23_reg_1203_reg_n_66,mul_ln79_23_reg_1203_reg_n_67,mul_ln79_23_reg_1203_reg_n_68,mul_ln79_23_reg_1203_reg_n_69,mul_ln79_23_reg_1203_reg_n_70,mul_ln79_23_reg_1203_reg_n_71,mul_ln79_23_reg_1203_reg_n_72,mul_ln79_23_reg_1203_reg_n_73,mul_ln79_23_reg_1203_reg_n_74,mul_ln79_23_reg_1203_reg_n_75,mul_ln79_23_reg_1203_reg_n_76,mul_ln79_23_reg_1203_reg_n_77,mul_ln79_23_reg_1203_reg_n_78,mul_ln79_23_reg_1203_reg_n_79,mul_ln79_23_reg_1203_reg_n_80,mul_ln79_23_reg_1203_reg_n_81,mul_ln79_23_reg_1203_reg_n_82,mul_ln79_23_reg_1203_reg_n_83,mul_ln79_23_reg_1203_reg_n_84,mul_ln79_23_reg_1203_reg_n_85,mul_ln79_23_reg_1203_reg_n_86,mul_ln79_23_reg_1203_reg_n_87,mul_ln79_23_reg_1203_reg_n_88,mul_ln79_23_reg_1203_reg_n_89,mul_ln79_23_reg_1203_reg_n_90,mul_ln79_23_reg_1203_reg_n_91,mul_ln79_23_reg_1203_reg_n_92,mul_ln79_23_reg_1203_reg_n_93,mul_ln79_23_reg_1203_reg_n_94,mul_ln79_23_reg_1203_reg_n_95,mul_ln79_23_reg_1203_reg_n_96,mul_ln79_23_reg_1203_reg_n_97,mul_ln79_23_reg_1203_reg_n_98,mul_ln79_23_reg_1203_reg_n_99,mul_ln79_23_reg_1203_reg_n_100,mul_ln79_23_reg_1203_reg_n_101,mul_ln79_23_reg_1203_reg_n_102,mul_ln79_23_reg_1203_reg_n_103,mul_ln79_23_reg_1203_reg_n_104,mul_ln79_23_reg_1203_reg_n_105,mul_ln79_23_reg_1203_reg_n_106,mul_ln79_23_reg_1203_reg_n_107,mul_ln79_23_reg_1203_reg_n_108,mul_ln79_23_reg_1203_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_23_reg_1203_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_23_reg_1203_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U22_n_21,mul_32s_32s_32_1_1_U22_n_22,mul_32s_32s_32_1_1_U22_n_23,mul_32s_32s_32_1_1_U22_n_24,mul_32s_32s_32_1_1_U22_n_25,mul_32s_32s_32_1_1_U22_n_26,mul_32s_32s_32_1_1_U22_n_27,mul_32s_32s_32_1_1_U22_n_28,mul_32s_32s_32_1_1_U22_n_29,mul_32s_32s_32_1_1_U22_n_30,mul_32s_32s_32_1_1_U22_n_31,mul_32s_32s_32_1_1_U22_n_32,mul_32s_32s_32_1_1_U22_n_33,mul_32s_32s_32_1_1_U22_n_34,mul_32s_32s_32_1_1_U22_n_35,mul_32s_32s_32_1_1_U22_n_36,mul_32s_32s_32_1_1_U22_n_37,mul_32s_32s_32_1_1_U22_n_38,mul_32s_32s_32_1_1_U22_n_39,mul_32s_32s_32_1_1_U22_n_40,mul_32s_32s_32_1_1_U22_n_41,mul_32s_32s_32_1_1_U22_n_42,mul_32s_32s_32_1_1_U22_n_43,mul_32s_32s_32_1_1_U22_n_44,mul_32s_32s_32_1_1_U22_n_45,mul_32s_32s_32_1_1_U22_n_46,mul_32s_32s_32_1_1_U22_n_47,mul_32s_32s_32_1_1_U22_n_48,mul_32s_32s_32_1_1_U22_n_49,mul_32s_32s_32_1_1_U22_n_50,mul_32s_32s_32_1_1_U22_n_51,mul_32s_32s_32_1_1_U22_n_52,mul_32s_32s_32_1_1_U22_n_53,mul_32s_32s_32_1_1_U22_n_54,mul_32s_32s_32_1_1_U22_n_55,mul_32s_32s_32_1_1_U22_n_56,mul_32s_32s_32_1_1_U22_n_57,mul_32s_32s_32_1_1_U22_n_58,mul_32s_32s_32_1_1_U22_n_59,mul_32s_32s_32_1_1_U22_n_60,mul_32s_32s_32_1_1_U22_n_61,mul_32s_32s_32_1_1_U22_n_62,mul_32s_32s_32_1_1_U22_n_63,mul_32s_32s_32_1_1_U22_n_64,mul_32s_32s_32_1_1_U22_n_65,mul_32s_32s_32_1_1_U22_n_66,mul_32s_32s_32_1_1_U22_n_67,mul_32s_32s_32_1_1_U22_n_68}),
        .PCOUT(NLW_mul_ln79_23_reg_1203_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_23_reg_1203_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_23_reg_1203_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_20),
        .Q(\mul_ln79_23_reg_1203_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_10),
        .Q(\mul_ln79_23_reg_1203_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_9),
        .Q(\mul_ln79_23_reg_1203_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_8),
        .Q(\mul_ln79_23_reg_1203_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_7),
        .Q(\mul_ln79_23_reg_1203_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_6),
        .Q(\mul_ln79_23_reg_1203_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_5),
        .Q(\mul_ln79_23_reg_1203_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_4),
        .Q(\mul_ln79_23_reg_1203_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_19),
        .Q(\mul_ln79_23_reg_1203_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_18),
        .Q(\mul_ln79_23_reg_1203_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_17),
        .Q(\mul_ln79_23_reg_1203_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_16),
        .Q(\mul_ln79_23_reg_1203_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_15),
        .Q(\mul_ln79_23_reg_1203_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_14),
        .Q(\mul_ln79_23_reg_1203_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_13),
        .Q(\mul_ln79_23_reg_1203_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_12),
        .Q(\mul_ln79_23_reg_1203_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_23_reg_1203_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(mul_32s_32s_32_1_1_U22_n_11),
        .Q(\mul_ln79_23_reg_1203_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_27_reg_1176_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_27_reg_1176_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_27_reg_1176_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_27_reg_1176_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_27_reg_1176_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY5),
        .CEA2(ap_CS_fsm_state13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state14),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_27_reg_1176_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_27_reg_1176_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_27_reg_1176_reg_n_62,mul_ln79_27_reg_1176_reg_n_63,mul_ln79_27_reg_1176_reg_n_64,mul_ln79_27_reg_1176_reg_n_65,mul_ln79_27_reg_1176_reg_n_66,mul_ln79_27_reg_1176_reg_n_67,mul_ln79_27_reg_1176_reg_n_68,mul_ln79_27_reg_1176_reg_n_69,mul_ln79_27_reg_1176_reg_n_70,mul_ln79_27_reg_1176_reg_n_71,mul_ln79_27_reg_1176_reg_n_72,mul_ln79_27_reg_1176_reg_n_73,mul_ln79_27_reg_1176_reg_n_74,mul_ln79_27_reg_1176_reg_n_75,mul_ln79_27_reg_1176_reg_n_76,mul_ln79_27_reg_1176_reg_n_77,mul_ln79_27_reg_1176_reg_n_78,mul_ln79_27_reg_1176_reg_n_79,mul_ln79_27_reg_1176_reg_n_80,mul_ln79_27_reg_1176_reg_n_81,mul_ln79_27_reg_1176_reg_n_82,mul_ln79_27_reg_1176_reg_n_83,mul_ln79_27_reg_1176_reg_n_84,mul_ln79_27_reg_1176_reg_n_85,mul_ln79_27_reg_1176_reg_n_86,mul_ln79_27_reg_1176_reg_n_87,mul_ln79_27_reg_1176_reg_n_88,mul_ln79_27_reg_1176_reg_n_89,mul_ln79_27_reg_1176_reg_n_90,mul_ln79_27_reg_1176_reg_n_91,mul_ln79_27_reg_1176_reg_n_92,mul_ln79_27_reg_1176_reg_n_93,mul_ln79_27_reg_1176_reg_n_94,mul_ln79_27_reg_1176_reg_n_95,mul_ln79_27_reg_1176_reg_n_96,mul_ln79_27_reg_1176_reg_n_97,mul_ln79_27_reg_1176_reg_n_98,mul_ln79_27_reg_1176_reg_n_99,mul_ln79_27_reg_1176_reg_n_100,mul_ln79_27_reg_1176_reg_n_101,mul_ln79_27_reg_1176_reg_n_102,mul_ln79_27_reg_1176_reg_n_103,mul_ln79_27_reg_1176_reg_n_104,mul_ln79_27_reg_1176_reg_n_105,mul_ln79_27_reg_1176_reg_n_106,mul_ln79_27_reg_1176_reg_n_107,mul_ln79_27_reg_1176_reg_n_108,mul_ln79_27_reg_1176_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_27_reg_1176_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_27_reg_1176_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U18_n_21,mul_32s_32s_32_1_1_U18_n_22,mul_32s_32s_32_1_1_U18_n_23,mul_32s_32s_32_1_1_U18_n_24,mul_32s_32s_32_1_1_U18_n_25,mul_32s_32s_32_1_1_U18_n_26,mul_32s_32s_32_1_1_U18_n_27,mul_32s_32s_32_1_1_U18_n_28,mul_32s_32s_32_1_1_U18_n_29,mul_32s_32s_32_1_1_U18_n_30,mul_32s_32s_32_1_1_U18_n_31,mul_32s_32s_32_1_1_U18_n_32,mul_32s_32s_32_1_1_U18_n_33,mul_32s_32s_32_1_1_U18_n_34,mul_32s_32s_32_1_1_U18_n_35,mul_32s_32s_32_1_1_U18_n_36,mul_32s_32s_32_1_1_U18_n_37,mul_32s_32s_32_1_1_U18_n_38,mul_32s_32s_32_1_1_U18_n_39,mul_32s_32s_32_1_1_U18_n_40,mul_32s_32s_32_1_1_U18_n_41,mul_32s_32s_32_1_1_U18_n_42,mul_32s_32s_32_1_1_U18_n_43,mul_32s_32s_32_1_1_U18_n_44,mul_32s_32s_32_1_1_U18_n_45,mul_32s_32s_32_1_1_U18_n_46,mul_32s_32s_32_1_1_U18_n_47,mul_32s_32s_32_1_1_U18_n_48,mul_32s_32s_32_1_1_U18_n_49,mul_32s_32s_32_1_1_U18_n_50,mul_32s_32s_32_1_1_U18_n_51,mul_32s_32s_32_1_1_U18_n_52,mul_32s_32s_32_1_1_U18_n_53,mul_32s_32s_32_1_1_U18_n_54,mul_32s_32s_32_1_1_U18_n_55,mul_32s_32s_32_1_1_U18_n_56,mul_32s_32s_32_1_1_U18_n_57,mul_32s_32s_32_1_1_U18_n_58,mul_32s_32s_32_1_1_U18_n_59,mul_32s_32s_32_1_1_U18_n_60,mul_32s_32s_32_1_1_U18_n_61,mul_32s_32s_32_1_1_U18_n_62,mul_32s_32s_32_1_1_U18_n_63,mul_32s_32s_32_1_1_U18_n_64,mul_32s_32s_32_1_1_U18_n_65,mul_32s_32s_32_1_1_U18_n_66,mul_32s_32s_32_1_1_U18_n_67,mul_32s_32s_32_1_1_U18_n_68}),
        .PCOUT(NLW_mul_ln79_27_reg_1176_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_27_reg_1176_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_27_reg_1176_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_20),
        .Q(\mul_ln79_27_reg_1176_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_10),
        .Q(\mul_ln79_27_reg_1176_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_9),
        .Q(\mul_ln79_27_reg_1176_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_8),
        .Q(\mul_ln79_27_reg_1176_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_7),
        .Q(\mul_ln79_27_reg_1176_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_6),
        .Q(\mul_ln79_27_reg_1176_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_5),
        .Q(\mul_ln79_27_reg_1176_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_4),
        .Q(\mul_ln79_27_reg_1176_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_19),
        .Q(\mul_ln79_27_reg_1176_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_18),
        .Q(\mul_ln79_27_reg_1176_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_17),
        .Q(\mul_ln79_27_reg_1176_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_16),
        .Q(\mul_ln79_27_reg_1176_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_15),
        .Q(\mul_ln79_27_reg_1176_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_14),
        .Q(\mul_ln79_27_reg_1176_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_13),
        .Q(\mul_ln79_27_reg_1176_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_12),
        .Q(\mul_ln79_27_reg_1176_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_27_reg_1176_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_1_1_U18_n_11),
        .Q(\mul_ln79_27_reg_1176_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_5_reg_1361_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_24[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_5_reg_1361_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_5_reg_1361_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_5_reg_1361_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_5_reg_1361_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY27),
        .CEA2(ap_CS_fsm_state35),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state36),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_5_reg_1361_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_5_reg_1361_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_5_reg_1361_reg_n_62,mul_ln79_5_reg_1361_reg_n_63,mul_ln79_5_reg_1361_reg_n_64,mul_ln79_5_reg_1361_reg_n_65,mul_ln79_5_reg_1361_reg_n_66,mul_ln79_5_reg_1361_reg_n_67,mul_ln79_5_reg_1361_reg_n_68,mul_ln79_5_reg_1361_reg_n_69,mul_ln79_5_reg_1361_reg_n_70,mul_ln79_5_reg_1361_reg_n_71,mul_ln79_5_reg_1361_reg_n_72,mul_ln79_5_reg_1361_reg_n_73,mul_ln79_5_reg_1361_reg_n_74,mul_ln79_5_reg_1361_reg_n_75,mul_ln79_5_reg_1361_reg_n_76,mul_ln79_5_reg_1361_reg_n_77,mul_ln79_5_reg_1361_reg_n_78,mul_ln79_5_reg_1361_reg_n_79,mul_ln79_5_reg_1361_reg_n_80,mul_ln79_5_reg_1361_reg_n_81,mul_ln79_5_reg_1361_reg_n_82,mul_ln79_5_reg_1361_reg_n_83,mul_ln79_5_reg_1361_reg_n_84,mul_ln79_5_reg_1361_reg_n_85,mul_ln79_5_reg_1361_reg_n_86,mul_ln79_5_reg_1361_reg_n_87,mul_ln79_5_reg_1361_reg_n_88,mul_ln79_5_reg_1361_reg_n_89,mul_ln79_5_reg_1361_reg_n_90,mul_ln79_5_reg_1361_reg_n_91,mul_ln79_5_reg_1361_reg_n_92,mul_ln79_5_reg_1361_reg_n_93,mul_ln79_5_reg_1361_reg_n_94,mul_ln79_5_reg_1361_reg_n_95,mul_ln79_5_reg_1361_reg_n_96,mul_ln79_5_reg_1361_reg_n_97,mul_ln79_5_reg_1361_reg_n_98,mul_ln79_5_reg_1361_reg_n_99,mul_ln79_5_reg_1361_reg_n_100,mul_ln79_5_reg_1361_reg_n_101,mul_ln79_5_reg_1361_reg_n_102,mul_ln79_5_reg_1361_reg_n_103,mul_ln79_5_reg_1361_reg_n_104,mul_ln79_5_reg_1361_reg_n_105,mul_ln79_5_reg_1361_reg_n_106,mul_ln79_5_reg_1361_reg_n_107,mul_ln79_5_reg_1361_reg_n_108,mul_ln79_5_reg_1361_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_5_reg_1361_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_5_reg_1361_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U40_n_21,mul_32s_32s_32_1_1_U40_n_22,mul_32s_32s_32_1_1_U40_n_23,mul_32s_32s_32_1_1_U40_n_24,mul_32s_32s_32_1_1_U40_n_25,mul_32s_32s_32_1_1_U40_n_26,mul_32s_32s_32_1_1_U40_n_27,mul_32s_32s_32_1_1_U40_n_28,mul_32s_32s_32_1_1_U40_n_29,mul_32s_32s_32_1_1_U40_n_30,mul_32s_32s_32_1_1_U40_n_31,mul_32s_32s_32_1_1_U40_n_32,mul_32s_32s_32_1_1_U40_n_33,mul_32s_32s_32_1_1_U40_n_34,mul_32s_32s_32_1_1_U40_n_35,mul_32s_32s_32_1_1_U40_n_36,mul_32s_32s_32_1_1_U40_n_37,mul_32s_32s_32_1_1_U40_n_38,mul_32s_32s_32_1_1_U40_n_39,mul_32s_32s_32_1_1_U40_n_40,mul_32s_32s_32_1_1_U40_n_41,mul_32s_32s_32_1_1_U40_n_42,mul_32s_32s_32_1_1_U40_n_43,mul_32s_32s_32_1_1_U40_n_44,mul_32s_32s_32_1_1_U40_n_45,mul_32s_32s_32_1_1_U40_n_46,mul_32s_32s_32_1_1_U40_n_47,mul_32s_32s_32_1_1_U40_n_48,mul_32s_32s_32_1_1_U40_n_49,mul_32s_32s_32_1_1_U40_n_50,mul_32s_32s_32_1_1_U40_n_51,mul_32s_32s_32_1_1_U40_n_52,mul_32s_32s_32_1_1_U40_n_53,mul_32s_32s_32_1_1_U40_n_54,mul_32s_32s_32_1_1_U40_n_55,mul_32s_32s_32_1_1_U40_n_56,mul_32s_32s_32_1_1_U40_n_57,mul_32s_32s_32_1_1_U40_n_58,mul_32s_32s_32_1_1_U40_n_59,mul_32s_32s_32_1_1_U40_n_60,mul_32s_32s_32_1_1_U40_n_61,mul_32s_32s_32_1_1_U40_n_62,mul_32s_32s_32_1_1_U40_n_63,mul_32s_32s_32_1_1_U40_n_64,mul_32s_32s_32_1_1_U40_n_65,mul_32s_32s_32_1_1_U40_n_66,mul_32s_32s_32_1_1_U40_n_67,mul_32s_32s_32_1_1_U40_n_68}),
        .PCOUT(NLW_mul_ln79_5_reg_1361_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_5_reg_1361_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_5_reg_1361_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_20),
        .Q(\mul_ln79_5_reg_1361_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_10),
        .Q(\mul_ln79_5_reg_1361_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_9),
        .Q(\mul_ln79_5_reg_1361_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_8),
        .Q(\mul_ln79_5_reg_1361_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_7),
        .Q(\mul_ln79_5_reg_1361_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_6),
        .Q(\mul_ln79_5_reg_1361_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_5),
        .Q(\mul_ln79_5_reg_1361_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_4),
        .Q(\mul_ln79_5_reg_1361_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_19),
        .Q(\mul_ln79_5_reg_1361_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_18),
        .Q(\mul_ln79_5_reg_1361_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_17),
        .Q(\mul_ln79_5_reg_1361_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_16),
        .Q(\mul_ln79_5_reg_1361_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_15),
        .Q(\mul_ln79_5_reg_1361_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_14),
        .Q(\mul_ln79_5_reg_1361_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_13),
        .Q(\mul_ln79_5_reg_1361_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_12),
        .Q(\mul_ln79_5_reg_1361_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_5_reg_1361_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(mul_32s_32s_32_1_1_U40_n_11),
        .Q(\mul_ln79_5_reg_1361_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_7_reg_1339_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_22_load_reg_1317[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_7_reg_1339_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_7_reg_1339_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_7_reg_1339_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_7_reg_1339_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY25),
        .CEA2(ap_CS_fsm_state33),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state34),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_7_reg_1339_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_7_reg_1339_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_7_reg_1339_reg_n_62,mul_ln79_7_reg_1339_reg_n_63,mul_ln79_7_reg_1339_reg_n_64,mul_ln79_7_reg_1339_reg_n_65,mul_ln79_7_reg_1339_reg_n_66,mul_ln79_7_reg_1339_reg_n_67,mul_ln79_7_reg_1339_reg_n_68,mul_ln79_7_reg_1339_reg_n_69,mul_ln79_7_reg_1339_reg_n_70,mul_ln79_7_reg_1339_reg_n_71,mul_ln79_7_reg_1339_reg_n_72,mul_ln79_7_reg_1339_reg_n_73,mul_ln79_7_reg_1339_reg_n_74,mul_ln79_7_reg_1339_reg_n_75,mul_ln79_7_reg_1339_reg_n_76,mul_ln79_7_reg_1339_reg_n_77,mul_ln79_7_reg_1339_reg_n_78,mul_ln79_7_reg_1339_reg_n_79,mul_ln79_7_reg_1339_reg_n_80,mul_ln79_7_reg_1339_reg_n_81,mul_ln79_7_reg_1339_reg_n_82,mul_ln79_7_reg_1339_reg_n_83,mul_ln79_7_reg_1339_reg_n_84,mul_ln79_7_reg_1339_reg_n_85,mul_ln79_7_reg_1339_reg_n_86,mul_ln79_7_reg_1339_reg_n_87,mul_ln79_7_reg_1339_reg_n_88,mul_ln79_7_reg_1339_reg_n_89,mul_ln79_7_reg_1339_reg_n_90,mul_ln79_7_reg_1339_reg_n_91,mul_ln79_7_reg_1339_reg_n_92,mul_ln79_7_reg_1339_reg_n_93,mul_ln79_7_reg_1339_reg_n_94,mul_ln79_7_reg_1339_reg_n_95,mul_ln79_7_reg_1339_reg_n_96,mul_ln79_7_reg_1339_reg_n_97,mul_ln79_7_reg_1339_reg_n_98,mul_ln79_7_reg_1339_reg_n_99,mul_ln79_7_reg_1339_reg_n_100,mul_ln79_7_reg_1339_reg_n_101,mul_ln79_7_reg_1339_reg_n_102,mul_ln79_7_reg_1339_reg_n_103,mul_ln79_7_reg_1339_reg_n_104,mul_ln79_7_reg_1339_reg_n_105,mul_ln79_7_reg_1339_reg_n_106,mul_ln79_7_reg_1339_reg_n_107,mul_ln79_7_reg_1339_reg_n_108,mul_ln79_7_reg_1339_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_7_reg_1339_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_7_reg_1339_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U38_n_21,mul_32s_32s_32_1_1_U38_n_22,mul_32s_32s_32_1_1_U38_n_23,mul_32s_32s_32_1_1_U38_n_24,mul_32s_32s_32_1_1_U38_n_25,mul_32s_32s_32_1_1_U38_n_26,mul_32s_32s_32_1_1_U38_n_27,mul_32s_32s_32_1_1_U38_n_28,mul_32s_32s_32_1_1_U38_n_29,mul_32s_32s_32_1_1_U38_n_30,mul_32s_32s_32_1_1_U38_n_31,mul_32s_32s_32_1_1_U38_n_32,mul_32s_32s_32_1_1_U38_n_33,mul_32s_32s_32_1_1_U38_n_34,mul_32s_32s_32_1_1_U38_n_35,mul_32s_32s_32_1_1_U38_n_36,mul_32s_32s_32_1_1_U38_n_37,mul_32s_32s_32_1_1_U38_n_38,mul_32s_32s_32_1_1_U38_n_39,mul_32s_32s_32_1_1_U38_n_40,mul_32s_32s_32_1_1_U38_n_41,mul_32s_32s_32_1_1_U38_n_42,mul_32s_32s_32_1_1_U38_n_43,mul_32s_32s_32_1_1_U38_n_44,mul_32s_32s_32_1_1_U38_n_45,mul_32s_32s_32_1_1_U38_n_46,mul_32s_32s_32_1_1_U38_n_47,mul_32s_32s_32_1_1_U38_n_48,mul_32s_32s_32_1_1_U38_n_49,mul_32s_32s_32_1_1_U38_n_50,mul_32s_32s_32_1_1_U38_n_51,mul_32s_32s_32_1_1_U38_n_52,mul_32s_32s_32_1_1_U38_n_53,mul_32s_32s_32_1_1_U38_n_54,mul_32s_32s_32_1_1_U38_n_55,mul_32s_32s_32_1_1_U38_n_56,mul_32s_32s_32_1_1_U38_n_57,mul_32s_32s_32_1_1_U38_n_58,mul_32s_32s_32_1_1_U38_n_59,mul_32s_32s_32_1_1_U38_n_60,mul_32s_32s_32_1_1_U38_n_61,mul_32s_32s_32_1_1_U38_n_62,mul_32s_32s_32_1_1_U38_n_63,mul_32s_32s_32_1_1_U38_n_64,mul_32s_32s_32_1_1_U38_n_65,mul_32s_32s_32_1_1_U38_n_66,mul_32s_32s_32_1_1_U38_n_67,mul_32s_32s_32_1_1_U38_n_68}),
        .PCOUT(NLW_mul_ln79_7_reg_1339_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_7_reg_1339_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_7_reg_1339_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_20),
        .Q(\mul_ln79_7_reg_1339_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_10),
        .Q(\mul_ln79_7_reg_1339_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_9),
        .Q(\mul_ln79_7_reg_1339_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_8),
        .Q(\mul_ln79_7_reg_1339_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_7),
        .Q(\mul_ln79_7_reg_1339_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_6),
        .Q(\mul_ln79_7_reg_1339_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_5),
        .Q(\mul_ln79_7_reg_1339_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_4),
        .Q(\mul_ln79_7_reg_1339_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_19),
        .Q(\mul_ln79_7_reg_1339_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_18),
        .Q(\mul_ln79_7_reg_1339_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_17),
        .Q(\mul_ln79_7_reg_1339_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_16),
        .Q(\mul_ln79_7_reg_1339_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_15),
        .Q(\mul_ln79_7_reg_1339_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_14),
        .Q(\mul_ln79_7_reg_1339_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_13),
        .Q(\mul_ln79_7_reg_1339_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_12),
        .Q(\mul_ln79_7_reg_1339_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_7_reg_1339_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(mul_32s_32s_32_1_1_U38_n_11),
        .Q(\mul_ln79_7_reg_1339_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln79_9_reg_1323_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,signal_shift_reg_20[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln79_9_reg_1323_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln79_9_reg_1323_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln79_9_reg_1323_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln79_9_reg_1323_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY23),
        .CEA2(ap_CS_fsm_state31),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state32),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln79_9_reg_1323_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln79_9_reg_1323_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln79_9_reg_1323_reg_n_62,mul_ln79_9_reg_1323_reg_n_63,mul_ln79_9_reg_1323_reg_n_64,mul_ln79_9_reg_1323_reg_n_65,mul_ln79_9_reg_1323_reg_n_66,mul_ln79_9_reg_1323_reg_n_67,mul_ln79_9_reg_1323_reg_n_68,mul_ln79_9_reg_1323_reg_n_69,mul_ln79_9_reg_1323_reg_n_70,mul_ln79_9_reg_1323_reg_n_71,mul_ln79_9_reg_1323_reg_n_72,mul_ln79_9_reg_1323_reg_n_73,mul_ln79_9_reg_1323_reg_n_74,mul_ln79_9_reg_1323_reg_n_75,mul_ln79_9_reg_1323_reg_n_76,mul_ln79_9_reg_1323_reg_n_77,mul_ln79_9_reg_1323_reg_n_78,mul_ln79_9_reg_1323_reg_n_79,mul_ln79_9_reg_1323_reg_n_80,mul_ln79_9_reg_1323_reg_n_81,mul_ln79_9_reg_1323_reg_n_82,mul_ln79_9_reg_1323_reg_n_83,mul_ln79_9_reg_1323_reg_n_84,mul_ln79_9_reg_1323_reg_n_85,mul_ln79_9_reg_1323_reg_n_86,mul_ln79_9_reg_1323_reg_n_87,mul_ln79_9_reg_1323_reg_n_88,mul_ln79_9_reg_1323_reg_n_89,mul_ln79_9_reg_1323_reg_n_90,mul_ln79_9_reg_1323_reg_n_91,mul_ln79_9_reg_1323_reg_n_92,mul_ln79_9_reg_1323_reg_n_93,mul_ln79_9_reg_1323_reg_n_94,mul_ln79_9_reg_1323_reg_n_95,mul_ln79_9_reg_1323_reg_n_96,mul_ln79_9_reg_1323_reg_n_97,mul_ln79_9_reg_1323_reg_n_98,mul_ln79_9_reg_1323_reg_n_99,mul_ln79_9_reg_1323_reg_n_100,mul_ln79_9_reg_1323_reg_n_101,mul_ln79_9_reg_1323_reg_n_102,mul_ln79_9_reg_1323_reg_n_103,mul_ln79_9_reg_1323_reg_n_104,mul_ln79_9_reg_1323_reg_n_105,mul_ln79_9_reg_1323_reg_n_106,mul_ln79_9_reg_1323_reg_n_107,mul_ln79_9_reg_1323_reg_n_108,mul_ln79_9_reg_1323_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln79_9_reg_1323_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln79_9_reg_1323_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U36_n_21,mul_32s_32s_32_1_1_U36_n_22,mul_32s_32s_32_1_1_U36_n_23,mul_32s_32s_32_1_1_U36_n_24,mul_32s_32s_32_1_1_U36_n_25,mul_32s_32s_32_1_1_U36_n_26,mul_32s_32s_32_1_1_U36_n_27,mul_32s_32s_32_1_1_U36_n_28,mul_32s_32s_32_1_1_U36_n_29,mul_32s_32s_32_1_1_U36_n_30,mul_32s_32s_32_1_1_U36_n_31,mul_32s_32s_32_1_1_U36_n_32,mul_32s_32s_32_1_1_U36_n_33,mul_32s_32s_32_1_1_U36_n_34,mul_32s_32s_32_1_1_U36_n_35,mul_32s_32s_32_1_1_U36_n_36,mul_32s_32s_32_1_1_U36_n_37,mul_32s_32s_32_1_1_U36_n_38,mul_32s_32s_32_1_1_U36_n_39,mul_32s_32s_32_1_1_U36_n_40,mul_32s_32s_32_1_1_U36_n_41,mul_32s_32s_32_1_1_U36_n_42,mul_32s_32s_32_1_1_U36_n_43,mul_32s_32s_32_1_1_U36_n_44,mul_32s_32s_32_1_1_U36_n_45,mul_32s_32s_32_1_1_U36_n_46,mul_32s_32s_32_1_1_U36_n_47,mul_32s_32s_32_1_1_U36_n_48,mul_32s_32s_32_1_1_U36_n_49,mul_32s_32s_32_1_1_U36_n_50,mul_32s_32s_32_1_1_U36_n_51,mul_32s_32s_32_1_1_U36_n_52,mul_32s_32s_32_1_1_U36_n_53,mul_32s_32s_32_1_1_U36_n_54,mul_32s_32s_32_1_1_U36_n_55,mul_32s_32s_32_1_1_U36_n_56,mul_32s_32s_32_1_1_U36_n_57,mul_32s_32s_32_1_1_U36_n_58,mul_32s_32s_32_1_1_U36_n_59,mul_32s_32s_32_1_1_U36_n_60,mul_32s_32s_32_1_1_U36_n_61,mul_32s_32s_32_1_1_U36_n_62,mul_32s_32s_32_1_1_U36_n_63,mul_32s_32s_32_1_1_U36_n_64,mul_32s_32s_32_1_1_U36_n_65,mul_32s_32s_32_1_1_U36_n_66,mul_32s_32s_32_1_1_U36_n_67,mul_32s_32s_32_1_1_U36_n_68}),
        .PCOUT(NLW_mul_ln79_9_reg_1323_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln79_9_reg_1323_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln79_9_reg_1323_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_20),
        .Q(\mul_ln79_9_reg_1323_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_10),
        .Q(\mul_ln79_9_reg_1323_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_9),
        .Q(\mul_ln79_9_reg_1323_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_8),
        .Q(\mul_ln79_9_reg_1323_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_7),
        .Q(\mul_ln79_9_reg_1323_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_6),
        .Q(\mul_ln79_9_reg_1323_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_5),
        .Q(\mul_ln79_9_reg_1323_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_4),
        .Q(\mul_ln79_9_reg_1323_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_19),
        .Q(\mul_ln79_9_reg_1323_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_18),
        .Q(\mul_ln79_9_reg_1323_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_17),
        .Q(\mul_ln79_9_reg_1323_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_16),
        .Q(\mul_ln79_9_reg_1323_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_15),
        .Q(\mul_ln79_9_reg_1323_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_14),
        .Q(\mul_ln79_9_reg_1323_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_13),
        .Q(\mul_ln79_9_reg_1323_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_12),
        .Q(\mul_ln79_9_reg_1323_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln79_9_reg_1323_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(mul_32s_32s_32_1_1_U36_n_11),
        .Q(\mul_ln79_9_reg_1323_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln82_reg_1149_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_r_TDATA_int_regslice[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln82_reg_1149_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31],gmem_RDATA[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln82_reg_1149_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln82_reg_1149_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln82_reg_1149_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln82_reg_1149_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln82_reg_1149_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln82_reg_1149_reg_n_62,mul_ln82_reg_1149_reg_n_63,mul_ln82_reg_1149_reg_n_64,mul_ln82_reg_1149_reg_n_65,mul_ln82_reg_1149_reg_n_66,mul_ln82_reg_1149_reg_n_67,mul_ln82_reg_1149_reg_n_68,mul_ln82_reg_1149_reg_n_69,mul_ln82_reg_1149_reg_n_70,mul_ln82_reg_1149_reg_n_71,mul_ln82_reg_1149_reg_n_72,mul_ln82_reg_1149_reg_n_73,mul_ln82_reg_1149_reg_n_74,mul_ln82_reg_1149_reg_n_75,mul_ln82_reg_1149_reg_n_76,mul_ln82_reg_1149_reg_n_77,mul_ln82_reg_1149_reg_n_78,mul_ln82_reg_1149_reg_n_79,mul_ln82_reg_1149_reg_n_80,mul_ln82_reg_1149_reg_n_81,mul_ln82_reg_1149_reg_n_82,mul_ln82_reg_1149_reg_n_83,mul_ln82_reg_1149_reg_n_84,mul_ln82_reg_1149_reg_n_85,mul_ln82_reg_1149_reg_n_86,mul_ln82_reg_1149_reg_n_87,mul_ln82_reg_1149_reg_n_88,mul_ln82_reg_1149_reg_n_89,mul_ln82_reg_1149_reg_n_90,mul_ln82_reg_1149_reg_n_91,mul_ln82_reg_1149_reg_n_92,mul_ln82_reg_1149_reg_n_93,mul_ln82_reg_1149_reg_n_94,mul_ln82_reg_1149_reg_n_95,mul_ln82_reg_1149_reg_n_96,mul_ln82_reg_1149_reg_n_97,mul_ln82_reg_1149_reg_n_98,mul_ln82_reg_1149_reg_n_99,mul_ln82_reg_1149_reg_n_100,mul_ln82_reg_1149_reg_n_101,mul_ln82_reg_1149_reg_n_102,mul_ln82_reg_1149_reg_n_103,mul_ln82_reg_1149_reg_n_104,mul_ln82_reg_1149_reg_n_105,mul_ln82_reg_1149_reg_n_106,mul_ln82_reg_1149_reg_n_107,mul_ln82_reg_1149_reg_n_108,mul_ln82_reg_1149_reg_n_109}),
        .PATTERNBDETECT(NLW_mul_ln82_reg_1149_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln82_reg_1149_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_32s_32_1_1_U14_n_21,mul_32s_32s_32_1_1_U14_n_22,mul_32s_32s_32_1_1_U14_n_23,mul_32s_32s_32_1_1_U14_n_24,mul_32s_32s_32_1_1_U14_n_25,mul_32s_32s_32_1_1_U14_n_26,mul_32s_32s_32_1_1_U14_n_27,mul_32s_32s_32_1_1_U14_n_28,mul_32s_32s_32_1_1_U14_n_29,mul_32s_32s_32_1_1_U14_n_30,mul_32s_32s_32_1_1_U14_n_31,mul_32s_32s_32_1_1_U14_n_32,mul_32s_32s_32_1_1_U14_n_33,mul_32s_32s_32_1_1_U14_n_34,mul_32s_32s_32_1_1_U14_n_35,mul_32s_32s_32_1_1_U14_n_36,mul_32s_32s_32_1_1_U14_n_37,mul_32s_32s_32_1_1_U14_n_38,mul_32s_32s_32_1_1_U14_n_39,mul_32s_32s_32_1_1_U14_n_40,mul_32s_32s_32_1_1_U14_n_41,mul_32s_32s_32_1_1_U14_n_42,mul_32s_32s_32_1_1_U14_n_43,mul_32s_32s_32_1_1_U14_n_44,mul_32s_32s_32_1_1_U14_n_45,mul_32s_32s_32_1_1_U14_n_46,mul_32s_32s_32_1_1_U14_n_47,mul_32s_32s_32_1_1_U14_n_48,mul_32s_32s_32_1_1_U14_n_49,mul_32s_32s_32_1_1_U14_n_50,mul_32s_32s_32_1_1_U14_n_51,mul_32s_32s_32_1_1_U14_n_52,mul_32s_32s_32_1_1_U14_n_53,mul_32s_32s_32_1_1_U14_n_54,mul_32s_32s_32_1_1_U14_n_55,mul_32s_32s_32_1_1_U14_n_56,mul_32s_32s_32_1_1_U14_n_57,mul_32s_32s_32_1_1_U14_n_58,mul_32s_32s_32_1_1_U14_n_59,mul_32s_32s_32_1_1_U14_n_60,mul_32s_32s_32_1_1_U14_n_61,mul_32s_32s_32_1_1_U14_n_62,mul_32s_32s_32_1_1_U14_n_63,mul_32s_32s_32_1_1_U14_n_64,mul_32s_32s_32_1_1_U14_n_65,mul_32s_32s_32_1_1_U14_n_66,mul_32s_32s_32_1_1_U14_n_67,mul_32s_32s_32_1_1_U14_n_68}),
        .PCOUT(NLW_mul_ln82_reg_1149_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln82_reg_1149_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln82_reg_1149_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_20),
        .Q(\mul_ln82_reg_1149_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_10),
        .Q(\mul_ln82_reg_1149_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_9),
        .Q(\mul_ln82_reg_1149_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_8),
        .Q(\mul_ln82_reg_1149_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_7),
        .Q(\mul_ln82_reg_1149_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_6),
        .Q(\mul_ln82_reg_1149_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_5),
        .Q(\mul_ln82_reg_1149_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_4),
        .Q(\mul_ln82_reg_1149_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_19),
        .Q(\mul_ln82_reg_1149_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_18),
        .Q(\mul_ln82_reg_1149_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_17),
        .Q(\mul_ln82_reg_1149_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_16),
        .Q(\mul_ln82_reg_1149_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_15),
        .Q(\mul_ln82_reg_1149_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_14),
        .Q(\mul_ln82_reg_1149_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_13),
        .Q(\mul_ln82_reg_1149_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_12),
        .Q(\mul_ln82_reg_1149_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \mul_ln82_reg_1149_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(mul_32s_32s_32_1_1_U14_n_11),
        .Q(\mul_ln82_reg_1149_reg[9]__0_n_4 ),
        .R(1'b0));
  equalizer_equalizer_0_1_equalizer_regslice_both regslice_both_input_r_V_data_V_U
       (.\B_V_data_1_state_reg[0]_0 (regslice_both_input_r_V_data_V_U_n_38),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_input_r_V_data_V_U_n_76),
        .\B_V_data_1_state_reg[0]_2 ({regslice_both_input_r_V_data_V_U_n_81,regslice_both_input_r_V_data_V_U_n_82,regslice_both_input_r_V_data_V_U_n_83,regslice_both_input_r_V_data_V_U_n_84}),
        .\B_V_data_1_state_reg[0]_3 ({regslice_both_input_r_V_data_V_U_n_85,regslice_both_input_r_V_data_V_U_n_86,regslice_both_input_r_V_data_V_U_n_87,regslice_both_input_r_V_data_V_U_n_88}),
        .\B_V_data_1_state_reg[0]_4 ({regslice_both_input_r_V_data_V_U_n_89,regslice_both_input_r_V_data_V_U_n_90,regslice_both_input_r_V_data_V_U_n_91,regslice_both_input_r_V_data_V_U_n_92}),
        .\B_V_data_1_state_reg[0]_5 ({regslice_both_input_r_V_data_V_U_n_93,regslice_both_input_r_V_data_V_U_n_94,regslice_both_input_r_V_data_V_U_n_95,regslice_both_input_r_V_data_V_U_n_96}),
        .\B_V_data_1_state_reg[0]_6 ({regslice_both_input_r_V_data_V_U_n_97,regslice_both_input_r_V_data_V_U_n_98,regslice_both_input_r_V_data_V_U_n_99,regslice_both_input_r_V_data_V_U_n_100}),
        .\B_V_data_1_state_reg[0]_7 ({regslice_both_input_r_V_data_V_U_n_101,regslice_both_input_r_V_data_V_U_n_102,regslice_both_input_r_V_data_V_U_n_103,regslice_both_input_r_V_data_V_U_n_104}),
        .\B_V_data_1_state_reg[0]_8 ({regslice_both_input_r_V_data_V_U_n_105,regslice_both_input_r_V_data_V_U_n_106,regslice_both_input_r_V_data_V_U_n_107,regslice_both_input_r_V_data_V_U_n_108}),
        .D({regslice_both_input_r_V_data_V_U_n_4,regslice_both_input_r_V_data_V_U_n_5,regslice_both_input_r_V_data_V_U_n_6,regslice_both_input_r_V_data_V_U_n_7,regslice_both_input_r_V_data_V_U_n_8,regslice_both_input_r_V_data_V_U_n_9,regslice_both_input_r_V_data_V_U_n_10,regslice_both_input_r_V_data_V_U_n_11,regslice_both_input_r_V_data_V_U_n_12,regslice_both_input_r_V_data_V_U_n_13,regslice_both_input_r_V_data_V_U_n_14,regslice_both_input_r_V_data_V_U_n_15,regslice_both_input_r_V_data_V_U_n_16,regslice_both_input_r_V_data_V_U_n_17,regslice_both_input_r_V_data_V_U_n_18,regslice_both_input_r_V_data_V_U_n_19,regslice_both_input_r_V_data_V_U_n_20,regslice_both_input_r_V_data_V_U_n_21,regslice_both_input_r_V_data_V_U_n_22,regslice_both_input_r_V_data_V_U_n_23,regslice_both_input_r_V_data_V_U_n_24,regslice_both_input_r_V_data_V_U_n_25,regslice_both_input_r_V_data_V_U_n_26,regslice_both_input_r_V_data_V_U_n_27,regslice_both_input_r_V_data_V_U_n_28,regslice_both_input_r_V_data_V_U_n_29,regslice_both_input_r_V_data_V_U_n_30,regslice_both_input_r_V_data_V_U_n_31,regslice_both_input_r_V_data_V_U_n_32,regslice_both_input_r_V_data_V_U_n_33,regslice_both_input_r_V_data_V_U_n_34,regslice_both_input_r_V_data_V_U_n_35}),
        .O({regslice_both_input_r_V_data_V_U_n_77,regslice_both_input_r_V_data_V_U_n_78,regslice_both_input_r_V_data_V_U_n_79,regslice_both_input_r_V_data_V_U_n_80}),
        .Q(tmp_data_V_reg_1108),
        .S(\i_fu_176[0]_i_11_n_4 ),
        .ack_in(input_r_TREADY),
        .\ap_CS_fsm_reg[0] (regslice_both_input_r_V_data_V_U_n_36),
        .\ap_CS_fsm_reg[0]_0 (regslice_both_input_r_V_data_V_U_n_37),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state44,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_4 ),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_NS_fsm({ap_NS_fsm[44],ap_NS_fsm[2:1]}),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .\i_fu_176_reg[0] (regslice_both_output_r_V_data_V_U_n_5),
        .\i_fu_176_reg[31] (i_fu_176_reg[31:1]),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TDATA_int_regslice(input_r_TDATA_int_regslice),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .state_fu_172({state_fu_172[12],state_fu_172[0]}),
        .\state_fu_172_reg[0] (regslice_both_input_r_V_data_V_U_n_75),
        .\state_fu_172_reg[0]_0 (regslice_both_output_r_V_data_V_U_n_9));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1 regslice_both_input_r_V_dest_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TDEST(input_r_TDEST),
        .input_r_TDEST_int_regslice(input_r_TDEST_int_regslice),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_32 regslice_both_input_r_V_id_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TID(input_r_TID),
        .input_r_TID_int_regslice(input_r_TID_int_regslice),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0 regslice_both_input_r_V_keep_V_U
       (.D(input_r_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TKEEP(input_r_TKEEP),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_33 regslice_both_input_r_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_input_r_V_last_V_U_n_4),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TLAST_int_regslice(input_r_TLAST_int_regslice),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TVALID(input_r_TVALID),
        .tmp_last_V_1_loc_fu_180(tmp_last_V_1_loc_fu_180),
        .\tmp_last_V_1_loc_fu_180_reg[0] (regslice_both_input_r_V_last_V_U_n_5),
        .tmp_last_V_2_reg_294(tmp_last_V_2_reg_294),
        .tmp_last_V_3_reg_245(tmp_last_V_3_reg_245),
        .\tmp_last_V_3_reg_245_reg[0] (regslice_both_input_r_V_data_V_U_n_76),
        .\tmp_last_V_3_reg_245_reg[0]_0 (regslice_both_output_r_V_data_V_U_n_9),
        .\tmp_last_V_3_reg_245_reg[0]_1 (regslice_both_input_r_V_data_V_U_n_75),
        .tmp_last_V_reg_1130(tmp_last_V_reg_1130));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0_34 regslice_both_input_r_V_strb_V_U
       (.D(input_r_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TSTRB(input_r_TSTRB),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_35 regslice_both_input_r_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r_TREADY_int_regslice(input_r_TREADY_int_regslice),
        .input_r_TUSER(input_r_TUSER),
        .input_r_TUSER_int_regslice(input_r_TUSER_int_regslice),
        .input_r_TVALID(input_r_TVALID));
  equalizer_equalizer_0_1_equalizer_regslice_both_36 regslice_both_output_r_V_data_V_U
       (.\B_V_data_1_payload_B_reg[11]_0 ({\B_V_data_1_payload_A_reg[11]_i_10_n_8 ,\B_V_data_1_payload_A_reg[11]_i_10_n_9 ,\B_V_data_1_payload_A_reg[11]_i_10_n_10 ,\B_V_data_1_payload_A_reg[11]_i_10_n_11 }),
        .\B_V_data_1_payload_B_reg[15]_0 ({\B_V_data_1_payload_A_reg[15]_i_10_n_8 ,\B_V_data_1_payload_A_reg[15]_i_10_n_9 ,\B_V_data_1_payload_A_reg[15]_i_10_n_10 ,\B_V_data_1_payload_A_reg[15]_i_10_n_11 }),
        .\B_V_data_1_payload_B_reg[19]_0 ({\B_V_data_1_payload_A_reg[19]_i_10_n_8 ,\B_V_data_1_payload_A_reg[19]_i_10_n_9 ,\B_V_data_1_payload_A_reg[19]_i_10_n_10 ,\B_V_data_1_payload_A_reg[19]_i_10_n_11 }),
        .\B_V_data_1_payload_B_reg[23]_0 ({\B_V_data_1_payload_A_reg[23]_i_10_n_8 ,\B_V_data_1_payload_A_reg[23]_i_10_n_9 ,\B_V_data_1_payload_A_reg[23]_i_10_n_10 ,\B_V_data_1_payload_A_reg[23]_i_10_n_11 }),
        .\B_V_data_1_payload_B_reg[27]_0 ({\B_V_data_1_payload_A_reg[27]_i_10_n_8 ,\B_V_data_1_payload_A_reg[27]_i_10_n_9 ,\B_V_data_1_payload_A_reg[27]_i_10_n_10 ,\B_V_data_1_payload_A_reg[27]_i_10_n_11 }),
        .\B_V_data_1_payload_B_reg[31]_0 (add_ln82_1_reg_1404),
        .\B_V_data_1_payload_B_reg[31]_1 ({\B_V_data_1_payload_A_reg[31]_i_11_n_8 ,\B_V_data_1_payload_A_reg[31]_i_11_n_9 ,\B_V_data_1_payload_A_reg[31]_i_11_n_10 ,\B_V_data_1_payload_A_reg[31]_i_11_n_11 }),
        .\B_V_data_1_payload_B_reg[7]_0 ({\B_V_data_1_payload_A_reg[7]_i_10_n_8 ,\B_V_data_1_payload_A_reg[7]_i_10_n_9 ,\B_V_data_1_payload_A_reg[7]_i_10_n_10 ,\B_V_data_1_payload_A_reg[7]_i_10_n_11 }),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_output_r_V_data_V_U_n_9),
        .\B_V_data_1_state_reg[0]_1 (output_r_TVALID),
        .D({regslice_both_output_r_V_data_V_U_n_6,ap_NS_fsm[42],ap_NS_fsm[0]}),
        .O({\B_V_data_1_payload_A_reg[31]_i_10_n_8 ,\B_V_data_1_payload_A_reg[31]_i_10_n_9 ,\B_V_data_1_payload_A_reg[31]_i_10_n_10 ,\B_V_data_1_payload_A_reg[31]_i_10_n_11 }),
        .Q(add_ln82_reg_1409),
        .ack_in(output_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[0] ({state_load_reg_1104[12],state_load_reg_1104[0]}),
        .\ap_CS_fsm_reg[43] (regslice_both_input_r_V_data_V_U_n_75),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_fu_176(i_fu_176),
        .\i_fu_176_reg[0] (gmem_m_axi_U_n_117),
        .\i_fu_176_reg[0]_0 ({ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state1}),
        .output_r_TDATA(output_r_TDATA),
        .output_r_TREADY(output_r_TREADY),
        .state_fu_172({state_fu_172[12],state_fu_172[0]}),
        .\state_load_reg_1104_reg[0] (regslice_both_output_r_V_data_V_U_n_5),
        .tmp_last_V_3_reg_245(tmp_last_V_3_reg_245),
        .tmp_last_V_reg_1130(tmp_last_V_reg_1130));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_37 regslice_both_output_r_V_dest_V_U
       (.Q(ap_CS_fsm_state43),
        .ack_in(output_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TDEST(output_r_TDEST),
        .output_r_TREADY(output_r_TREADY),
        .tmp_dest_V_reg_1144(tmp_dest_V_reg_1144));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_38 regslice_both_output_r_V_id_V_U
       (.Q(ap_CS_fsm_state43),
        .ack_in(output_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TID(output_r_TID),
        .output_r_TREADY(output_r_TREADY),
        .tmp_id_V_reg_1139(tmp_id_V_reg_1139));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0_39 regslice_both_output_r_V_keep_V_U
       (.\B_V_data_1_payload_A_reg[3]_0 (tmp_keep_V_reg_1115),
        .Q(ap_CS_fsm_state43),
        .ack_in(output_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TKEEP(output_r_TKEEP),
        .output_r_TREADY(output_r_TREADY));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_40 regslice_both_output_r_V_last_V_U
       (.Q(ap_CS_fsm_state43),
        .ack_in(output_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .tmp_last_V_reg_1130(tmp_last_V_reg_1130));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0_41 regslice_both_output_r_V_strb_V_U
       (.\B_V_data_1_payload_A_reg[3]_0 (tmp_strb_V_reg_1120),
        .Q(ap_CS_fsm_state43),
        .ack_in(output_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(output_r_TSTRB));
  equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_42 regslice_both_output_r_V_user_V_U
       (.Q(ap_CS_fsm_state43),
        .ack_in(output_r_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TUSER(output_r_TUSER),
        .tmp_user_V_reg_1125(tmp_user_V_reg_1125));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[0]),
        .Q(signal_shift_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[10]),
        .Q(signal_shift_reg_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[11]),
        .Q(signal_shift_reg_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[12]),
        .Q(signal_shift_reg_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[13]),
        .Q(signal_shift_reg_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[14]),
        .Q(signal_shift_reg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[15]),
        .Q(signal_shift_reg_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[16]),
        .Q(signal_shift_reg_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[17]),
        .Q(signal_shift_reg_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[18]),
        .Q(signal_shift_reg_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[19]),
        .Q(signal_shift_reg_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[1]),
        .Q(signal_shift_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[20]),
        .Q(signal_shift_reg_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[21]),
        .Q(signal_shift_reg_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[22]),
        .Q(signal_shift_reg_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[23]),
        .Q(signal_shift_reg_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[24]),
        .Q(signal_shift_reg_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[25]),
        .Q(signal_shift_reg_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[26]),
        .Q(signal_shift_reg_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[27]),
        .Q(signal_shift_reg_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[28]),
        .Q(signal_shift_reg_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[29]),
        .Q(signal_shift_reg_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[2]),
        .Q(signal_shift_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[30]),
        .Q(signal_shift_reg_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[31]),
        .Q(signal_shift_reg_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[3]),
        .Q(signal_shift_reg_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[4]),
        .Q(signal_shift_reg_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[5]),
        .Q(signal_shift_reg_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[6]),
        .Q(signal_shift_reg_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[7]),
        .Q(signal_shift_reg_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[8]),
        .Q(signal_shift_reg_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_0_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(tmp_data_V_reg_1108[9]),
        .Q(signal_shift_reg_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[0]),
        .Q(signal_shift_reg_10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[10]),
        .Q(signal_shift_reg_10[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[11]),
        .Q(signal_shift_reg_10[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[12]),
        .Q(signal_shift_reg_10[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[13]),
        .Q(signal_shift_reg_10[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[14]),
        .Q(signal_shift_reg_10[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[15]),
        .Q(signal_shift_reg_10[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[16]),
        .Q(signal_shift_reg_10[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[17]),
        .Q(signal_shift_reg_10[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[18]),
        .Q(signal_shift_reg_10[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[19]),
        .Q(signal_shift_reg_10[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[1]),
        .Q(signal_shift_reg_10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[20]),
        .Q(signal_shift_reg_10[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[21]),
        .Q(signal_shift_reg_10[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[22]),
        .Q(signal_shift_reg_10[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[23]),
        .Q(signal_shift_reg_10[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[24]),
        .Q(signal_shift_reg_10[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[25]),
        .Q(signal_shift_reg_10[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[26]),
        .Q(signal_shift_reg_10[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[27]),
        .Q(signal_shift_reg_10[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[28]),
        .Q(signal_shift_reg_10[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[29]),
        .Q(signal_shift_reg_10[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[2]),
        .Q(signal_shift_reg_10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[30]),
        .Q(signal_shift_reg_10[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[31]),
        .Q(signal_shift_reg_10[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[3]),
        .Q(signal_shift_reg_10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[4]),
        .Q(signal_shift_reg_10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[5]),
        .Q(signal_shift_reg_10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[6]),
        .Q(signal_shift_reg_10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[7]),
        .Q(signal_shift_reg_10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[8]),
        .Q(signal_shift_reg_10[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_10_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_9_load_reg_1208[9]),
        .Q(signal_shift_reg_10[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[0]),
        .Q(signal_shift_reg_11_load_reg_1224[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[10]),
        .Q(signal_shift_reg_11_load_reg_1224[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[11]),
        .Q(signal_shift_reg_11_load_reg_1224[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[12]),
        .Q(signal_shift_reg_11_load_reg_1224[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[13]),
        .Q(signal_shift_reg_11_load_reg_1224[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[14]),
        .Q(signal_shift_reg_11_load_reg_1224[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[15]),
        .Q(signal_shift_reg_11_load_reg_1224[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[16]),
        .Q(signal_shift_reg_11_load_reg_1224[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[17]),
        .Q(signal_shift_reg_11_load_reg_1224[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[18]),
        .Q(signal_shift_reg_11_load_reg_1224[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[19]),
        .Q(signal_shift_reg_11_load_reg_1224[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[1]),
        .Q(signal_shift_reg_11_load_reg_1224[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[20]),
        .Q(signal_shift_reg_11_load_reg_1224[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[21]),
        .Q(signal_shift_reg_11_load_reg_1224[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[22]),
        .Q(signal_shift_reg_11_load_reg_1224[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[23]),
        .Q(signal_shift_reg_11_load_reg_1224[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[24]),
        .Q(signal_shift_reg_11_load_reg_1224[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[25]),
        .Q(signal_shift_reg_11_load_reg_1224[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[26]),
        .Q(signal_shift_reg_11_load_reg_1224[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[27]),
        .Q(signal_shift_reg_11_load_reg_1224[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[28]),
        .Q(signal_shift_reg_11_load_reg_1224[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[29]),
        .Q(signal_shift_reg_11_load_reg_1224[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[2]),
        .Q(signal_shift_reg_11_load_reg_1224[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[30]),
        .Q(signal_shift_reg_11_load_reg_1224[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[31]),
        .Q(signal_shift_reg_11_load_reg_1224[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[3]),
        .Q(signal_shift_reg_11_load_reg_1224[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[4]),
        .Q(signal_shift_reg_11_load_reg_1224[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[5]),
        .Q(signal_shift_reg_11_load_reg_1224[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[6]),
        .Q(signal_shift_reg_11_load_reg_1224[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[7]),
        .Q(signal_shift_reg_11_load_reg_1224[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[8]),
        .Q(signal_shift_reg_11_load_reg_1224[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_11_load_reg_1224_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(signal_shift_reg_11[9]),
        .Q(signal_shift_reg_11_load_reg_1224[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[0]),
        .Q(signal_shift_reg_11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[10]),
        .Q(signal_shift_reg_11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[11]),
        .Q(signal_shift_reg_11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[12]),
        .Q(signal_shift_reg_11[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[13]),
        .Q(signal_shift_reg_11[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[14]),
        .Q(signal_shift_reg_11[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[15]),
        .Q(signal_shift_reg_11[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[16]),
        .Q(signal_shift_reg_11[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[17]),
        .Q(signal_shift_reg_11[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[18]),
        .Q(signal_shift_reg_11[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[19]),
        .Q(signal_shift_reg_11[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[1]),
        .Q(signal_shift_reg_11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[20]),
        .Q(signal_shift_reg_11[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[21]),
        .Q(signal_shift_reg_11[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[22]),
        .Q(signal_shift_reg_11[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[23]),
        .Q(signal_shift_reg_11[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[24]),
        .Q(signal_shift_reg_11[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[25]),
        .Q(signal_shift_reg_11[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[26]),
        .Q(signal_shift_reg_11[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[27]),
        .Q(signal_shift_reg_11[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[28]),
        .Q(signal_shift_reg_11[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[29]),
        .Q(signal_shift_reg_11[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[2]),
        .Q(signal_shift_reg_11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[30]),
        .Q(signal_shift_reg_11[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[31]),
        .Q(signal_shift_reg_11[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[3]),
        .Q(signal_shift_reg_11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[4]),
        .Q(signal_shift_reg_11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[5]),
        .Q(signal_shift_reg_11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[6]),
        .Q(signal_shift_reg_11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[7]),
        .Q(signal_shift_reg_11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[8]),
        .Q(signal_shift_reg_11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_11_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY13),
        .D(signal_shift_reg_10[9]),
        .Q(signal_shift_reg_11[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[0]),
        .Q(signal_shift_reg_12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[10]),
        .Q(signal_shift_reg_12[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[11]),
        .Q(signal_shift_reg_12[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[12]),
        .Q(signal_shift_reg_12[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[13]),
        .Q(signal_shift_reg_12[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[14]),
        .Q(signal_shift_reg_12[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[15]),
        .Q(signal_shift_reg_12[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[16]),
        .Q(signal_shift_reg_12[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[17]),
        .Q(signal_shift_reg_12[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[18]),
        .Q(signal_shift_reg_12[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[19]),
        .Q(signal_shift_reg_12[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[1]),
        .Q(signal_shift_reg_12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[20]),
        .Q(signal_shift_reg_12[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[21]),
        .Q(signal_shift_reg_12[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[22]),
        .Q(signal_shift_reg_12[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[23]),
        .Q(signal_shift_reg_12[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[24]),
        .Q(signal_shift_reg_12[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[25]),
        .Q(signal_shift_reg_12[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[26]),
        .Q(signal_shift_reg_12[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[27]),
        .Q(signal_shift_reg_12[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[28]),
        .Q(signal_shift_reg_12[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[29]),
        .Q(signal_shift_reg_12[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[2]),
        .Q(signal_shift_reg_12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[30]),
        .Q(signal_shift_reg_12[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[31]),
        .Q(signal_shift_reg_12[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[3]),
        .Q(signal_shift_reg_12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[4]),
        .Q(signal_shift_reg_12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[5]),
        .Q(signal_shift_reg_12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[6]),
        .Q(signal_shift_reg_12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[7]),
        .Q(signal_shift_reg_12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[8]),
        .Q(signal_shift_reg_12[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_12_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_11_load_reg_1224[9]),
        .Q(signal_shift_reg_12[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[0]),
        .Q(signal_shift_reg_13_load_reg_1235[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[10]),
        .Q(signal_shift_reg_13_load_reg_1235[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[11]),
        .Q(signal_shift_reg_13_load_reg_1235[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[12]),
        .Q(signal_shift_reg_13_load_reg_1235[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[13]),
        .Q(signal_shift_reg_13_load_reg_1235[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[14]),
        .Q(signal_shift_reg_13_load_reg_1235[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[15]),
        .Q(signal_shift_reg_13_load_reg_1235[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[16]),
        .Q(signal_shift_reg_13_load_reg_1235[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[17]),
        .Q(signal_shift_reg_13_load_reg_1235[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[18]),
        .Q(signal_shift_reg_13_load_reg_1235[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[19]),
        .Q(signal_shift_reg_13_load_reg_1235[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[1]),
        .Q(signal_shift_reg_13_load_reg_1235[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[20]),
        .Q(signal_shift_reg_13_load_reg_1235[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[21]),
        .Q(signal_shift_reg_13_load_reg_1235[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[22]),
        .Q(signal_shift_reg_13_load_reg_1235[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[23]),
        .Q(signal_shift_reg_13_load_reg_1235[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[24]),
        .Q(signal_shift_reg_13_load_reg_1235[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[25]),
        .Q(signal_shift_reg_13_load_reg_1235[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[26]),
        .Q(signal_shift_reg_13_load_reg_1235[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[27]),
        .Q(signal_shift_reg_13_load_reg_1235[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[28]),
        .Q(signal_shift_reg_13_load_reg_1235[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[29]),
        .Q(signal_shift_reg_13_load_reg_1235[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[2]),
        .Q(signal_shift_reg_13_load_reg_1235[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[30]),
        .Q(signal_shift_reg_13_load_reg_1235[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[31]),
        .Q(signal_shift_reg_13_load_reg_1235[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[3]),
        .Q(signal_shift_reg_13_load_reg_1235[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[4]),
        .Q(signal_shift_reg_13_load_reg_1235[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[5]),
        .Q(signal_shift_reg_13_load_reg_1235[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[6]),
        .Q(signal_shift_reg_13_load_reg_1235[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[7]),
        .Q(signal_shift_reg_13_load_reg_1235[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[8]),
        .Q(signal_shift_reg_13_load_reg_1235[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_13_load_reg_1235_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(signal_shift_reg_13[9]),
        .Q(signal_shift_reg_13_load_reg_1235[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[0]),
        .Q(signal_shift_reg_13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[10]),
        .Q(signal_shift_reg_13[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[11]),
        .Q(signal_shift_reg_13[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[12]),
        .Q(signal_shift_reg_13[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[13]),
        .Q(signal_shift_reg_13[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[14]),
        .Q(signal_shift_reg_13[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[15]),
        .Q(signal_shift_reg_13[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[16]),
        .Q(signal_shift_reg_13[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[17]),
        .Q(signal_shift_reg_13[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[18]),
        .Q(signal_shift_reg_13[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[19]),
        .Q(signal_shift_reg_13[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[1]),
        .Q(signal_shift_reg_13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[20]),
        .Q(signal_shift_reg_13[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[21]),
        .Q(signal_shift_reg_13[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[22]),
        .Q(signal_shift_reg_13[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[23]),
        .Q(signal_shift_reg_13[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[24]),
        .Q(signal_shift_reg_13[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[25]),
        .Q(signal_shift_reg_13[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[26]),
        .Q(signal_shift_reg_13[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[27]),
        .Q(signal_shift_reg_13[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[28]),
        .Q(signal_shift_reg_13[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[29]),
        .Q(signal_shift_reg_13[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[2]),
        .Q(signal_shift_reg_13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[30]),
        .Q(signal_shift_reg_13[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[31]),
        .Q(signal_shift_reg_13[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[3]),
        .Q(signal_shift_reg_13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[4]),
        .Q(signal_shift_reg_13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[5]),
        .Q(signal_shift_reg_13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[6]),
        .Q(signal_shift_reg_13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[7]),
        .Q(signal_shift_reg_13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[8]),
        .Q(signal_shift_reg_13[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_13_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY15),
        .D(signal_shift_reg_12[9]),
        .Q(signal_shift_reg_13[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[0]),
        .Q(signal_shift_reg_14_load_reg_1246[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[10]),
        .Q(signal_shift_reg_14_load_reg_1246[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[11]),
        .Q(signal_shift_reg_14_load_reg_1246[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[12]),
        .Q(signal_shift_reg_14_load_reg_1246[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[13]),
        .Q(signal_shift_reg_14_load_reg_1246[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[14]),
        .Q(signal_shift_reg_14_load_reg_1246[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[15]),
        .Q(signal_shift_reg_14_load_reg_1246[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[16]),
        .Q(signal_shift_reg_14_load_reg_1246[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[17]),
        .Q(signal_shift_reg_14_load_reg_1246[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[18]),
        .Q(signal_shift_reg_14_load_reg_1246[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[19]),
        .Q(signal_shift_reg_14_load_reg_1246[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[1]),
        .Q(signal_shift_reg_14_load_reg_1246[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[20]),
        .Q(signal_shift_reg_14_load_reg_1246[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[21]),
        .Q(signal_shift_reg_14_load_reg_1246[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[22]),
        .Q(signal_shift_reg_14_load_reg_1246[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[23]),
        .Q(signal_shift_reg_14_load_reg_1246[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[24]),
        .Q(signal_shift_reg_14_load_reg_1246[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[25]),
        .Q(signal_shift_reg_14_load_reg_1246[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[26]),
        .Q(signal_shift_reg_14_load_reg_1246[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[27]),
        .Q(signal_shift_reg_14_load_reg_1246[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[28]),
        .Q(signal_shift_reg_14_load_reg_1246[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[29]),
        .Q(signal_shift_reg_14_load_reg_1246[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[2]),
        .Q(signal_shift_reg_14_load_reg_1246[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[30]),
        .Q(signal_shift_reg_14_load_reg_1246[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[31]),
        .Q(signal_shift_reg_14_load_reg_1246[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[3]),
        .Q(signal_shift_reg_14_load_reg_1246[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[4]),
        .Q(signal_shift_reg_14_load_reg_1246[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[5]),
        .Q(signal_shift_reg_14_load_reg_1246[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[6]),
        .Q(signal_shift_reg_14_load_reg_1246[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[7]),
        .Q(signal_shift_reg_14_load_reg_1246[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[8]),
        .Q(signal_shift_reg_14_load_reg_1246[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_14_load_reg_1246_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(signal_shift_reg_14[9]),
        .Q(signal_shift_reg_14_load_reg_1246[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[0]),
        .Q(signal_shift_reg_14[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[10]),
        .Q(signal_shift_reg_14[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[11]),
        .Q(signal_shift_reg_14[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[12]),
        .Q(signal_shift_reg_14[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[13]),
        .Q(signal_shift_reg_14[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[14]),
        .Q(signal_shift_reg_14[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[15]),
        .Q(signal_shift_reg_14[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[16]),
        .Q(signal_shift_reg_14[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[17]),
        .Q(signal_shift_reg_14[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[18]),
        .Q(signal_shift_reg_14[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[19]),
        .Q(signal_shift_reg_14[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[1]),
        .Q(signal_shift_reg_14[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[20]),
        .Q(signal_shift_reg_14[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[21]),
        .Q(signal_shift_reg_14[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[22]),
        .Q(signal_shift_reg_14[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[23]),
        .Q(signal_shift_reg_14[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[24]),
        .Q(signal_shift_reg_14[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[25]),
        .Q(signal_shift_reg_14[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[26]),
        .Q(signal_shift_reg_14[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[27]),
        .Q(signal_shift_reg_14[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[28]),
        .Q(signal_shift_reg_14[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[29]),
        .Q(signal_shift_reg_14[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[2]),
        .Q(signal_shift_reg_14[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[30]),
        .Q(signal_shift_reg_14[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[31]),
        .Q(signal_shift_reg_14[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[3]),
        .Q(signal_shift_reg_14[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[4]),
        .Q(signal_shift_reg_14[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[5]),
        .Q(signal_shift_reg_14[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[6]),
        .Q(signal_shift_reg_14[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[7]),
        .Q(signal_shift_reg_14[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[8]),
        .Q(signal_shift_reg_14[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_14_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY16),
        .D(signal_shift_reg_13_load_reg_1235[9]),
        .Q(signal_shift_reg_14[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[0]),
        .Q(signal_shift_reg_15_load_reg_1257[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[10]),
        .Q(signal_shift_reg_15_load_reg_1257[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[11]),
        .Q(signal_shift_reg_15_load_reg_1257[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[12]),
        .Q(signal_shift_reg_15_load_reg_1257[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[13]),
        .Q(signal_shift_reg_15_load_reg_1257[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[14]),
        .Q(signal_shift_reg_15_load_reg_1257[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[15]),
        .Q(signal_shift_reg_15_load_reg_1257[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[16]),
        .Q(signal_shift_reg_15_load_reg_1257[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[17]),
        .Q(signal_shift_reg_15_load_reg_1257[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[18]),
        .Q(signal_shift_reg_15_load_reg_1257[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[19]),
        .Q(signal_shift_reg_15_load_reg_1257[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[1]),
        .Q(signal_shift_reg_15_load_reg_1257[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[20]),
        .Q(signal_shift_reg_15_load_reg_1257[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[21]),
        .Q(signal_shift_reg_15_load_reg_1257[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[22]),
        .Q(signal_shift_reg_15_load_reg_1257[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[23]),
        .Q(signal_shift_reg_15_load_reg_1257[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[24]),
        .Q(signal_shift_reg_15_load_reg_1257[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[25]),
        .Q(signal_shift_reg_15_load_reg_1257[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[26]),
        .Q(signal_shift_reg_15_load_reg_1257[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[27]),
        .Q(signal_shift_reg_15_load_reg_1257[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[28]),
        .Q(signal_shift_reg_15_load_reg_1257[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[29]),
        .Q(signal_shift_reg_15_load_reg_1257[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[2]),
        .Q(signal_shift_reg_15_load_reg_1257[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[30]),
        .Q(signal_shift_reg_15_load_reg_1257[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[31]),
        .Q(signal_shift_reg_15_load_reg_1257[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[3]),
        .Q(signal_shift_reg_15_load_reg_1257[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[4]),
        .Q(signal_shift_reg_15_load_reg_1257[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[5]),
        .Q(signal_shift_reg_15_load_reg_1257[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[6]),
        .Q(signal_shift_reg_15_load_reg_1257[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[7]),
        .Q(signal_shift_reg_15_load_reg_1257[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[8]),
        .Q(signal_shift_reg_15_load_reg_1257[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_15_load_reg_1257_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(signal_shift_reg_15[9]),
        .Q(signal_shift_reg_15_load_reg_1257[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[0]),
        .Q(signal_shift_reg_15[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[10]),
        .Q(signal_shift_reg_15[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[11]),
        .Q(signal_shift_reg_15[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[12]),
        .Q(signal_shift_reg_15[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[13]),
        .Q(signal_shift_reg_15[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[14]),
        .Q(signal_shift_reg_15[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[15]),
        .Q(signal_shift_reg_15[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[16]),
        .Q(signal_shift_reg_15[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[17]),
        .Q(signal_shift_reg_15[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[18]),
        .Q(signal_shift_reg_15[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[19]),
        .Q(signal_shift_reg_15[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[1]),
        .Q(signal_shift_reg_15[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[20]),
        .Q(signal_shift_reg_15[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[21]),
        .Q(signal_shift_reg_15[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[22]),
        .Q(signal_shift_reg_15[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[23]),
        .Q(signal_shift_reg_15[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[24]),
        .Q(signal_shift_reg_15[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[25]),
        .Q(signal_shift_reg_15[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[26]),
        .Q(signal_shift_reg_15[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[27]),
        .Q(signal_shift_reg_15[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[28]),
        .Q(signal_shift_reg_15[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[29]),
        .Q(signal_shift_reg_15[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[2]),
        .Q(signal_shift_reg_15[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[30]),
        .Q(signal_shift_reg_15[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[31]),
        .Q(signal_shift_reg_15[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[3]),
        .Q(signal_shift_reg_15[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[4]),
        .Q(signal_shift_reg_15[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[5]),
        .Q(signal_shift_reg_15[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[6]),
        .Q(signal_shift_reg_15[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[7]),
        .Q(signal_shift_reg_15[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[8]),
        .Q(signal_shift_reg_15[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_15_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY17),
        .D(signal_shift_reg_14_load_reg_1246[9]),
        .Q(signal_shift_reg_15[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[0]),
        .Q(signal_shift_reg_16[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[10]),
        .Q(signal_shift_reg_16[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[11]),
        .Q(signal_shift_reg_16[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[12]),
        .Q(signal_shift_reg_16[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[13]),
        .Q(signal_shift_reg_16[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[14]),
        .Q(signal_shift_reg_16[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[15]),
        .Q(signal_shift_reg_16[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[16]),
        .Q(signal_shift_reg_16[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[17]),
        .Q(signal_shift_reg_16[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[18]),
        .Q(signal_shift_reg_16[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[19]),
        .Q(signal_shift_reg_16[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[1]),
        .Q(signal_shift_reg_16[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[20]),
        .Q(signal_shift_reg_16[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[21]),
        .Q(signal_shift_reg_16[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[22]),
        .Q(signal_shift_reg_16[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[23]),
        .Q(signal_shift_reg_16[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[24]),
        .Q(signal_shift_reg_16[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[25]),
        .Q(signal_shift_reg_16[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[26]),
        .Q(signal_shift_reg_16[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[27]),
        .Q(signal_shift_reg_16[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[28]),
        .Q(signal_shift_reg_16[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[29]),
        .Q(signal_shift_reg_16[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[2]),
        .Q(signal_shift_reg_16[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[30]),
        .Q(signal_shift_reg_16[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[31]),
        .Q(signal_shift_reg_16[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[3]),
        .Q(signal_shift_reg_16[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[4]),
        .Q(signal_shift_reg_16[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[5]),
        .Q(signal_shift_reg_16[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[6]),
        .Q(signal_shift_reg_16[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[7]),
        .Q(signal_shift_reg_16[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[8]),
        .Q(signal_shift_reg_16[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_16_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_15_load_reg_1257[9]),
        .Q(signal_shift_reg_16[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[0]),
        .Q(signal_shift_reg_17_load_reg_1268[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[10]),
        .Q(signal_shift_reg_17_load_reg_1268[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[11]),
        .Q(signal_shift_reg_17_load_reg_1268[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[12]),
        .Q(signal_shift_reg_17_load_reg_1268[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[13]),
        .Q(signal_shift_reg_17_load_reg_1268[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[14]),
        .Q(signal_shift_reg_17_load_reg_1268[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[15]),
        .Q(signal_shift_reg_17_load_reg_1268[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[16]),
        .Q(signal_shift_reg_17_load_reg_1268[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[17]),
        .Q(signal_shift_reg_17_load_reg_1268[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[18]),
        .Q(signal_shift_reg_17_load_reg_1268[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[19]),
        .Q(signal_shift_reg_17_load_reg_1268[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[1]),
        .Q(signal_shift_reg_17_load_reg_1268[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[20]),
        .Q(signal_shift_reg_17_load_reg_1268[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[21]),
        .Q(signal_shift_reg_17_load_reg_1268[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[22]),
        .Q(signal_shift_reg_17_load_reg_1268[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[23]),
        .Q(signal_shift_reg_17_load_reg_1268[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[24]),
        .Q(signal_shift_reg_17_load_reg_1268[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[25]),
        .Q(signal_shift_reg_17_load_reg_1268[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[26]),
        .Q(signal_shift_reg_17_load_reg_1268[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[27]),
        .Q(signal_shift_reg_17_load_reg_1268[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[28]),
        .Q(signal_shift_reg_17_load_reg_1268[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[29]),
        .Q(signal_shift_reg_17_load_reg_1268[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[2]),
        .Q(signal_shift_reg_17_load_reg_1268[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[30]),
        .Q(signal_shift_reg_17_load_reg_1268[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[31]),
        .Q(signal_shift_reg_17_load_reg_1268[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[3]),
        .Q(signal_shift_reg_17_load_reg_1268[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[4]),
        .Q(signal_shift_reg_17_load_reg_1268[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[5]),
        .Q(signal_shift_reg_17_load_reg_1268[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[6]),
        .Q(signal_shift_reg_17_load_reg_1268[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[7]),
        .Q(signal_shift_reg_17_load_reg_1268[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[8]),
        .Q(signal_shift_reg_17_load_reg_1268[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_17_load_reg_1268_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(signal_shift_reg_17[9]),
        .Q(signal_shift_reg_17_load_reg_1268[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[0]),
        .Q(signal_shift_reg_17[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[10]),
        .Q(signal_shift_reg_17[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[11]),
        .Q(signal_shift_reg_17[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[12]),
        .Q(signal_shift_reg_17[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[13]),
        .Q(signal_shift_reg_17[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[14]),
        .Q(signal_shift_reg_17[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[15]),
        .Q(signal_shift_reg_17[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[16]),
        .Q(signal_shift_reg_17[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[17]),
        .Q(signal_shift_reg_17[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[18]),
        .Q(signal_shift_reg_17[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[19]),
        .Q(signal_shift_reg_17[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[1]),
        .Q(signal_shift_reg_17[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[20]),
        .Q(signal_shift_reg_17[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[21]),
        .Q(signal_shift_reg_17[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[22]),
        .Q(signal_shift_reg_17[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[23]),
        .Q(signal_shift_reg_17[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[24]),
        .Q(signal_shift_reg_17[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[25]),
        .Q(signal_shift_reg_17[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[26]),
        .Q(signal_shift_reg_17[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[27]),
        .Q(signal_shift_reg_17[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[28]),
        .Q(signal_shift_reg_17[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[29]),
        .Q(signal_shift_reg_17[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[2]),
        .Q(signal_shift_reg_17[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[30]),
        .Q(signal_shift_reg_17[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[31]),
        .Q(signal_shift_reg_17[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[3]),
        .Q(signal_shift_reg_17[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[4]),
        .Q(signal_shift_reg_17[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[5]),
        .Q(signal_shift_reg_17[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[6]),
        .Q(signal_shift_reg_17[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[7]),
        .Q(signal_shift_reg_17[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[8]),
        .Q(signal_shift_reg_17[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_17_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY19),
        .D(signal_shift_reg_16[9]),
        .Q(signal_shift_reg_17[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[0]),
        .Q(signal_shift_reg_18_load_reg_1279[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[10]),
        .Q(signal_shift_reg_18_load_reg_1279[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[11]),
        .Q(signal_shift_reg_18_load_reg_1279[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[12]),
        .Q(signal_shift_reg_18_load_reg_1279[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[13]),
        .Q(signal_shift_reg_18_load_reg_1279[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[14]),
        .Q(signal_shift_reg_18_load_reg_1279[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[15]),
        .Q(signal_shift_reg_18_load_reg_1279[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[16]),
        .Q(signal_shift_reg_18_load_reg_1279[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[17]),
        .Q(signal_shift_reg_18_load_reg_1279[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[18]),
        .Q(signal_shift_reg_18_load_reg_1279[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[19]),
        .Q(signal_shift_reg_18_load_reg_1279[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[1]),
        .Q(signal_shift_reg_18_load_reg_1279[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[20]),
        .Q(signal_shift_reg_18_load_reg_1279[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[21]),
        .Q(signal_shift_reg_18_load_reg_1279[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[22]),
        .Q(signal_shift_reg_18_load_reg_1279[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[23]),
        .Q(signal_shift_reg_18_load_reg_1279[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[24]),
        .Q(signal_shift_reg_18_load_reg_1279[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[25]),
        .Q(signal_shift_reg_18_load_reg_1279[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[26]),
        .Q(signal_shift_reg_18_load_reg_1279[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[27]),
        .Q(signal_shift_reg_18_load_reg_1279[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[28]),
        .Q(signal_shift_reg_18_load_reg_1279[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[29]),
        .Q(signal_shift_reg_18_load_reg_1279[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[2]),
        .Q(signal_shift_reg_18_load_reg_1279[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[30]),
        .Q(signal_shift_reg_18_load_reg_1279[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[31]),
        .Q(signal_shift_reg_18_load_reg_1279[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[3]),
        .Q(signal_shift_reg_18_load_reg_1279[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[4]),
        .Q(signal_shift_reg_18_load_reg_1279[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[5]),
        .Q(signal_shift_reg_18_load_reg_1279[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[6]),
        .Q(signal_shift_reg_18_load_reg_1279[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[7]),
        .Q(signal_shift_reg_18_load_reg_1279[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[8]),
        .Q(signal_shift_reg_18_load_reg_1279[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_18_load_reg_1279_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(signal_shift_reg_18[9]),
        .Q(signal_shift_reg_18_load_reg_1279[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[0]),
        .Q(signal_shift_reg_18[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[10]),
        .Q(signal_shift_reg_18[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[11]),
        .Q(signal_shift_reg_18[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[12]),
        .Q(signal_shift_reg_18[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[13]),
        .Q(signal_shift_reg_18[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[14]),
        .Q(signal_shift_reg_18[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[15]),
        .Q(signal_shift_reg_18[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[16]),
        .Q(signal_shift_reg_18[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[17]),
        .Q(signal_shift_reg_18[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[18]),
        .Q(signal_shift_reg_18[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[19]),
        .Q(signal_shift_reg_18[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[1]),
        .Q(signal_shift_reg_18[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[20]),
        .Q(signal_shift_reg_18[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[21]),
        .Q(signal_shift_reg_18[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[22]),
        .Q(signal_shift_reg_18[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[23]),
        .Q(signal_shift_reg_18[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[24]),
        .Q(signal_shift_reg_18[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[25]),
        .Q(signal_shift_reg_18[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[26]),
        .Q(signal_shift_reg_18[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[27]),
        .Q(signal_shift_reg_18[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[28]),
        .Q(signal_shift_reg_18[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[29]),
        .Q(signal_shift_reg_18[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[2]),
        .Q(signal_shift_reg_18[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[30]),
        .Q(signal_shift_reg_18[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[31]),
        .Q(signal_shift_reg_18[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[3]),
        .Q(signal_shift_reg_18[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[4]),
        .Q(signal_shift_reg_18[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[5]),
        .Q(signal_shift_reg_18[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[6]),
        .Q(signal_shift_reg_18[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[7]),
        .Q(signal_shift_reg_18[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[8]),
        .Q(signal_shift_reg_18[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_18_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY20),
        .D(signal_shift_reg_17_load_reg_1268[9]),
        .Q(signal_shift_reg_18[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[0]),
        .Q(signal_shift_reg_19_load_reg_1295[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[10]),
        .Q(signal_shift_reg_19_load_reg_1295[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[11]),
        .Q(signal_shift_reg_19_load_reg_1295[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[12]),
        .Q(signal_shift_reg_19_load_reg_1295[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[13]),
        .Q(signal_shift_reg_19_load_reg_1295[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[14]),
        .Q(signal_shift_reg_19_load_reg_1295[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[15]),
        .Q(signal_shift_reg_19_load_reg_1295[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[16]),
        .Q(signal_shift_reg_19_load_reg_1295[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[17]),
        .Q(signal_shift_reg_19_load_reg_1295[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[18]),
        .Q(signal_shift_reg_19_load_reg_1295[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[19]),
        .Q(signal_shift_reg_19_load_reg_1295[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[1]),
        .Q(signal_shift_reg_19_load_reg_1295[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[20]),
        .Q(signal_shift_reg_19_load_reg_1295[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[21]),
        .Q(signal_shift_reg_19_load_reg_1295[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[22]),
        .Q(signal_shift_reg_19_load_reg_1295[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[23]),
        .Q(signal_shift_reg_19_load_reg_1295[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[24]),
        .Q(signal_shift_reg_19_load_reg_1295[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[25]),
        .Q(signal_shift_reg_19_load_reg_1295[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[26]),
        .Q(signal_shift_reg_19_load_reg_1295[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[27]),
        .Q(signal_shift_reg_19_load_reg_1295[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[28]),
        .Q(signal_shift_reg_19_load_reg_1295[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[29]),
        .Q(signal_shift_reg_19_load_reg_1295[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[2]),
        .Q(signal_shift_reg_19_load_reg_1295[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[30]),
        .Q(signal_shift_reg_19_load_reg_1295[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[31]),
        .Q(signal_shift_reg_19_load_reg_1295[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[3]),
        .Q(signal_shift_reg_19_load_reg_1295[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[4]),
        .Q(signal_shift_reg_19_load_reg_1295[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[5]),
        .Q(signal_shift_reg_19_load_reg_1295[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[6]),
        .Q(signal_shift_reg_19_load_reg_1295[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[7]),
        .Q(signal_shift_reg_19_load_reg_1295[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[8]),
        .Q(signal_shift_reg_19_load_reg_1295[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_19_load_reg_1295_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(signal_shift_reg_19[9]),
        .Q(signal_shift_reg_19_load_reg_1295[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[0]),
        .Q(signal_shift_reg_19[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[10]),
        .Q(signal_shift_reg_19[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[11]),
        .Q(signal_shift_reg_19[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[12]),
        .Q(signal_shift_reg_19[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[13]),
        .Q(signal_shift_reg_19[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[14]),
        .Q(signal_shift_reg_19[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[15]),
        .Q(signal_shift_reg_19[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[16]),
        .Q(signal_shift_reg_19[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[17]),
        .Q(signal_shift_reg_19[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[18]),
        .Q(signal_shift_reg_19[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[19]),
        .Q(signal_shift_reg_19[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[1]),
        .Q(signal_shift_reg_19[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[20]),
        .Q(signal_shift_reg_19[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[21]),
        .Q(signal_shift_reg_19[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[22]),
        .Q(signal_shift_reg_19[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[23]),
        .Q(signal_shift_reg_19[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[24]),
        .Q(signal_shift_reg_19[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[25]),
        .Q(signal_shift_reg_19[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[26]),
        .Q(signal_shift_reg_19[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[27]),
        .Q(signal_shift_reg_19[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[28]),
        .Q(signal_shift_reg_19[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[29]),
        .Q(signal_shift_reg_19[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[2]),
        .Q(signal_shift_reg_19[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[30]),
        .Q(signal_shift_reg_19[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[31]),
        .Q(signal_shift_reg_19[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[3]),
        .Q(signal_shift_reg_19[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[4]),
        .Q(signal_shift_reg_19[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[5]),
        .Q(signal_shift_reg_19[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[6]),
        .Q(signal_shift_reg_19[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[7]),
        .Q(signal_shift_reg_19[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[8]),
        .Q(signal_shift_reg_19[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_19_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY21),
        .D(signal_shift_reg_18_load_reg_1279[9]),
        .Q(signal_shift_reg_19[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[0]),
        .Q(signal_shift_reg_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[10]),
        .Q(signal_shift_reg_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[11]),
        .Q(signal_shift_reg_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[12]),
        .Q(signal_shift_reg_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[13]),
        .Q(signal_shift_reg_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[14]),
        .Q(signal_shift_reg_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[15]),
        .Q(signal_shift_reg_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[16]),
        .Q(signal_shift_reg_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[17]),
        .Q(signal_shift_reg_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[18]),
        .Q(signal_shift_reg_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[19]),
        .Q(signal_shift_reg_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[1]),
        .Q(signal_shift_reg_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[20]),
        .Q(signal_shift_reg_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[21]),
        .Q(signal_shift_reg_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[22]),
        .Q(signal_shift_reg_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[23]),
        .Q(signal_shift_reg_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[24]),
        .Q(signal_shift_reg_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[25]),
        .Q(signal_shift_reg_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[26]),
        .Q(signal_shift_reg_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[27]),
        .Q(signal_shift_reg_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[28]),
        .Q(signal_shift_reg_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[29]),
        .Q(signal_shift_reg_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[2]),
        .Q(signal_shift_reg_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[30]),
        .Q(signal_shift_reg_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[31]),
        .Q(signal_shift_reg_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[3]),
        .Q(signal_shift_reg_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[4]),
        .Q(signal_shift_reg_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[5]),
        .Q(signal_shift_reg_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[6]),
        .Q(signal_shift_reg_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[7]),
        .Q(signal_shift_reg_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[8]),
        .Q(signal_shift_reg_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_1_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_0[9]),
        .Q(signal_shift_reg_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[0]),
        .Q(signal_shift_reg_20[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[10]),
        .Q(signal_shift_reg_20[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[11]),
        .Q(signal_shift_reg_20[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[12]),
        .Q(signal_shift_reg_20[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[13]),
        .Q(signal_shift_reg_20[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[14]),
        .Q(signal_shift_reg_20[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[15]),
        .Q(signal_shift_reg_20[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[16]),
        .Q(signal_shift_reg_20[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[17]),
        .Q(signal_shift_reg_20[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[18]),
        .Q(signal_shift_reg_20[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[19]),
        .Q(signal_shift_reg_20[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[1]),
        .Q(signal_shift_reg_20[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[20]),
        .Q(signal_shift_reg_20[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[21]),
        .Q(signal_shift_reg_20[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[22]),
        .Q(signal_shift_reg_20[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[23]),
        .Q(signal_shift_reg_20[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[24]),
        .Q(signal_shift_reg_20[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[25]),
        .Q(signal_shift_reg_20[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[26]),
        .Q(signal_shift_reg_20[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[27]),
        .Q(signal_shift_reg_20[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[28]),
        .Q(signal_shift_reg_20[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[29]),
        .Q(signal_shift_reg_20[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[2]),
        .Q(signal_shift_reg_20[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[30]),
        .Q(signal_shift_reg_20[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[31]),
        .Q(signal_shift_reg_20[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[3]),
        .Q(signal_shift_reg_20[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[4]),
        .Q(signal_shift_reg_20[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[5]),
        .Q(signal_shift_reg_20[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[6]),
        .Q(signal_shift_reg_20[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[7]),
        .Q(signal_shift_reg_20[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[8]),
        .Q(signal_shift_reg_20[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_20_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_19_load_reg_1295[9]),
        .Q(signal_shift_reg_20[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[0]),
        .Q(signal_shift_reg_21_load_reg_1306[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[10]),
        .Q(signal_shift_reg_21_load_reg_1306[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[11]),
        .Q(signal_shift_reg_21_load_reg_1306[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[12]),
        .Q(signal_shift_reg_21_load_reg_1306[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[13]),
        .Q(signal_shift_reg_21_load_reg_1306[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[14]),
        .Q(signal_shift_reg_21_load_reg_1306[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[15]),
        .Q(signal_shift_reg_21_load_reg_1306[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[16]),
        .Q(signal_shift_reg_21_load_reg_1306[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[17]),
        .Q(signal_shift_reg_21_load_reg_1306[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[18]),
        .Q(signal_shift_reg_21_load_reg_1306[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[19]),
        .Q(signal_shift_reg_21_load_reg_1306[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[1]),
        .Q(signal_shift_reg_21_load_reg_1306[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[20]),
        .Q(signal_shift_reg_21_load_reg_1306[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[21]),
        .Q(signal_shift_reg_21_load_reg_1306[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[22]),
        .Q(signal_shift_reg_21_load_reg_1306[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[23]),
        .Q(signal_shift_reg_21_load_reg_1306[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[24]),
        .Q(signal_shift_reg_21_load_reg_1306[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[25]),
        .Q(signal_shift_reg_21_load_reg_1306[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[26]),
        .Q(signal_shift_reg_21_load_reg_1306[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[27]),
        .Q(signal_shift_reg_21_load_reg_1306[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[28]),
        .Q(signal_shift_reg_21_load_reg_1306[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[29]),
        .Q(signal_shift_reg_21_load_reg_1306[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[2]),
        .Q(signal_shift_reg_21_load_reg_1306[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[30]),
        .Q(signal_shift_reg_21_load_reg_1306[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[31]),
        .Q(signal_shift_reg_21_load_reg_1306[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[3]),
        .Q(signal_shift_reg_21_load_reg_1306[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[4]),
        .Q(signal_shift_reg_21_load_reg_1306[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[5]),
        .Q(signal_shift_reg_21_load_reg_1306[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[6]),
        .Q(signal_shift_reg_21_load_reg_1306[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[7]),
        .Q(signal_shift_reg_21_load_reg_1306[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[8]),
        .Q(signal_shift_reg_21_load_reg_1306[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_21_load_reg_1306_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(signal_shift_reg_21[9]),
        .Q(signal_shift_reg_21_load_reg_1306[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[0]),
        .Q(signal_shift_reg_21[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[10]),
        .Q(signal_shift_reg_21[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[11]),
        .Q(signal_shift_reg_21[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[12]),
        .Q(signal_shift_reg_21[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[13]),
        .Q(signal_shift_reg_21[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[14]),
        .Q(signal_shift_reg_21[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[15]),
        .Q(signal_shift_reg_21[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[16]),
        .Q(signal_shift_reg_21[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[17]),
        .Q(signal_shift_reg_21[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[18]),
        .Q(signal_shift_reg_21[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[19]),
        .Q(signal_shift_reg_21[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[1]),
        .Q(signal_shift_reg_21[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[20]),
        .Q(signal_shift_reg_21[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[21]),
        .Q(signal_shift_reg_21[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[22]),
        .Q(signal_shift_reg_21[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[23]),
        .Q(signal_shift_reg_21[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[24]),
        .Q(signal_shift_reg_21[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[25]),
        .Q(signal_shift_reg_21[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[26]),
        .Q(signal_shift_reg_21[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[27]),
        .Q(signal_shift_reg_21[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[28]),
        .Q(signal_shift_reg_21[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[29]),
        .Q(signal_shift_reg_21[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[2]),
        .Q(signal_shift_reg_21[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[30]),
        .Q(signal_shift_reg_21[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[31]),
        .Q(signal_shift_reg_21[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[3]),
        .Q(signal_shift_reg_21[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[4]),
        .Q(signal_shift_reg_21[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[5]),
        .Q(signal_shift_reg_21[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[6]),
        .Q(signal_shift_reg_21[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[7]),
        .Q(signal_shift_reg_21[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[8]),
        .Q(signal_shift_reg_21[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_21_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY23),
        .D(signal_shift_reg_20[9]),
        .Q(signal_shift_reg_21[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[0]),
        .Q(signal_shift_reg_22_load_reg_1317[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[10]),
        .Q(signal_shift_reg_22_load_reg_1317[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[11]),
        .Q(signal_shift_reg_22_load_reg_1317[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[12]),
        .Q(signal_shift_reg_22_load_reg_1317[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[13]),
        .Q(signal_shift_reg_22_load_reg_1317[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[14]),
        .Q(signal_shift_reg_22_load_reg_1317[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[15]),
        .Q(signal_shift_reg_22_load_reg_1317[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[16]),
        .Q(signal_shift_reg_22_load_reg_1317[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[17]),
        .Q(signal_shift_reg_22_load_reg_1317[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[18]),
        .Q(signal_shift_reg_22_load_reg_1317[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[19]),
        .Q(signal_shift_reg_22_load_reg_1317[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[1]),
        .Q(signal_shift_reg_22_load_reg_1317[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[20]),
        .Q(signal_shift_reg_22_load_reg_1317[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[21]),
        .Q(signal_shift_reg_22_load_reg_1317[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[22]),
        .Q(signal_shift_reg_22_load_reg_1317[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[23]),
        .Q(signal_shift_reg_22_load_reg_1317[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[24]),
        .Q(signal_shift_reg_22_load_reg_1317[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[25]),
        .Q(signal_shift_reg_22_load_reg_1317[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[26]),
        .Q(signal_shift_reg_22_load_reg_1317[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[27]),
        .Q(signal_shift_reg_22_load_reg_1317[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[28]),
        .Q(signal_shift_reg_22_load_reg_1317[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[29]),
        .Q(signal_shift_reg_22_load_reg_1317[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[2]),
        .Q(signal_shift_reg_22_load_reg_1317[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[30]),
        .Q(signal_shift_reg_22_load_reg_1317[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[31]),
        .Q(signal_shift_reg_22_load_reg_1317[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[3]),
        .Q(signal_shift_reg_22_load_reg_1317[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[4]),
        .Q(signal_shift_reg_22_load_reg_1317[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[5]),
        .Q(signal_shift_reg_22_load_reg_1317[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[6]),
        .Q(signal_shift_reg_22_load_reg_1317[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[7]),
        .Q(signal_shift_reg_22_load_reg_1317[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[8]),
        .Q(signal_shift_reg_22_load_reg_1317[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_22_load_reg_1317_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(signal_shift_reg_22[9]),
        .Q(signal_shift_reg_22_load_reg_1317[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[0]),
        .Q(signal_shift_reg_22[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[10]),
        .Q(signal_shift_reg_22[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[11]),
        .Q(signal_shift_reg_22[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[12]),
        .Q(signal_shift_reg_22[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[13]),
        .Q(signal_shift_reg_22[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[14]),
        .Q(signal_shift_reg_22[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[15]),
        .Q(signal_shift_reg_22[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[16]),
        .Q(signal_shift_reg_22[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[17]),
        .Q(signal_shift_reg_22[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[18]),
        .Q(signal_shift_reg_22[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[19]),
        .Q(signal_shift_reg_22[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[1]),
        .Q(signal_shift_reg_22[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[20]),
        .Q(signal_shift_reg_22[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[21]),
        .Q(signal_shift_reg_22[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[22]),
        .Q(signal_shift_reg_22[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[23]),
        .Q(signal_shift_reg_22[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[24]),
        .Q(signal_shift_reg_22[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[25]),
        .Q(signal_shift_reg_22[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[26]),
        .Q(signal_shift_reg_22[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[27]),
        .Q(signal_shift_reg_22[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[28]),
        .Q(signal_shift_reg_22[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[29]),
        .Q(signal_shift_reg_22[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[2]),
        .Q(signal_shift_reg_22[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[30]),
        .Q(signal_shift_reg_22[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[31]),
        .Q(signal_shift_reg_22[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[3]),
        .Q(signal_shift_reg_22[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[4]),
        .Q(signal_shift_reg_22[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[5]),
        .Q(signal_shift_reg_22[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[6]),
        .Q(signal_shift_reg_22[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[7]),
        .Q(signal_shift_reg_22[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[8]),
        .Q(signal_shift_reg_22[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY24),
        .D(signal_shift_reg_21_load_reg_1306[9]),
        .Q(signal_shift_reg_22[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[0]),
        .Q(signal_shift_reg_23_load_reg_1328[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[10]),
        .Q(signal_shift_reg_23_load_reg_1328[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[11]),
        .Q(signal_shift_reg_23_load_reg_1328[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[12]),
        .Q(signal_shift_reg_23_load_reg_1328[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[13]),
        .Q(signal_shift_reg_23_load_reg_1328[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[14]),
        .Q(signal_shift_reg_23_load_reg_1328[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[15]),
        .Q(signal_shift_reg_23_load_reg_1328[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[16]),
        .Q(signal_shift_reg_23_load_reg_1328[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[17]),
        .Q(signal_shift_reg_23_load_reg_1328[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[18]),
        .Q(signal_shift_reg_23_load_reg_1328[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[19]),
        .Q(signal_shift_reg_23_load_reg_1328[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[1]),
        .Q(signal_shift_reg_23_load_reg_1328[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[20]),
        .Q(signal_shift_reg_23_load_reg_1328[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[21]),
        .Q(signal_shift_reg_23_load_reg_1328[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[22]),
        .Q(signal_shift_reg_23_load_reg_1328[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[23]),
        .Q(signal_shift_reg_23_load_reg_1328[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[24]),
        .Q(signal_shift_reg_23_load_reg_1328[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[25]),
        .Q(signal_shift_reg_23_load_reg_1328[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[26]),
        .Q(signal_shift_reg_23_load_reg_1328[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[27]),
        .Q(signal_shift_reg_23_load_reg_1328[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[28]),
        .Q(signal_shift_reg_23_load_reg_1328[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[29]),
        .Q(signal_shift_reg_23_load_reg_1328[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[2]),
        .Q(signal_shift_reg_23_load_reg_1328[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[30]),
        .Q(signal_shift_reg_23_load_reg_1328[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[31]),
        .Q(signal_shift_reg_23_load_reg_1328[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[3]),
        .Q(signal_shift_reg_23_load_reg_1328[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[4]),
        .Q(signal_shift_reg_23_load_reg_1328[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[5]),
        .Q(signal_shift_reg_23_load_reg_1328[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[6]),
        .Q(signal_shift_reg_23_load_reg_1328[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[7]),
        .Q(signal_shift_reg_23_load_reg_1328[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[8]),
        .Q(signal_shift_reg_23_load_reg_1328[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_23_load_reg_1328_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(signal_shift_reg_23[9]),
        .Q(signal_shift_reg_23_load_reg_1328[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[0]),
        .Q(signal_shift_reg_23[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[10]),
        .Q(signal_shift_reg_23[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[11]),
        .Q(signal_shift_reg_23[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[12]),
        .Q(signal_shift_reg_23[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[13]),
        .Q(signal_shift_reg_23[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[14]),
        .Q(signal_shift_reg_23[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[15]),
        .Q(signal_shift_reg_23[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[16]),
        .Q(signal_shift_reg_23[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[17]),
        .Q(signal_shift_reg_23[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[18]),
        .Q(signal_shift_reg_23[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[19]),
        .Q(signal_shift_reg_23[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[1]),
        .Q(signal_shift_reg_23[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[20]),
        .Q(signal_shift_reg_23[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[21]),
        .Q(signal_shift_reg_23[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[22]),
        .Q(signal_shift_reg_23[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[23]),
        .Q(signal_shift_reg_23[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[24]),
        .Q(signal_shift_reg_23[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[25]),
        .Q(signal_shift_reg_23[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[26]),
        .Q(signal_shift_reg_23[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[27]),
        .Q(signal_shift_reg_23[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[28]),
        .Q(signal_shift_reg_23[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[29]),
        .Q(signal_shift_reg_23[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[2]),
        .Q(signal_shift_reg_23[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[30]),
        .Q(signal_shift_reg_23[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[31]),
        .Q(signal_shift_reg_23[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[3]),
        .Q(signal_shift_reg_23[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[4]),
        .Q(signal_shift_reg_23[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[5]),
        .Q(signal_shift_reg_23[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[6]),
        .Q(signal_shift_reg_23[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[7]),
        .Q(signal_shift_reg_23[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[8]),
        .Q(signal_shift_reg_23[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_23_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY25),
        .D(signal_shift_reg_22_load_reg_1317[9]),
        .Q(signal_shift_reg_23[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[0]),
        .Q(signal_shift_reg_24[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[10]),
        .Q(signal_shift_reg_24[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[11]),
        .Q(signal_shift_reg_24[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[12]),
        .Q(signal_shift_reg_24[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[13]),
        .Q(signal_shift_reg_24[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[14]),
        .Q(signal_shift_reg_24[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[15]),
        .Q(signal_shift_reg_24[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[16]),
        .Q(signal_shift_reg_24[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[17]),
        .Q(signal_shift_reg_24[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[18]),
        .Q(signal_shift_reg_24[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[19]),
        .Q(signal_shift_reg_24[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[1]),
        .Q(signal_shift_reg_24[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[20]),
        .Q(signal_shift_reg_24[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[21]),
        .Q(signal_shift_reg_24[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[22]),
        .Q(signal_shift_reg_24[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[23]),
        .Q(signal_shift_reg_24[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[24]),
        .Q(signal_shift_reg_24[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[25]),
        .Q(signal_shift_reg_24[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[26]),
        .Q(signal_shift_reg_24[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[27]),
        .Q(signal_shift_reg_24[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[28]),
        .Q(signal_shift_reg_24[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[29]),
        .Q(signal_shift_reg_24[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[2]),
        .Q(signal_shift_reg_24[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[30]),
        .Q(signal_shift_reg_24[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[31]),
        .Q(signal_shift_reg_24[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[3]),
        .Q(signal_shift_reg_24[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[4]),
        .Q(signal_shift_reg_24[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[5]),
        .Q(signal_shift_reg_24[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[6]),
        .Q(signal_shift_reg_24[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[7]),
        .Q(signal_shift_reg_24[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[8]),
        .Q(signal_shift_reg_24[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_24_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_23_load_reg_1328[9]),
        .Q(signal_shift_reg_24[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[0]),
        .Q(signal_shift_reg_25_load_reg_1344[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[10]),
        .Q(signal_shift_reg_25_load_reg_1344[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[11]),
        .Q(signal_shift_reg_25_load_reg_1344[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[12]),
        .Q(signal_shift_reg_25_load_reg_1344[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[13]),
        .Q(signal_shift_reg_25_load_reg_1344[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[14]),
        .Q(signal_shift_reg_25_load_reg_1344[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[15]),
        .Q(signal_shift_reg_25_load_reg_1344[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[16]),
        .Q(signal_shift_reg_25_load_reg_1344[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[17]),
        .Q(signal_shift_reg_25_load_reg_1344[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[18]),
        .Q(signal_shift_reg_25_load_reg_1344[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[19]),
        .Q(signal_shift_reg_25_load_reg_1344[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[1]),
        .Q(signal_shift_reg_25_load_reg_1344[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[20]),
        .Q(signal_shift_reg_25_load_reg_1344[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[21]),
        .Q(signal_shift_reg_25_load_reg_1344[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[22]),
        .Q(signal_shift_reg_25_load_reg_1344[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[23]),
        .Q(signal_shift_reg_25_load_reg_1344[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[24]),
        .Q(signal_shift_reg_25_load_reg_1344[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[25]),
        .Q(signal_shift_reg_25_load_reg_1344[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[26]),
        .Q(signal_shift_reg_25_load_reg_1344[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[27]),
        .Q(signal_shift_reg_25_load_reg_1344[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[28]),
        .Q(signal_shift_reg_25_load_reg_1344[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[29]),
        .Q(signal_shift_reg_25_load_reg_1344[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[2]),
        .Q(signal_shift_reg_25_load_reg_1344[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[30]),
        .Q(signal_shift_reg_25_load_reg_1344[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[31]),
        .Q(signal_shift_reg_25_load_reg_1344[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[3]),
        .Q(signal_shift_reg_25_load_reg_1344[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[4]),
        .Q(signal_shift_reg_25_load_reg_1344[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[5]),
        .Q(signal_shift_reg_25_load_reg_1344[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[6]),
        .Q(signal_shift_reg_25_load_reg_1344[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[7]),
        .Q(signal_shift_reg_25_load_reg_1344[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[8]),
        .Q(signal_shift_reg_25_load_reg_1344[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_25_load_reg_1344_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(signal_shift_reg_25[9]),
        .Q(signal_shift_reg_25_load_reg_1344[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[0]),
        .Q(signal_shift_reg_25[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[10]),
        .Q(signal_shift_reg_25[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[11]),
        .Q(signal_shift_reg_25[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[12]),
        .Q(signal_shift_reg_25[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[13]),
        .Q(signal_shift_reg_25[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[14]),
        .Q(signal_shift_reg_25[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[15]),
        .Q(signal_shift_reg_25[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[16]),
        .Q(signal_shift_reg_25[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[17]),
        .Q(signal_shift_reg_25[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[18]),
        .Q(signal_shift_reg_25[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[19]),
        .Q(signal_shift_reg_25[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[1]),
        .Q(signal_shift_reg_25[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[20]),
        .Q(signal_shift_reg_25[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[21]),
        .Q(signal_shift_reg_25[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[22]),
        .Q(signal_shift_reg_25[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[23]),
        .Q(signal_shift_reg_25[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[24]),
        .Q(signal_shift_reg_25[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[25]),
        .Q(signal_shift_reg_25[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[26]),
        .Q(signal_shift_reg_25[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[27]),
        .Q(signal_shift_reg_25[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[28]),
        .Q(signal_shift_reg_25[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[29]),
        .Q(signal_shift_reg_25[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[2]),
        .Q(signal_shift_reg_25[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[30]),
        .Q(signal_shift_reg_25[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[31]),
        .Q(signal_shift_reg_25[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[3]),
        .Q(signal_shift_reg_25[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[4]),
        .Q(signal_shift_reg_25[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[5]),
        .Q(signal_shift_reg_25[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[6]),
        .Q(signal_shift_reg_25[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[7]),
        .Q(signal_shift_reg_25[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[8]),
        .Q(signal_shift_reg_25[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_25_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY27),
        .D(signal_shift_reg_24[9]),
        .Q(signal_shift_reg_25[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[0]),
        .Q(signal_shift_reg_26_load_reg_1355[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[10]),
        .Q(signal_shift_reg_26_load_reg_1355[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[11]),
        .Q(signal_shift_reg_26_load_reg_1355[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[12]),
        .Q(signal_shift_reg_26_load_reg_1355[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[13]),
        .Q(signal_shift_reg_26_load_reg_1355[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[14]),
        .Q(signal_shift_reg_26_load_reg_1355[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[15]),
        .Q(signal_shift_reg_26_load_reg_1355[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[16]),
        .Q(signal_shift_reg_26_load_reg_1355[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[17]),
        .Q(signal_shift_reg_26_load_reg_1355[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[18]),
        .Q(signal_shift_reg_26_load_reg_1355[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[19]),
        .Q(signal_shift_reg_26_load_reg_1355[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[1]),
        .Q(signal_shift_reg_26_load_reg_1355[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[20]),
        .Q(signal_shift_reg_26_load_reg_1355[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[21]),
        .Q(signal_shift_reg_26_load_reg_1355[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[22]),
        .Q(signal_shift_reg_26_load_reg_1355[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[23]),
        .Q(signal_shift_reg_26_load_reg_1355[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[24]),
        .Q(signal_shift_reg_26_load_reg_1355[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[25]),
        .Q(signal_shift_reg_26_load_reg_1355[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[26]),
        .Q(signal_shift_reg_26_load_reg_1355[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[27]),
        .Q(signal_shift_reg_26_load_reg_1355[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[28]),
        .Q(signal_shift_reg_26_load_reg_1355[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[29]),
        .Q(signal_shift_reg_26_load_reg_1355[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[2]),
        .Q(signal_shift_reg_26_load_reg_1355[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[30]),
        .Q(signal_shift_reg_26_load_reg_1355[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[31]),
        .Q(signal_shift_reg_26_load_reg_1355[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[3]),
        .Q(signal_shift_reg_26_load_reg_1355[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[4]),
        .Q(signal_shift_reg_26_load_reg_1355[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[5]),
        .Q(signal_shift_reg_26_load_reg_1355[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[6]),
        .Q(signal_shift_reg_26_load_reg_1355[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[7]),
        .Q(signal_shift_reg_26_load_reg_1355[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[8]),
        .Q(signal_shift_reg_26_load_reg_1355[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_26_load_reg_1355_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(signal_shift_reg_26[9]),
        .Q(signal_shift_reg_26_load_reg_1355[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[0]),
        .Q(signal_shift_reg_26[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[10]),
        .Q(signal_shift_reg_26[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[11]),
        .Q(signal_shift_reg_26[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[12]),
        .Q(signal_shift_reg_26[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[13]),
        .Q(signal_shift_reg_26[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[14]),
        .Q(signal_shift_reg_26[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[15]),
        .Q(signal_shift_reg_26[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[16]),
        .Q(signal_shift_reg_26[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[17]),
        .Q(signal_shift_reg_26[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[18]),
        .Q(signal_shift_reg_26[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[19]),
        .Q(signal_shift_reg_26[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[1]),
        .Q(signal_shift_reg_26[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[20]),
        .Q(signal_shift_reg_26[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[21]),
        .Q(signal_shift_reg_26[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[22]),
        .Q(signal_shift_reg_26[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[23]),
        .Q(signal_shift_reg_26[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[24]),
        .Q(signal_shift_reg_26[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[25]),
        .Q(signal_shift_reg_26[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[26]),
        .Q(signal_shift_reg_26[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[27]),
        .Q(signal_shift_reg_26[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[28]),
        .Q(signal_shift_reg_26[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[29]),
        .Q(signal_shift_reg_26[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[2]),
        .Q(signal_shift_reg_26[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[30]),
        .Q(signal_shift_reg_26[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[31]),
        .Q(signal_shift_reg_26[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[3]),
        .Q(signal_shift_reg_26[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[4]),
        .Q(signal_shift_reg_26[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[5]),
        .Q(signal_shift_reg_26[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[6]),
        .Q(signal_shift_reg_26[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[7]),
        .Q(signal_shift_reg_26[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[8]),
        .Q(signal_shift_reg_26[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_26_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY28),
        .D(signal_shift_reg_25_load_reg_1344[9]),
        .Q(signal_shift_reg_26[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[0]),
        .Q(signal_shift_reg_27_load_reg_1371[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[10]),
        .Q(signal_shift_reg_27_load_reg_1371[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[11]),
        .Q(signal_shift_reg_27_load_reg_1371[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[12]),
        .Q(signal_shift_reg_27_load_reg_1371[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[13]),
        .Q(signal_shift_reg_27_load_reg_1371[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[14]),
        .Q(signal_shift_reg_27_load_reg_1371[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[15]),
        .Q(signal_shift_reg_27_load_reg_1371[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[16]),
        .Q(signal_shift_reg_27_load_reg_1371[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[17]),
        .Q(signal_shift_reg_27_load_reg_1371[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[18]),
        .Q(signal_shift_reg_27_load_reg_1371[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[19]),
        .Q(signal_shift_reg_27_load_reg_1371[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[1]),
        .Q(signal_shift_reg_27_load_reg_1371[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[20]),
        .Q(signal_shift_reg_27_load_reg_1371[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[21]),
        .Q(signal_shift_reg_27_load_reg_1371[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[22]),
        .Q(signal_shift_reg_27_load_reg_1371[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[23]),
        .Q(signal_shift_reg_27_load_reg_1371[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[24]),
        .Q(signal_shift_reg_27_load_reg_1371[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[25]),
        .Q(signal_shift_reg_27_load_reg_1371[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[26]),
        .Q(signal_shift_reg_27_load_reg_1371[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[27]),
        .Q(signal_shift_reg_27_load_reg_1371[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[28]),
        .Q(signal_shift_reg_27_load_reg_1371[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[29]),
        .Q(signal_shift_reg_27_load_reg_1371[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[2]),
        .Q(signal_shift_reg_27_load_reg_1371[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[30]),
        .Q(signal_shift_reg_27_load_reg_1371[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[31]),
        .Q(signal_shift_reg_27_load_reg_1371[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[3]),
        .Q(signal_shift_reg_27_load_reg_1371[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[4]),
        .Q(signal_shift_reg_27_load_reg_1371[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[5]),
        .Q(signal_shift_reg_27_load_reg_1371[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[6]),
        .Q(signal_shift_reg_27_load_reg_1371[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[7]),
        .Q(signal_shift_reg_27_load_reg_1371[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[8]),
        .Q(signal_shift_reg_27_load_reg_1371[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_27_load_reg_1371_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(signal_shift_reg_27[9]),
        .Q(signal_shift_reg_27_load_reg_1371[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[0]),
        .Q(signal_shift_reg_27[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[10]),
        .Q(signal_shift_reg_27[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[11]),
        .Q(signal_shift_reg_27[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[12]),
        .Q(signal_shift_reg_27[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[13]),
        .Q(signal_shift_reg_27[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[14]),
        .Q(signal_shift_reg_27[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[15]),
        .Q(signal_shift_reg_27[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[16]),
        .Q(signal_shift_reg_27[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[17]),
        .Q(signal_shift_reg_27[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[18]),
        .Q(signal_shift_reg_27[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[19]),
        .Q(signal_shift_reg_27[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[1]),
        .Q(signal_shift_reg_27[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[20]),
        .Q(signal_shift_reg_27[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[21]),
        .Q(signal_shift_reg_27[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[22]),
        .Q(signal_shift_reg_27[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[23]),
        .Q(signal_shift_reg_27[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[24]),
        .Q(signal_shift_reg_27[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[25]),
        .Q(signal_shift_reg_27[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[26]),
        .Q(signal_shift_reg_27[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[27]),
        .Q(signal_shift_reg_27[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[28]),
        .Q(signal_shift_reg_27[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[29]),
        .Q(signal_shift_reg_27[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[2]),
        .Q(signal_shift_reg_27[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[30]),
        .Q(signal_shift_reg_27[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[31]),
        .Q(signal_shift_reg_27[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[3]),
        .Q(signal_shift_reg_27[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[4]),
        .Q(signal_shift_reg_27[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[5]),
        .Q(signal_shift_reg_27[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[6]),
        .Q(signal_shift_reg_27[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[7]),
        .Q(signal_shift_reg_27[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[8]),
        .Q(signal_shift_reg_27[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_27_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY29),
        .D(signal_shift_reg_26_load_reg_1355[9]),
        .Q(signal_shift_reg_27[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[0]),
        .Q(signal_shift_reg_28[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[10]),
        .Q(signal_shift_reg_28[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[11]),
        .Q(signal_shift_reg_28[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[12]),
        .Q(signal_shift_reg_28[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[13]),
        .Q(signal_shift_reg_28[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[14]),
        .Q(signal_shift_reg_28[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[15]),
        .Q(signal_shift_reg_28[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[16]),
        .Q(signal_shift_reg_28[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[17]),
        .Q(signal_shift_reg_28[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[18]),
        .Q(signal_shift_reg_28[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[19]),
        .Q(signal_shift_reg_28[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[1]),
        .Q(signal_shift_reg_28[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[20]),
        .Q(signal_shift_reg_28[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[21]),
        .Q(signal_shift_reg_28[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[22]),
        .Q(signal_shift_reg_28[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[23]),
        .Q(signal_shift_reg_28[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[24]),
        .Q(signal_shift_reg_28[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[25]),
        .Q(signal_shift_reg_28[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[26]),
        .Q(signal_shift_reg_28[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[27]),
        .Q(signal_shift_reg_28[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[28]),
        .Q(signal_shift_reg_28[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[29]),
        .Q(signal_shift_reg_28[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[2]),
        .Q(signal_shift_reg_28[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[30]),
        .Q(signal_shift_reg_28[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[31]),
        .Q(signal_shift_reg_28[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[3]),
        .Q(signal_shift_reg_28[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[4]),
        .Q(signal_shift_reg_28[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[5]),
        .Q(signal_shift_reg_28[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[6]),
        .Q(signal_shift_reg_28[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[7]),
        .Q(signal_shift_reg_28[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[8]),
        .Q(signal_shift_reg_28[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_28_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_27_load_reg_1371[9]),
        .Q(signal_shift_reg_28[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[0]),
        .Q(signal_shift_reg_29_load_reg_1382[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[10]),
        .Q(signal_shift_reg_29_load_reg_1382[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[11]),
        .Q(signal_shift_reg_29_load_reg_1382[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[12]),
        .Q(signal_shift_reg_29_load_reg_1382[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[13]),
        .Q(signal_shift_reg_29_load_reg_1382[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[14]),
        .Q(signal_shift_reg_29_load_reg_1382[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[15]),
        .Q(signal_shift_reg_29_load_reg_1382[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[16]),
        .Q(signal_shift_reg_29_load_reg_1382[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[17]),
        .Q(signal_shift_reg_29_load_reg_1382[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[18]),
        .Q(signal_shift_reg_29_load_reg_1382[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[19]),
        .Q(signal_shift_reg_29_load_reg_1382[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[1]),
        .Q(signal_shift_reg_29_load_reg_1382[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[20]),
        .Q(signal_shift_reg_29_load_reg_1382[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[21]),
        .Q(signal_shift_reg_29_load_reg_1382[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[22]),
        .Q(signal_shift_reg_29_load_reg_1382[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[23]),
        .Q(signal_shift_reg_29_load_reg_1382[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[24]),
        .Q(signal_shift_reg_29_load_reg_1382[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[25]),
        .Q(signal_shift_reg_29_load_reg_1382[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[26]),
        .Q(signal_shift_reg_29_load_reg_1382[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[27]),
        .Q(signal_shift_reg_29_load_reg_1382[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[28]),
        .Q(signal_shift_reg_29_load_reg_1382[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[29]),
        .Q(signal_shift_reg_29_load_reg_1382[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[2]),
        .Q(signal_shift_reg_29_load_reg_1382[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[30]),
        .Q(signal_shift_reg_29_load_reg_1382[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[31]),
        .Q(signal_shift_reg_29_load_reg_1382[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[3]),
        .Q(signal_shift_reg_29_load_reg_1382[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[4]),
        .Q(signal_shift_reg_29_load_reg_1382[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[5]),
        .Q(signal_shift_reg_29_load_reg_1382[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[6]),
        .Q(signal_shift_reg_29_load_reg_1382[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[7]),
        .Q(signal_shift_reg_29_load_reg_1382[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[8]),
        .Q(signal_shift_reg_29_load_reg_1382[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_29_load_reg_1382_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(signal_shift_reg_29[9]),
        .Q(signal_shift_reg_29_load_reg_1382[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[0]),
        .Q(signal_shift_reg_29[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[10]),
        .Q(signal_shift_reg_29[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[11]),
        .Q(signal_shift_reg_29[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[12]),
        .Q(signal_shift_reg_29[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[13]),
        .Q(signal_shift_reg_29[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[14]),
        .Q(signal_shift_reg_29[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[15]),
        .Q(signal_shift_reg_29[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[16]),
        .Q(signal_shift_reg_29[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[17]),
        .Q(signal_shift_reg_29[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[18]),
        .Q(signal_shift_reg_29[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[19]),
        .Q(signal_shift_reg_29[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[1]),
        .Q(signal_shift_reg_29[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[20]),
        .Q(signal_shift_reg_29[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[21]),
        .Q(signal_shift_reg_29[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[22]),
        .Q(signal_shift_reg_29[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[23]),
        .Q(signal_shift_reg_29[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[24]),
        .Q(signal_shift_reg_29[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[25]),
        .Q(signal_shift_reg_29[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[26]),
        .Q(signal_shift_reg_29[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[27]),
        .Q(signal_shift_reg_29[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[28]),
        .Q(signal_shift_reg_29[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[29]),
        .Q(signal_shift_reg_29[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[2]),
        .Q(signal_shift_reg_29[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[30]),
        .Q(signal_shift_reg_29[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[31]),
        .Q(signal_shift_reg_29[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[3]),
        .Q(signal_shift_reg_29[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[4]),
        .Q(signal_shift_reg_29[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[5]),
        .Q(signal_shift_reg_29[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[6]),
        .Q(signal_shift_reg_29[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[7]),
        .Q(signal_shift_reg_29[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[8]),
        .Q(signal_shift_reg_29[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_29_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY31),
        .D(signal_shift_reg_28[9]),
        .Q(signal_shift_reg_29[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[0]),
        .Q(signal_shift_reg_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[10]),
        .Q(signal_shift_reg_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[11]),
        .Q(signal_shift_reg_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[12]),
        .Q(signal_shift_reg_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[13]),
        .Q(signal_shift_reg_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[14]),
        .Q(signal_shift_reg_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[15]),
        .Q(signal_shift_reg_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[16]),
        .Q(signal_shift_reg_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[17]),
        .Q(signal_shift_reg_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[18]),
        .Q(signal_shift_reg_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[19]),
        .Q(signal_shift_reg_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[1]),
        .Q(signal_shift_reg_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[20]),
        .Q(signal_shift_reg_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[21]),
        .Q(signal_shift_reg_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[22]),
        .Q(signal_shift_reg_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[23]),
        .Q(signal_shift_reg_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[24]),
        .Q(signal_shift_reg_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[25]),
        .Q(signal_shift_reg_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[26]),
        .Q(signal_shift_reg_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[27]),
        .Q(signal_shift_reg_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[28]),
        .Q(signal_shift_reg_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[29]),
        .Q(signal_shift_reg_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[2]),
        .Q(signal_shift_reg_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[30]),
        .Q(signal_shift_reg_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[31]),
        .Q(signal_shift_reg_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[3]),
        .Q(signal_shift_reg_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[4]),
        .Q(signal_shift_reg_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[5]),
        .Q(signal_shift_reg_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[6]),
        .Q(signal_shift_reg_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[7]),
        .Q(signal_shift_reg_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[8]),
        .Q(signal_shift_reg_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_2_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_1[9]),
        .Q(signal_shift_reg_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[0]),
        .Q(signal_shift_reg_30[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[10]),
        .Q(signal_shift_reg_30[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[11]),
        .Q(signal_shift_reg_30[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[12]),
        .Q(signal_shift_reg_30[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[13]),
        .Q(signal_shift_reg_30[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[14]),
        .Q(signal_shift_reg_30[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[15]),
        .Q(signal_shift_reg_30[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[16]),
        .Q(signal_shift_reg_30[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[17]),
        .Q(signal_shift_reg_30[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[18]),
        .Q(signal_shift_reg_30[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[19]),
        .Q(signal_shift_reg_30[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[1]),
        .Q(signal_shift_reg_30[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[20]),
        .Q(signal_shift_reg_30[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[21]),
        .Q(signal_shift_reg_30[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[22]),
        .Q(signal_shift_reg_30[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[23]),
        .Q(signal_shift_reg_30[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[24]),
        .Q(signal_shift_reg_30[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[25]),
        .Q(signal_shift_reg_30[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[26]),
        .Q(signal_shift_reg_30[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[27]),
        .Q(signal_shift_reg_30[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[28]),
        .Q(signal_shift_reg_30[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[29]),
        .Q(signal_shift_reg_30[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[2]),
        .Q(signal_shift_reg_30[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[30]),
        .Q(signal_shift_reg_30[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[31]),
        .Q(signal_shift_reg_30[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[3]),
        .Q(signal_shift_reg_30[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[4]),
        .Q(signal_shift_reg_30[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[5]),
        .Q(signal_shift_reg_30[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[6]),
        .Q(signal_shift_reg_30[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[7]),
        .Q(signal_shift_reg_30[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[8]),
        .Q(signal_shift_reg_30[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_30_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY32),
        .D(signal_shift_reg_29_load_reg_1382[9]),
        .Q(signal_shift_reg_30[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[0]),
        .Q(signal_shift_reg_3_load_reg_1159[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[10]),
        .Q(signal_shift_reg_3_load_reg_1159[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[11]),
        .Q(signal_shift_reg_3_load_reg_1159[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[12]),
        .Q(signal_shift_reg_3_load_reg_1159[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[13]),
        .Q(signal_shift_reg_3_load_reg_1159[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[14]),
        .Q(signal_shift_reg_3_load_reg_1159[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[15]),
        .Q(signal_shift_reg_3_load_reg_1159[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[16]),
        .Q(signal_shift_reg_3_load_reg_1159[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[17]),
        .Q(signal_shift_reg_3_load_reg_1159[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[18]),
        .Q(signal_shift_reg_3_load_reg_1159[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[19]),
        .Q(signal_shift_reg_3_load_reg_1159[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[1]),
        .Q(signal_shift_reg_3_load_reg_1159[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[20]),
        .Q(signal_shift_reg_3_load_reg_1159[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[21]),
        .Q(signal_shift_reg_3_load_reg_1159[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[22]),
        .Q(signal_shift_reg_3_load_reg_1159[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[23]),
        .Q(signal_shift_reg_3_load_reg_1159[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[24]),
        .Q(signal_shift_reg_3_load_reg_1159[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[25]),
        .Q(signal_shift_reg_3_load_reg_1159[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[26]),
        .Q(signal_shift_reg_3_load_reg_1159[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[27]),
        .Q(signal_shift_reg_3_load_reg_1159[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[28]),
        .Q(signal_shift_reg_3_load_reg_1159[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[29]),
        .Q(signal_shift_reg_3_load_reg_1159[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[2]),
        .Q(signal_shift_reg_3_load_reg_1159[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[30]),
        .Q(signal_shift_reg_3_load_reg_1159[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[31]),
        .Q(signal_shift_reg_3_load_reg_1159[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[3]),
        .Q(signal_shift_reg_3_load_reg_1159[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[4]),
        .Q(signal_shift_reg_3_load_reg_1159[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[5]),
        .Q(signal_shift_reg_3_load_reg_1159[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[6]),
        .Q(signal_shift_reg_3_load_reg_1159[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[7]),
        .Q(signal_shift_reg_3_load_reg_1159[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[8]),
        .Q(signal_shift_reg_3_load_reg_1159[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_3_load_reg_1159_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(signal_shift_reg_3[9]),
        .Q(signal_shift_reg_3_load_reg_1159[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[0]),
        .Q(signal_shift_reg_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[10]),
        .Q(signal_shift_reg_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[11]),
        .Q(signal_shift_reg_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[12]),
        .Q(signal_shift_reg_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[13]),
        .Q(signal_shift_reg_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[14]),
        .Q(signal_shift_reg_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[15]),
        .Q(signal_shift_reg_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[16]),
        .Q(signal_shift_reg_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[17]),
        .Q(signal_shift_reg_3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[18]),
        .Q(signal_shift_reg_3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[19]),
        .Q(signal_shift_reg_3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[1]),
        .Q(signal_shift_reg_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[20]),
        .Q(signal_shift_reg_3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[21]),
        .Q(signal_shift_reg_3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[22]),
        .Q(signal_shift_reg_3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[23]),
        .Q(signal_shift_reg_3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[24]),
        .Q(signal_shift_reg_3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[25]),
        .Q(signal_shift_reg_3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[26]),
        .Q(signal_shift_reg_3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[27]),
        .Q(signal_shift_reg_3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[28]),
        .Q(signal_shift_reg_3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[29]),
        .Q(signal_shift_reg_3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[2]),
        .Q(signal_shift_reg_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[30]),
        .Q(signal_shift_reg_3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[31]),
        .Q(signal_shift_reg_3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[3]),
        .Q(signal_shift_reg_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[4]),
        .Q(signal_shift_reg_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[5]),
        .Q(signal_shift_reg_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[6]),
        .Q(signal_shift_reg_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[7]),
        .Q(signal_shift_reg_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[8]),
        .Q(signal_shift_reg_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_3_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY5),
        .D(signal_shift_reg_2[9]),
        .Q(signal_shift_reg_3[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[0]),
        .Q(signal_shift_reg_4_load_reg_1170[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[10]),
        .Q(signal_shift_reg_4_load_reg_1170[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[11]),
        .Q(signal_shift_reg_4_load_reg_1170[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[12]),
        .Q(signal_shift_reg_4_load_reg_1170[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[13]),
        .Q(signal_shift_reg_4_load_reg_1170[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[14]),
        .Q(signal_shift_reg_4_load_reg_1170[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[15]),
        .Q(signal_shift_reg_4_load_reg_1170[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[16]),
        .Q(signal_shift_reg_4_load_reg_1170[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[17]),
        .Q(signal_shift_reg_4_load_reg_1170[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[18]),
        .Q(signal_shift_reg_4_load_reg_1170[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[19]),
        .Q(signal_shift_reg_4_load_reg_1170[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[1]),
        .Q(signal_shift_reg_4_load_reg_1170[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[20]),
        .Q(signal_shift_reg_4_load_reg_1170[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[21]),
        .Q(signal_shift_reg_4_load_reg_1170[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[22]),
        .Q(signal_shift_reg_4_load_reg_1170[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[23]),
        .Q(signal_shift_reg_4_load_reg_1170[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[24]),
        .Q(signal_shift_reg_4_load_reg_1170[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[25]),
        .Q(signal_shift_reg_4_load_reg_1170[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[26]),
        .Q(signal_shift_reg_4_load_reg_1170[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[27]),
        .Q(signal_shift_reg_4_load_reg_1170[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[28]),
        .Q(signal_shift_reg_4_load_reg_1170[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[29]),
        .Q(signal_shift_reg_4_load_reg_1170[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[2]),
        .Q(signal_shift_reg_4_load_reg_1170[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[30]),
        .Q(signal_shift_reg_4_load_reg_1170[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[31]),
        .Q(signal_shift_reg_4_load_reg_1170[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[3]),
        .Q(signal_shift_reg_4_load_reg_1170[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[4]),
        .Q(signal_shift_reg_4_load_reg_1170[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[5]),
        .Q(signal_shift_reg_4_load_reg_1170[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[6]),
        .Q(signal_shift_reg_4_load_reg_1170[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[7]),
        .Q(signal_shift_reg_4_load_reg_1170[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[8]),
        .Q(signal_shift_reg_4_load_reg_1170[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_4_load_reg_1170_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(signal_shift_reg_4[9]),
        .Q(signal_shift_reg_4_load_reg_1170[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[0]),
        .Q(signal_shift_reg_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[10]),
        .Q(signal_shift_reg_4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[11]),
        .Q(signal_shift_reg_4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[12]),
        .Q(signal_shift_reg_4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[13]),
        .Q(signal_shift_reg_4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[14]),
        .Q(signal_shift_reg_4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[15]),
        .Q(signal_shift_reg_4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[16]),
        .Q(signal_shift_reg_4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[17]),
        .Q(signal_shift_reg_4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[18]),
        .Q(signal_shift_reg_4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[19]),
        .Q(signal_shift_reg_4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[1]),
        .Q(signal_shift_reg_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[20]),
        .Q(signal_shift_reg_4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[21]),
        .Q(signal_shift_reg_4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[22]),
        .Q(signal_shift_reg_4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[23]),
        .Q(signal_shift_reg_4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[24]),
        .Q(signal_shift_reg_4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[25]),
        .Q(signal_shift_reg_4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[26]),
        .Q(signal_shift_reg_4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[27]),
        .Q(signal_shift_reg_4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[28]),
        .Q(signal_shift_reg_4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[29]),
        .Q(signal_shift_reg_4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[2]),
        .Q(signal_shift_reg_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[30]),
        .Q(signal_shift_reg_4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[31]),
        .Q(signal_shift_reg_4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[3]),
        .Q(signal_shift_reg_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[4]),
        .Q(signal_shift_reg_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[5]),
        .Q(signal_shift_reg_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[6]),
        .Q(signal_shift_reg_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[7]),
        .Q(signal_shift_reg_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[8]),
        .Q(signal_shift_reg_4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_4_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY6),
        .D(signal_shift_reg_3_load_reg_1159[9]),
        .Q(signal_shift_reg_4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[0]),
        .Q(signal_shift_reg_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[10]),
        .Q(signal_shift_reg_5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[11]),
        .Q(signal_shift_reg_5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[12]),
        .Q(signal_shift_reg_5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[13]),
        .Q(signal_shift_reg_5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[14]),
        .Q(signal_shift_reg_5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[15]),
        .Q(signal_shift_reg_5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[16]),
        .Q(signal_shift_reg_5[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[17]),
        .Q(signal_shift_reg_5[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[18]),
        .Q(signal_shift_reg_5[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[19]),
        .Q(signal_shift_reg_5[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[1]),
        .Q(signal_shift_reg_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[20]),
        .Q(signal_shift_reg_5[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[21]),
        .Q(signal_shift_reg_5[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[22]),
        .Q(signal_shift_reg_5[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[23]),
        .Q(signal_shift_reg_5[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[24]),
        .Q(signal_shift_reg_5[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[25]),
        .Q(signal_shift_reg_5[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[26]),
        .Q(signal_shift_reg_5[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[27]),
        .Q(signal_shift_reg_5[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[28]),
        .Q(signal_shift_reg_5[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[29]),
        .Q(signal_shift_reg_5[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[2]),
        .Q(signal_shift_reg_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[30]),
        .Q(signal_shift_reg_5[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[31]),
        .Q(signal_shift_reg_5[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[3]),
        .Q(signal_shift_reg_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[4]),
        .Q(signal_shift_reg_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[5]),
        .Q(signal_shift_reg_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[6]),
        .Q(signal_shift_reg_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[7]),
        .Q(signal_shift_reg_5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[8]),
        .Q(signal_shift_reg_5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_5_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_4_load_reg_1170[9]),
        .Q(signal_shift_reg_5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[0]),
        .Q(signal_shift_reg_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[10]),
        .Q(signal_shift_reg_6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[11]),
        .Q(signal_shift_reg_6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[12]),
        .Q(signal_shift_reg_6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[13]),
        .Q(signal_shift_reg_6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[14]),
        .Q(signal_shift_reg_6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[15]),
        .Q(signal_shift_reg_6[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[16]),
        .Q(signal_shift_reg_6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[17]),
        .Q(signal_shift_reg_6[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[18]),
        .Q(signal_shift_reg_6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[19]),
        .Q(signal_shift_reg_6[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[1]),
        .Q(signal_shift_reg_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[20]),
        .Q(signal_shift_reg_6[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[21]),
        .Q(signal_shift_reg_6[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[22]),
        .Q(signal_shift_reg_6[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[23]),
        .Q(signal_shift_reg_6[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[24]),
        .Q(signal_shift_reg_6[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[25]),
        .Q(signal_shift_reg_6[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[26]),
        .Q(signal_shift_reg_6[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[27]),
        .Q(signal_shift_reg_6[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[28]),
        .Q(signal_shift_reg_6[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[29]),
        .Q(signal_shift_reg_6[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[2]),
        .Q(signal_shift_reg_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[30]),
        .Q(signal_shift_reg_6[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[31]),
        .Q(signal_shift_reg_6[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[3]),
        .Q(signal_shift_reg_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[4]),
        .Q(signal_shift_reg_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[5]),
        .Q(signal_shift_reg_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[6]),
        .Q(signal_shift_reg_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[7]),
        .Q(signal_shift_reg_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[8]),
        .Q(signal_shift_reg_6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_6_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_5[9]),
        .Q(signal_shift_reg_6[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[0]),
        .Q(signal_shift_reg_7_load_reg_1186[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[10]),
        .Q(signal_shift_reg_7_load_reg_1186[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[11]),
        .Q(signal_shift_reg_7_load_reg_1186[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[12]),
        .Q(signal_shift_reg_7_load_reg_1186[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[13]),
        .Q(signal_shift_reg_7_load_reg_1186[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[14]),
        .Q(signal_shift_reg_7_load_reg_1186[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[15]),
        .Q(signal_shift_reg_7_load_reg_1186[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[16]),
        .Q(signal_shift_reg_7_load_reg_1186[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[17]),
        .Q(signal_shift_reg_7_load_reg_1186[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[18]),
        .Q(signal_shift_reg_7_load_reg_1186[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[19]),
        .Q(signal_shift_reg_7_load_reg_1186[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[1]),
        .Q(signal_shift_reg_7_load_reg_1186[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[20]),
        .Q(signal_shift_reg_7_load_reg_1186[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[21]),
        .Q(signal_shift_reg_7_load_reg_1186[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[22]),
        .Q(signal_shift_reg_7_load_reg_1186[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[23]),
        .Q(signal_shift_reg_7_load_reg_1186[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[24]),
        .Q(signal_shift_reg_7_load_reg_1186[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[25]),
        .Q(signal_shift_reg_7_load_reg_1186[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[26]),
        .Q(signal_shift_reg_7_load_reg_1186[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[27]),
        .Q(signal_shift_reg_7_load_reg_1186[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[28]),
        .Q(signal_shift_reg_7_load_reg_1186[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[29]),
        .Q(signal_shift_reg_7_load_reg_1186[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[2]),
        .Q(signal_shift_reg_7_load_reg_1186[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[30]),
        .Q(signal_shift_reg_7_load_reg_1186[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[31]),
        .Q(signal_shift_reg_7_load_reg_1186[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[3]),
        .Q(signal_shift_reg_7_load_reg_1186[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[4]),
        .Q(signal_shift_reg_7_load_reg_1186[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[5]),
        .Q(signal_shift_reg_7_load_reg_1186[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[6]),
        .Q(signal_shift_reg_7_load_reg_1186[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[7]),
        .Q(signal_shift_reg_7_load_reg_1186[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[8]),
        .Q(signal_shift_reg_7_load_reg_1186[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_7_load_reg_1186_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(signal_shift_reg_7[9]),
        .Q(signal_shift_reg_7_load_reg_1186[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[0]),
        .Q(signal_shift_reg_7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[10]),
        .Q(signal_shift_reg_7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[11]),
        .Q(signal_shift_reg_7[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[12]),
        .Q(signal_shift_reg_7[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[13]),
        .Q(signal_shift_reg_7[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[14]),
        .Q(signal_shift_reg_7[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[15]),
        .Q(signal_shift_reg_7[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[16]),
        .Q(signal_shift_reg_7[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[17]),
        .Q(signal_shift_reg_7[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[18]),
        .Q(signal_shift_reg_7[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[19]),
        .Q(signal_shift_reg_7[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[1]),
        .Q(signal_shift_reg_7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[20]),
        .Q(signal_shift_reg_7[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[21]),
        .Q(signal_shift_reg_7[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[22]),
        .Q(signal_shift_reg_7[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[23]),
        .Q(signal_shift_reg_7[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[24]),
        .Q(signal_shift_reg_7[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[25]),
        .Q(signal_shift_reg_7[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[26]),
        .Q(signal_shift_reg_7[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[27]),
        .Q(signal_shift_reg_7[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[28]),
        .Q(signal_shift_reg_7[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[29]),
        .Q(signal_shift_reg_7[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[2]),
        .Q(signal_shift_reg_7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[30]),
        .Q(signal_shift_reg_7[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[31]),
        .Q(signal_shift_reg_7[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[3]),
        .Q(signal_shift_reg_7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[4]),
        .Q(signal_shift_reg_7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[5]),
        .Q(signal_shift_reg_7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[6]),
        .Q(signal_shift_reg_7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[7]),
        .Q(signal_shift_reg_7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[8]),
        .Q(signal_shift_reg_7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_7_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY9),
        .D(signal_shift_reg_6[9]),
        .Q(signal_shift_reg_7[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[0]),
        .Q(signal_shift_reg_8_load_reg_1197[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[10]),
        .Q(signal_shift_reg_8_load_reg_1197[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[11]),
        .Q(signal_shift_reg_8_load_reg_1197[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[12]),
        .Q(signal_shift_reg_8_load_reg_1197[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[13]),
        .Q(signal_shift_reg_8_load_reg_1197[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[14]),
        .Q(signal_shift_reg_8_load_reg_1197[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[15]),
        .Q(signal_shift_reg_8_load_reg_1197[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[16]),
        .Q(signal_shift_reg_8_load_reg_1197[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[17]),
        .Q(signal_shift_reg_8_load_reg_1197[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[18]),
        .Q(signal_shift_reg_8_load_reg_1197[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[19]),
        .Q(signal_shift_reg_8_load_reg_1197[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[1]),
        .Q(signal_shift_reg_8_load_reg_1197[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[20]),
        .Q(signal_shift_reg_8_load_reg_1197[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[21]),
        .Q(signal_shift_reg_8_load_reg_1197[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[22]),
        .Q(signal_shift_reg_8_load_reg_1197[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[23]),
        .Q(signal_shift_reg_8_load_reg_1197[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[24]),
        .Q(signal_shift_reg_8_load_reg_1197[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[25]),
        .Q(signal_shift_reg_8_load_reg_1197[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[26]),
        .Q(signal_shift_reg_8_load_reg_1197[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[27]),
        .Q(signal_shift_reg_8_load_reg_1197[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[28]),
        .Q(signal_shift_reg_8_load_reg_1197[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[29]),
        .Q(signal_shift_reg_8_load_reg_1197[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[2]),
        .Q(signal_shift_reg_8_load_reg_1197[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[30]),
        .Q(signal_shift_reg_8_load_reg_1197[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[31]),
        .Q(signal_shift_reg_8_load_reg_1197[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[3]),
        .Q(signal_shift_reg_8_load_reg_1197[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[4]),
        .Q(signal_shift_reg_8_load_reg_1197[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[5]),
        .Q(signal_shift_reg_8_load_reg_1197[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[6]),
        .Q(signal_shift_reg_8_load_reg_1197[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[7]),
        .Q(signal_shift_reg_8_load_reg_1197[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[8]),
        .Q(signal_shift_reg_8_load_reg_1197[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_8_load_reg_1197_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(signal_shift_reg_8[9]),
        .Q(signal_shift_reg_8_load_reg_1197[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[0]),
        .Q(signal_shift_reg_8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[10]),
        .Q(signal_shift_reg_8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[11]),
        .Q(signal_shift_reg_8[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[12]),
        .Q(signal_shift_reg_8[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[13]),
        .Q(signal_shift_reg_8[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[14]),
        .Q(signal_shift_reg_8[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[15]),
        .Q(signal_shift_reg_8[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[16]),
        .Q(signal_shift_reg_8[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[17]),
        .Q(signal_shift_reg_8[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[18]),
        .Q(signal_shift_reg_8[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[19]),
        .Q(signal_shift_reg_8[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[1]),
        .Q(signal_shift_reg_8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[20]),
        .Q(signal_shift_reg_8[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[21]),
        .Q(signal_shift_reg_8[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[22]),
        .Q(signal_shift_reg_8[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[23]),
        .Q(signal_shift_reg_8[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[24]),
        .Q(signal_shift_reg_8[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[25]),
        .Q(signal_shift_reg_8[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[26]),
        .Q(signal_shift_reg_8[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[27]),
        .Q(signal_shift_reg_8[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[28]),
        .Q(signal_shift_reg_8[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[29]),
        .Q(signal_shift_reg_8[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[2]),
        .Q(signal_shift_reg_8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[30]),
        .Q(signal_shift_reg_8[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[31]),
        .Q(signal_shift_reg_8[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[3]),
        .Q(signal_shift_reg_8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[4]),
        .Q(signal_shift_reg_8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[5]),
        .Q(signal_shift_reg_8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[6]),
        .Q(signal_shift_reg_8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[7]),
        .Q(signal_shift_reg_8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[8]),
        .Q(signal_shift_reg_8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_8_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY10),
        .D(signal_shift_reg_7_load_reg_1186[9]),
        .Q(signal_shift_reg_8[9]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[0]),
        .Q(signal_shift_reg_9_load_reg_1208[0]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[10]),
        .Q(signal_shift_reg_9_load_reg_1208[10]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[11]),
        .Q(signal_shift_reg_9_load_reg_1208[11]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[12]),
        .Q(signal_shift_reg_9_load_reg_1208[12]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[13]),
        .Q(signal_shift_reg_9_load_reg_1208[13]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[14]),
        .Q(signal_shift_reg_9_load_reg_1208[14]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[15]),
        .Q(signal_shift_reg_9_load_reg_1208[15]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[16]),
        .Q(signal_shift_reg_9_load_reg_1208[16]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[17]),
        .Q(signal_shift_reg_9_load_reg_1208[17]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[18]),
        .Q(signal_shift_reg_9_load_reg_1208[18]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[19]),
        .Q(signal_shift_reg_9_load_reg_1208[19]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[1]),
        .Q(signal_shift_reg_9_load_reg_1208[1]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[20]),
        .Q(signal_shift_reg_9_load_reg_1208[20]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[21]),
        .Q(signal_shift_reg_9_load_reg_1208[21]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[22]),
        .Q(signal_shift_reg_9_load_reg_1208[22]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[23]),
        .Q(signal_shift_reg_9_load_reg_1208[23]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[24]),
        .Q(signal_shift_reg_9_load_reg_1208[24]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[25]),
        .Q(signal_shift_reg_9_load_reg_1208[25]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[26]),
        .Q(signal_shift_reg_9_load_reg_1208[26]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[27]),
        .Q(signal_shift_reg_9_load_reg_1208[27]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[28]),
        .Q(signal_shift_reg_9_load_reg_1208[28]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[29]),
        .Q(signal_shift_reg_9_load_reg_1208[29]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[2]),
        .Q(signal_shift_reg_9_load_reg_1208[2]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[30]),
        .Q(signal_shift_reg_9_load_reg_1208[30]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[31]),
        .Q(signal_shift_reg_9_load_reg_1208[31]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[3]),
        .Q(signal_shift_reg_9_load_reg_1208[3]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[4]),
        .Q(signal_shift_reg_9_load_reg_1208[4]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[5]),
        .Q(signal_shift_reg_9_load_reg_1208[5]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[6]),
        .Q(signal_shift_reg_9_load_reg_1208[6]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[7]),
        .Q(signal_shift_reg_9_load_reg_1208[7]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[8]),
        .Q(signal_shift_reg_9_load_reg_1208[8]),
        .R(1'b0));
  FDRE \signal_shift_reg_9_load_reg_1208_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(signal_shift_reg_9[9]),
        .Q(signal_shift_reg_9_load_reg_1208[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[0]),
        .Q(signal_shift_reg_9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[10]),
        .Q(signal_shift_reg_9[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[11]),
        .Q(signal_shift_reg_9[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[12]),
        .Q(signal_shift_reg_9[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[13]),
        .Q(signal_shift_reg_9[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[14]),
        .Q(signal_shift_reg_9[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[15]),
        .Q(signal_shift_reg_9[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[16]),
        .Q(signal_shift_reg_9[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[17]),
        .Q(signal_shift_reg_9[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[18]),
        .Q(signal_shift_reg_9[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[19]),
        .Q(signal_shift_reg_9[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[1]),
        .Q(signal_shift_reg_9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[20]),
        .Q(signal_shift_reg_9[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[21]),
        .Q(signal_shift_reg_9[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[22]),
        .Q(signal_shift_reg_9[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[23]),
        .Q(signal_shift_reg_9[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[24]),
        .Q(signal_shift_reg_9[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[25]),
        .Q(signal_shift_reg_9[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[26]),
        .Q(signal_shift_reg_9[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[27]),
        .Q(signal_shift_reg_9[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[28]),
        .Q(signal_shift_reg_9[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[29]),
        .Q(signal_shift_reg_9[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[2]),
        .Q(signal_shift_reg_9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[30]),
        .Q(signal_shift_reg_9[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[31]),
        .Q(signal_shift_reg_9[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[3]),
        .Q(signal_shift_reg_9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[4]),
        .Q(signal_shift_reg_9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[5]),
        .Q(signal_shift_reg_9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[6]),
        .Q(signal_shift_reg_9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[7]),
        .Q(signal_shift_reg_9[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[8]),
        .Q(signal_shift_reg_9[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_shift_reg_9_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY11),
        .D(signal_shift_reg_8_load_reg_1197[9]),
        .Q(signal_shift_reg_9[9]),
        .R(1'b0));
  FDRE \state_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_data_V_U_n_36),
        .Q(state_fu_172[0]),
        .R(1'b0));
  FDRE \state_fu_172_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_data_V_U_n_37),
        .Q(state_fu_172[12]),
        .R(1'b0));
  FDRE \state_load_reg_1104_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(state_fu_172[0]),
        .Q(state_load_reg_1104[0]),
        .R(1'b0));
  FDRE \state_load_reg_1104_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(state_fu_172[12]),
        .Q(state_load_reg_1104[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[0]),
        .Q(tmp_data_V_reg_1108[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[10]),
        .Q(tmp_data_V_reg_1108[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[11]),
        .Q(tmp_data_V_reg_1108[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[12]),
        .Q(tmp_data_V_reg_1108[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[13]),
        .Q(tmp_data_V_reg_1108[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[14]),
        .Q(tmp_data_V_reg_1108[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[15]),
        .Q(tmp_data_V_reg_1108[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[16]),
        .Q(tmp_data_V_reg_1108[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[17]),
        .Q(tmp_data_V_reg_1108[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[18]),
        .Q(tmp_data_V_reg_1108[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[19]),
        .Q(tmp_data_V_reg_1108[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[1]),
        .Q(tmp_data_V_reg_1108[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[20]),
        .Q(tmp_data_V_reg_1108[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[21]),
        .Q(tmp_data_V_reg_1108[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[22]),
        .Q(tmp_data_V_reg_1108[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[23]),
        .Q(tmp_data_V_reg_1108[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[24]),
        .Q(tmp_data_V_reg_1108[24]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[25]),
        .Q(tmp_data_V_reg_1108[25]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[26]),
        .Q(tmp_data_V_reg_1108[26]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[27]),
        .Q(tmp_data_V_reg_1108[27]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[28]),
        .Q(tmp_data_V_reg_1108[28]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[29]),
        .Q(tmp_data_V_reg_1108[29]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[2]),
        .Q(tmp_data_V_reg_1108[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[30]),
        .Q(tmp_data_V_reg_1108[30]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[31]),
        .Q(tmp_data_V_reg_1108[31]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[3]),
        .Q(tmp_data_V_reg_1108[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[4]),
        .Q(tmp_data_V_reg_1108[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[5]),
        .Q(tmp_data_V_reg_1108[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[6]),
        .Q(tmp_data_V_reg_1108[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[7]),
        .Q(tmp_data_V_reg_1108[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[8]),
        .Q(tmp_data_V_reg_1108[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1108_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDATA_int_regslice[9]),
        .Q(tmp_data_V_reg_1108[9]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TDEST_int_regslice),
        .Q(tmp_dest_V_reg_1144),
        .R(1'b0));
  FDRE \tmp_id_V_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TID_int_regslice),
        .Q(tmp_id_V_reg_1139),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1115_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[0]),
        .Q(tmp_keep_V_reg_1115[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[1]),
        .Q(tmp_keep_V_reg_1115[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[2]),
        .Q(tmp_keep_V_reg_1115[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TKEEP_int_regslice[3]),
        .Q(tmp_keep_V_reg_1115[3]),
        .R(1'b0));
  FDRE \tmp_last_V_1_loc_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_n_15),
        .Q(tmp_last_V_1_loc_fu_180),
        .R(1'b0));
  FDRE \tmp_last_V_3_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_last_V_U_n_5),
        .Q(tmp_last_V_3_reg_245),
        .R(1'b0));
  FDRE \tmp_last_V_reg_1130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TLAST_int_regslice),
        .Q(tmp_last_V_reg_1130),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[0]),
        .Q(tmp_strb_V_reg_1120[0]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[1]),
        .Q(tmp_strb_V_reg_1120[1]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[2]),
        .Q(tmp_strb_V_reg_1120[2]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_1120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TSTRB_int_regslice[3]),
        .Q(tmp_strb_V_reg_1120[3]),
        .R(1'b0));
  FDRE \tmp_user_V_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_r_TUSER_int_regslice),
        .Q(tmp_user_V_reg_1125),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_control_s_axi" *) 
module equalizer_equalizer_0_1_equalizer_control_s_axi
   (s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    coefs,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB);
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [62:0]coefs;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input [4:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [62:0]coefs;
  wire int_coefs;
  wire int_coefs3_out;
  wire [31:0]int_coefs_reg0;
  wire [31:0]int_coefs_reg02_out;
  wire \int_coefs_reg_n_4_[0] ;
  wire rdata;
  wire \rdata[0]_i_1_n_4 ;
  wire \rdata[10]_i_1_n_4 ;
  wire \rdata[11]_i_1_n_4 ;
  wire \rdata[12]_i_1_n_4 ;
  wire \rdata[13]_i_1_n_4 ;
  wire \rdata[14]_i_1_n_4 ;
  wire \rdata[15]_i_1_n_4 ;
  wire \rdata[16]_i_1_n_4 ;
  wire \rdata[17]_i_1_n_4 ;
  wire \rdata[18]_i_1_n_4 ;
  wire \rdata[19]_i_1_n_4 ;
  wire \rdata[1]_i_1_n_4 ;
  wire \rdata[20]_i_1_n_4 ;
  wire \rdata[21]_i_1_n_4 ;
  wire \rdata[22]_i_1_n_4 ;
  wire \rdata[23]_i_1_n_4 ;
  wire \rdata[24]_i_1_n_4 ;
  wire \rdata[25]_i_1_n_4 ;
  wire \rdata[26]_i_1_n_4 ;
  wire \rdata[27]_i_1_n_4 ;
  wire \rdata[28]_i_1_n_4 ;
  wire \rdata[29]_i_1_n_4 ;
  wire \rdata[2]_i_1_n_4 ;
  wire \rdata[30]_i_1_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_3_n_4 ;
  wire \rdata[3]_i_1_n_4 ;
  wire \rdata[4]_i_1_n_4 ;
  wire \rdata[5]_i_1_n_4 ;
  wire \rdata[6]_i_1_n_4 ;
  wire \rdata[7]_i_1_n_4 ;
  wire \rdata[8]_i_1_n_4 ;
  wire \rdata[9]_i_1_n_4 ;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire w_hs;
  wire waddr;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_coefs_reg_n_4_[0] ),
        .O(int_coefs_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[9]),
        .O(int_coefs_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[10]),
        .O(int_coefs_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[11]),
        .O(int_coefs_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[12]),
        .O(int_coefs_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[13]),
        .O(int_coefs_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[14]),
        .O(int_coefs_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[15]),
        .O(int_coefs_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[16]),
        .O(int_coefs_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[17]),
        .O(int_coefs_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[18]),
        .O(int_coefs_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[0]),
        .O(int_coefs_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[19]),
        .O(int_coefs_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[20]),
        .O(int_coefs_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[21]),
        .O(int_coefs_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[22]),
        .O(int_coefs_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[23]),
        .O(int_coefs_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[24]),
        .O(int_coefs_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[25]),
        .O(int_coefs_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[26]),
        .O(int_coefs_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[27]),
        .O(int_coefs_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[28]),
        .O(int_coefs_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[1]),
        .O(int_coefs_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[29]),
        .O(int_coefs_reg02_out[30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_coefs[31]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[1] ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(int_coefs3_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[30]),
        .O(int_coefs_reg02_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_coefs[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(w_hs));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[31]),
        .O(int_coefs_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[32]),
        .O(int_coefs_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[33]),
        .O(int_coefs_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[34]),
        .O(int_coefs_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[35]),
        .O(int_coefs_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[36]),
        .O(int_coefs_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[37]),
        .O(int_coefs_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[38]),
        .O(int_coefs_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[2]),
        .O(int_coefs_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[39]),
        .O(int_coefs_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[40]),
        .O(int_coefs_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[41]),
        .O(int_coefs_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[42]),
        .O(int_coefs_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[43]),
        .O(int_coefs_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[44]),
        .O(int_coefs_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[45]),
        .O(int_coefs_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[46]),
        .O(int_coefs_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[47]),
        .O(int_coefs_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[48]),
        .O(int_coefs_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[3]),
        .O(int_coefs_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[49]),
        .O(int_coefs_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[50]),
        .O(int_coefs_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[51]),
        .O(int_coefs_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[52]),
        .O(int_coefs_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[53]),
        .O(int_coefs_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(coefs[54]),
        .O(int_coefs_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[55]),
        .O(int_coefs_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[56]),
        .O(int_coefs_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[57]),
        .O(int_coefs_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[58]),
        .O(int_coefs_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[4]),
        .O(int_coefs_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[59]),
        .O(int_coefs_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[60]),
        .O(int_coefs_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[61]),
        .O(int_coefs_reg0[30]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_coefs[63]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[2] ),
        .O(int_coefs));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(coefs[62]),
        .O(int_coefs_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[5]),
        .O(int_coefs_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(coefs[6]),
        .O(int_coefs_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[7]),
        .O(int_coefs_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_coefs[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(coefs[8]),
        .O(int_coefs_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[0] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[0]),
        .Q(\int_coefs_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[10] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[10]),
        .Q(coefs[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[11] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[11]),
        .Q(coefs[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[12] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[12]),
        .Q(coefs[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[13] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[13]),
        .Q(coefs[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[14] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[14]),
        .Q(coefs[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[15] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[15]),
        .Q(coefs[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[16] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[16]),
        .Q(coefs[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[17] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[17]),
        .Q(coefs[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[18] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[18]),
        .Q(coefs[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[19] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[19]),
        .Q(coefs[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[1] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[1]),
        .Q(coefs[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[20] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[20]),
        .Q(coefs[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[21] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[21]),
        .Q(coefs[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[22] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[22]),
        .Q(coefs[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[23] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[23]),
        .Q(coefs[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[24] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[24]),
        .Q(coefs[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[25] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[25]),
        .Q(coefs[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[26] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[26]),
        .Q(coefs[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[27] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[27]),
        .Q(coefs[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[28] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[28]),
        .Q(coefs[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[29] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[29]),
        .Q(coefs[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[2] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[2]),
        .Q(coefs[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[30] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[30]),
        .Q(coefs[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[31] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[31]),
        .Q(coefs[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[32] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[0]),
        .Q(coefs[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[33] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[1]),
        .Q(coefs[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[34] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[2]),
        .Q(coefs[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[35] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[3]),
        .Q(coefs[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[36] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[4]),
        .Q(coefs[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[37] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[5]),
        .Q(coefs[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[38] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[6]),
        .Q(coefs[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[39] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[7]),
        .Q(coefs[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[3] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[3]),
        .Q(coefs[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[40] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[8]),
        .Q(coefs[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[41] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[9]),
        .Q(coefs[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[42] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[10]),
        .Q(coefs[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[43] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[11]),
        .Q(coefs[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[44] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[12]),
        .Q(coefs[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[45] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[13]),
        .Q(coefs[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[46] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[14]),
        .Q(coefs[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[47] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[15]),
        .Q(coefs[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[48] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[16]),
        .Q(coefs[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[49] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[17]),
        .Q(coefs[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[4] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[4]),
        .Q(coefs[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[50] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[18]),
        .Q(coefs[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[51] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[19]),
        .Q(coefs[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[52] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[20]),
        .Q(coefs[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[53] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[21]),
        .Q(coefs[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[54] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[22]),
        .Q(coefs[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[55] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[23]),
        .Q(coefs[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[56] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[24]),
        .Q(coefs[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[57] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[25]),
        .Q(coefs[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[58] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[26]),
        .Q(coefs[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[59] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[27]),
        .Q(coefs[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[5] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[5]),
        .Q(coefs[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[60] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[28]),
        .Q(coefs[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[61] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[29]),
        .Q(coefs[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[62] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[30]),
        .Q(coefs[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[63] 
       (.C(ap_clk),
        .CE(int_coefs),
        .D(int_coefs_reg0[31]),
        .Q(coefs[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[6] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[6]),
        .Q(coefs[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[7] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[7]),
        .Q(coefs[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[8] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[8]),
        .Q(coefs[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_coefs_reg[9] 
       (.C(ap_clk),
        .CE(int_coefs3_out),
        .D(int_coefs_reg02_out[9]),
        .Q(coefs[8]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\int_coefs_reg_n_4_[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[31]),
        .O(\rdata[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[10]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[9]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[41]),
        .O(\rdata[10]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[11]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[10]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[42]),
        .O(\rdata[11]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[12]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[11]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[43]),
        .O(\rdata[12]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[13]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[12]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[44]),
        .O(\rdata[13]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[14]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[13]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[45]),
        .O(\rdata[14]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[14]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[46]),
        .O(\rdata[15]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[16]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[15]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[47]),
        .O(\rdata[16]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[16]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[48]),
        .O(\rdata[17]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[18]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[17]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[49]),
        .O(\rdata[18]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[18]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[50]),
        .O(\rdata[19]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[32]),
        .O(\rdata[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[19]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[51]),
        .O(\rdata[20]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[21]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[20]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[52]),
        .O(\rdata[21]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[21]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[53]),
        .O(\rdata[22]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[22]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[54]),
        .O(\rdata[23]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[24]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[23]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[55]),
        .O(\rdata[24]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[24]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[56]),
        .O(\rdata[25]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[25]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[57]),
        .O(\rdata[26]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[26]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[58]),
        .O(\rdata[27]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[27]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[59]),
        .O(\rdata[28]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[28]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[60]),
        .O(\rdata[29]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[33]),
        .O(\rdata[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[30]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[29]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[61]),
        .O(\rdata[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rdata));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[30]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[62]),
        .O(\rdata[31]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[2]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[34]),
        .O(\rdata[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[35]),
        .O(\rdata[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[36]),
        .O(\rdata[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[37]),
        .O(\rdata[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[38]),
        .O(\rdata[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[8]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[7]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[39]),
        .O(\rdata[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(coefs[8]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(coefs[40]),
        .O(\rdata[9]_i_1_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[0]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[10]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[11]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[12]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[13]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[14]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[15]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[16]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[17]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[18]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[19]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[1]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[20]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[21]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[22]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[23]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[24]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[25]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[26]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[27]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[28]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[29]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[2]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[30]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[31]_i_3_n_4 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[3]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[4]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[5]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[6]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[7]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[8]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[9]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_equalizer_Pipeline_VITIS_LOOP_56_2" *) 
module equalizer_equalizer_0_1_equalizer_equalizer_Pipeline_VITIS_LOOP_56_2
   (ap_loop_init_int,
    tmp_last_V_2_reg_294,
    ap_block_pp0_stage0_11001,
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY,
    \icmp_ln57_reg_284_pp0_iter7_reg_reg[0]_0 ,
    pop,
    mOutPtr18_out,
    push,
    push_0,
    gmem_BREADY,
    input_r_TREADY_int_regslice,
    \ap_CS_fsm_reg[45] ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_NS_fsm,
    \gmem_addr_reg_288_reg[61]_0 ,
    \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \tmp_last_V_2_reg_294_reg[0]_0 ,
    ap_rst_n,
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg,
    input_r_TVALID_int_regslice,
    gmem_AWREADY,
    gmem_BVALID,
    gmem_WREADY,
    Q,
    in,
    S,
    tmp_last_V_reg_1130,
    full_n_reg,
    full_n_reg_0,
    pop_1,
    \ap_CS_fsm_reg[45]_0 ,
    \B_V_data_1_state_reg[1] ,
    tmp_last_V_1_loc_fu_180,
    D);
  output ap_loop_init_int;
  output tmp_last_V_2_reg_294;
  output ap_block_pp0_stage0_11001;
  output grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY;
  output \icmp_ln57_reg_284_pp0_iter7_reg_reg[0]_0 ;
  output pop;
  output mOutPtr18_out;
  output push;
  output push_0;
  output gmem_BREADY;
  output input_r_TREADY_int_regslice;
  output \ap_CS_fsm_reg[45] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]ap_NS_fsm;
  output [61:0]\gmem_addr_reg_288_reg[61]_0 ;
  output [31:0]\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \tmp_last_V_2_reg_294_reg[0]_0 ;
  input ap_rst_n;
  input grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg;
  input input_r_TVALID_int_regslice;
  input gmem_AWREADY;
  input gmem_BVALID;
  input gmem_WREADY;
  input [31:0]Q;
  input [61:0]in;
  input [0:0]S;
  input tmp_last_V_reg_1130;
  input full_n_reg;
  input full_n_reg_0;
  input pop_1;
  input [1:0]\ap_CS_fsm_reg[45]_0 ;
  input \B_V_data_1_state_reg[1] ;
  input tmp_last_V_1_loc_fu_180;
  input [31:0]D;

  wire \B_V_data_1_state_reg[1] ;
  wire [31:0]D;
  wire [31:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[45] ;
  wire [1:0]\ap_CS_fsm_reg[45]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_4;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_4;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire gmem_BREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_addr_reg_2880;
  wire \gmem_addr_reg_288[10]_i_2_n_4 ;
  wire \gmem_addr_reg_288[10]_i_3_n_4 ;
  wire \gmem_addr_reg_288[10]_i_4_n_4 ;
  wire \gmem_addr_reg_288[10]_i_5_n_4 ;
  wire \gmem_addr_reg_288[14]_i_2_n_4 ;
  wire \gmem_addr_reg_288[14]_i_3_n_4 ;
  wire \gmem_addr_reg_288[14]_i_4_n_4 ;
  wire \gmem_addr_reg_288[14]_i_5_n_4 ;
  wire \gmem_addr_reg_288[18]_i_2_n_4 ;
  wire \gmem_addr_reg_288[18]_i_3_n_4 ;
  wire \gmem_addr_reg_288[18]_i_4_n_4 ;
  wire \gmem_addr_reg_288[18]_i_5_n_4 ;
  wire \gmem_addr_reg_288[22]_i_2_n_4 ;
  wire \gmem_addr_reg_288[22]_i_3_n_4 ;
  wire \gmem_addr_reg_288[22]_i_4_n_4 ;
  wire \gmem_addr_reg_288[22]_i_5_n_4 ;
  wire \gmem_addr_reg_288[26]_i_2_n_4 ;
  wire \gmem_addr_reg_288[26]_i_3_n_4 ;
  wire \gmem_addr_reg_288[26]_i_4_n_4 ;
  wire \gmem_addr_reg_288[26]_i_5_n_4 ;
  wire \gmem_addr_reg_288[2]_i_2_n_4 ;
  wire \gmem_addr_reg_288[2]_i_3_n_4 ;
  wire \gmem_addr_reg_288[2]_i_4_n_4 ;
  wire \gmem_addr_reg_288[30]_i_2_n_4 ;
  wire \gmem_addr_reg_288[30]_i_3_n_4 ;
  wire \gmem_addr_reg_288[30]_i_4_n_4 ;
  wire \gmem_addr_reg_288[30]_i_5_n_4 ;
  wire \gmem_addr_reg_288[34]_i_2_n_4 ;
  wire \gmem_addr_reg_288[34]_i_3_n_4 ;
  wire \gmem_addr_reg_288[34]_i_4_n_4 ;
  wire \gmem_addr_reg_288[34]_i_5_n_4 ;
  wire \gmem_addr_reg_288[38]_i_2_n_4 ;
  wire \gmem_addr_reg_288[38]_i_3_n_4 ;
  wire \gmem_addr_reg_288[38]_i_4_n_4 ;
  wire \gmem_addr_reg_288[38]_i_5_n_4 ;
  wire \gmem_addr_reg_288[42]_i_2_n_4 ;
  wire \gmem_addr_reg_288[42]_i_3_n_4 ;
  wire \gmem_addr_reg_288[42]_i_4_n_4 ;
  wire \gmem_addr_reg_288[42]_i_5_n_4 ;
  wire \gmem_addr_reg_288[46]_i_2_n_4 ;
  wire \gmem_addr_reg_288[46]_i_3_n_4 ;
  wire \gmem_addr_reg_288[46]_i_4_n_4 ;
  wire \gmem_addr_reg_288[46]_i_5_n_4 ;
  wire \gmem_addr_reg_288[50]_i_2_n_4 ;
  wire \gmem_addr_reg_288[50]_i_3_n_4 ;
  wire \gmem_addr_reg_288[50]_i_4_n_4 ;
  wire \gmem_addr_reg_288[50]_i_5_n_4 ;
  wire \gmem_addr_reg_288[54]_i_2_n_4 ;
  wire \gmem_addr_reg_288[54]_i_3_n_4 ;
  wire \gmem_addr_reg_288[54]_i_4_n_4 ;
  wire \gmem_addr_reg_288[54]_i_5_n_4 ;
  wire \gmem_addr_reg_288[58]_i_2_n_4 ;
  wire \gmem_addr_reg_288[58]_i_3_n_4 ;
  wire \gmem_addr_reg_288[58]_i_4_n_4 ;
  wire \gmem_addr_reg_288[58]_i_5_n_4 ;
  wire \gmem_addr_reg_288[61]_i_3_n_4 ;
  wire \gmem_addr_reg_288[61]_i_4_n_4 ;
  wire \gmem_addr_reg_288[61]_i_5_n_4 ;
  wire \gmem_addr_reg_288[6]_i_2_n_4 ;
  wire \gmem_addr_reg_288[6]_i_3_n_4 ;
  wire \gmem_addr_reg_288[6]_i_4_n_4 ;
  wire \gmem_addr_reg_288[6]_i_5_n_4 ;
  wire \gmem_addr_reg_288_reg[10]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[10]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[10]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[10]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[14]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[14]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[14]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[14]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[18]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[18]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[18]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[18]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[22]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[22]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[22]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[22]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[26]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[26]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[26]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[26]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[2]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[2]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[2]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[2]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[30]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[30]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[30]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[30]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[34]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[34]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[34]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[34]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[38]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[38]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[38]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[38]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[42]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[42]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[42]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[42]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[46]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[46]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[46]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[46]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[50]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[50]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[50]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[50]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[54]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[54]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[54]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[54]_i_1_n_7 ;
  wire \gmem_addr_reg_288_reg[58]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[58]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[58]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[58]_i_1_n_7 ;
  wire [61:0]\gmem_addr_reg_288_reg[61]_0 ;
  wire \gmem_addr_reg_288_reg[61]_i_2_n_6 ;
  wire \gmem_addr_reg_288_reg[61]_i_2_n_7 ;
  wire \gmem_addr_reg_288_reg[6]_i_1_n_4 ;
  wire \gmem_addr_reg_288_reg[6]_i_1_n_5 ;
  wire \gmem_addr_reg_288_reg[6]_i_1_n_6 ;
  wire \gmem_addr_reg_288_reg[6]_i_1_n_7 ;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_ready;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_tmp_last_V_1_out;
  wire i_fu_94;
  wire [61:0]i_fu_94_reg;
  wire icmp_ln57_fu_191_p2;
  wire icmp_ln57_reg_284;
  wire \icmp_ln57_reg_284[0]_i_3_n_4 ;
  wire \icmp_ln57_reg_284[0]_i_6_n_4 ;
  wire icmp_ln57_reg_284_pp0_iter2_reg;
  wire \icmp_ln57_reg_284_pp0_iter5_reg_reg[0]_srl3_n_4 ;
  wire icmp_ln57_reg_284_pp0_iter6_reg;
  wire \icmp_ln57_reg_284_pp0_iter7_reg_reg[0]_0 ;
  wire \icmp_ln57_reg_284_pp0_iter7_reg_reg_n_4_[0] ;
  wire [61:0]in;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID_int_regslice;
  wire mOutPtr18_out;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire [61:0]sext_ln63_fu_221_p1;
  wire [31:0]tmp_data_V_1_fu_90;
  wire [31:0]tmp_data_V_2_reg_279;
  wire [31:0]\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 ;
  wire tmp_last_V_1_loc_fu_180;
  wire tmp_last_V_1_reg_163;
  wire tmp_last_V_2_reg_294;
  wire \tmp_last_V_2_reg_294_pp0_iter6_reg_reg[0]_srl5_n_4 ;
  wire tmp_last_V_2_reg_294_pp0_iter7_reg;
  wire \tmp_last_V_2_reg_294_reg[0]_0 ;
  wire tmp_last_V_reg_1130;
  wire [0:0]\NLW_gmem_addr_reg_288_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_288_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_288_reg[61]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln57_fu_191_p2),
        .I4(\ap_CS_fsm_reg[45]_0 [1]),
        .O(input_r_TREADY_int_regslice));
  LUT5 #(
    .INIT(32'h9800D800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(ap_rst_n),
        .I4(icmp_ln57_fu_191_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA000E400)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(ap_rst_n),
        .I4(icmp_ln57_fu_191_p2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2_reg_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/ap_loop_exit_ready_pp0_iter6_reg_reg_srl5 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter6_reg_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln57_fu_191_p2),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_4),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    dout_vld_i_2
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\icmp_ln57_reg_284_pp0_iter7_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(\ap_CS_fsm_reg[45]_0 [0]),
        .I4(\ap_CS_fsm_reg[45]_0 [1]),
        .O(gmem_BREADY));
  equalizer_equalizer_0_1_equalizer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (ap_block_pp0_stage0_11001),
        .O({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .Q(tmp_data_V_1_fu_90),
        .\ap_CS_fsm_reg[45] (\ap_CS_fsm_reg[45]_0 ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_i_2_0(ap_enable_reg_pp0_iter2_reg_n_4),
        .ap_enable_reg_pp0_iter3_i_2_1(\icmp_ln57_reg_284_pp0_iter7_reg_reg_n_4_[0] ),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY),
        .i_fu_94(i_fu_94),
        .i_fu_94_reg(i_fu_94_reg),
        .\i_fu_94_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .\i_fu_94_reg[31]_0 (Q),
        .\i_fu_94_reg[35] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .\i_fu_94_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .\i_fu_94_reg[43] ({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .\i_fu_94_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60}),
        .\i_fu_94_reg[51] ({flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .\i_fu_94_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68}),
        .\i_fu_94_reg[59] ({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}),
        .\i_fu_94_reg[61] ({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}),
        .\i_load_1_reg_1419_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .\i_load_1_reg_1419_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\i_load_1_reg_1419_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .\i_load_1_reg_1419_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .\i_load_1_reg_1419_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .\i_load_1_reg_1419_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .icmp_ln57_reg_284(icmp_ln57_reg_284),
        .icmp_ln57_reg_284_pp0_iter2_reg(icmp_ln57_reg_284_pp0_iter2_reg),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .\tmp_data_V_1_fu_90_reg[11] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\tmp_data_V_1_fu_90_reg[14] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\tmp_data_V_1_fu_90_reg[19] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\tmp_data_V_1_fu_90_reg[25] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\tmp_data_V_1_fu_90_reg[28] (flow_control_loop_pipe_sequential_init_U_n_11),
        .\tmp_data_V_1_fu_90_reg[8] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\tmp_data_V_1_fu_90_reg[8]_0 (flow_control_loop_pipe_sequential_init_U_n_8),
        .tmp_last_V_1_reg_163(tmp_last_V_1_reg_163),
        .\tmp_last_V_1_reg_163_reg[0] (\icmp_ln57_reg_284_pp0_iter7_reg_reg[0]_0 ),
        .tmp_last_V_2_reg_294_pp0_iter7_reg(tmp_last_V_2_reg_294_pp0_iter7_reg),
        .\tmp_last_V_2_reg_294_pp0_iter7_reg_reg[0]__0 (flow_control_loop_pipe_sequential_init_U_n_75),
        .tmp_last_V_reg_1130(tmp_last_V_reg_1130));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[10]_i_2 
       (.I0(i_fu_94_reg[10]),
        .I1(in[10]),
        .O(\gmem_addr_reg_288[10]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[10]_i_3 
       (.I0(i_fu_94_reg[9]),
        .I1(in[9]),
        .O(\gmem_addr_reg_288[10]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[10]_i_4 
       (.I0(i_fu_94_reg[8]),
        .I1(in[8]),
        .O(\gmem_addr_reg_288[10]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[10]_i_5 
       (.I0(i_fu_94_reg[7]),
        .I1(in[7]),
        .O(\gmem_addr_reg_288[10]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[14]_i_2 
       (.I0(i_fu_94_reg[14]),
        .I1(in[14]),
        .O(\gmem_addr_reg_288[14]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[14]_i_3 
       (.I0(i_fu_94_reg[13]),
        .I1(in[13]),
        .O(\gmem_addr_reg_288[14]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[14]_i_4 
       (.I0(i_fu_94_reg[12]),
        .I1(in[12]),
        .O(\gmem_addr_reg_288[14]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[14]_i_5 
       (.I0(i_fu_94_reg[11]),
        .I1(in[11]),
        .O(\gmem_addr_reg_288[14]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[18]_i_2 
       (.I0(i_fu_94_reg[18]),
        .I1(in[18]),
        .O(\gmem_addr_reg_288[18]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[18]_i_3 
       (.I0(i_fu_94_reg[17]),
        .I1(in[17]),
        .O(\gmem_addr_reg_288[18]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[18]_i_4 
       (.I0(i_fu_94_reg[16]),
        .I1(in[16]),
        .O(\gmem_addr_reg_288[18]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[18]_i_5 
       (.I0(i_fu_94_reg[15]),
        .I1(in[15]),
        .O(\gmem_addr_reg_288[18]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[22]_i_2 
       (.I0(i_fu_94_reg[22]),
        .I1(in[22]),
        .O(\gmem_addr_reg_288[22]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[22]_i_3 
       (.I0(i_fu_94_reg[21]),
        .I1(in[21]),
        .O(\gmem_addr_reg_288[22]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[22]_i_4 
       (.I0(i_fu_94_reg[20]),
        .I1(in[20]),
        .O(\gmem_addr_reg_288[22]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[22]_i_5 
       (.I0(i_fu_94_reg[19]),
        .I1(in[19]),
        .O(\gmem_addr_reg_288[22]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[26]_i_2 
       (.I0(i_fu_94_reg[26]),
        .I1(in[26]),
        .O(\gmem_addr_reg_288[26]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[26]_i_3 
       (.I0(i_fu_94_reg[25]),
        .I1(in[25]),
        .O(\gmem_addr_reg_288[26]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[26]_i_4 
       (.I0(i_fu_94_reg[24]),
        .I1(in[24]),
        .O(\gmem_addr_reg_288[26]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[26]_i_5 
       (.I0(i_fu_94_reg[23]),
        .I1(in[23]),
        .O(\gmem_addr_reg_288[26]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[2]_i_2 
       (.I0(i_fu_94_reg[2]),
        .I1(in[2]),
        .O(\gmem_addr_reg_288[2]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[2]_i_3 
       (.I0(i_fu_94_reg[1]),
        .I1(in[1]),
        .O(\gmem_addr_reg_288[2]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[2]_i_4 
       (.I0(i_fu_94_reg[0]),
        .I1(in[0]),
        .O(\gmem_addr_reg_288[2]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[30]_i_2 
       (.I0(i_fu_94_reg[30]),
        .I1(in[30]),
        .O(\gmem_addr_reg_288[30]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[30]_i_3 
       (.I0(i_fu_94_reg[29]),
        .I1(in[29]),
        .O(\gmem_addr_reg_288[30]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[30]_i_4 
       (.I0(i_fu_94_reg[28]),
        .I1(in[28]),
        .O(\gmem_addr_reg_288[30]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[30]_i_5 
       (.I0(i_fu_94_reg[27]),
        .I1(in[27]),
        .O(\gmem_addr_reg_288[30]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[34]_i_2 
       (.I0(i_fu_94_reg[34]),
        .I1(in[34]),
        .O(\gmem_addr_reg_288[34]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[34]_i_3 
       (.I0(i_fu_94_reg[33]),
        .I1(in[33]),
        .O(\gmem_addr_reg_288[34]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[34]_i_4 
       (.I0(i_fu_94_reg[32]),
        .I1(in[32]),
        .O(\gmem_addr_reg_288[34]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[34]_i_5 
       (.I0(i_fu_94_reg[31]),
        .I1(in[31]),
        .O(\gmem_addr_reg_288[34]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[38]_i_2 
       (.I0(i_fu_94_reg[38]),
        .I1(in[38]),
        .O(\gmem_addr_reg_288[38]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[38]_i_3 
       (.I0(i_fu_94_reg[37]),
        .I1(in[37]),
        .O(\gmem_addr_reg_288[38]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[38]_i_4 
       (.I0(i_fu_94_reg[36]),
        .I1(in[36]),
        .O(\gmem_addr_reg_288[38]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[38]_i_5 
       (.I0(i_fu_94_reg[35]),
        .I1(in[35]),
        .O(\gmem_addr_reg_288[38]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[42]_i_2 
       (.I0(i_fu_94_reg[42]),
        .I1(in[42]),
        .O(\gmem_addr_reg_288[42]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[42]_i_3 
       (.I0(i_fu_94_reg[41]),
        .I1(in[41]),
        .O(\gmem_addr_reg_288[42]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[42]_i_4 
       (.I0(i_fu_94_reg[40]),
        .I1(in[40]),
        .O(\gmem_addr_reg_288[42]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[42]_i_5 
       (.I0(i_fu_94_reg[39]),
        .I1(in[39]),
        .O(\gmem_addr_reg_288[42]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[46]_i_2 
       (.I0(i_fu_94_reg[46]),
        .I1(in[46]),
        .O(\gmem_addr_reg_288[46]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[46]_i_3 
       (.I0(i_fu_94_reg[45]),
        .I1(in[45]),
        .O(\gmem_addr_reg_288[46]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[46]_i_4 
       (.I0(i_fu_94_reg[44]),
        .I1(in[44]),
        .O(\gmem_addr_reg_288[46]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[46]_i_5 
       (.I0(i_fu_94_reg[43]),
        .I1(in[43]),
        .O(\gmem_addr_reg_288[46]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[50]_i_2 
       (.I0(i_fu_94_reg[50]),
        .I1(in[50]),
        .O(\gmem_addr_reg_288[50]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[50]_i_3 
       (.I0(i_fu_94_reg[49]),
        .I1(in[49]),
        .O(\gmem_addr_reg_288[50]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[50]_i_4 
       (.I0(i_fu_94_reg[48]),
        .I1(in[48]),
        .O(\gmem_addr_reg_288[50]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[50]_i_5 
       (.I0(i_fu_94_reg[47]),
        .I1(in[47]),
        .O(\gmem_addr_reg_288[50]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[54]_i_2 
       (.I0(i_fu_94_reg[54]),
        .I1(in[54]),
        .O(\gmem_addr_reg_288[54]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[54]_i_3 
       (.I0(i_fu_94_reg[53]),
        .I1(in[53]),
        .O(\gmem_addr_reg_288[54]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[54]_i_4 
       (.I0(i_fu_94_reg[52]),
        .I1(in[52]),
        .O(\gmem_addr_reg_288[54]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[54]_i_5 
       (.I0(i_fu_94_reg[51]),
        .I1(in[51]),
        .O(\gmem_addr_reg_288[54]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[58]_i_2 
       (.I0(i_fu_94_reg[58]),
        .I1(in[58]),
        .O(\gmem_addr_reg_288[58]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[58]_i_3 
       (.I0(i_fu_94_reg[57]),
        .I1(in[57]),
        .O(\gmem_addr_reg_288[58]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[58]_i_4 
       (.I0(i_fu_94_reg[56]),
        .I1(in[56]),
        .O(\gmem_addr_reg_288[58]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[58]_i_5 
       (.I0(i_fu_94_reg[55]),
        .I1(in[55]),
        .O(\gmem_addr_reg_288[58]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_reg_288[61]_i_1 
       (.I0(icmp_ln57_fu_191_p2),
        .I1(ap_block_pp0_stage0_11001),
        .O(gmem_addr_reg_2880));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[61]_i_3 
       (.I0(i_fu_94_reg[61]),
        .I1(in[61]),
        .O(\gmem_addr_reg_288[61]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[61]_i_4 
       (.I0(i_fu_94_reg[60]),
        .I1(in[60]),
        .O(\gmem_addr_reg_288[61]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[61]_i_5 
       (.I0(i_fu_94_reg[59]),
        .I1(in[59]),
        .O(\gmem_addr_reg_288[61]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[6]_i_2 
       (.I0(i_fu_94_reg[6]),
        .I1(in[6]),
        .O(\gmem_addr_reg_288[6]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[6]_i_3 
       (.I0(i_fu_94_reg[5]),
        .I1(in[5]),
        .O(\gmem_addr_reg_288[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[6]_i_4 
       (.I0(i_fu_94_reg[4]),
        .I1(in[4]),
        .O(\gmem_addr_reg_288[6]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_288[6]_i_5 
       (.I0(i_fu_94_reg[3]),
        .I1(in[3]),
        .O(\gmem_addr_reg_288[6]_i_5_n_4 ));
  FDRE \gmem_addr_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[0]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[10]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[10]_i_1 
       (.CI(\gmem_addr_reg_288_reg[6]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[10]_i_1_n_4 ,\gmem_addr_reg_288_reg[10]_i_1_n_5 ,\gmem_addr_reg_288_reg[10]_i_1_n_6 ,\gmem_addr_reg_288_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[10:7]),
        .O(sext_ln63_fu_221_p1[10:7]),
        .S({\gmem_addr_reg_288[10]_i_2_n_4 ,\gmem_addr_reg_288[10]_i_3_n_4 ,\gmem_addr_reg_288[10]_i_4_n_4 ,\gmem_addr_reg_288[10]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[11]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[12]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[13]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[14]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[14]_i_1 
       (.CI(\gmem_addr_reg_288_reg[10]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[14]_i_1_n_4 ,\gmem_addr_reg_288_reg[14]_i_1_n_5 ,\gmem_addr_reg_288_reg[14]_i_1_n_6 ,\gmem_addr_reg_288_reg[14]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[14:11]),
        .O(sext_ln63_fu_221_p1[14:11]),
        .S({\gmem_addr_reg_288[14]_i_2_n_4 ,\gmem_addr_reg_288[14]_i_3_n_4 ,\gmem_addr_reg_288[14]_i_4_n_4 ,\gmem_addr_reg_288[14]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[15]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[16]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[17]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[18]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[18]_i_1 
       (.CI(\gmem_addr_reg_288_reg[14]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[18]_i_1_n_4 ,\gmem_addr_reg_288_reg[18]_i_1_n_5 ,\gmem_addr_reg_288_reg[18]_i_1_n_6 ,\gmem_addr_reg_288_reg[18]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[18:15]),
        .O(sext_ln63_fu_221_p1[18:15]),
        .S({\gmem_addr_reg_288[18]_i_2_n_4 ,\gmem_addr_reg_288[18]_i_3_n_4 ,\gmem_addr_reg_288[18]_i_4_n_4 ,\gmem_addr_reg_288[18]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[19]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[1]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[20]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[21]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[22]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[22]_i_1 
       (.CI(\gmem_addr_reg_288_reg[18]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[22]_i_1_n_4 ,\gmem_addr_reg_288_reg[22]_i_1_n_5 ,\gmem_addr_reg_288_reg[22]_i_1_n_6 ,\gmem_addr_reg_288_reg[22]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[22:19]),
        .O(sext_ln63_fu_221_p1[22:19]),
        .S({\gmem_addr_reg_288[22]_i_2_n_4 ,\gmem_addr_reg_288[22]_i_3_n_4 ,\gmem_addr_reg_288[22]_i_4_n_4 ,\gmem_addr_reg_288[22]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[23]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[24]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[25]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[26]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[26]_i_1 
       (.CI(\gmem_addr_reg_288_reg[22]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[26]_i_1_n_4 ,\gmem_addr_reg_288_reg[26]_i_1_n_5 ,\gmem_addr_reg_288_reg[26]_i_1_n_6 ,\gmem_addr_reg_288_reg[26]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[26:23]),
        .O(sext_ln63_fu_221_p1[26:23]),
        .S({\gmem_addr_reg_288[26]_i_2_n_4 ,\gmem_addr_reg_288[26]_i_3_n_4 ,\gmem_addr_reg_288[26]_i_4_n_4 ,\gmem_addr_reg_288[26]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[27]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[28]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[29]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[2]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_288_reg[2]_i_1_n_4 ,\gmem_addr_reg_288_reg[2]_i_1_n_5 ,\gmem_addr_reg_288_reg[2]_i_1_n_6 ,\gmem_addr_reg_288_reg[2]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({i_fu_94_reg[2:0],1'b0}),
        .O({sext_ln63_fu_221_p1[2:0],\NLW_gmem_addr_reg_288_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_288[2]_i_2_n_4 ,\gmem_addr_reg_288[2]_i_3_n_4 ,\gmem_addr_reg_288[2]_i_4_n_4 ,S}));
  FDRE \gmem_addr_reg_288_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[30]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[30]_i_1 
       (.CI(\gmem_addr_reg_288_reg[26]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[30]_i_1_n_4 ,\gmem_addr_reg_288_reg[30]_i_1_n_5 ,\gmem_addr_reg_288_reg[30]_i_1_n_6 ,\gmem_addr_reg_288_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[30:27]),
        .O(sext_ln63_fu_221_p1[30:27]),
        .S({\gmem_addr_reg_288[30]_i_2_n_4 ,\gmem_addr_reg_288[30]_i_3_n_4 ,\gmem_addr_reg_288[30]_i_4_n_4 ,\gmem_addr_reg_288[30]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[31]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[32]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[33]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[34]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[34]_i_1 
       (.CI(\gmem_addr_reg_288_reg[30]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[34]_i_1_n_4 ,\gmem_addr_reg_288_reg[34]_i_1_n_5 ,\gmem_addr_reg_288_reg[34]_i_1_n_6 ,\gmem_addr_reg_288_reg[34]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[34:31]),
        .O(sext_ln63_fu_221_p1[34:31]),
        .S({\gmem_addr_reg_288[34]_i_2_n_4 ,\gmem_addr_reg_288[34]_i_3_n_4 ,\gmem_addr_reg_288[34]_i_4_n_4 ,\gmem_addr_reg_288[34]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[35]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[36]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[37]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[38]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[38]_i_1 
       (.CI(\gmem_addr_reg_288_reg[34]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[38]_i_1_n_4 ,\gmem_addr_reg_288_reg[38]_i_1_n_5 ,\gmem_addr_reg_288_reg[38]_i_1_n_6 ,\gmem_addr_reg_288_reg[38]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[38:35]),
        .O(sext_ln63_fu_221_p1[38:35]),
        .S({\gmem_addr_reg_288[38]_i_2_n_4 ,\gmem_addr_reg_288[38]_i_3_n_4 ,\gmem_addr_reg_288[38]_i_4_n_4 ,\gmem_addr_reg_288[38]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[39]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[3]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[40]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[41]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[42]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[42]_i_1 
       (.CI(\gmem_addr_reg_288_reg[38]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[42]_i_1_n_4 ,\gmem_addr_reg_288_reg[42]_i_1_n_5 ,\gmem_addr_reg_288_reg[42]_i_1_n_6 ,\gmem_addr_reg_288_reg[42]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[42:39]),
        .O(sext_ln63_fu_221_p1[42:39]),
        .S({\gmem_addr_reg_288[42]_i_2_n_4 ,\gmem_addr_reg_288[42]_i_3_n_4 ,\gmem_addr_reg_288[42]_i_4_n_4 ,\gmem_addr_reg_288[42]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[43]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[44]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[45]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[46]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[46]_i_1 
       (.CI(\gmem_addr_reg_288_reg[42]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[46]_i_1_n_4 ,\gmem_addr_reg_288_reg[46]_i_1_n_5 ,\gmem_addr_reg_288_reg[46]_i_1_n_6 ,\gmem_addr_reg_288_reg[46]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[46:43]),
        .O(sext_ln63_fu_221_p1[46:43]),
        .S({\gmem_addr_reg_288[46]_i_2_n_4 ,\gmem_addr_reg_288[46]_i_3_n_4 ,\gmem_addr_reg_288[46]_i_4_n_4 ,\gmem_addr_reg_288[46]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[47]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[48]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[49]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[4]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[50]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[50]_i_1 
       (.CI(\gmem_addr_reg_288_reg[46]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[50]_i_1_n_4 ,\gmem_addr_reg_288_reg[50]_i_1_n_5 ,\gmem_addr_reg_288_reg[50]_i_1_n_6 ,\gmem_addr_reg_288_reg[50]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[50:47]),
        .O(sext_ln63_fu_221_p1[50:47]),
        .S({\gmem_addr_reg_288[50]_i_2_n_4 ,\gmem_addr_reg_288[50]_i_3_n_4 ,\gmem_addr_reg_288[50]_i_4_n_4 ,\gmem_addr_reg_288[50]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[51]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[52]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[53]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[54]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[54]_i_1 
       (.CI(\gmem_addr_reg_288_reg[50]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[54]_i_1_n_4 ,\gmem_addr_reg_288_reg[54]_i_1_n_5 ,\gmem_addr_reg_288_reg[54]_i_1_n_6 ,\gmem_addr_reg_288_reg[54]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[54:51]),
        .O(sext_ln63_fu_221_p1[54:51]),
        .S({\gmem_addr_reg_288[54]_i_2_n_4 ,\gmem_addr_reg_288[54]_i_3_n_4 ,\gmem_addr_reg_288[54]_i_4_n_4 ,\gmem_addr_reg_288[54]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[55]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[56]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[57]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[58]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[58]_i_1 
       (.CI(\gmem_addr_reg_288_reg[54]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[58]_i_1_n_4 ,\gmem_addr_reg_288_reg[58]_i_1_n_5 ,\gmem_addr_reg_288_reg[58]_i_1_n_6 ,\gmem_addr_reg_288_reg[58]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[58:55]),
        .O(sext_ln63_fu_221_p1[58:55]),
        .S({\gmem_addr_reg_288[58]_i_2_n_4 ,\gmem_addr_reg_288[58]_i_3_n_4 ,\gmem_addr_reg_288[58]_i_4_n_4 ,\gmem_addr_reg_288[58]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[59]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[5]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[60]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[61]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[61]_i_2 
       (.CI(\gmem_addr_reg_288_reg[58]_i_1_n_4 ),
        .CO({\NLW_gmem_addr_reg_288_reg[61]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_reg_288_reg[61]_i_2_n_6 ,\gmem_addr_reg_288_reg[61]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_fu_94_reg[60:59]}),
        .O({\NLW_gmem_addr_reg_288_reg[61]_i_2_O_UNCONNECTED [3],sext_ln63_fu_221_p1[61:59]}),
        .S({1'b0,\gmem_addr_reg_288[61]_i_3_n_4 ,\gmem_addr_reg_288[61]_i_4_n_4 ,\gmem_addr_reg_288[61]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[6]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_288_reg[6]_i_1 
       (.CI(\gmem_addr_reg_288_reg[2]_i_1_n_4 ),
        .CO({\gmem_addr_reg_288_reg[6]_i_1_n_4 ,\gmem_addr_reg_288_reg[6]_i_1_n_5 ,\gmem_addr_reg_288_reg[6]_i_1_n_6 ,\gmem_addr_reg_288_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(i_fu_94_reg[6:3]),
        .O(sext_ln63_fu_221_p1[6:3]),
        .S({\gmem_addr_reg_288[6]_i_2_n_4 ,\gmem_addr_reg_288[6]_i_3_n_4 ,\gmem_addr_reg_288[6]_i_4_n_4 ,\gmem_addr_reg_288[6]_i_5_n_4 }));
  FDRE \gmem_addr_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[7]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[8]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_2880),
        .D(sext_ln63_fu_221_p1[9]),
        .Q(\gmem_addr_reg_288_reg[61]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFDFFF0F0)) 
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001),
        .I2(\ap_CS_fsm_reg[45]_0 [0]),
        .I3(icmp_ln57_fu_191_p2),
        .I4(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE \i_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(i_fu_94_reg[0]),
        .R(1'b0));
  FDRE \i_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(i_fu_94_reg[10]),
        .R(1'b0));
  FDRE \i_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(i_fu_94_reg[11]),
        .R(1'b0));
  FDRE \i_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(i_fu_94_reg[12]),
        .R(1'b0));
  FDRE \i_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(i_fu_94_reg[13]),
        .R(1'b0));
  FDRE \i_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(i_fu_94_reg[14]),
        .R(1'b0));
  FDRE \i_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(i_fu_94_reg[15]),
        .R(1'b0));
  FDRE \i_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(i_fu_94_reg[16]),
        .R(1'b0));
  FDRE \i_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(i_fu_94_reg[17]),
        .R(1'b0));
  FDRE \i_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(i_fu_94_reg[18]),
        .R(1'b0));
  FDRE \i_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(i_fu_94_reg[19]),
        .R(1'b0));
  FDRE \i_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(i_fu_94_reg[1]),
        .R(1'b0));
  FDRE \i_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(i_fu_94_reg[20]),
        .R(1'b0));
  FDRE \i_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(i_fu_94_reg[21]),
        .R(1'b0));
  FDRE \i_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(i_fu_94_reg[22]),
        .R(1'b0));
  FDRE \i_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(i_fu_94_reg[23]),
        .R(1'b0));
  FDRE \i_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(i_fu_94_reg[24]),
        .R(1'b0));
  FDRE \i_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(i_fu_94_reg[25]),
        .R(1'b0));
  FDRE \i_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(i_fu_94_reg[26]),
        .R(1'b0));
  FDRE \i_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(i_fu_94_reg[27]),
        .R(1'b0));
  FDRE \i_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(i_fu_94_reg[28]),
        .R(1'b0));
  FDRE \i_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(i_fu_94_reg[29]),
        .R(1'b0));
  FDRE \i_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(i_fu_94_reg[2]),
        .R(1'b0));
  FDRE \i_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(i_fu_94_reg[30]),
        .R(1'b0));
  FDRE \i_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(i_fu_94_reg[31]),
        .R(1'b0));
  FDRE \i_fu_94_reg[32] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(i_fu_94_reg[32]),
        .R(1'b0));
  FDRE \i_fu_94_reg[33] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(i_fu_94_reg[33]),
        .R(1'b0));
  FDRE \i_fu_94_reg[34] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(i_fu_94_reg[34]),
        .R(1'b0));
  FDRE \i_fu_94_reg[35] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(i_fu_94_reg[35]),
        .R(1'b0));
  FDRE \i_fu_94_reg[36] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(i_fu_94_reg[36]),
        .R(1'b0));
  FDRE \i_fu_94_reg[37] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(i_fu_94_reg[37]),
        .R(1'b0));
  FDRE \i_fu_94_reg[38] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(i_fu_94_reg[38]),
        .R(1'b0));
  FDRE \i_fu_94_reg[39] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(i_fu_94_reg[39]),
        .R(1'b0));
  FDRE \i_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(i_fu_94_reg[3]),
        .R(1'b0));
  FDRE \i_fu_94_reg[40] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(i_fu_94_reg[40]),
        .R(1'b0));
  FDRE \i_fu_94_reg[41] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(i_fu_94_reg[41]),
        .R(1'b0));
  FDRE \i_fu_94_reg[42] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(i_fu_94_reg[42]),
        .R(1'b0));
  FDRE \i_fu_94_reg[43] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(i_fu_94_reg[43]),
        .R(1'b0));
  FDRE \i_fu_94_reg[44] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(i_fu_94_reg[44]),
        .R(1'b0));
  FDRE \i_fu_94_reg[45] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(i_fu_94_reg[45]),
        .R(1'b0));
  FDRE \i_fu_94_reg[46] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(i_fu_94_reg[46]),
        .R(1'b0));
  FDRE \i_fu_94_reg[47] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(i_fu_94_reg[47]),
        .R(1'b0));
  FDRE \i_fu_94_reg[48] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(i_fu_94_reg[48]),
        .R(1'b0));
  FDRE \i_fu_94_reg[49] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(i_fu_94_reg[49]),
        .R(1'b0));
  FDRE \i_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(i_fu_94_reg[4]),
        .R(1'b0));
  FDRE \i_fu_94_reg[50] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(i_fu_94_reg[50]),
        .R(1'b0));
  FDRE \i_fu_94_reg[51] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(i_fu_94_reg[51]),
        .R(1'b0));
  FDRE \i_fu_94_reg[52] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(i_fu_94_reg[52]),
        .R(1'b0));
  FDRE \i_fu_94_reg[53] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(i_fu_94_reg[53]),
        .R(1'b0));
  FDRE \i_fu_94_reg[54] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(i_fu_94_reg[54]),
        .R(1'b0));
  FDRE \i_fu_94_reg[55] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(i_fu_94_reg[55]),
        .R(1'b0));
  FDRE \i_fu_94_reg[56] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(i_fu_94_reg[56]),
        .R(1'b0));
  FDRE \i_fu_94_reg[57] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(i_fu_94_reg[57]),
        .R(1'b0));
  FDRE \i_fu_94_reg[58] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(i_fu_94_reg[58]),
        .R(1'b0));
  FDRE \i_fu_94_reg[59] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(i_fu_94_reg[59]),
        .R(1'b0));
  FDRE \i_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(i_fu_94_reg[5]),
        .R(1'b0));
  FDRE \i_fu_94_reg[60] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(i_fu_94_reg[60]),
        .R(1'b0));
  FDRE \i_fu_94_reg[61] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(i_fu_94_reg[61]),
        .R(1'b0));
  FDRE \i_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(i_fu_94_reg[6]),
        .R(1'b0));
  FDRE \i_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(i_fu_94_reg[7]),
        .R(1'b0));
  FDRE \i_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(i_fu_94_reg[8]),
        .R(1'b0));
  FDRE \i_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(i_fu_94_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \icmp_ln57_reg_284[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_12),
        .I1(\icmp_ln57_reg_284[0]_i_3_n_4 ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_10),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(\icmp_ln57_reg_284[0]_i_6_n_4 ),
        .O(icmp_ln57_fu_191_p2));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln57_reg_284[0]_i_3 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_11),
        .I1(tmp_data_V_1_fu_90[20]),
        .I2(tmp_data_V_1_fu_90[19]),
        .I3(tmp_data_V_1_fu_90[23]),
        .I4(tmp_data_V_1_fu_90[22]),
        .I5(tmp_data_V_1_fu_90[21]),
        .O(\icmp_ln57_reg_284[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \icmp_ln57_reg_284[0]_i_6 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_8),
        .I1(tmp_data_V_1_fu_90[0]),
        .I2(tmp_data_V_1_fu_90[1]),
        .I3(tmp_data_V_1_fu_90[2]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_7),
        .I5(flow_control_loop_pipe_sequential_init_U_n_6),
        .O(\icmp_ln57_reg_284[0]_i_6_n_4 ));
  FDRE \icmp_ln57_reg_284_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln57_reg_284),
        .Q(icmp_ln57_reg_284_pp0_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/icmp_ln57_reg_284_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/icmp_ln57_reg_284_pp0_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln57_reg_284_pp0_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln57_reg_284_pp0_iter2_reg),
        .Q(\icmp_ln57_reg_284_pp0_iter5_reg_reg[0]_srl3_n_4 ));
  FDRE \icmp_ln57_reg_284_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln57_reg_284_pp0_iter5_reg_reg[0]_srl3_n_4 ),
        .Q(icmp_ln57_reg_284_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln57_reg_284_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln57_reg_284_pp0_iter6_reg),
        .Q(\icmp_ln57_reg_284_pp0_iter7_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln57_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln57_fu_191_p2),
        .Q(icmp_ln57_reg_284),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010FFFF00000000)) 
    \mOutPtr[3]_i_3 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\icmp_ln57_reg_284_pp0_iter7_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(full_n_reg),
        .I4(gmem_BVALID),
        .I5(full_n_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \mOutPtr[4]_i_3 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln57_reg_284_pp0_iter2_reg),
        .I3(full_n_reg),
        .I4(gmem_WREADY),
        .I5(pop_1),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h0000000000A80000)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[45]_0 [1]),
        .I2(\ap_CS_fsm_reg[45]_0 [0]),
        .I3(icmp_ln57_reg_284),
        .I4(ap_enable_reg_pp0_iter2_reg_n_4),
        .I5(ap_block_pp0_stage0_11001),
        .O(push_0));
  LUT6 #(
    .INIT(64'h0000000000A80000)) 
    mem_reg_i_4
       (.I0(gmem_WREADY),
        .I1(\ap_CS_fsm_reg[45]_0 [1]),
        .I2(\ap_CS_fsm_reg[45]_0 [0]),
        .I3(icmp_ln57_reg_284_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_block_pp0_stage0_11001),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_data_V_1_fu_90[31]_i_3 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln57_fu_191_p2),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY));
  FDRE \tmp_data_V_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[0]),
        .Q(tmp_data_V_1_fu_90[0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[10]),
        .Q(tmp_data_V_1_fu_90[10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[11]),
        .Q(tmp_data_V_1_fu_90[11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[12]),
        .Q(tmp_data_V_1_fu_90[12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[13]),
        .Q(tmp_data_V_1_fu_90[13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[14]),
        .Q(tmp_data_V_1_fu_90[14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[15]),
        .Q(tmp_data_V_1_fu_90[15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[16]),
        .Q(tmp_data_V_1_fu_90[16]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[17]),
        .Q(tmp_data_V_1_fu_90[17]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[18]),
        .Q(tmp_data_V_1_fu_90[18]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[19]),
        .Q(tmp_data_V_1_fu_90[19]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[1]),
        .Q(tmp_data_V_1_fu_90[1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[20]),
        .Q(tmp_data_V_1_fu_90[20]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[21]),
        .Q(tmp_data_V_1_fu_90[21]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[22]),
        .Q(tmp_data_V_1_fu_90[22]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[23]),
        .Q(tmp_data_V_1_fu_90[23]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[24]),
        .Q(tmp_data_V_1_fu_90[24]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[25]),
        .Q(tmp_data_V_1_fu_90[25]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[26]),
        .Q(tmp_data_V_1_fu_90[26]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[27]),
        .Q(tmp_data_V_1_fu_90[27]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[28]),
        .Q(tmp_data_V_1_fu_90[28]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[29]),
        .Q(tmp_data_V_1_fu_90[29]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[2]),
        .Q(tmp_data_V_1_fu_90[2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[30]),
        .Q(tmp_data_V_1_fu_90[30]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[31]),
        .Q(tmp_data_V_1_fu_90[31]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[3]),
        .Q(tmp_data_V_1_fu_90[3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[4]),
        .Q(tmp_data_V_1_fu_90[4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[5]),
        .Q(tmp_data_V_1_fu_90[5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[6]),
        .Q(tmp_data_V_1_fu_90[6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[7]),
        .Q(tmp_data_V_1_fu_90[7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[8]),
        .Q(tmp_data_V_1_fu_90[8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_94),
        .D(D[9]),
        .Q(tmp_data_V_1_fu_90[9]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[0]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[10]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[11]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[12]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[13]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[14]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[15]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[16]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[17]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[18]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[19]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[1]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[20]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[21]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[22]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[23]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[24]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[25]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[26]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[27]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[28]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[29]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[2]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[30]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[31]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[3]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[4]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[5]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[6]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[7]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[8]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_2_reg_279[9]),
        .Q(\tmp_data_V_2_reg_279_pp0_iter2_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[0]),
        .Q(tmp_data_V_2_reg_279[0]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[10]),
        .Q(tmp_data_V_2_reg_279[10]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[11]),
        .Q(tmp_data_V_2_reg_279[11]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[12]),
        .Q(tmp_data_V_2_reg_279[12]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[13]),
        .Q(tmp_data_V_2_reg_279[13]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[14]),
        .Q(tmp_data_V_2_reg_279[14]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[15]),
        .Q(tmp_data_V_2_reg_279[15]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[16]),
        .Q(tmp_data_V_2_reg_279[16]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[17]),
        .Q(tmp_data_V_2_reg_279[17]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[18]),
        .Q(tmp_data_V_2_reg_279[18]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[19]),
        .Q(tmp_data_V_2_reg_279[19]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[1]),
        .Q(tmp_data_V_2_reg_279[1]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[20]),
        .Q(tmp_data_V_2_reg_279[20]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[21]),
        .Q(tmp_data_V_2_reg_279[21]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[22]),
        .Q(tmp_data_V_2_reg_279[22]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[23]),
        .Q(tmp_data_V_2_reg_279[23]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[24]),
        .Q(tmp_data_V_2_reg_279[24]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[25]),
        .Q(tmp_data_V_2_reg_279[25]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[26]),
        .Q(tmp_data_V_2_reg_279[26]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[27]),
        .Q(tmp_data_V_2_reg_279[27]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[28]),
        .Q(tmp_data_V_2_reg_279[28]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[29]),
        .Q(tmp_data_V_2_reg_279[29]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[2]),
        .Q(tmp_data_V_2_reg_279[2]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[30]),
        .Q(tmp_data_V_2_reg_279[30]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[31]),
        .Q(tmp_data_V_2_reg_279[31]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[3]),
        .Q(tmp_data_V_2_reg_279[3]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[4]),
        .Q(tmp_data_V_2_reg_279[4]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[5]),
        .Q(tmp_data_V_2_reg_279[5]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[6]),
        .Q(tmp_data_V_2_reg_279[6]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[7]),
        .Q(tmp_data_V_2_reg_279[7]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[8]),
        .Q(tmp_data_V_2_reg_279[8]),
        .R(1'b0));
  FDRE \tmp_data_V_2_reg_279_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_data_V_1_fu_90[9]),
        .Q(tmp_data_V_2_reg_279[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \tmp_last_V_1_loc_fu_180[0]_i_1 
       (.I0(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_tmp_last_V_1_out),
        .I1(\ap_CS_fsm_reg[45]_0 [1]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln57_reg_284_pp0_iter6_reg),
        .I4(tmp_last_V_1_loc_fu_180),
        .O(\ap_CS_fsm_reg[45] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_last_V_1_loc_fu_180[0]_i_2 
       (.I0(tmp_last_V_1_reg_163),
        .I1(\icmp_ln57_reg_284_pp0_iter7_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(tmp_last_V_2_reg_294_pp0_iter7_reg),
        .O(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_tmp_last_V_1_out));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_last_V_1_reg_163[0]_i_2 
       (.I0(\icmp_ln57_reg_284_pp0_iter7_reg_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter8),
        .O(\icmp_ln57_reg_284_pp0_iter7_reg_reg[0]_0 ));
  FDRE \tmp_last_V_1_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(tmp_last_V_1_reg_163),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/tmp_last_V_2_reg_294_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258/tmp_last_V_2_reg_294_pp0_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \tmp_last_V_2_reg_294_pp0_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_last_V_2_reg_294),
        .Q(\tmp_last_V_2_reg_294_pp0_iter6_reg_reg[0]_srl5_n_4 ));
  FDRE \tmp_last_V_2_reg_294_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_last_V_2_reg_294_pp0_iter6_reg_reg[0]_srl5_n_4 ),
        .Q(tmp_last_V_2_reg_294_pp0_iter7_reg),
        .R(1'b0));
  FDRE \tmp_last_V_2_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_2_reg_294_reg[0]_0 ),
        .Q(tmp_last_V_2_reg_294),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_flow_control_loop_pipe_sequential_init" *) 
module equalizer_equalizer_0_1_equalizer_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int_reg_0,
    \B_V_data_1_state_reg[0] ,
    \tmp_data_V_1_fu_90_reg[11] ,
    \tmp_data_V_1_fu_90_reg[8] ,
    \tmp_data_V_1_fu_90_reg[8]_0 ,
    \tmp_data_V_1_fu_90_reg[14] ,
    \tmp_data_V_1_fu_90_reg[19] ,
    \tmp_data_V_1_fu_90_reg[28] ,
    \tmp_data_V_1_fu_90_reg[25] ,
    O,
    \i_load_1_reg_1419_reg[7] ,
    \i_load_1_reg_1419_reg[11] ,
    \i_load_1_reg_1419_reg[15] ,
    \i_load_1_reg_1419_reg[19] ,
    \i_load_1_reg_1419_reg[23] ,
    \i_load_1_reg_1419_reg[27] ,
    \i_fu_94_reg[31] ,
    \i_fu_94_reg[35] ,
    \i_fu_94_reg[39] ,
    \i_fu_94_reg[43] ,
    \i_fu_94_reg[47] ,
    \i_fu_94_reg[51] ,
    \i_fu_94_reg[55] ,
    \i_fu_94_reg[59] ,
    \i_fu_94_reg[61] ,
    \tmp_last_V_2_reg_294_pp0_iter7_reg_reg[0]__0 ,
    i_fu_94,
    ap_NS_fsm,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg,
    ap_loop_exit_ready_pp0_iter7_reg,
    input_r_TVALID_int_regslice,
    ap_enable_reg_pp0_iter1,
    Q,
    icmp_ln57_reg_284,
    ap_enable_reg_pp0_iter3_i_2_0,
    gmem_AWREADY,
    gmem_BVALID,
    ap_enable_reg_pp0_iter3_i_2_1,
    ap_enable_reg_pp0_iter8,
    gmem_WREADY,
    ap_enable_reg_pp0_iter3,
    icmp_ln57_reg_284_pp0_iter2_reg,
    i_fu_94_reg,
    \i_fu_94_reg[31]_0 ,
    tmp_last_V_2_reg_294_pp0_iter7_reg,
    tmp_last_V_reg_1130,
    \tmp_last_V_1_reg_163_reg[0] ,
    tmp_last_V_1_reg_163,
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY,
    \ap_CS_fsm_reg[45] );
  output ap_loop_init_int_reg_0;
  output \B_V_data_1_state_reg[0] ;
  output \tmp_data_V_1_fu_90_reg[11] ;
  output \tmp_data_V_1_fu_90_reg[8] ;
  output \tmp_data_V_1_fu_90_reg[8]_0 ;
  output \tmp_data_V_1_fu_90_reg[14] ;
  output \tmp_data_V_1_fu_90_reg[19] ;
  output \tmp_data_V_1_fu_90_reg[28] ;
  output \tmp_data_V_1_fu_90_reg[25] ;
  output [3:0]O;
  output [3:0]\i_load_1_reg_1419_reg[7] ;
  output [3:0]\i_load_1_reg_1419_reg[11] ;
  output [3:0]\i_load_1_reg_1419_reg[15] ;
  output [3:0]\i_load_1_reg_1419_reg[19] ;
  output [3:0]\i_load_1_reg_1419_reg[23] ;
  output [3:0]\i_load_1_reg_1419_reg[27] ;
  output [3:0]\i_fu_94_reg[31] ;
  output [3:0]\i_fu_94_reg[35] ;
  output [3:0]\i_fu_94_reg[39] ;
  output [3:0]\i_fu_94_reg[43] ;
  output [3:0]\i_fu_94_reg[47] ;
  output [3:0]\i_fu_94_reg[51] ;
  output [3:0]\i_fu_94_reg[55] ;
  output [3:0]\i_fu_94_reg[59] ;
  output [1:0]\i_fu_94_reg[61] ;
  output \tmp_last_V_2_reg_294_pp0_iter7_reg_reg[0]__0 ;
  output i_fu_94;
  output [1:0]ap_NS_fsm;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input input_r_TVALID_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input [31:0]Q;
  input icmp_ln57_reg_284;
  input ap_enable_reg_pp0_iter3_i_2_0;
  input gmem_AWREADY;
  input gmem_BVALID;
  input ap_enable_reg_pp0_iter3_i_2_1;
  input ap_enable_reg_pp0_iter8;
  input gmem_WREADY;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln57_reg_284_pp0_iter2_reg;
  input [61:0]i_fu_94_reg;
  input [31:0]\i_fu_94_reg[31]_0 ;
  input tmp_last_V_2_reg_294_pp0_iter7_reg;
  input tmp_last_V_reg_1130;
  input \tmp_last_V_1_reg_163_reg[0] ;
  input tmp_last_V_1_reg_163;
  input grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY;
  input [1:0]\ap_CS_fsm_reg[45] ;

  wire \B_V_data_1_state_reg[0] ;
  wire [3:0]O;
  wire [31:0]Q;
  wire [1:0]\ap_CS_fsm_reg[45] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_2_0;
  wire ap_enable_reg_pp0_iter3_i_2_1;
  wire ap_enable_reg_pp0_iter3_i_3_n_4;
  wire ap_enable_reg_pp0_iter3_i_4_n_4;
  wire ap_enable_reg_pp0_iter3_i_5_n_4;
  wire ap_enable_reg_pp0_iter3_i_6_n_4;
  wire ap_enable_reg_pp0_iter3_i_7_n_4;
  wire ap_enable_reg_pp0_iter3_i_8_n_4;
  wire ap_enable_reg_pp0_iter8;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_init;
  wire ap_loop_init_int_i_1_n_4;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY;
  wire i_fu_94;
  wire \i_fu_94[0]_i_2_n_4 ;
  wire \i_fu_94[0]_i_3_n_4 ;
  wire \i_fu_94[0]_i_4_n_4 ;
  wire \i_fu_94[0]_i_5_n_4 ;
  wire \i_fu_94[0]_i_6_n_4 ;
  wire \i_fu_94[12]_i_2_n_4 ;
  wire \i_fu_94[12]_i_3_n_4 ;
  wire \i_fu_94[12]_i_4_n_4 ;
  wire \i_fu_94[12]_i_5_n_4 ;
  wire \i_fu_94[16]_i_2_n_4 ;
  wire \i_fu_94[16]_i_3_n_4 ;
  wire \i_fu_94[16]_i_4_n_4 ;
  wire \i_fu_94[16]_i_5_n_4 ;
  wire \i_fu_94[20]_i_2_n_4 ;
  wire \i_fu_94[20]_i_3_n_4 ;
  wire \i_fu_94[20]_i_4_n_4 ;
  wire \i_fu_94[20]_i_5_n_4 ;
  wire \i_fu_94[24]_i_2_n_4 ;
  wire \i_fu_94[24]_i_3_n_4 ;
  wire \i_fu_94[24]_i_4_n_4 ;
  wire \i_fu_94[24]_i_5_n_4 ;
  wire \i_fu_94[28]_i_2_n_4 ;
  wire \i_fu_94[28]_i_3_n_4 ;
  wire \i_fu_94[28]_i_4_n_4 ;
  wire \i_fu_94[28]_i_5_n_4 ;
  wire \i_fu_94[32]_i_2_n_4 ;
  wire \i_fu_94[32]_i_3_n_4 ;
  wire \i_fu_94[32]_i_4_n_4 ;
  wire \i_fu_94[32]_i_5_n_4 ;
  wire \i_fu_94[36]_i_2_n_4 ;
  wire \i_fu_94[36]_i_3_n_4 ;
  wire \i_fu_94[36]_i_4_n_4 ;
  wire \i_fu_94[36]_i_5_n_4 ;
  wire \i_fu_94[40]_i_2_n_4 ;
  wire \i_fu_94[40]_i_3_n_4 ;
  wire \i_fu_94[40]_i_4_n_4 ;
  wire \i_fu_94[40]_i_5_n_4 ;
  wire \i_fu_94[44]_i_2_n_4 ;
  wire \i_fu_94[44]_i_3_n_4 ;
  wire \i_fu_94[44]_i_4_n_4 ;
  wire \i_fu_94[44]_i_5_n_4 ;
  wire \i_fu_94[48]_i_2_n_4 ;
  wire \i_fu_94[48]_i_3_n_4 ;
  wire \i_fu_94[48]_i_4_n_4 ;
  wire \i_fu_94[48]_i_5_n_4 ;
  wire \i_fu_94[4]_i_2_n_4 ;
  wire \i_fu_94[4]_i_3_n_4 ;
  wire \i_fu_94[4]_i_4_n_4 ;
  wire \i_fu_94[4]_i_5_n_4 ;
  wire \i_fu_94[52]_i_2_n_4 ;
  wire \i_fu_94[52]_i_3_n_4 ;
  wire \i_fu_94[52]_i_4_n_4 ;
  wire \i_fu_94[52]_i_5_n_4 ;
  wire \i_fu_94[56]_i_2_n_4 ;
  wire \i_fu_94[56]_i_3_n_4 ;
  wire \i_fu_94[56]_i_4_n_4 ;
  wire \i_fu_94[56]_i_5_n_4 ;
  wire \i_fu_94[60]_i_2_n_4 ;
  wire \i_fu_94[60]_i_3_n_4 ;
  wire \i_fu_94[8]_i_2_n_4 ;
  wire \i_fu_94[8]_i_3_n_4 ;
  wire \i_fu_94[8]_i_4_n_4 ;
  wire \i_fu_94[8]_i_5_n_4 ;
  wire [61:0]i_fu_94_reg;
  wire \i_fu_94_reg[0]_i_1_n_4 ;
  wire \i_fu_94_reg[0]_i_1_n_5 ;
  wire \i_fu_94_reg[0]_i_1_n_6 ;
  wire \i_fu_94_reg[0]_i_1_n_7 ;
  wire \i_fu_94_reg[12]_i_1_n_4 ;
  wire \i_fu_94_reg[12]_i_1_n_5 ;
  wire \i_fu_94_reg[12]_i_1_n_6 ;
  wire \i_fu_94_reg[12]_i_1_n_7 ;
  wire \i_fu_94_reg[16]_i_1_n_4 ;
  wire \i_fu_94_reg[16]_i_1_n_5 ;
  wire \i_fu_94_reg[16]_i_1_n_6 ;
  wire \i_fu_94_reg[16]_i_1_n_7 ;
  wire \i_fu_94_reg[20]_i_1_n_4 ;
  wire \i_fu_94_reg[20]_i_1_n_5 ;
  wire \i_fu_94_reg[20]_i_1_n_6 ;
  wire \i_fu_94_reg[20]_i_1_n_7 ;
  wire \i_fu_94_reg[24]_i_1_n_4 ;
  wire \i_fu_94_reg[24]_i_1_n_5 ;
  wire \i_fu_94_reg[24]_i_1_n_6 ;
  wire \i_fu_94_reg[24]_i_1_n_7 ;
  wire \i_fu_94_reg[28]_i_1_n_4 ;
  wire \i_fu_94_reg[28]_i_1_n_5 ;
  wire \i_fu_94_reg[28]_i_1_n_6 ;
  wire \i_fu_94_reg[28]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[31] ;
  wire [31:0]\i_fu_94_reg[31]_0 ;
  wire \i_fu_94_reg[32]_i_1_n_4 ;
  wire \i_fu_94_reg[32]_i_1_n_5 ;
  wire \i_fu_94_reg[32]_i_1_n_6 ;
  wire \i_fu_94_reg[32]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[35] ;
  wire \i_fu_94_reg[36]_i_1_n_4 ;
  wire \i_fu_94_reg[36]_i_1_n_5 ;
  wire \i_fu_94_reg[36]_i_1_n_6 ;
  wire \i_fu_94_reg[36]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[39] ;
  wire \i_fu_94_reg[40]_i_1_n_4 ;
  wire \i_fu_94_reg[40]_i_1_n_5 ;
  wire \i_fu_94_reg[40]_i_1_n_6 ;
  wire \i_fu_94_reg[40]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[43] ;
  wire \i_fu_94_reg[44]_i_1_n_4 ;
  wire \i_fu_94_reg[44]_i_1_n_5 ;
  wire \i_fu_94_reg[44]_i_1_n_6 ;
  wire \i_fu_94_reg[44]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[47] ;
  wire \i_fu_94_reg[48]_i_1_n_4 ;
  wire \i_fu_94_reg[48]_i_1_n_5 ;
  wire \i_fu_94_reg[48]_i_1_n_6 ;
  wire \i_fu_94_reg[48]_i_1_n_7 ;
  wire \i_fu_94_reg[4]_i_1_n_4 ;
  wire \i_fu_94_reg[4]_i_1_n_5 ;
  wire \i_fu_94_reg[4]_i_1_n_6 ;
  wire \i_fu_94_reg[4]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[51] ;
  wire \i_fu_94_reg[52]_i_1_n_4 ;
  wire \i_fu_94_reg[52]_i_1_n_5 ;
  wire \i_fu_94_reg[52]_i_1_n_6 ;
  wire \i_fu_94_reg[52]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[55] ;
  wire \i_fu_94_reg[56]_i_1_n_4 ;
  wire \i_fu_94_reg[56]_i_1_n_5 ;
  wire \i_fu_94_reg[56]_i_1_n_6 ;
  wire \i_fu_94_reg[56]_i_1_n_7 ;
  wire [3:0]\i_fu_94_reg[59] ;
  wire \i_fu_94_reg[60]_i_1_n_7 ;
  wire [1:0]\i_fu_94_reg[61] ;
  wire \i_fu_94_reg[8]_i_1_n_4 ;
  wire \i_fu_94_reg[8]_i_1_n_5 ;
  wire \i_fu_94_reg[8]_i_1_n_6 ;
  wire \i_fu_94_reg[8]_i_1_n_7 ;
  wire [3:0]\i_load_1_reg_1419_reg[11] ;
  wire [3:0]\i_load_1_reg_1419_reg[15] ;
  wire [3:0]\i_load_1_reg_1419_reg[19] ;
  wire [3:0]\i_load_1_reg_1419_reg[23] ;
  wire [3:0]\i_load_1_reg_1419_reg[27] ;
  wire [3:0]\i_load_1_reg_1419_reg[7] ;
  wire icmp_ln57_reg_284;
  wire icmp_ln57_reg_284_pp0_iter2_reg;
  wire input_r_TVALID_int_regslice;
  wire \tmp_data_V_1_fu_90_reg[11] ;
  wire \tmp_data_V_1_fu_90_reg[14] ;
  wire \tmp_data_V_1_fu_90_reg[19] ;
  wire \tmp_data_V_1_fu_90_reg[25] ;
  wire \tmp_data_V_1_fu_90_reg[28] ;
  wire \tmp_data_V_1_fu_90_reg[8] ;
  wire \tmp_data_V_1_fu_90_reg[8]_0 ;
  wire tmp_last_V_1_reg_163;
  wire \tmp_last_V_1_reg_163_reg[0] ;
  wire tmp_last_V_2_reg_294_pp0_iter7_reg;
  wire \tmp_last_V_2_reg_294_pp0_iter7_reg_reg[0]__0 ;
  wire tmp_last_V_reg_1130;
  wire [3:1]\NLW_i_fu_94_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_94_reg[60]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFDF0FDFDF0F0F0F0)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\ap_CS_fsm_reg[45] [0]),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[45] [1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \ap_CS_fsm_reg[77]_srl32___ap_CS_fsm_reg_r_30_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(\ap_CS_fsm_reg[45] [1]),
        .I3(ap_done_cache),
        .I4(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABABABA)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(ap_enable_reg_pp0_iter3_i_3_n_4),
        .I1(input_r_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3_i_4_n_4),
        .I4(ap_enable_reg_pp0_iter3_i_5_n_4),
        .I5(ap_enable_reg_pp0_iter3_i_6_n_4),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    ap_enable_reg_pp0_iter3_i_3
       (.I0(gmem_BVALID),
        .I1(ap_enable_reg_pp0_iter3_i_2_1),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln57_reg_284_pp0_iter2_reg),
        .O(ap_enable_reg_pp0_iter3_i_3_n_4));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ap_enable_reg_pp0_iter3_i_4
       (.I0(\tmp_data_V_1_fu_90_reg[11] ),
        .I1(\tmp_data_V_1_fu_90_reg[8] ),
        .I2(ap_enable_reg_pp0_iter3_i_7_n_4),
        .I3(\tmp_data_V_1_fu_90_reg[8]_0 ),
        .I4(\tmp_data_V_1_fu_90_reg[14] ),
        .I5(\tmp_data_V_1_fu_90_reg[19] ),
        .O(ap_enable_reg_pp0_iter3_i_4_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    ap_enable_reg_pp0_iter3_i_5
       (.I0(ap_enable_reg_pp0_iter3_i_8_n_4),
        .I1(\tmp_data_V_1_fu_90_reg[28] ),
        .I2(\tmp_data_V_1_fu_90_reg[25] ),
        .O(ap_enable_reg_pp0_iter3_i_5_n_4));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter3_i_6
       (.I0(icmp_ln57_reg_284),
        .I1(ap_enable_reg_pp0_iter3_i_2_0),
        .I2(gmem_AWREADY),
        .O(ap_enable_reg_pp0_iter3_i_6_n_4));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter3_i_7
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(ap_enable_reg_pp0_iter3_i_7_n_4));
  LUT5 #(
    .INIT(32'h00000001)) 
    ap_enable_reg_pp0_iter3_i_8
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[19]),
        .I4(Q[20]),
        .O(ap_enable_reg_pp0_iter3_i_8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\B_V_data_1_state_reg[0] ),
        .I4(ap_loop_exit_ready_pp0_iter7_reg),
        .O(ap_loop_init_int_i_1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_4),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[0]_i_2 
       (.I0(\i_fu_94_reg[31]_0 [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[0]),
        .O(\i_fu_94[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[0]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[3]),
        .O(\i_fu_94[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[0]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[2]),
        .O(\i_fu_94[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[0]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[1]),
        .O(\i_fu_94[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hC555)) 
    \i_fu_94[0]_i_6 
       (.I0(i_fu_94_reg[0]),
        .I1(\i_fu_94_reg[31]_0 [0]),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .O(\i_fu_94[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[12]_i_2 
       (.I0(\i_fu_94_reg[31]_0 [15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[15]),
        .O(\i_fu_94[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[12]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[14]),
        .O(\i_fu_94[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[12]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[13]),
        .O(\i_fu_94[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[12]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[12]),
        .O(\i_fu_94[12]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[16]_i_2 
       (.I0(\i_fu_94_reg[31]_0 [19]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[19]),
        .O(\i_fu_94[16]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[16]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [18]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[18]),
        .O(\i_fu_94[16]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[16]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [17]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[17]),
        .O(\i_fu_94[16]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[16]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [16]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[16]),
        .O(\i_fu_94[16]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[20]_i_2 
       (.I0(\i_fu_94_reg[31]_0 [23]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[23]),
        .O(\i_fu_94[20]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[20]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [22]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[22]),
        .O(\i_fu_94[20]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[20]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [21]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[21]),
        .O(\i_fu_94[20]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[20]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [20]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[20]),
        .O(\i_fu_94[20]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[24]_i_2 
       (.I0(\i_fu_94_reg[31]_0 [27]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[27]),
        .O(\i_fu_94[24]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[24]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [26]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[26]),
        .O(\i_fu_94[24]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[24]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [25]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[25]),
        .O(\i_fu_94[24]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[24]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [24]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[24]),
        .O(\i_fu_94[24]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[28]_i_2 
       (.I0(i_fu_94_reg[31]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[28]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[28]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [30]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[30]),
        .O(\i_fu_94[28]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[28]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [29]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[29]),
        .O(\i_fu_94[28]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[28]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [28]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[28]),
        .O(\i_fu_94[28]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[32]_i_2 
       (.I0(i_fu_94_reg[35]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[32]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[32]_i_3 
       (.I0(i_fu_94_reg[34]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[32]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[32]_i_4 
       (.I0(i_fu_94_reg[33]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[32]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[32]_i_5 
       (.I0(i_fu_94_reg[32]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[32]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[36]_i_2 
       (.I0(i_fu_94_reg[39]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[36]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[36]_i_3 
       (.I0(i_fu_94_reg[38]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[36]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[36]_i_4 
       (.I0(i_fu_94_reg[37]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[36]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[36]_i_5 
       (.I0(i_fu_94_reg[36]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[36]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[40]_i_2 
       (.I0(i_fu_94_reg[43]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[40]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[40]_i_3 
       (.I0(i_fu_94_reg[42]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[40]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[40]_i_4 
       (.I0(i_fu_94_reg[41]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[40]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[40]_i_5 
       (.I0(i_fu_94_reg[40]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[40]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[44]_i_2 
       (.I0(i_fu_94_reg[47]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[44]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[44]_i_3 
       (.I0(i_fu_94_reg[46]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[44]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[44]_i_4 
       (.I0(i_fu_94_reg[45]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[44]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[44]_i_5 
       (.I0(i_fu_94_reg[44]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[44]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[48]_i_2 
       (.I0(i_fu_94_reg[51]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[48]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[48]_i_3 
       (.I0(i_fu_94_reg[50]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[48]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[48]_i_4 
       (.I0(i_fu_94_reg[49]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[48]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[48]_i_5 
       (.I0(i_fu_94_reg[48]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[48]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[4]_i_2 
       (.I0(\i_fu_94_reg[31]_0 [7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[7]),
        .O(\i_fu_94[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[4]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[6]),
        .O(\i_fu_94[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[4]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[5]),
        .O(\i_fu_94[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[4]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[4]),
        .O(\i_fu_94[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[52]_i_2 
       (.I0(i_fu_94_reg[55]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[52]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[52]_i_3 
       (.I0(i_fu_94_reg[54]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[52]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[52]_i_4 
       (.I0(i_fu_94_reg[53]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[52]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[52]_i_5 
       (.I0(i_fu_94_reg[52]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[52]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[56]_i_2 
       (.I0(i_fu_94_reg[59]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[56]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[56]_i_3 
       (.I0(i_fu_94_reg[58]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[56]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[56]_i_4 
       (.I0(i_fu_94_reg[57]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[56]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[56]_i_5 
       (.I0(i_fu_94_reg[56]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[56]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[60]_i_2 
       (.I0(i_fu_94_reg[61]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[60]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \i_fu_94[60]_i_3 
       (.I0(i_fu_94_reg[60]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(\i_fu_94_reg[31]_0 [31]),
        .O(\i_fu_94[60]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[8]_i_2 
       (.I0(\i_fu_94_reg[31]_0 [11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[11]),
        .O(\i_fu_94[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[8]_i_3 
       (.I0(\i_fu_94_reg[31]_0 [10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[10]),
        .O(\i_fu_94[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[8]_i_4 
       (.I0(\i_fu_94_reg[31]_0 [9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[9]),
        .O(\i_fu_94[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_fu_94[8]_i_5 
       (.I0(\i_fu_94_reg[31]_0 [8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(i_fu_94_reg[8]),
        .O(\i_fu_94[8]_i_5_n_4 ));
  CARRY4 \i_fu_94_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_94_reg[0]_i_1_n_4 ,\i_fu_94_reg[0]_i_1_n_5 ,\i_fu_94_reg[0]_i_1_n_6 ,\i_fu_94_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\i_fu_94[0]_i_2_n_4 }),
        .O(O),
        .S({\i_fu_94[0]_i_3_n_4 ,\i_fu_94[0]_i_4_n_4 ,\i_fu_94[0]_i_5_n_4 ,\i_fu_94[0]_i_6_n_4 }));
  CARRY4 \i_fu_94_reg[12]_i_1 
       (.CI(\i_fu_94_reg[8]_i_1_n_4 ),
        .CO({\i_fu_94_reg[12]_i_1_n_4 ,\i_fu_94_reg[12]_i_1_n_5 ,\i_fu_94_reg[12]_i_1_n_6 ,\i_fu_94_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_load_1_reg_1419_reg[15] ),
        .S({\i_fu_94[12]_i_2_n_4 ,\i_fu_94[12]_i_3_n_4 ,\i_fu_94[12]_i_4_n_4 ,\i_fu_94[12]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[16]_i_1 
       (.CI(\i_fu_94_reg[12]_i_1_n_4 ),
        .CO({\i_fu_94_reg[16]_i_1_n_4 ,\i_fu_94_reg[16]_i_1_n_5 ,\i_fu_94_reg[16]_i_1_n_6 ,\i_fu_94_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_load_1_reg_1419_reg[19] ),
        .S({\i_fu_94[16]_i_2_n_4 ,\i_fu_94[16]_i_3_n_4 ,\i_fu_94[16]_i_4_n_4 ,\i_fu_94[16]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[20]_i_1 
       (.CI(\i_fu_94_reg[16]_i_1_n_4 ),
        .CO({\i_fu_94_reg[20]_i_1_n_4 ,\i_fu_94_reg[20]_i_1_n_5 ,\i_fu_94_reg[20]_i_1_n_6 ,\i_fu_94_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_load_1_reg_1419_reg[23] ),
        .S({\i_fu_94[20]_i_2_n_4 ,\i_fu_94[20]_i_3_n_4 ,\i_fu_94[20]_i_4_n_4 ,\i_fu_94[20]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[24]_i_1 
       (.CI(\i_fu_94_reg[20]_i_1_n_4 ),
        .CO({\i_fu_94_reg[24]_i_1_n_4 ,\i_fu_94_reg[24]_i_1_n_5 ,\i_fu_94_reg[24]_i_1_n_6 ,\i_fu_94_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_load_1_reg_1419_reg[27] ),
        .S({\i_fu_94[24]_i_2_n_4 ,\i_fu_94[24]_i_3_n_4 ,\i_fu_94[24]_i_4_n_4 ,\i_fu_94[24]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[28]_i_1 
       (.CI(\i_fu_94_reg[24]_i_1_n_4 ),
        .CO({\i_fu_94_reg[28]_i_1_n_4 ,\i_fu_94_reg[28]_i_1_n_5 ,\i_fu_94_reg[28]_i_1_n_6 ,\i_fu_94_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[31] ),
        .S({\i_fu_94[28]_i_2_n_4 ,\i_fu_94[28]_i_3_n_4 ,\i_fu_94[28]_i_4_n_4 ,\i_fu_94[28]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[32]_i_1 
       (.CI(\i_fu_94_reg[28]_i_1_n_4 ),
        .CO({\i_fu_94_reg[32]_i_1_n_4 ,\i_fu_94_reg[32]_i_1_n_5 ,\i_fu_94_reg[32]_i_1_n_6 ,\i_fu_94_reg[32]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[35] ),
        .S({\i_fu_94[32]_i_2_n_4 ,\i_fu_94[32]_i_3_n_4 ,\i_fu_94[32]_i_4_n_4 ,\i_fu_94[32]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[36]_i_1 
       (.CI(\i_fu_94_reg[32]_i_1_n_4 ),
        .CO({\i_fu_94_reg[36]_i_1_n_4 ,\i_fu_94_reg[36]_i_1_n_5 ,\i_fu_94_reg[36]_i_1_n_6 ,\i_fu_94_reg[36]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[39] ),
        .S({\i_fu_94[36]_i_2_n_4 ,\i_fu_94[36]_i_3_n_4 ,\i_fu_94[36]_i_4_n_4 ,\i_fu_94[36]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[40]_i_1 
       (.CI(\i_fu_94_reg[36]_i_1_n_4 ),
        .CO({\i_fu_94_reg[40]_i_1_n_4 ,\i_fu_94_reg[40]_i_1_n_5 ,\i_fu_94_reg[40]_i_1_n_6 ,\i_fu_94_reg[40]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[43] ),
        .S({\i_fu_94[40]_i_2_n_4 ,\i_fu_94[40]_i_3_n_4 ,\i_fu_94[40]_i_4_n_4 ,\i_fu_94[40]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[44]_i_1 
       (.CI(\i_fu_94_reg[40]_i_1_n_4 ),
        .CO({\i_fu_94_reg[44]_i_1_n_4 ,\i_fu_94_reg[44]_i_1_n_5 ,\i_fu_94_reg[44]_i_1_n_6 ,\i_fu_94_reg[44]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[47] ),
        .S({\i_fu_94[44]_i_2_n_4 ,\i_fu_94[44]_i_3_n_4 ,\i_fu_94[44]_i_4_n_4 ,\i_fu_94[44]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[48]_i_1 
       (.CI(\i_fu_94_reg[44]_i_1_n_4 ),
        .CO({\i_fu_94_reg[48]_i_1_n_4 ,\i_fu_94_reg[48]_i_1_n_5 ,\i_fu_94_reg[48]_i_1_n_6 ,\i_fu_94_reg[48]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[51] ),
        .S({\i_fu_94[48]_i_2_n_4 ,\i_fu_94[48]_i_3_n_4 ,\i_fu_94[48]_i_4_n_4 ,\i_fu_94[48]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[4]_i_1 
       (.CI(\i_fu_94_reg[0]_i_1_n_4 ),
        .CO({\i_fu_94_reg[4]_i_1_n_4 ,\i_fu_94_reg[4]_i_1_n_5 ,\i_fu_94_reg[4]_i_1_n_6 ,\i_fu_94_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_load_1_reg_1419_reg[7] ),
        .S({\i_fu_94[4]_i_2_n_4 ,\i_fu_94[4]_i_3_n_4 ,\i_fu_94[4]_i_4_n_4 ,\i_fu_94[4]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[52]_i_1 
       (.CI(\i_fu_94_reg[48]_i_1_n_4 ),
        .CO({\i_fu_94_reg[52]_i_1_n_4 ,\i_fu_94_reg[52]_i_1_n_5 ,\i_fu_94_reg[52]_i_1_n_6 ,\i_fu_94_reg[52]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[55] ),
        .S({\i_fu_94[52]_i_2_n_4 ,\i_fu_94[52]_i_3_n_4 ,\i_fu_94[52]_i_4_n_4 ,\i_fu_94[52]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[56]_i_1 
       (.CI(\i_fu_94_reg[52]_i_1_n_4 ),
        .CO({\i_fu_94_reg[56]_i_1_n_4 ,\i_fu_94_reg[56]_i_1_n_5 ,\i_fu_94_reg[56]_i_1_n_6 ,\i_fu_94_reg[56]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_94_reg[59] ),
        .S({\i_fu_94[56]_i_2_n_4 ,\i_fu_94[56]_i_3_n_4 ,\i_fu_94[56]_i_4_n_4 ,\i_fu_94[56]_i_5_n_4 }));
  CARRY4 \i_fu_94_reg[60]_i_1 
       (.CI(\i_fu_94_reg[56]_i_1_n_4 ),
        .CO({\NLW_i_fu_94_reg[60]_i_1_CO_UNCONNECTED [3:1],\i_fu_94_reg[60]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_94_reg[60]_i_1_O_UNCONNECTED [3:2],\i_fu_94_reg[61] }),
        .S({1'b0,1'b0,\i_fu_94[60]_i_2_n_4 ,\i_fu_94[60]_i_3_n_4 }));
  CARRY4 \i_fu_94_reg[8]_i_1 
       (.CI(\i_fu_94_reg[4]_i_1_n_4 ),
        .CO({\i_fu_94_reg[8]_i_1_n_4 ,\i_fu_94_reg[8]_i_1_n_5 ,\i_fu_94_reg[8]_i_1_n_6 ,\i_fu_94_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_load_1_reg_1419_reg[11] ),
        .S({\i_fu_94[8]_i_2_n_4 ,\i_fu_94[8]_i_3_n_4 ,\i_fu_94[8]_i_4_n_4 ,\i_fu_94[8]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \icmp_ln57_reg_284[0]_i_10 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[17]),
        .I5(Q[16]),
        .O(\tmp_data_V_1_fu_90_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln57_reg_284[0]_i_2 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[31]),
        .I5(Q[30]),
        .O(\tmp_data_V_1_fu_90_reg[25] ));
  LUT6 #(
    .INIT(64'h2300230023232300)) 
    \icmp_ln57_reg_284[0]_i_4 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(Q[15]),
        .I5(Q[16]),
        .O(\tmp_data_V_1_fu_90_reg[19] ));
  LUT6 #(
    .INIT(64'h0015001515150015)) 
    \icmp_ln57_reg_284[0]_i_5 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\tmp_data_V_1_fu_90_reg[14] ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln57_reg_284[0]_i_7 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(Q[25]),
        .I4(Q[26]),
        .I5(Q[24]),
        .O(\tmp_data_V_1_fu_90_reg[28] ));
  LUT6 #(
    .INIT(64'h2A2A002A002A002A)) 
    \icmp_ln57_reg_284[0]_i_8 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\tmp_data_V_1_fu_90_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln57_reg_284[0]_i_9 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\tmp_data_V_1_fu_90_reg[8] ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \tmp_data_V_1_fu_90[31]_i_1 
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY),
        .O(i_fu_94));
  LUT6 #(
    .INIT(64'hFFFFCCFA0000CC0A)) 
    \tmp_last_V_1_reg_163[0]_i_1 
       (.I0(tmp_last_V_2_reg_294_pp0_iter7_reg),
        .I1(tmp_last_V_reg_1130),
        .I2(\tmp_last_V_1_reg_163_reg[0] ),
        .I3(ap_loop_init),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(tmp_last_V_1_reg_163),
        .O(\tmp_last_V_2_reg_294_pp0_iter7_reg_reg[0]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_1_reg_163[0]_i_3 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .O(ap_loop_init));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi
   (ap_rst_n_inv,
    gmem_AWREADY,
    gmem_WREADY,
    gmem_BVALID,
    gmem_ARREADY,
    gmem_RVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    empty_n_reg,
    \ap_CS_fsm_reg[45] ,
    pop,
    reg_2870,
    m_axi_gmem_WVALID,
    \dout_reg[36] ,
    m_axi_gmem_ARADDR,
    \ap_CS_fsm_reg[1] ,
    I_RREADY16,
    I_RREADY27,
    I_RREADY19,
    I_RREADY15,
    I_RREADY21,
    I_RREADY6,
    I_RREADY5,
    I_RREADY9,
    I_RREADY10,
    I_RREADY11,
    I_RREADY13,
    I_RREADY23,
    I_RREADY28,
    I_RREADY17,
    I_RREADY29,
    I_RREADY20,
    I_RREADY24,
    I_RREADY25,
    I_RREADY31,
    I_RREADY32,
    dout_vld_reg,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    dout,
    ap_clk,
    pop_0,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    ap_block_pp0_stage0_11001,
    push,
    mOutPtr18_out,
    push_1,
    state_fu_172,
    Q,
    input_r_TVALID_int_regslice,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    gmem_BREADY,
    ap_CS_fsm_state34,
    ap_CS_fsm_state17,
    ap_CS_fsm_state13,
    ap_CS_fsm_state27,
    ap_CS_fsm_state23,
    ap_CS_fsm_state29,
    ap_CS_fsm_state14,
    ap_CS_fsm_state18,
    ap_CS_fsm_state21,
    ap_CS_fsm_state33,
    ap_CS_fsm_state28,
    ap_CS_fsm_state15,
    ap_CS_fsm_state40,
    ap_CS_fsm_state19,
    ap_CS_fsm_state39,
    ap_CS_fsm_state32,
    ap_CS_fsm_state24,
    ap_CS_fsm_state37,
    ap_CS_fsm_state25,
    ap_CS_fsm_state36,
    ap_CS_fsm_state31,
    ap_CS_fsm_state35,
    ap_CS_fsm_state41,
    ap_CS_fsm_state16,
    ap_CS_fsm_state20,
    ap_CS_fsm_state26,
    ap_CS_fsm_state38,
    ap_CS_fsm_state22,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state30,
    \ap_CS_fsm_reg[8] ,
    m_axi_gmem_AWREADY,
    ap_CS_fsm_state10,
    \dout_reg[61] ,
    in,
    mem_reg);
  output ap_rst_n_inv;
  output gmem_AWREADY;
  output gmem_WREADY;
  output gmem_BVALID;
  output gmem_ARREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output empty_n_reg;
  output \ap_CS_fsm_reg[45] ;
  output pop;
  output reg_2870;
  output m_axi_gmem_WVALID;
  output [36:0]\dout_reg[36] ;
  output [61:0]m_axi_gmem_ARADDR;
  output \ap_CS_fsm_reg[1] ;
  output I_RREADY16;
  output I_RREADY27;
  output I_RREADY19;
  output I_RREADY15;
  output I_RREADY21;
  output I_RREADY6;
  output I_RREADY5;
  output I_RREADY9;
  output I_RREADY10;
  output I_RREADY11;
  output I_RREADY13;
  output I_RREADY23;
  output I_RREADY28;
  output I_RREADY17;
  output I_RREADY29;
  output I_RREADY20;
  output I_RREADY24;
  output I_RREADY25;
  output I_RREADY31;
  output I_RREADY32;
  output [1:0]dout_vld_reg;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]dout;
  input ap_clk;
  input pop_0;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input ap_block_pp0_stage0_11001;
  input push;
  input mOutPtr18_out;
  input push_1;
  input [1:0]state_fu_172;
  input [3:0]Q;
  input input_r_TVALID_int_regslice;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input gmem_BREADY;
  input ap_CS_fsm_state34;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state37;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state36;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state30;
  input \ap_CS_fsm_reg[8] ;
  input m_axi_gmem_AWREADY;
  input ap_CS_fsm_state10;
  input [61:0]\dout_reg[61] ;
  input [61:0]in;
  input [31:0]mem_reg;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [32:0]D;
  wire I_RREADY10;
  wire I_RREADY11;
  wire I_RREADY13;
  wire I_RREADY15;
  wire I_RREADY16;
  wire I_RREADY17;
  wire I_RREADY19;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY23;
  wire I_RREADY24;
  wire I_RREADY25;
  wire I_RREADY27;
  wire I_RREADY28;
  wire I_RREADY29;
  wire I_RREADY31;
  wire I_RREADY32;
  wire I_RREADY5;
  wire I_RREADY6;
  wire I_RREADY9;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[45] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire burst_end;
  wire bus_write_n_50;
  wire bus_write_n_51;
  wire bus_write_n_52;
  wire bus_write_n_53;
  wire bus_write_n_9;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [31:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire [61:0]\dout_reg[61] ;
  wire [1:0]dout_vld_reg;
  wire empty_n_reg;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BREADY;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [61:0]in;
  wire input_r_TVALID_int_regslice;
  wire last_resp;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[1] ;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire [31:0]mem_reg;
  wire need_wrsp;
  wire pop;
  wire pop_0;
  wire push;
  wire push_1;
  wire reg_2870;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [1:0]state_fu_172;
  wire store_unit_n_15;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[7:6],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (RVALID_Dummy));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[2],AWADDR_Dummy}),
        .E(bus_write_n_9),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_51),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[2] (\rs_wreq/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg(pop),
        .dout_vld_reg_0(bus_write_n_52),
        .dout_vld_reg_1(store_unit_n_15),
        .empty_n_reg(bus_write_n_50),
        .empty_n_reg_0(bus_write_n_53),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .push(push),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[7:6],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .I_RREADY10(I_RREADY10),
        .I_RREADY11(I_RREADY11),
        .I_RREADY13(I_RREADY13),
        .I_RREADY15(I_RREADY15),
        .I_RREADY16(I_RREADY16),
        .I_RREADY17(I_RREADY17),
        .I_RREADY19(I_RREADY19),
        .I_RREADY20(I_RREADY20),
        .I_RREADY21(I_RREADY21),
        .I_RREADY23(I_RREADY23),
        .I_RREADY24(I_RREADY24),
        .I_RREADY25(I_RREADY25),
        .I_RREADY27(I_RREADY27),
        .I_RREADY28(I_RREADY28),
        .I_RREADY29(I_RREADY29),
        .I_RREADY31(I_RREADY31),
        .I_RREADY32(I_RREADY32),
        .I_RREADY5(I_RREADY5),
        .I_RREADY6(I_RREADY6),
        .I_RREADY9(I_RREADY9),
        .Q(Q[1:0]),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .dout_vld_reg(gmem_RVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg(gmem_ARREADY),
        .in(in),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .mem_reg(RVALID_Dummy),
        .push(\buff_rdata/push ),
        .reg_2870(reg_2870),
        .state_fu_172(state_fu_172));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[2],AWADDR_Dummy}),
        .E(bus_write_n_9),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[45] (\ap_CS_fsm_reg[45] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(bus_write_n_50),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(store_unit_n_15),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BREADY(gmem_BREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr[4]_i_3 (Q[3:2]),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .mem_reg(bus_write_n_53),
        .mem_reg_0(bus_write_n_52),
        .mem_reg_1(bus_write_n_51),
        .mem_reg_2(mem_reg),
        .need_wrsp(need_wrsp),
        .pop_0(pop_0),
        .push(push),
        .push_1(push_1),
        .\raddr_reg_reg[0] (pop),
        .resp_ready__1(resp_ready__1),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo
   (wreq_valid,
    gmem_AWREADY,
    push,
    S,
    Q,
    \dout_reg[64] ,
    SR,
    ap_clk,
    push_1,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    ap_rst_n,
    \dout_reg[61] );
  output wreq_valid;
  output gmem_AWREADY;
  output push;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64] ;
  input [0:0]SR;
  input ap_clk;
  input push_1;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input ap_rst_n;
  input [61:0]\dout_reg[61] ;

  wire AWREADY_Dummy;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire \dout_reg[64] ;
  wire dout_vld_i_1__0_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__1_n_4;
  wire full_n_i_2_n_4;
  wire gmem_AWREADY;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr[2]_i_1__1_n_4 ;
  wire \mOutPtr[3]_i_1__1_n_4 ;
  wire \mOutPtr[3]_i_2__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire pop;
  wire push;
  wire push_1;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_4),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\raddr_reg_n_4_[0] ),
        .\dout_reg[64]_2 (\raddr_reg_n_4_[1] ),
        .pop(pop),
        .push(push),
        .push_1(push_1),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_4),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_4),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(empty_n_i_2_n_4),
        .I3(pop),
        .I4(push_1),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(empty_n_i_2_n_4),
        .I2(full_n_i_2_n_4),
        .I3(gmem_AWREADY),
        .I4(push_1),
        .I5(pop),
        .O(full_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(full_n_i_2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_4),
        .Q(gmem_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__1 
       (.I0(pop),
        .I1(push_1),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(pop),
        .I3(push_1),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[3]_i_1__1 
       (.I0(push_1),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .I5(empty_n_reg_n_4),
        .O(\mOutPtr[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(pop),
        .I4(push_1),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[2]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[3]_i_2__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push_1),
        .I2(empty_n_reg_n_4),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(\raddr_reg_n_4_[1] ),
        .I5(\raddr_reg_n_4_[0] ),
        .O(\raddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push_1),
        .I5(pop),
        .O(\raddr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push_1),
        .I5(pop),
        .O(\raddr[2]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo_43
   (full_n_reg_0,
    E,
    S,
    \dout_reg[69] ,
    dout_vld_reg_0,
    \ap_CS_fsm_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    tmp_valid_reg,
    ARREADY_Dummy,
    state_fu_172,
    Q,
    input_r_TVALID_int_regslice,
    in);
  output full_n_reg_0;
  output [0:0]E;
  output [1:0]S;
  output [63:0]\dout_reg[69] ;
  output dout_vld_reg_0;
  output \ap_CS_fsm_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [1:0]state_fu_172;
  input [0:0]Q;
  input input_r_TVALID_int_regslice;
  input [61:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]\dout_reg[69] ;
  wire dout_vld_i_1__3_n_4;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__3_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__3_n_4;
  wire full_n_i_2__3_n_4;
  wire full_n_reg_0;
  wire [61:0]in;
  wire input_r_TVALID_int_regslice;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_1__4_n_4 ;
  wire \mOutPtr[2]_i_1__4_n_4 ;
  wire \mOutPtr[3]_i_1__4_n_4 ;
  wire \mOutPtr[3]_i_2__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire rreq_valid;
  wire [1:0]state_fu_172;
  wire tmp_valid_reg;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl_44 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_4),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .\dout_reg[69]_1 (full_n_reg_0),
        .\dout_reg[69]_2 (\raddr_reg_n_4_[0] ),
        .\dout_reg[69]_3 (\raddr_reg_n_4_[1] ),
        .dout_vld_reg(dout_vld_reg_0),
        .in(in),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .state_fu_172(state_fu_172),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_4),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_4),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(empty_n_i_2__3_n_4),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_2__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__3_n_4),
        .I2(full_n_i_2__3_n_4),
        .I3(full_n_reg_0),
        .I4(push),
        .I5(pop),
        .O(full_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(full_n_i_2__3_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \i_fu_176[0]_i_4 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .I4(input_r_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hB0FF4F004F00B0FF)) 
    \mOutPtr[1]_i_1__4 
       (.I0(E),
        .I1(rreq_valid),
        .I2(empty_n_reg_n_4),
        .I3(push),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_4 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1__4 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_4),
        .O(\mOutPtr[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[1]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[2]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[3]_i_2__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(\raddr_reg_n_4_[1] ),
        .I5(\raddr_reg_n_4_[0] ),
        .O(\raddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem_WREADY,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    push,
    \raddr_reg_reg[0] ,
    mOutPtr18_out,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2);
  output WVALID_Dummy;
  output gmem_WREADY;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \raddr_reg_reg[0] ;
  input mOutPtr18_out;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]mem_reg_2;

  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_4;
  wire full_n_i_2__1_n_4;
  wire gmem_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr[2]_i_1__0_n_4 ;
  wire \mOutPtr[3]_i_1__0_n_4 ;
  wire \mOutPtr[4]_i_2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [31:0]mem_reg_2;
  wire push;
  wire [3:0]raddr;
  wire \raddr_reg_reg[0] ;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__0_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] ,\waddr_reg_n_4_[1] ,\waddr_reg_n_4_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .push(push),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (\raddr_reg_reg[0] ),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_4),
        .I1(\raddr_reg_reg[0] ),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_4),
        .I2(gmem_WREADY),
        .I3(push),
        .I4(\raddr_reg_reg[0] ),
        .O(full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[3]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_4 ),
        .Q(\waddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    E,
    full_n_reg_0,
    push__0,
    resp_ready__1,
    push,
    Q,
    ap_clk,
    SR,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    last_resp,
    pop_0,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output push__0;
  output resp_ready__1;
  input push;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \mOutPtr_reg[3]_0 ;
  input [0:0]\mOutPtr_reg[3]_1 ;
  input last_resp;
  input pop_0;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__1_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_2__2_n_4;
  wire [0:0]full_n_reg_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [0:0]\mOutPtr_reg[3]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire need_wrsp;
  wire pop;
  wire pop_0;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_4 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_7),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (raddr_reg),
        .dout_vld_reg(empty_n_reg_n_4),
        .empty_n_reg(U_fifo_srl_n_19),
        .full_n_reg(full_n_i_2__2_n_4),
        .full_n_reg_0(full_n_reg_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16}),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_1 ),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .pop_0(pop_0),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_9),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(U_fifo_srl_n_8),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_4),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1_45
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0] ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0] ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__8_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__8_n_4;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_4 ;
  wire \mOutPtr[1]_i_1__7_n_4 ;
  wire \mOutPtr[2]_i_1__7_n_4 ;
  wire \mOutPtr[3]_i_1__7_n_4 ;
  wire \mOutPtr[4]_i_1__4_n_4 ;
  wire \mOutPtr[4]_i_2__3_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_4 ;
  wire \raddr[1]_i_1__2_n_4 ;
  wire \raddr[2]_i_1__2_n_4 ;
  wire \raddr[3]_i_1__2_n_4 ;
  wire \raddr[3]_i_2__2_n_4 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized0_46 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_6),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_4),
        .empty_n_reg(U_fifo_srl_n_7),
        .full_n_reg(full_n_i_2__8_n_4),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_4),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__8_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_4 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_4),
        .O(\mOutPtr[4]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_4),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[0]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[1]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[2]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[3]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[4]_i_2__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_4),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_n_4),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready__1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_4),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[0]_i_1__3_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[1]_i_1__2_n_4 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[2]_i_1__2_n_4 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[3]_i_2__2_n_4 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1_47
   (burst_valid,
    empty_n_reg_0,
    din,
    ap_clk,
    SR,
    pop,
    ap_rst_n,
    p_13_in,
    push,
    Q,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0] ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output empty_n_reg_0;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ap_rst_n;
  input p_13_in;
  input push;
  input [0:0]Q;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0] ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_i_1__10_n_4;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_4;
  wire empty_n_i_2__10_n_4;
  wire empty_n_reg_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__10_n_4;
  wire full_n_i_2__10_n_4;
  wire full_n_reg_n_4;
  wire \mOutPtr[0]_i_1__10_n_4 ;
  wire \mOutPtr[1]_i_1__6_n_4 ;
  wire \mOutPtr[2]_i_1__6_n_4 ;
  wire \mOutPtr[3]_i_1__6_n_4 ;
  wire \mOutPtr[4]_i_1__3_n_4 ;
  wire \mOutPtr[4]_i_2__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__4_n_4 ;
  wire \raddr[1]_i_1__1_n_4 ;
  wire \raddr[2]_i_1__1_n_4 ;
  wire \raddr[3]_i_1__1_n_4 ;
  wire \raddr[3]_i_2__1_n_4 ;
  wire [3:0]raddr_reg;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized0_50 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (full_n_reg_n_4),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .pop(pop));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_4),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__10_n_4),
        .I1(pop),
        .I2(full_n_reg_n_4),
        .I3(p_13_in),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_4),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_4),
        .I2(p_13_in),
        .I3(full_n_reg_n_4),
        .I4(pop),
        .O(full_n_i_1__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__10_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_4),
        .Q(full_n_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_n_4),
        .I1(p_13_in),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(p_13_in),
        .I1(full_n_reg_n_4),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[0]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[1]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[2]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[3]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[4]_i_2__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(p_13_in),
        .I5(full_n_reg_n_4),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(push),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_n_4),
        .I4(p_13_in),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[0]_i_1__4_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[1]_i_1__1_n_4 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[2]_i_1__1_n_4 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[3]_i_2__1_n_4 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1_48
   (fifo_rctl_ready,
    p_13_in,
    E,
    next_rreq,
    p_14_in,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_0,
    ap_rst_n_0,
    ap_rst_n_1,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    m_axi_gmem_ARREADY_5,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    rreq_handling_reg_0,
    Q,
    \could_multi_bursts.last_loop__10 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    RBURST_READY_Dummy,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[3] );
  output fifo_rctl_ready;
  output p_13_in;
  output [0:0]E;
  output next_rreq;
  output p_14_in;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output m_axi_gmem_ARREADY_5;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input [0:0]Q;
  input \could_multi_bursts.last_loop__10 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input RBURST_READY_Dummy;
  input [0:0]\sect_addr_buf_reg[2] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_i_1__9_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__9_n_4;
  wire empty_n_reg_n_4;
  wire fifo_rctl_ready;
  wire full_n_i_1__9_n_4;
  wire full_n_i_2__9_n_4;
  wire \mOutPtr[0]_i_1__9_n_4 ;
  wire \mOutPtr[1]_i_1__10_n_4 ;
  wire \mOutPtr[2]_i_1__10_n_4 ;
  wire \mOutPtr[3]_i_1__10_n_4 ;
  wire \mOutPtr[4]_i_1__7_n_4 ;
  wire \mOutPtr[4]_i_2__6_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire need_rlast;
  wire next_rreq;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;

  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(m_axi_gmem_ARREADY_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(m_axi_gmem_ARREADY_3));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(m_axi_gmem_ARREADY_5));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(m_axi_gmem_ARREADY_0));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_4),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_4),
        .Q(need_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_4),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_4),
        .I4(fifo_rctl_ready),
        .I5(p_13_in),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_4),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(pop),
        .O(full_n_i_1__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_4),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_4 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__7 
       (.I0(fifo_rctl_ready),
        .I1(p_13_in),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_4),
        .O(\mOutPtr[4]_i_1__7_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(p_13_in),
        .I1(fifo_rctl_ready),
        .I2(empty_n_reg_n_4),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[0]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[1]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[2]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[3]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[4]_i_2__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_14_in),
        .I2(CO),
        .I3(Q),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_rreq),
        .I1(p_14_in),
        .O(E));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(rreq_handling_reg_0),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(Q),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized2
   (gmem_BVALID,
    ursp_ready,
    empty_n_reg_0,
    \ap_CS_fsm_reg[45] ,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    pop_0,
    \mOutPtr_reg[1]_0 ,
    ap_block_pp0_stage0_11001,
    gmem_BREADY,
    \mOutPtr[4]_i_3 ,
    E);
  output gmem_BVALID;
  output ursp_ready;
  output empty_n_reg_0;
  output \ap_CS_fsm_reg[45] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input pop_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_block_pp0_stage0_11001;
  input gmem_BREADY;
  input [1:0]\mOutPtr[4]_i_3 ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[45] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__2_n_4;
  wire empty_n_reg_0;
  wire full_n_i_1_n_4;
  wire full_n_i_2__0_n_4;
  wire gmem_BREADY;
  wire gmem_BVALID;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire \mOutPtr[3]_i_2_n_4 ;
  wire [1:0]\mOutPtr[4]_i_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire p_12_in;
  wire pop_0;
  wire push__0;
  wire ursp_ready;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1
       (.I0(empty_n_reg_0),
        .I1(gmem_BVALID),
        .I2(gmem_BREADY),
        .O(dout_vld_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_4),
        .Q(gmem_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(empty_n_i_2__2_n_4),
        .I3(pop_0),
        .I4(push__0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_4),
        .I2(full_n_i_2__0_n_4),
        .I3(ursp_ready),
        .I4(push__0),
        .I5(pop_0),
        .O(full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(full_n_i_2__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_4),
        .Q(ursp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A2A222)) 
    \mOutPtr[3]_i_4 
       (.I0(push__0),
        .I1(empty_n_reg_0),
        .I2(gmem_BVALID),
        .I3(\ap_CS_fsm_reg[45] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_block_pp0_stage0_11001),
        .O(p_12_in));
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[4]_i_4 
       (.I0(\mOutPtr[4]_i_3 [1]),
        .I1(\mOutPtr[4]_i_3 [0]),
        .O(\ap_CS_fsm_reg[45] ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    E,
    ready_for_outstanding,
    reg_2870,
    I_RREADY16,
    I_RREADY27,
    I_RREADY19,
    I_RREADY15,
    I_RREADY21,
    I_RREADY6,
    I_RREADY5,
    I_RREADY9,
    I_RREADY10,
    I_RREADY11,
    I_RREADY13,
    I_RREADY23,
    I_RREADY28,
    I_RREADY17,
    I_RREADY29,
    I_RREADY20,
    I_RREADY24,
    I_RREADY25,
    I_RREADY31,
    I_RREADY32,
    dout_vld_reg_1,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    mem_reg,
    ap_CS_fsm_state34,
    Q,
    ap_CS_fsm_state17,
    ap_CS_fsm_state13,
    ap_CS_fsm_state27,
    ap_CS_fsm_state23,
    ap_CS_fsm_state29,
    ap_CS_fsm_state14,
    ap_CS_fsm_state18,
    ap_CS_fsm_state21,
    ap_CS_fsm_state33,
    ap_CS_fsm_state28,
    ap_CS_fsm_state15,
    ap_CS_fsm_state40,
    ap_CS_fsm_state19,
    ap_CS_fsm_state39,
    ap_CS_fsm_state32,
    ap_CS_fsm_state24,
    ap_CS_fsm_state37,
    ap_CS_fsm_state25,
    ap_CS_fsm_state36,
    ap_CS_fsm_state31,
    ap_CS_fsm_state35,
    ap_CS_fsm_state41,
    ap_CS_fsm_state16,
    ap_CS_fsm_state20,
    ap_CS_fsm_state26,
    ap_CS_fsm_state38,
    ap_CS_fsm_state22,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state30,
    \ap_CS_fsm_reg[8] ,
    ap_CS_fsm_state10,
    din);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]E;
  output ready_for_outstanding;
  output reg_2870;
  output I_RREADY16;
  output I_RREADY27;
  output I_RREADY19;
  output I_RREADY15;
  output I_RREADY21;
  output I_RREADY6;
  output I_RREADY5;
  output I_RREADY9;
  output I_RREADY10;
  output I_RREADY11;
  output I_RREADY13;
  output I_RREADY23;
  output I_RREADY28;
  output I_RREADY17;
  output I_RREADY29;
  output I_RREADY20;
  output I_RREADY24;
  output I_RREADY25;
  output I_RREADY31;
  output I_RREADY32;
  output [1:0]dout_vld_reg_1;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input ap_CS_fsm_state34;
  input [0:0]Q;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state37;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state36;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state30;
  input \ap_CS_fsm_reg[8] ;
  input ap_CS_fsm_state10;
  input [33:0]din;

  wire [0:0]E;
  wire I_RREADY10;
  wire I_RREADY11;
  wire I_RREADY13;
  wire I_RREADY15;
  wire I_RREADY16;
  wire I_RREADY17;
  wire I_RREADY19;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY23;
  wire I_RREADY24;
  wire I_RREADY25;
  wire I_RREADY27;
  wire I_RREADY28;
  wire I_RREADY29;
  wire I_RREADY31;
  wire I_RREADY32;
  wire I_RREADY5;
  wire I_RREADY6;
  wire I_RREADY9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_mem_n_16;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_i_2_n_4;
  wire dout_i_3_n_4;
  wire dout_i_4_n_4;
  wire dout_i_5_n_4;
  wire dout_i_6_n_4;
  wire dout_vld_i_1__4_n_4;
  wire dout_vld_reg_0;
  wire [1:0]dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__4_n_4;
  wire empty_n_i_3__0_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__4_n_4;
  wire full_n_i_2__4_n_4;
  wire full_n_i_3__0_n_4;
  wire full_n_reg_0;
  wire gmem_RREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr[1]_i_1__5_n_4 ;
  wire \mOutPtr[2]_i_1__5_n_4 ;
  wire \mOutPtr[3]_i_1__5_n_4 ;
  wire \mOutPtr[4]_i_1__2_n_4 ;
  wire \mOutPtr[5]_i_1_n_4 ;
  wire \mOutPtr[5]_i_2_n_4 ;
  wire \mOutPtr[5]_i_3_n_4 ;
  wire \mOutPtr[6]_i_1_n_4 ;
  wire \mOutPtr[7]_i_1_n_4 ;
  wire \mOutPtr[8]_i_1_n_4 ;
  wire \mOutPtr[8]_i_2_n_4 ;
  wire \mOutPtr[8]_i_3_n_4 ;
  wire \mOutPtr[8]_i_5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire \mOutPtr_reg_n_4_[5] ;
  wire \mOutPtr_reg_n_4_[6] ;
  wire \mOutPtr_reg_n_4_[7] ;
  wire \mOutPtr_reg_n_4_[8] ;
  wire [0:0]mem_reg;
  wire pop;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire ready_for_outstanding;
  wire reg_2870;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[1]_i_2_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[3]_i_2_n_4 ;
  wire \waddr[4]_i_1__0_n_4 ;
  wire \waddr[5]_i_1_n_4 ;
  wire \waddr[6]_i_1_n_4 ;
  wire \waddr[7]_i_1_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;
  wire \waddr_reg_n_4_[7] ;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.I_RREADY16(I_RREADY16),
        .I_RREADY27(I_RREADY27),
        .Q(Q),
        .SR(SR),
        .WEBWE(E),
        .\ap_CS_fsm_reg[15] (U_fifo_mem_n_16),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .gmem_RREADY(gmem_RREADY),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2({\waddr_reg_n_4_[7] ,\waddr_reg_n_4_[6] ,\waddr_reg_n_4_[5] ,\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] ,\waddr_reg_n_4_[1] ,\waddr_reg_n_4_[0] }),
        .mem_reg_i_5_0(dout_i_4_n_4),
        .pop(pop),
        .\raddr_reg_reg[0]_0 (\raddr_reg_n_4_[0] ),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_4_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_4_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_4_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_4_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_4_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_4_[6] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_4_[7] ),
        .\raddr_reg_reg[7]_1 (empty_n_reg_n_4),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(dout_vld_reg_0),
        .reg_2870(reg_2870),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state41),
        .O(dout_vld_reg_1[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .O(dout_vld_reg_1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAEA)) 
    dout_i_1
       (.I0(dout_i_2_n_4),
        .I1(ap_CS_fsm_state34),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_state17),
        .I5(dout_i_3_n_4),
        .O(reg_2870));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    dout_i_2
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state33),
        .I2(dout_vld_reg_0),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state15),
        .I5(dout_i_4_n_4),
        .O(dout_i_2_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dout_i_3
       (.I0(dout_i_5_n_4),
        .I1(I_RREADY19),
        .I2(I_RREADY15),
        .I3(I_RREADY21),
        .I4(I_RREADY6),
        .I5(dout_i_6_n_4),
        .O(dout_i_3_n_4));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dout_i_4
       (.I0(ap_CS_fsm_state40),
        .I1(ap_CS_fsm_state19),
        .I2(dout_vld_reg_0),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state32),
        .O(dout_i_4_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dout_i_5
       (.I0(I_RREADY27),
        .I1(I_RREADY16),
        .I2(I_RREADY23),
        .I3(I_RREADY28),
        .I4(I_RREADY17),
        .I5(I_RREADY29),
        .O(dout_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    dout_i_6
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state10),
        .O(dout_i_6_n_4));
  LUT4 #(
    .INIT(16'hAAAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_4),
        .I1(dout_vld_reg_0),
        .I2(U_fifo_mem_n_16),
        .I3(reg_2870),
        .O(dout_vld_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_4),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(empty_n_i_3__0_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[7] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_2__4_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[4] ),
        .I3(\mOutPtr_reg_n_4_[8] ),
        .I4(\mOutPtr_reg_n_4_[6] ),
        .O(empty_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_4),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_4));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__4
       (.I0(full_n_i_3__0_n_4),
        .I1(\mOutPtr_reg_n_4_[5] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[8] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__4_n_4));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_4_[6] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[7] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_4 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_4 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3_n_4 ),
        .I5(\mOutPtr_reg_n_4_[5] ),
        .O(\mOutPtr[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_4 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[8]_i_5_n_4 ),
        .I5(\mOutPtr_reg_n_4_[6] ),
        .O(\mOutPtr[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_4 ),
        .I1(\mOutPtr_reg_n_4_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_4 ),
        .I4(\mOutPtr_reg_n_4_[7] ),
        .O(\mOutPtr[7]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_4_[7] ),
        .I1(\mOutPtr[8]_i_3_n_4 ),
        .I2(\mOutPtr_reg_n_4_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_4 ),
        .I5(\mOutPtr_reg_n_4_[8] ),
        .O(\mOutPtr[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .I5(\mOutPtr_reg_n_4_[5] ),
        .O(\mOutPtr[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[8]_i_4 
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_4),
        .I3(dout_vld_reg_0),
        .I4(gmem_RREADY),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[8]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[4]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[5]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[6]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[7]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[8]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_0[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state13),
        .O(I_RREADY5));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_10[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state21),
        .O(I_RREADY13));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_12[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state23),
        .O(I_RREADY15));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_14[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state24),
        .O(I_RREADY16));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_15[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state25),
        .O(I_RREADY17));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_16[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state27),
        .O(I_RREADY19));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_18[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state28),
        .O(I_RREADY20));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_19[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state29),
        .O(I_RREADY21));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_20[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state31),
        .O(I_RREADY23));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_22[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state32),
        .O(I_RREADY24));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_23[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state33),
        .O(I_RREADY25));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_24[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state35),
        .O(I_RREADY27));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_26[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state36),
        .O(I_RREADY28));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_27[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state37),
        .O(I_RREADY29));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_28[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state39),
        .O(I_RREADY31));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_30[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state40),
        .O(I_RREADY32));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_4[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state14),
        .O(I_RREADY6));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_5[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state17),
        .O(I_RREADY9));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_8[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state18),
        .O(I_RREADY10));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_shift_reg_9[31]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_CS_fsm_state19),
        .O(I_RREADY11));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[7] ),
        .I5(\waddr_reg_n_4_[6] ),
        .O(\waddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[1] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[7] ),
        .I3(\waddr_reg_n_4_[6] ),
        .O(\waddr[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[1] ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[0] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[7] ),
        .I4(\waddr_reg_n_4_[6] ),
        .I5(\waddr_reg_n_4_[1] ),
        .O(\waddr[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[6] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[7] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[0] ),
        .I4(\waddr_reg_n_4_[4] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(\waddr[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[5] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr[7]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[6] ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[7] ),
        .O(\waddr[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[1] ),
        .O(\waddr[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_4 ),
        .Q(\waddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    E,
    \could_multi_bursts.next_loop ,
    dout_vld_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_loop__10 ,
    in,
    dout_vld_reg_1,
    \could_multi_bursts.sect_handling_reg_0 ,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_2,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.sect_handling_reg_3 ,
    next_wreq,
    \could_multi_bursts.sect_handling_reg_4 ,
    \could_multi_bursts.sect_handling_reg_5 ,
    SR,
    ap_clk,
    push,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WVALID_Dummy,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    fifo_resp_ready,
    Q,
    \could_multi_bursts.sect_handling_reg_6 ,
    \mem_reg[14][0]_srl15_i_3 ,
    \mem_reg[14][0]_srl15_i_3_0 ,
    WLAST_Dummy_reg_0,
    CO,
    \start_addr_reg[63] ,
    \start_addr_reg[63]_0 ,
    sel);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]E;
  output \could_multi_bursts.next_loop ;
  output dout_vld_reg_0;
  output [0:0]\could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_loop__10 ;
  output [3:0]in;
  output dout_vld_reg_1;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_2;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  output next_wreq;
  output [0:0]\could_multi_bursts.sect_handling_reg_4 ;
  output \could_multi_bursts.sect_handling_reg_5 ;
  input [0:0]SR;
  input ap_clk;
  input push;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WVALID_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input fifo_resp_ready;
  input [7:0]Q;
  input \could_multi_bursts.sect_handling_reg_6 ;
  input [9:0]\mem_reg[14][0]_srl15_i_3 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input WLAST_Dummy_reg_0;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]\start_addr_reg[63]_0 ;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire [0:0]\could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire \could_multi_bursts.sect_handling_reg_6 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__5_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__5_n_4;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__5_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire next_wreq;
  wire pop;
  wire push;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__0_n_4 ;
  wire [3:0]raddr_reg;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;
  wire [0:0]\start_addr_reg[63]_0 ;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_6),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .ap_rst_n_1(ap_rst_n_1),
        .\dout[3]_i_2_0 (Q),
        .\dout_reg[0]_0 (burst_valid),
        .dout_vld_reg(empty_n_reg_n_4),
        .empty_n_reg(U_fifo_srl_n_7),
        .empty_n_reg_0(U_fifo_srl_n_20),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__5_n_4),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\mem_reg[14][0]_srl15_i_3 ),
        .\mem_reg[14][0]_srl15_i_3_1 (\mem_reg[14][0]_srl15_i_3_0 ),
        .pop(pop),
        .raddr17_in__2(raddr17_in__2),
        .\raddr_reg[0] (\could_multi_bursts.next_loop ),
        .\raddr_reg[0]_0 (fifo_burst_ready),
        .\sect_len_buf_reg[8] (\could_multi_bursts.last_loop__10 ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\mOutPtr_reg[0]_2 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_20),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_4),
        .I1(pop),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1 
       (.I0(push),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__0
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_2));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__0
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\raddr[0]_i_1__0_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(next_wreq),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(\start_addr_reg[63] ),
        .I5(\start_addr_reg[63]_0 ),
        .O(\could_multi_bursts.sect_handling_reg_5 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized5
   (req_fifo_valid,
    ap_rst_n_0,
    full_n_reg_0,
    sel,
    Q,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    rs_req_ready,
    req_en__0,
    in);
  output req_fifo_valid;
  output ap_rst_n_0;
  output full_n_reg_0;
  output sel;
  output [65:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input rs_req_ready;
  input req_en__0;
  input [65:0]in;

  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__6_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__6_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__6_n_4;
  wire full_n_i_2__6_n_4;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__6_n_4 ;
  wire \mOutPtr[1]_i_1__8_n_4 ;
  wire \mOutPtr[2]_i_1__8_n_4 ;
  wire \mOutPtr[3]_i_1__8_n_4 ;
  wire \mOutPtr[4]_i_1__5_n_4 ;
  wire \mOutPtr[4]_i_2__4_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__1_n_4 ;
  wire \raddr[1]_i_1__3_n_4 ;
  wire \raddr[2]_i_1__3_n_4 ;
  wire \raddr[3]_i_1__3_n_4 ;
  wire \raddr[3]_i_2__3_n_4 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[2]_0 (req_fifo_valid),
        .\dout_reg[2]_1 (empty_n_reg_n_4),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_4),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_4),
        .Q(req_fifo_valid),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__8_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_4),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[0]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[1]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[2]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[3]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[4]_i_2__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr17_in__3),
        .I1(empty_n_reg_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__3));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[0]_i_1__1_n_4 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[1]_i_1__3_n_4 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[2]_i_1__3_n_4 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[3]_i_2__3_n_4 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_fifo" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    D,
    req_en__0,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    \dout_reg[36] ,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \dout_reg[36]_0 ,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    in,
    dout_vld_reg_2,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output [3:0]D;
  output req_en__0;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input \dout_reg[36]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input [36:0]in;
  input dout_vld_reg_2;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_i_1__7_n_4;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__7_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_4;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__7_n_4;
  wire full_n_i_2__7_n_4;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__7_n_4 ;
  wire \mOutPtr[1]_i_1__9_n_4 ;
  wire \mOutPtr[2]_i_1__9_n_4 ;
  wire \mOutPtr[3]_i_1__9_n_4 ;
  wire \mOutPtr[4]_i_1__6_n_4 ;
  wire \mOutPtr[4]_i_2__5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__2_n_4 ;
  wire \raddr[1]_i_1__4_n_4 ;
  wire \raddr[2]_i_1__4_n_4 ;
  wire \raddr[3]_i_1__4_n_4 ;
  wire \raddr[3]_i_2__4_n_4 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_4),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .\dout_reg[36]_2 (\dout_reg[36]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_4),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_4),
        .Q(fifo_valid),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_4),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__7_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[0]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[1]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[2]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[3]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[4]_i_2__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_4),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[0]_i_1__2_n_4 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[1]_i_1__4_n_4 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[2]_i_1__4_n_4 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[3]_i_2__4_n_4 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_0 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_load" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_load
   (full_n_reg,
    dout_vld_reg,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    push,
    reg_2870,
    E,
    \ap_CS_fsm_reg[1] ,
    I_RREADY16,
    I_RREADY27,
    I_RREADY19,
    I_RREADY15,
    I_RREADY21,
    I_RREADY6,
    I_RREADY5,
    I_RREADY9,
    I_RREADY10,
    I_RREADY11,
    I_RREADY13,
    I_RREADY23,
    I_RREADY28,
    I_RREADY17,
    I_RREADY29,
    I_RREADY20,
    I_RREADY24,
    I_RREADY25,
    I_RREADY31,
    I_RREADY32,
    dout_vld_reg_0,
    D,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    mem_reg,
    ARREADY_Dummy,
    state_fu_172,
    Q,
    input_r_TVALID_int_regslice,
    ap_CS_fsm_state34,
    ap_CS_fsm_state17,
    ap_CS_fsm_state13,
    ap_CS_fsm_state27,
    ap_CS_fsm_state23,
    ap_CS_fsm_state29,
    ap_CS_fsm_state14,
    ap_CS_fsm_state18,
    ap_CS_fsm_state21,
    ap_CS_fsm_state33,
    ap_CS_fsm_state28,
    ap_CS_fsm_state15,
    ap_CS_fsm_state40,
    ap_CS_fsm_state19,
    ap_CS_fsm_state39,
    ap_CS_fsm_state32,
    ap_CS_fsm_state24,
    ap_CS_fsm_state37,
    ap_CS_fsm_state25,
    ap_CS_fsm_state36,
    ap_CS_fsm_state31,
    ap_CS_fsm_state35,
    ap_CS_fsm_state41,
    ap_CS_fsm_state16,
    ap_CS_fsm_state20,
    ap_CS_fsm_state26,
    ap_CS_fsm_state38,
    ap_CS_fsm_state22,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state30,
    \ap_CS_fsm_reg[8] ,
    ap_CS_fsm_state10,
    in,
    din);
  output full_n_reg;
  output dout_vld_reg;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output push;
  output reg_2870;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output I_RREADY16;
  output I_RREADY27;
  output I_RREADY19;
  output I_RREADY15;
  output I_RREADY21;
  output I_RREADY6;
  output I_RREADY5;
  output I_RREADY9;
  output I_RREADY10;
  output I_RREADY11;
  output I_RREADY13;
  output I_RREADY23;
  output I_RREADY28;
  output I_RREADY17;
  output I_RREADY29;
  output I_RREADY20;
  output I_RREADY24;
  output I_RREADY25;
  output I_RREADY31;
  output I_RREADY32;
  output [1:0]dout_vld_reg_0;
  output [65:0]D;
  output [31:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input ARREADY_Dummy;
  input [1:0]state_fu_172;
  input [1:0]Q;
  input input_r_TVALID_int_regslice;
  input ap_CS_fsm_state34;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state37;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state36;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state30;
  input \ap_CS_fsm_reg[8] ;
  input ap_CS_fsm_state10;
  input [61:0]in;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [65:0]D;
  wire [0:0]E;
  wire I_RREADY10;
  wire I_RREADY11;
  wire I_RREADY13;
  wire I_RREADY15;
  wire I_RREADY16;
  wire I_RREADY17;
  wire I_RREADY19;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY23;
  wire I_RREADY24;
  wire I_RREADY25;
  wire I_RREADY27;
  wire I_RREADY28;
  wire I_RREADY29;
  wire I_RREADY31;
  wire I_RREADY32;
  wire I_RREADY5;
  wire I_RREADY6;
  wire I_RREADY9;
  wire [1:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_reg;
  wire [1:0]dout_vld_reg_0;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire full_n_reg;
  wire [61:0]in;
  wire input_r_TVALID_int_regslice;
  wire [0:0]mem_reg;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire reg_2870;
  wire [5:0]rreq_len;
  wire [1:0]state_fu_172;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_len0_carry__0_O_UNCONNECTED;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.E(push),
        .I_RREADY10(I_RREADY10),
        .I_RREADY11(I_RREADY11),
        .I_RREADY13(I_RREADY13),
        .I_RREADY15(I_RREADY15),
        .I_RREADY16(I_RREADY16),
        .I_RREADY17(I_RREADY17),
        .I_RREADY19(I_RREADY19),
        .I_RREADY20(I_RREADY20),
        .I_RREADY21(I_RREADY21),
        .I_RREADY23(I_RREADY23),
        .I_RREADY24(I_RREADY24),
        .I_RREADY25(I_RREADY25),
        .I_RREADY27(I_RREADY27),
        .I_RREADY28(I_RREADY28),
        .I_RREADY29(I_RREADY29),
        .I_RREADY31(I_RREADY31),
        .I_RREADY32(I_RREADY32),
        .I_RREADY5(I_RREADY5),
        .I_RREADY6(I_RREADY6),
        .I_RREADY9(I_RREADY9),
        .Q(Q[1]),
        .SR(SR),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .full_n_reg_0(RREADY_Dummy),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .reg_2870(reg_2870));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[72]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo_43 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q(Q[0]),
        .S({fifo_rreq_n_6,fifo_rreq_n_7}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[69] ({rreq_len[5],rreq_len[0],fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .dout_vld_reg_0(fifo_rreq_n_72),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .state_fu_172(state_fu_172),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_4,tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({rreq_len[5],1'b0,rreq_len[0],1'b0}),
        .O({tmp_len0[7:6],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_6,1'b1,fifo_rreq_n_7,1'b1}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_4),
        .CO(NLW_tmp_len0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_len0_carry__0_O_UNCONNECTED[3:1],tmp_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(D[64]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_72),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_mem" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_mem
   (rnext,
    dout,
    raddr,
    \raddr_reg_reg[0]_0 ,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    mem_reg_3,
    push);
  output [3:0]rnext;
  output [35:0]dout;
  input [3:0]raddr;
  input \raddr_reg_reg[0]_0 ;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [31:0]mem_reg_3;
  input push;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [31:0]mem_reg_3;
  wire push;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[0]_0 ;
  wire [3:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_3[15:0]),
        .DIBDI(mem_reg_3[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_mem" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_mem__parameterized0
   (rnext,
    pop,
    gmem_RREADY,
    WEBWE,
    ready_for_outstanding,
    \ap_CS_fsm_reg[15] ,
    dout,
    \raddr_reg_reg[0]_0 ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[7]_0 ,
    \raddr_reg_reg[7]_1 ,
    ready_for_outstanding_reg,
    mem_reg_0,
    mem_reg_1,
    reg_2870,
    I_RREADY16,
    I_RREADY27,
    ap_CS_fsm_state27,
    ap_CS_fsm_state23,
    ap_CS_fsm_state29,
    ap_CS_fsm_state14,
    ap_CS_fsm_state17,
    Q,
    ap_CS_fsm_state34,
    mem_reg_i_5_0,
    ap_CS_fsm_state15,
    ap_CS_fsm_state28,
    ap_CS_fsm_state33,
    ap_CS_fsm_state21,
    ap_CS_fsm_state37,
    ap_CS_fsm_state25,
    ap_CS_fsm_state36,
    ap_CS_fsm_state31,
    ap_CS_fsm_state16,
    ap_CS_fsm_state20,
    ap_CS_fsm_state26,
    ap_CS_fsm_state38,
    ap_CS_fsm_state22,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state30,
    ap_rst_n,
    ap_CS_fsm_state13,
    ap_CS_fsm_state10,
    ap_CS_fsm_state41,
    ap_CS_fsm_state18,
    ap_clk,
    SR,
    mem_reg_2,
    din);
  output [7:0]rnext;
  output pop;
  output gmem_RREADY;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  output \ap_CS_fsm_reg[15] ;
  output [31:0]dout;
  input \raddr_reg_reg[0]_0 ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input \raddr_reg_reg[7]_1 ;
  input ready_for_outstanding_reg;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input reg_2870;
  input I_RREADY16;
  input I_RREADY27;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state17;
  input [0:0]Q;
  input ap_CS_fsm_state34;
  input mem_reg_i_5_0;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state37;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state36;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state30;
  input ap_rst_n;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state18;
  input ap_clk;
  input [0:0]SR;
  input [7:0]mem_reg_2;
  input [33:0]din;

  wire I_RREADY16;
  wire I_RREADY27;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[15] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state41;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_ready;
  wire [33:0]din;
  wire [31:0]dout;
  wire dout_vld_i_3_n_4;
  wire gmem_RREADY;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_i_10_n_4;
  wire mem_reg_i_1__0_n_4;
  wire mem_reg_i_5_0;
  wire mem_reg_i_6_n_4;
  wire mem_reg_i_7_n_4;
  wire mem_reg_i_8_n_4;
  wire mem_reg_i_9_n_4;
  wire mem_reg_n_37;
  wire pop;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_4 ;
  wire \raddr_reg[5]_i_2_n_4 ;
  wire \raddr_reg[7]_i_2_n_4 ;
  wire \raddr_reg[7]_i_3_n_4 ;
  wire \raddr_reg[7]_i_4_n_4 ;
  wire \raddr_reg[7]_i_5_n_4 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire \raddr_reg_reg[7]_1 ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire reg_2870;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    dout_vld_i_2__0
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state20),
        .I2(ready_for_outstanding_reg),
        .I3(ap_CS_fsm_state26),
        .I4(ap_CS_fsm_state38),
        .I5(dout_vld_i_3_n_4),
        .O(\ap_CS_fsm_reg[15] ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    dout_vld_i_3
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state12),
        .I2(ready_for_outstanding_reg),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state30),
        .O(dout_vld_i_3_n_4));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({burst_ready,mem_reg_n_37}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_4),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_i_10
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state28),
        .I2(ready_for_outstanding_reg),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state21),
        .O(mem_reg_i_10_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    mem_reg_i_4__0
       (.I0(gmem_RREADY),
        .I1(ready_for_outstanding_reg),
        .I2(\raddr_reg_reg[7]_1 ),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_5
       (.I0(mem_reg_i_6_n_4),
        .I1(I_RREADY16),
        .I2(I_RREADY27),
        .I3(mem_reg_i_7_n_4),
        .I4(mem_reg_i_8_n_4),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(gmem_RREADY));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_i_6
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state25),
        .I2(ready_for_outstanding_reg),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state31),
        .O(mem_reg_i_6_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    mem_reg_i_7
       (.I0(ready_for_outstanding_reg),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state41),
        .I4(ap_CS_fsm_state18),
        .I5(mem_reg_i_9_n_4),
        .O(mem_reg_i_7_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    mem_reg_i_8
       (.I0(ap_CS_fsm_state17),
        .I1(Q),
        .I2(ready_for_outstanding_reg),
        .I3(ap_CS_fsm_state34),
        .I4(mem_reg_i_5_0),
        .I5(mem_reg_i_10_n_4),
        .O(mem_reg_i_8_n_4));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_i_9
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state23),
        .I2(ready_for_outstanding_reg),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state14),
        .O(mem_reg_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \raddr_reg[0]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\raddr_reg[7]_i_2_n_4 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[1]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[1]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[4]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg[4]_i_2_n_4 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[5]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[5]_i_2_n_4 ),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg[7]_i_3_n_4 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg[7]_i_3_n_4 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .I4(\raddr_reg_reg[7]_0 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg[7]_i_4_n_4 ),
        .I1(\raddr_reg_reg[7]_1 ),
        .I2(ready_for_outstanding_reg),
        .I3(gmem_RREADY),
        .O(\raddr_reg[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[7]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg[7]_i_5_n_4 ),
        .O(\raddr_reg[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_5 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .O(\raddr_reg[7]_i_5_n_4 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    ready_for_outstanding_i_1
       (.I0(\ap_CS_fsm_reg[15] ),
        .I1(reg_2870),
        .I2(burst_ready),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_read" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_gmem_ARREADY,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_gmem_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [65:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [65:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [63:2]data1;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_4 ;
  wire \end_addr[13]_i_3_n_4 ;
  wire \end_addr[13]_i_4_n_4 ;
  wire \end_addr[13]_i_5_n_4 ;
  wire \end_addr[17]_i_2_n_4 ;
  wire \end_addr[17]_i_3_n_4 ;
  wire \end_addr[17]_i_4_n_4 ;
  wire \end_addr[17]_i_5_n_4 ;
  wire \end_addr[21]_i_2_n_4 ;
  wire \end_addr[21]_i_3_n_4 ;
  wire \end_addr[21]_i_4_n_4 ;
  wire \end_addr[21]_i_5_n_4 ;
  wire \end_addr[25]_i_2_n_4 ;
  wire \end_addr[25]_i_3_n_4 ;
  wire \end_addr[25]_i_4_n_4 ;
  wire \end_addr[25]_i_5_n_4 ;
  wire \end_addr[29]_i_2_n_4 ;
  wire \end_addr[29]_i_3_n_4 ;
  wire \end_addr[29]_i_4_n_4 ;
  wire \end_addr[29]_i_5_n_4 ;
  wire \end_addr[33]_i_2_n_4 ;
  wire \end_addr[33]_i_3_n_4 ;
  wire \end_addr[5]_i_2_n_4 ;
  wire \end_addr[5]_i_3_n_4 ;
  wire \end_addr[5]_i_4_n_4 ;
  wire \end_addr[5]_i_5_n_4 ;
  wire \end_addr[9]_i_2_n_4 ;
  wire \end_addr[9]_i_3_n_4 ;
  wire \end_addr[9]_i_4_n_4 ;
  wire \end_addr[9]_i_5_n_4 ;
  wire \end_addr_reg_n_4_[10] ;
  wire \end_addr_reg_n_4_[11] ;
  wire \end_addr_reg_n_4_[2] ;
  wire \end_addr_reg_n_4_[3] ;
  wire \end_addr_reg_n_4_[4] ;
  wire \end_addr_reg_n_4_[5] ;
  wire \end_addr_reg_n_4_[6] ;
  wire \end_addr_reg_n_4_[7] ;
  wire \end_addr_reg_n_4_[8] ;
  wire \end_addr_reg_n_4_[9] ;
  wire fifo_burst_n_5;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_4;
  wire first_sect_carry__0_i_2__0_n_4;
  wire first_sect_carry__0_i_3__0_n_4;
  wire first_sect_carry__0_i_4__0_n_4;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1__0_n_4;
  wire first_sect_carry__1_i_2__0_n_4;
  wire first_sect_carry__1_i_3__0_n_4;
  wire first_sect_carry__1_i_4__0_n_4;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry__2_i_1__0_n_4;
  wire first_sect_carry__2_i_2__0_n_4;
  wire first_sect_carry__2_i_3__0_n_4;
  wire first_sect_carry__2_i_4__0_n_4;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__2_n_7;
  wire first_sect_carry__3_i_1__0_n_4;
  wire first_sect_carry__3_i_2__0_n_4;
  wire first_sect_carry__3_n_7;
  wire first_sect_carry_i_1__0_n_4;
  wire first_sect_carry_i_2__0_n_4;
  wire first_sect_carry_i_3__0_n_4;
  wire first_sect_carry_i_4__0_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_sect;
  wire last_sect_buf_reg_n_4;
  wire last_sect_carry__0_i_1__0_n_4;
  wire last_sect_carry__0_i_2__0_n_4;
  wire last_sect_carry__0_i_3__0_n_4;
  wire last_sect_carry__0_i_4__0_n_4;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_i_1__0_n_4;
  wire last_sect_carry__1_i_2__0_n_4;
  wire last_sect_carry__1_i_3__0_n_4;
  wire last_sect_carry__1_i_4__0_n_4;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry__2_i_1__0_n_4;
  wire last_sect_carry__2_i_2__0_n_4;
  wire last_sect_carry__2_i_3__0_n_4;
  wire last_sect_carry__2_i_4__0_n_4;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__2_n_7;
  wire last_sect_carry__3_n_7;
  wire last_sect_carry_i_1__0_n_4;
  wire last_sect_carry_i_2__0_n_4;
  wire last_sect_carry_i_3__0_n_4;
  wire last_sect_carry_i_4__0_n_4;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_13_in;
  wire p_14_in;
  wire [7:2]p_1_in;
  wire pop;
  wire push;
  wire rreq_handling_reg_n_4;
  wire rreq_valid;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_182;
  wire rs_rreq_n_183;
  wire rs_rreq_n_184;
  wire rs_rreq_n_185;
  wire rs_rreq_n_186;
  wire rs_rreq_n_187;
  wire rs_rreq_n_188;
  wire rs_rreq_n_19;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_6;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[32] ;
  wire \sect_addr_buf_reg_n_4_[33] ;
  wire \sect_addr_buf_reg_n_4_[34] ;
  wire \sect_addr_buf_reg_n_4_[35] ;
  wire \sect_addr_buf_reg_n_4_[36] ;
  wire \sect_addr_buf_reg_n_4_[37] ;
  wire \sect_addr_buf_reg_n_4_[38] ;
  wire \sect_addr_buf_reg_n_4_[39] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[40] ;
  wire \sect_addr_buf_reg_n_4_[41] ;
  wire \sect_addr_buf_reg_n_4_[42] ;
  wire \sect_addr_buf_reg_n_4_[43] ;
  wire \sect_addr_buf_reg_n_4_[44] ;
  wire \sect_addr_buf_reg_n_4_[45] ;
  wire \sect_addr_buf_reg_n_4_[46] ;
  wire \sect_addr_buf_reg_n_4_[47] ;
  wire \sect_addr_buf_reg_n_4_[48] ;
  wire \sect_addr_buf_reg_n_4_[49] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[50] ;
  wire \sect_addr_buf_reg_n_4_[51] ;
  wire \sect_addr_buf_reg_n_4_[52] ;
  wire \sect_addr_buf_reg_n_4_[53] ;
  wire \sect_addr_buf_reg_n_4_[54] ;
  wire \sect_addr_buf_reg_n_4_[55] ;
  wire \sect_addr_buf_reg_n_4_[56] ;
  wire \sect_addr_buf_reg_n_4_[57] ;
  wire \sect_addr_buf_reg_n_4_[58] ;
  wire \sect_addr_buf_reg_n_4_[59] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[60] ;
  wire \sect_addr_buf_reg_n_4_[61] ;
  wire \sect_addr_buf_reg_n_4_[62] ;
  wire \sect_addr_buf_reg_n_4_[63] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__10_n_7;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__11_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__6_n_7;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__7_n_7;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__8_n_7;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry__9_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[20] ;
  wire \sect_cnt_reg_n_4_[21] ;
  wire \sect_cnt_reg_n_4_[22] ;
  wire \sect_cnt_reg_n_4_[23] ;
  wire \sect_cnt_reg_n_4_[24] ;
  wire \sect_cnt_reg_n_4_[25] ;
  wire \sect_cnt_reg_n_4_[26] ;
  wire \sect_cnt_reg_n_4_[27] ;
  wire \sect_cnt_reg_n_4_[28] ;
  wire \sect_cnt_reg_n_4_[29] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[30] ;
  wire \sect_cnt_reg_n_4_[31] ;
  wire \sect_cnt_reg_n_4_[32] ;
  wire \sect_cnt_reg_n_4_[33] ;
  wire \sect_cnt_reg_n_4_[34] ;
  wire \sect_cnt_reg_n_4_[35] ;
  wire \sect_cnt_reg_n_4_[36] ;
  wire \sect_cnt_reg_n_4_[37] ;
  wire \sect_cnt_reg_n_4_[38] ;
  wire \sect_cnt_reg_n_4_[39] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[40] ;
  wire \sect_cnt_reg_n_4_[41] ;
  wire \sect_cnt_reg_n_4_[42] ;
  wire \sect_cnt_reg_n_4_[43] ;
  wire \sect_cnt_reg_n_4_[44] ;
  wire \sect_cnt_reg_n_4_[45] ;
  wire \sect_cnt_reg_n_4_[46] ;
  wire \sect_cnt_reg_n_4_[47] ;
  wire \sect_cnt_reg_n_4_[48] ;
  wire \sect_cnt_reg_n_4_[49] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[50] ;
  wire \sect_cnt_reg_n_4_[51] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_4 ;
  wire \sect_len_buf[1]_i_1__0_n_4 ;
  wire \sect_len_buf[2]_i_1__0_n_4 ;
  wire \sect_len_buf[3]_i_1__0_n_4 ;
  wire \sect_len_buf[4]_i_1__0_n_4 ;
  wire \sect_len_buf[5]_i_1__0_n_4 ;
  wire \sect_len_buf[6]_i_1__0_n_4 ;
  wire \sect_len_buf[7]_i_1__0_n_4 ;
  wire \sect_len_buf[8]_i_1__0_n_4 ;
  wire \sect_len_buf[9]_i_2__0_n_4 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_58),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_4_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_15),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_16),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_18),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_112),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_113),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_114),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_115),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_108),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_109),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_110),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_111),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_104),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_105),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_106),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_107),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_100),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_101),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_102),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_103),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_96),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_97),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_98),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_99),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_94),
        .I1(rs_rreq_n_58),
        .O(\end_addr[33]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_95),
        .I1(rs_rreq_n_58),
        .O(\end_addr[33]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_120),
        .I1(p_1_in[6]),
        .O(\end_addr[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_121),
        .I1(p_1_in[6]),
        .O(\end_addr[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_122),
        .I1(p_1_in[6]),
        .O(\end_addr[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_123),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_116),
        .I1(rs_rreq_n_58),
        .O(\end_addr[9]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_117),
        .I1(rs_rreq_n_58),
        .O(\end_addr[9]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_118),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_119),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_4 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_180),
        .Q(\end_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_179),
        .Q(\end_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_178),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_177),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_176),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_175),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_174),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_173),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_172),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_188),
        .Q(\end_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_187),
        .Q(\end_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_186),
        .Q(\end_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_185),
        .Q(\end_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_184),
        .Q(\end_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_183),
        .Q(\end_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_182),
        .Q(\end_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_181),
        .Q(\end_addr_reg_n_4_[9] ),
        .R(SR));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1_47 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_4),
        .\dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_5),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .pop(pop),
        .push(push));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1_48 fifo_rctl
       (.CO(last_sect),
        .E(fifo_rctl_n_6),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_12),
        .ap_rst_n_1(fifo_rctl_n_13),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_9),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_11),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_14),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_15),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_16),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_17),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_18),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_14_in(p_14_in),
        .rreq_handling_reg(fifo_rctl_n_10),
        .rreq_handling_reg_0(rreq_handling_reg_n_4),
        .\sect_addr_buf_reg[2] (first_sect));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_4,first_sect_carry_i_2__0_n_4,first_sect_carry_i_3__0_n_4,first_sect_carry_i_4__0_n_4}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_4,first_sect_carry__0_i_2__0_n_4,first_sect_carry__0_i_3__0_n_4,first_sect_carry__0_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_4_[23] ),
        .O(first_sect_carry__0_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_4_[20] ),
        .O(first_sect_carry__0_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_4_[17] ),
        .O(first_sect_carry__0_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_4_[14] ),
        .O(first_sect_carry__0_i_4__0_n_4));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_4),
        .CO({first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6,first_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_4,first_sect_carry__1_i_2__0_n_4,first_sect_carry__1_i_3__0_n_4,first_sect_carry__1_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_4_[35] ),
        .O(first_sect_carry__1_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_4_[32] ),
        .O(first_sect_carry__1_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_4_[29] ),
        .O(first_sect_carry__1_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_4_[26] ),
        .O(first_sect_carry__1_i_4__0_n_4));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_4),
        .CO({first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6,first_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_4,first_sect_carry__2_i_2__0_n_4,first_sect_carry__2_i_3__0_n_4,first_sect_carry__2_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_4_[47] ),
        .O(first_sect_carry__2_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_4_[44] ),
        .O(first_sect_carry__2_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_4_[41] ),
        .O(first_sect_carry__2_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_4_[38] ),
        .O(first_sect_carry__2_i_4__0_n_4));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_4),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_4,first_sect_carry__3_i_2__0_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_4_[51] ),
        .O(first_sect_carry__3_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_4_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_4_[50] ),
        .O(first_sect_carry__3_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_4_[11] ),
        .O(first_sect_carry_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(first_sect_carry_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_4_[5] ),
        .O(first_sect_carry_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_4_[2] ),
        .O(first_sect_carry_i_4__0_n_4));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_4),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_4,last_sect_carry_i_2__0_n_4,last_sect_carry_i_3__0_n_4,last_sect_carry_i_4__0_n_4}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_4,last_sect_carry__0_i_2__0_n_4,last_sect_carry__0_i_3__0_n_4,last_sect_carry__0_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_4_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_4_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_4_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_4_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__0_n_4));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_4),
        .CO({last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6,last_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_4,last_sect_carry__1_i_2__0_n_4,last_sect_carry__1_i_3__0_n_4,last_sect_carry__1_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_4_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_4_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_4_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_4_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_4));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_4),
        .CO({last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6,last_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_4,last_sect_carry__2_i_2__0_n_4,last_sect_carry__2_i_3__0_n_4,last_sect_carry__2_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_4_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_4_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_4_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_4_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__0_n_4));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_4),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_125,rs_rreq_n_126}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_4_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_4_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_4_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_4_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__0_n_4));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(rreq_handling_reg_n_4),
        .R(SR));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_5),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice_49 rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57}),
        .E(E),
        .Q(rreq_valid),
        .S({rs_rreq_n_125,rs_rreq_n_126}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\data_p1_reg[63]_0 ({rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181,rs_rreq_n_182,rs_rreq_n_183,rs_rreq_n_184,rs_rreq_n_185,rs_rreq_n_186,rs_rreq_n_187,rs_rreq_n_188}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_58,p_1_in[7:6],p_1_in[2],rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123}),
        .\data_p2_reg[72]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_4 ,\end_addr[13]_i_3_n_4 ,\end_addr[13]_i_4_n_4 ,\end_addr[13]_i_5_n_4 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_4 ,\end_addr[17]_i_3_n_4 ,\end_addr[17]_i_4_n_4 ,\end_addr[17]_i_5_n_4 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_4 ,\end_addr[21]_i_3_n_4 ,\end_addr[21]_i_4_n_4 ,\end_addr[21]_i_5_n_4 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_4 ,\end_addr[25]_i_3_n_4 ,\end_addr[25]_i_4_n_4 ,\end_addr[25]_i_5_n_4 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_4 ,\end_addr[29]_i_3_n_4 ,\end_addr[29]_i_4_n_4 ,\end_addr[29]_i_5_n_4 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_4 ,\end_addr[33]_i_3_n_4 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_4 ,\end_addr[5]_i_3_n_4 ,\end_addr[5]_i_4_n_4 ,\end_addr[5]_i_5_n_4 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_4 ,\end_addr[9]_i_3_n_4 ,\end_addr[9]_i_4_n_4 ,\end_addr[9]_i_5_n_4 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] ,\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_4_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_4_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_4_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_4_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_4_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_4_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_4_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_4_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_4_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_4_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_4_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_4_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_4),
        .CO({sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6,sect_cnt0_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_4),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_6,sect_cnt0_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_4),
        .CO({sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_4),
        .CO({sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_4),
        .CO({sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6,sect_cnt0_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_4),
        .CO({sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6,sect_cnt0_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_4),
        .CO({sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6,sect_cnt0_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_4),
        .CO({sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6,sect_cnt0_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_57),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_56),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_55),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_54),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_4_[2] ),
        .I2(\end_addr_reg_n_4_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\end_addr_reg_n_4_[3] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\end_addr_reg_n_4_[4] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\end_addr_reg_n_4_[5] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\end_addr_reg_n_4_[6] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_4_[7] ),
        .I2(\end_addr_reg_n_4_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\end_addr_reg_n_4_[8] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\end_addr_reg_n_4_[9] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\end_addr_reg_n_4_[10] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\end_addr_reg_n_4_[11] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_123),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_94),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_93),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_92),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_91),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_90),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_89),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_88),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_87),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_86),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_122),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_85),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_84),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_83),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_82),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_81),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_80),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_79),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_78),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_77),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_76),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_121),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_75),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_74),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_73),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_72),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_71),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_70),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_69),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_68),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_67),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_66),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_120),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_65),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_64),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_63),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_62),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_119),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_118),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_117),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[67]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [63:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [63:0]\data_p2_reg[67]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_4 ;
  wire \data_p1[11]_i_1_n_4 ;
  wire \data_p1[12]_i_1_n_4 ;
  wire \data_p1[13]_i_1_n_4 ;
  wire \data_p1[14]_i_1_n_4 ;
  wire \data_p1[15]_i_1_n_4 ;
  wire \data_p1[16]_i_1_n_4 ;
  wire \data_p1[17]_i_1_n_4 ;
  wire \data_p1[18]_i_1_n_4 ;
  wire \data_p1[19]_i_1_n_4 ;
  wire \data_p1[20]_i_1_n_4 ;
  wire \data_p1[21]_i_1_n_4 ;
  wire \data_p1[22]_i_1_n_4 ;
  wire \data_p1[23]_i_1_n_4 ;
  wire \data_p1[24]_i_1_n_4 ;
  wire \data_p1[25]_i_1_n_4 ;
  wire \data_p1[26]_i_1_n_4 ;
  wire \data_p1[27]_i_1_n_4 ;
  wire \data_p1[28]_i_1_n_4 ;
  wire \data_p1[29]_i_1_n_4 ;
  wire \data_p1[2]_i_1_n_4 ;
  wire \data_p1[30]_i_1_n_4 ;
  wire \data_p1[31]_i_1_n_4 ;
  wire \data_p1[32]_i_1_n_4 ;
  wire \data_p1[33]_i_1_n_4 ;
  wire \data_p1[34]_i_1_n_4 ;
  wire \data_p1[35]_i_1_n_4 ;
  wire \data_p1[36]_i_1_n_4 ;
  wire \data_p1[37]_i_1_n_4 ;
  wire \data_p1[38]_i_1_n_4 ;
  wire \data_p1[39]_i_1_n_4 ;
  wire \data_p1[3]_i_1_n_4 ;
  wire \data_p1[40]_i_1_n_4 ;
  wire \data_p1[41]_i_1_n_4 ;
  wire \data_p1[42]_i_1_n_4 ;
  wire \data_p1[43]_i_1_n_4 ;
  wire \data_p1[44]_i_1_n_4 ;
  wire \data_p1[45]_i_1_n_4 ;
  wire \data_p1[46]_i_1_n_4 ;
  wire \data_p1[47]_i_1_n_4 ;
  wire \data_p1[48]_i_1_n_4 ;
  wire \data_p1[49]_i_1_n_4 ;
  wire \data_p1[4]_i_1_n_4 ;
  wire \data_p1[50]_i_1_n_4 ;
  wire \data_p1[51]_i_1_n_4 ;
  wire \data_p1[52]_i_1_n_4 ;
  wire \data_p1[53]_i_1_n_4 ;
  wire \data_p1[54]_i_1_n_4 ;
  wire \data_p1[55]_i_1_n_4 ;
  wire \data_p1[56]_i_1_n_4 ;
  wire \data_p1[57]_i_1_n_4 ;
  wire \data_p1[58]_i_1_n_4 ;
  wire \data_p1[59]_i_1_n_4 ;
  wire \data_p1[5]_i_1_n_4 ;
  wire \data_p1[60]_i_1_n_4 ;
  wire \data_p1[61]_i_1_n_4 ;
  wire \data_p1[62]_i_1_n_4 ;
  wire \data_p1[63]_i_1_n_4 ;
  wire \data_p1[66]_i_1_n_4 ;
  wire \data_p1[6]_i_1_n_4 ;
  wire \data_p1[7]_i_1_n_4 ;
  wire \data_p1[8]_i_1_n_4 ;
  wire \data_p1[95]_i_2_n_4 ;
  wire \data_p1[9]_i_1_n_4 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [63:0]\data_p2_reg[67]_0 ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[33] ;
  wire \data_p2_reg_n_4_[34] ;
  wire \data_p2_reg_n_4_[35] ;
  wire \data_p2_reg_n_4_[36] ;
  wire \data_p2_reg_n_4_[37] ;
  wire \data_p2_reg_n_4_[38] ;
  wire \data_p2_reg_n_4_[39] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[40] ;
  wire \data_p2_reg_n_4_[41] ;
  wire \data_p2_reg_n_4_[42] ;
  wire \data_p2_reg_n_4_[43] ;
  wire \data_p2_reg_n_4_[44] ;
  wire \data_p2_reg_n_4_[45] ;
  wire \data_p2_reg_n_4_[46] ;
  wire \data_p2_reg_n_4_[47] ;
  wire \data_p2_reg_n_4_[48] ;
  wire \data_p2_reg_n_4_[49] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[50] ;
  wire \data_p2_reg_n_4_[51] ;
  wire \data_p2_reg_n_4_[52] ;
  wire \data_p2_reg_n_4_[53] ;
  wire \data_p2_reg_n_4_[54] ;
  wire \data_p2_reg_n_4_[55] ;
  wire \data_p2_reg_n_4_[56] ;
  wire \data_p2_reg_n_4_[57] ;
  wire \data_p2_reg_n_4_[58] ;
  wire \data_p2_reg_n_4_[59] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[60] ;
  wire \data_p2_reg_n_4_[61] ;
  wire \data_p2_reg_n_4_[62] ;
  wire \data_p2_reg_n_4_[63] ;
  wire \data_p2_reg_n_4_[66] ;
  wire \data_p2_reg_n_4_[67] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_4 ;
  wire \end_addr_reg[13]_i_1_n_5 ;
  wire \end_addr_reg[13]_i_1_n_6 ;
  wire \end_addr_reg[13]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire \end_addr_reg[17]_i_1_n_6 ;
  wire \end_addr_reg[17]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_4 ;
  wire \end_addr_reg[21]_i_1_n_5 ;
  wire \end_addr_reg[21]_i_1_n_6 ;
  wire \end_addr_reg[21]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire \end_addr_reg[25]_i_1_n_6 ;
  wire \end_addr_reg[25]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_4 ;
  wire \end_addr_reg[29]_i_1_n_5 ;
  wire \end_addr_reg[29]_i_1_n_6 ;
  wire \end_addr_reg[29]_i_1_n_7 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[33]_i_1_n_6 ;
  wire \end_addr_reg[33]_i_1_n_7 ;
  wire \end_addr_reg[37]_i_1_n_4 ;
  wire \end_addr_reg[37]_i_1_n_5 ;
  wire \end_addr_reg[37]_i_1_n_6 ;
  wire \end_addr_reg[37]_i_1_n_7 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_6 ;
  wire \end_addr_reg[41]_i_1_n_7 ;
  wire \end_addr_reg[45]_i_1_n_4 ;
  wire \end_addr_reg[45]_i_1_n_5 ;
  wire \end_addr_reg[45]_i_1_n_6 ;
  wire \end_addr_reg[45]_i_1_n_7 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_6 ;
  wire \end_addr_reg[49]_i_1_n_7 ;
  wire \end_addr_reg[53]_i_1_n_4 ;
  wire \end_addr_reg[53]_i_1_n_5 ;
  wire \end_addr_reg[53]_i_1_n_6 ;
  wire \end_addr_reg[53]_i_1_n_7 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_6 ;
  wire \end_addr_reg[57]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_4 ;
  wire \end_addr_reg[5]_i_1_n_5 ;
  wire \end_addr_reg[5]_i_1_n_6 ;
  wire \end_addr_reg[5]_i_1_n_7 ;
  wire \end_addr_reg[61]_i_1_n_4 ;
  wire \end_addr_reg[61]_i_1_n_5 ;
  wire \end_addr_reg[61]_i_1_n_6 ;
  wire \end_addr_reg[61]_i_1_n_7 ;
  wire \end_addr_reg[63]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire \end_addr_reg[9]_i_1_n_6 ;
  wire \end_addr_reg[9]_i_1_n_7 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_4;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_4 ;
  wire \state[1]_i_1_n_4 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [8]),
        .O(\data_p1[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [9]),
        .O(\data_p1[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [10]),
        .O(\data_p1[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [11]),
        .O(\data_p1[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [12]),
        .O(\data_p1[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [13]),
        .O(\data_p1[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [14]),
        .O(\data_p1[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [15]),
        .O(\data_p1[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [16]),
        .O(\data_p1[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [17]),
        .O(\data_p1[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [18]),
        .O(\data_p1[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [19]),
        .O(\data_p1[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [20]),
        .O(\data_p1[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [21]),
        .O(\data_p1[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [22]),
        .O(\data_p1[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [23]),
        .O(\data_p1[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [24]),
        .O(\data_p1[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [25]),
        .O(\data_p1[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [26]),
        .O(\data_p1[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [27]),
        .O(\data_p1[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [0]),
        .O(\data_p1[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [28]),
        .O(\data_p1[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [29]),
        .O(\data_p1[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [30]),
        .O(\data_p1[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_4_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [31]),
        .O(\data_p1[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_4_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [32]),
        .O(\data_p1[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_4_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [33]),
        .O(\data_p1[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_4_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [34]),
        .O(\data_p1[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_4_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [35]),
        .O(\data_p1[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_4_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [36]),
        .O(\data_p1[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_4_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [37]),
        .O(\data_p1[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [1]),
        .O(\data_p1[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_4_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [38]),
        .O(\data_p1[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_4_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [39]),
        .O(\data_p1[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_4_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [40]),
        .O(\data_p1[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_4_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [41]),
        .O(\data_p1[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_4_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [42]),
        .O(\data_p1[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_4_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [43]),
        .O(\data_p1[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_4_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [44]),
        .O(\data_p1[46]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_4_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [45]),
        .O(\data_p1[47]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_4_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [46]),
        .O(\data_p1[48]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_4_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [47]),
        .O(\data_p1[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [2]),
        .O(\data_p1[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_4_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [48]),
        .O(\data_p1[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_4_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [49]),
        .O(\data_p1[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_4_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [50]),
        .O(\data_p1[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_4_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [51]),
        .O(\data_p1[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_4_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [52]),
        .O(\data_p1[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_4_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [53]),
        .O(\data_p1[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_4_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [54]),
        .O(\data_p1[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_4_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [55]),
        .O(\data_p1[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_4_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [56]),
        .O(\data_p1[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_4_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [57]),
        .O(\data_p1[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [3]),
        .O(\data_p1[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_4_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [58]),
        .O(\data_p1[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_4_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [59]),
        .O(\data_p1[61]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_4_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [60]),
        .O(\data_p1[62]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_4_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [61]),
        .O(\data_p1[63]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_4_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [62]),
        .O(\data_p1[66]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [4]),
        .O(\data_p1[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [5]),
        .O(\data_p1[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [6]),
        .O(\data_p1[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_4_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [63]),
        .O(\data_p1[95]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [7]),
        .O(\data_p1[9]_i_1_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_4 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [8]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [9]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [10]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [11]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [12]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [13]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [14]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [15]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [16]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [17]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [18]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [19]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [20]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [21]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [22]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [23]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [24]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [25]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [26]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [27]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [0]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [28]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [29]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [30]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [31]),
        .Q(\data_p2_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [32]),
        .Q(\data_p2_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [33]),
        .Q(\data_p2_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [34]),
        .Q(\data_p2_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [35]),
        .Q(\data_p2_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [36]),
        .Q(\data_p2_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [37]),
        .Q(\data_p2_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [1]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [38]),
        .Q(\data_p2_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [39]),
        .Q(\data_p2_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [40]),
        .Q(\data_p2_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [41]),
        .Q(\data_p2_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [42]),
        .Q(\data_p2_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [43]),
        .Q(\data_p2_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [44]),
        .Q(\data_p2_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [45]),
        .Q(\data_p2_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [46]),
        .Q(\data_p2_reg_n_4_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [47]),
        .Q(\data_p2_reg_n_4_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [2]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [48]),
        .Q(\data_p2_reg_n_4_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [49]),
        .Q(\data_p2_reg_n_4_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [50]),
        .Q(\data_p2_reg_n_4_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [51]),
        .Q(\data_p2_reg_n_4_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [52]),
        .Q(\data_p2_reg_n_4_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [53]),
        .Q(\data_p2_reg_n_4_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [54]),
        .Q(\data_p2_reg_n_4_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [55]),
        .Q(\data_p2_reg_n_4_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [56]),
        .Q(\data_p2_reg_n_4_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [57]),
        .Q(\data_p2_reg_n_4_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [3]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [58]),
        .Q(\data_p2_reg_n_4_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [59]),
        .Q(\data_p2_reg_n_4_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [60]),
        .Q(\data_p2_reg_n_4_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [61]),
        .Q(\data_p2_reg_n_4_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [62]),
        .Q(\data_p2_reg_n_4_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [63]),
        .Q(\data_p2_reg_n_4_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [4]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [5]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [6]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[67]_0 [7]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_4 ),
        .CO({\end_addr_reg[13]_i_1_n_4 ,\end_addr_reg[13]_i_1_n_5 ,\end_addr_reg[13]_i_1_n_6 ,\end_addr_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_4 ),
        .CO({\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 ,\end_addr_reg[17]_i_1_n_6 ,\end_addr_reg[17]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_4 ),
        .CO({\end_addr_reg[21]_i_1_n_4 ,\end_addr_reg[21]_i_1_n_5 ,\end_addr_reg[21]_i_1_n_6 ,\end_addr_reg[21]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_4 ),
        .CO({\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 ,\end_addr_reg[25]_i_1_n_6 ,\end_addr_reg[25]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_4 ),
        .CO({\end_addr_reg[29]_i_1_n_4 ,\end_addr_reg[29]_i_1_n_5 ,\end_addr_reg[29]_i_1_n_6 ,\end_addr_reg[29]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_4 ),
        .CO({\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 ,\end_addr_reg[33]_i_1_n_6 ,\end_addr_reg[33]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_4 ),
        .CO({\end_addr_reg[37]_i_1_n_4 ,\end_addr_reg[37]_i_1_n_5 ,\end_addr_reg[37]_i_1_n_6 ,\end_addr_reg[37]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_4 ),
        .CO({\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 ,\end_addr_reg[41]_i_1_n_6 ,\end_addr_reg[41]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_4 ),
        .CO({\end_addr_reg[45]_i_1_n_4 ,\end_addr_reg[45]_i_1_n_5 ,\end_addr_reg[45]_i_1_n_6 ,\end_addr_reg[45]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_4 ),
        .CO({\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 ,\end_addr_reg[49]_i_1_n_6 ,\end_addr_reg[49]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_4 ),
        .CO({\end_addr_reg[53]_i_1_n_4 ,\end_addr_reg[53]_i_1_n_5 ,\end_addr_reg[53]_i_1_n_6 ,\end_addr_reg[53]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_4 ),
        .CO({\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 ,\end_addr_reg[57]_i_1_n_6 ,\end_addr_reg[57]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_4 ,\end_addr_reg[5]_i_1_n_5 ,\end_addr_reg[5]_i_1_n_6 ,\end_addr_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_4 ),
        .CO({\end_addr_reg[61]_i_1_n_4 ,\end_addr_reg[61]_i_1_n_5 ,\end_addr_reg[61]_i_1_n_6 ,\end_addr_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_4 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_4 ),
        .CO({\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 ,\end_addr_reg[9]_i_1_n_6 ,\end_addr_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice_49
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    \could_multi_bursts.last_loop__10 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    ARVALID_Dummy,
    next_rreq,
    sect_cnt0,
    last_sect_buf_reg,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_buf_reg_0,
    \data_p2_reg[72]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [65:0]\data_p1_reg[95]_0 ;
  output \could_multi_bursts.last_loop__10 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ARVALID_Dummy;
  input next_rreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [3:0]last_sect_buf_reg_0;
  input [65:0]\data_p2_reg[72]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_4 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_4 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \data_p1[10]_i_1__1_n_4 ;
  wire \data_p1[11]_i_1__1_n_4 ;
  wire \data_p1[12]_i_1__1_n_4 ;
  wire \data_p1[13]_i_1__1_n_4 ;
  wire \data_p1[14]_i_1__1_n_4 ;
  wire \data_p1[15]_i_1__1_n_4 ;
  wire \data_p1[16]_i_1__1_n_4 ;
  wire \data_p1[17]_i_1__1_n_4 ;
  wire \data_p1[18]_i_1__1_n_4 ;
  wire \data_p1[19]_i_1__1_n_4 ;
  wire \data_p1[20]_i_1__1_n_4 ;
  wire \data_p1[21]_i_1__1_n_4 ;
  wire \data_p1[22]_i_1__1_n_4 ;
  wire \data_p1[23]_i_1__1_n_4 ;
  wire \data_p1[24]_i_1__1_n_4 ;
  wire \data_p1[25]_i_1__1_n_4 ;
  wire \data_p1[26]_i_1__1_n_4 ;
  wire \data_p1[27]_i_1__1_n_4 ;
  wire \data_p1[28]_i_1__1_n_4 ;
  wire \data_p1[29]_i_1__1_n_4 ;
  wire \data_p1[2]_i_1__1_n_4 ;
  wire \data_p1[30]_i_1__1_n_4 ;
  wire \data_p1[31]_i_1__1_n_4 ;
  wire \data_p1[32]_i_1__1_n_4 ;
  wire \data_p1[33]_i_1__1_n_4 ;
  wire \data_p1[34]_i_1__1_n_4 ;
  wire \data_p1[35]_i_1__1_n_4 ;
  wire \data_p1[36]_i_1__1_n_4 ;
  wire \data_p1[37]_i_1__1_n_4 ;
  wire \data_p1[38]_i_1__1_n_4 ;
  wire \data_p1[39]_i_1__1_n_4 ;
  wire \data_p1[3]_i_1__1_n_4 ;
  wire \data_p1[40]_i_1__1_n_4 ;
  wire \data_p1[41]_i_1__1_n_4 ;
  wire \data_p1[42]_i_1__1_n_4 ;
  wire \data_p1[43]_i_1__1_n_4 ;
  wire \data_p1[44]_i_1__1_n_4 ;
  wire \data_p1[45]_i_1__1_n_4 ;
  wire \data_p1[46]_i_1__1_n_4 ;
  wire \data_p1[47]_i_1__1_n_4 ;
  wire \data_p1[48]_i_1__1_n_4 ;
  wire \data_p1[49]_i_1__1_n_4 ;
  wire \data_p1[4]_i_1__1_n_4 ;
  wire \data_p1[50]_i_1__1_n_4 ;
  wire \data_p1[51]_i_1__1_n_4 ;
  wire \data_p1[52]_i_1__1_n_4 ;
  wire \data_p1[53]_i_1__1_n_4 ;
  wire \data_p1[54]_i_1__1_n_4 ;
  wire \data_p1[55]_i_1__1_n_4 ;
  wire \data_p1[56]_i_1__1_n_4 ;
  wire \data_p1[57]_i_1__1_n_4 ;
  wire \data_p1[58]_i_1__1_n_4 ;
  wire \data_p1[59]_i_1__1_n_4 ;
  wire \data_p1[5]_i_1__1_n_4 ;
  wire \data_p1[60]_i_1__1_n_4 ;
  wire \data_p1[61]_i_1__1_n_4 ;
  wire \data_p1[62]_i_1__1_n_4 ;
  wire \data_p1[63]_i_1__0_n_4 ;
  wire \data_p1[66]_i_1__1_n_4 ;
  wire \data_p1[6]_i_1__1_n_4 ;
  wire \data_p1[70]_i_1_n_4 ;
  wire \data_p1[71]_i_1_n_4 ;
  wire \data_p1[7]_i_1__1_n_4 ;
  wire \data_p1[8]_i_1__1_n_4 ;
  wire \data_p1[95]_i_2__0_n_4 ;
  wire \data_p1[9]_i_1__1_n_4 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [65:0]\data_p1_reg[95]_0 ;
  wire [72:2]data_p2;
  wire [65:0]\data_p2_reg[72]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_4 ;
  wire \end_addr_reg[13]_i_1__0_n_5 ;
  wire \end_addr_reg[13]_i_1__0_n_6 ;
  wire \end_addr_reg[13]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_4 ;
  wire \end_addr_reg[17]_i_1__0_n_5 ;
  wire \end_addr_reg[17]_i_1__0_n_6 ;
  wire \end_addr_reg[17]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_4 ;
  wire \end_addr_reg[21]_i_1__0_n_5 ;
  wire \end_addr_reg[21]_i_1__0_n_6 ;
  wire \end_addr_reg[21]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_4 ;
  wire \end_addr_reg[25]_i_1__0_n_5 ;
  wire \end_addr_reg[25]_i_1__0_n_6 ;
  wire \end_addr_reg[25]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_4 ;
  wire \end_addr_reg[29]_i_1__0_n_5 ;
  wire \end_addr_reg[29]_i_1__0_n_6 ;
  wire \end_addr_reg[29]_i_1__0_n_7 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_4 ;
  wire \end_addr_reg[33]_i_1__0_n_5 ;
  wire \end_addr_reg[33]_i_1__0_n_6 ;
  wire \end_addr_reg[33]_i_1__0_n_7 ;
  wire \end_addr_reg[37]_i_1__0_n_4 ;
  wire \end_addr_reg[37]_i_1__0_n_5 ;
  wire \end_addr_reg[37]_i_1__0_n_6 ;
  wire \end_addr_reg[37]_i_1__0_n_7 ;
  wire \end_addr_reg[41]_i_1__0_n_4 ;
  wire \end_addr_reg[41]_i_1__0_n_5 ;
  wire \end_addr_reg[41]_i_1__0_n_6 ;
  wire \end_addr_reg[41]_i_1__0_n_7 ;
  wire \end_addr_reg[45]_i_1__0_n_4 ;
  wire \end_addr_reg[45]_i_1__0_n_5 ;
  wire \end_addr_reg[45]_i_1__0_n_6 ;
  wire \end_addr_reg[45]_i_1__0_n_7 ;
  wire \end_addr_reg[49]_i_1__0_n_4 ;
  wire \end_addr_reg[49]_i_1__0_n_5 ;
  wire \end_addr_reg[49]_i_1__0_n_6 ;
  wire \end_addr_reg[49]_i_1__0_n_7 ;
  wire \end_addr_reg[53]_i_1__0_n_4 ;
  wire \end_addr_reg[53]_i_1__0_n_5 ;
  wire \end_addr_reg[53]_i_1__0_n_6 ;
  wire \end_addr_reg[53]_i_1__0_n_7 ;
  wire \end_addr_reg[57]_i_1__0_n_4 ;
  wire \end_addr_reg[57]_i_1__0_n_5 ;
  wire \end_addr_reg[57]_i_1__0_n_6 ;
  wire \end_addr_reg[57]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1__0_n_4 ;
  wire \end_addr_reg[5]_i_1__0_n_5 ;
  wire \end_addr_reg[5]_i_1__0_n_6 ;
  wire \end_addr_reg[5]_i_1__0_n_7 ;
  wire \end_addr_reg[61]_i_1__0_n_4 ;
  wire \end_addr_reg[61]_i_1__0_n_5 ;
  wire \end_addr_reg[61]_i_1__0_n_6 ;
  wire \end_addr_reg[61]_i_1__0_n_7 ;
  wire \end_addr_reg[63]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_4 ;
  wire \end_addr_reg[9]_i_1__0_n_5 ;
  wire \end_addr_reg[9]_i_1__0_n_6 ;
  wire \end_addr_reg[9]_i_1__0_n_7 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire s_ready_t_i_1__1_n_4;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_4 ;
  wire \state[1]_i_1__1_n_4 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_rreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_4 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [62]),
        .O(\data_p1[66]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [63]),
        .O(\data_p1[70]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [64]),
        .O(\data_p1[71]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(next_rreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [65]),
        .O(\data_p1[95]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[72]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [64]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [65]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_4 ),
        .CO({\end_addr_reg[13]_i_1__0_n_4 ,\end_addr_reg[13]_i_1__0_n_5 ,\end_addr_reg[13]_i_1__0_n_6 ,\end_addr_reg[13]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_4 ),
        .CO({\end_addr_reg[17]_i_1__0_n_4 ,\end_addr_reg[17]_i_1__0_n_5 ,\end_addr_reg[17]_i_1__0_n_6 ,\end_addr_reg[17]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_4 ),
        .CO({\end_addr_reg[21]_i_1__0_n_4 ,\end_addr_reg[21]_i_1__0_n_5 ,\end_addr_reg[21]_i_1__0_n_6 ,\end_addr_reg[21]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_4 ),
        .CO({\end_addr_reg[25]_i_1__0_n_4 ,\end_addr_reg[25]_i_1__0_n_5 ,\end_addr_reg[25]_i_1__0_n_6 ,\end_addr_reg[25]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_4 ),
        .CO({\end_addr_reg[29]_i_1__0_n_4 ,\end_addr_reg[29]_i_1__0_n_5 ,\end_addr_reg[29]_i_1__0_n_6 ,\end_addr_reg[29]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_4 ),
        .CO({\end_addr_reg[33]_i_1__0_n_4 ,\end_addr_reg[33]_i_1__0_n_5 ,\end_addr_reg[33]_i_1__0_n_6 ,\end_addr_reg[33]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_4 ),
        .CO({\end_addr_reg[37]_i_1__0_n_4 ,\end_addr_reg[37]_i_1__0_n_5 ,\end_addr_reg[37]_i_1__0_n_6 ,\end_addr_reg[37]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_4 ),
        .CO({\end_addr_reg[41]_i_1__0_n_4 ,\end_addr_reg[41]_i_1__0_n_5 ,\end_addr_reg[41]_i_1__0_n_6 ,\end_addr_reg[41]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_4 ),
        .CO({\end_addr_reg[45]_i_1__0_n_4 ,\end_addr_reg[45]_i_1__0_n_5 ,\end_addr_reg[45]_i_1__0_n_6 ,\end_addr_reg[45]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_4 ),
        .CO({\end_addr_reg[49]_i_1__0_n_4 ,\end_addr_reg[49]_i_1__0_n_5 ,\end_addr_reg[49]_i_1__0_n_6 ,\end_addr_reg[49]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_4 ),
        .CO({\end_addr_reg[53]_i_1__0_n_4 ,\end_addr_reg[53]_i_1__0_n_5 ,\end_addr_reg[53]_i_1__0_n_6 ,\end_addr_reg[53]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_4 ),
        .CO({\end_addr_reg[57]_i_1__0_n_4 ,\end_addr_reg[57]_i_1__0_n_5 ,\end_addr_reg[57]_i_1__0_n_6 ,\end_addr_reg[57]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_4 ,\end_addr_reg[5]_i_1__0_n_5 ,\end_addr_reg[5]_i_1__0_n_6 ,\end_addr_reg[5]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_4 ),
        .CO({\end_addr_reg[61]_i_1__0_n_4 ,\end_addr_reg[61]_i_1__0_n_5 ,\end_addr_reg[61]_i_1__0_n_6 ,\end_addr_reg[61]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_4 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_4 ),
        .CO({\end_addr_reg[9]_i_1__0_n_4 ,\end_addr_reg[9]_i_1__0_n_5 ,\end_addr_reg[9]_i_1__0_n_6 ,\end_addr_reg[9]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_rreq),
        .I3(ARVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(next_rreq),
        .O(\state[1]_i_1__1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[4] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[4] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input [65:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_4 ;
  wire \data_p1[11]_i_1__0_n_4 ;
  wire \data_p1[12]_i_1__0_n_4 ;
  wire \data_p1[13]_i_1__0_n_4 ;
  wire \data_p1[14]_i_1__0_n_4 ;
  wire \data_p1[15]_i_1__0_n_4 ;
  wire \data_p1[16]_i_1__0_n_4 ;
  wire \data_p1[17]_i_1__0_n_4 ;
  wire \data_p1[18]_i_1__0_n_4 ;
  wire \data_p1[19]_i_1__0_n_4 ;
  wire \data_p1[20]_i_1__0_n_4 ;
  wire \data_p1[21]_i_1__0_n_4 ;
  wire \data_p1[22]_i_1__0_n_4 ;
  wire \data_p1[23]_i_1__0_n_4 ;
  wire \data_p1[24]_i_1__0_n_4 ;
  wire \data_p1[25]_i_1__0_n_4 ;
  wire \data_p1[26]_i_1__0_n_4 ;
  wire \data_p1[27]_i_1__0_n_4 ;
  wire \data_p1[28]_i_1__0_n_4 ;
  wire \data_p1[29]_i_1__0_n_4 ;
  wire \data_p1[2]_i_1__0_n_4 ;
  wire \data_p1[30]_i_1__0_n_4 ;
  wire \data_p1[31]_i_1__0_n_4 ;
  wire \data_p1[32]_i_1__0_n_4 ;
  wire \data_p1[33]_i_1__0_n_4 ;
  wire \data_p1[34]_i_1__0_n_4 ;
  wire \data_p1[35]_i_1__0_n_4 ;
  wire \data_p1[36]_i_1__0_n_4 ;
  wire \data_p1[37]_i_1__0_n_4 ;
  wire \data_p1[38]_i_1__0_n_4 ;
  wire \data_p1[39]_i_1__0_n_4 ;
  wire \data_p1[3]_i_1__0_n_4 ;
  wire \data_p1[40]_i_1__0_n_4 ;
  wire \data_p1[41]_i_1__0_n_4 ;
  wire \data_p1[42]_i_1__0_n_4 ;
  wire \data_p1[43]_i_1__0_n_4 ;
  wire \data_p1[44]_i_1__0_n_4 ;
  wire \data_p1[45]_i_1__0_n_4 ;
  wire \data_p1[46]_i_1__0_n_4 ;
  wire \data_p1[47]_i_1__0_n_4 ;
  wire \data_p1[48]_i_1__0_n_4 ;
  wire \data_p1[49]_i_1__0_n_4 ;
  wire \data_p1[4]_i_1__0_n_4 ;
  wire \data_p1[50]_i_1__0_n_4 ;
  wire \data_p1[51]_i_1__0_n_4 ;
  wire \data_p1[52]_i_1__0_n_4 ;
  wire \data_p1[53]_i_1__0_n_4 ;
  wire \data_p1[54]_i_1__0_n_4 ;
  wire \data_p1[55]_i_1__0_n_4 ;
  wire \data_p1[56]_i_1__0_n_4 ;
  wire \data_p1[57]_i_1__0_n_4 ;
  wire \data_p1[58]_i_1__0_n_4 ;
  wire \data_p1[59]_i_1__0_n_4 ;
  wire \data_p1[5]_i_1__0_n_4 ;
  wire \data_p1[60]_i_1__0_n_4 ;
  wire \data_p1[61]_i_1__0_n_4 ;
  wire \data_p1[62]_i_1__0_n_4 ;
  wire \data_p1[63]_i_2_n_4 ;
  wire \data_p1[64]_i_1_n_4 ;
  wire \data_p1[65]_i_1_n_4 ;
  wire \data_p1[66]_i_1__0_n_4 ;
  wire \data_p1[67]_i_1_n_4 ;
  wire \data_p1[6]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__0_n_4 ;
  wire \data_p1[8]_i_1__0_n_4 ;
  wire \data_p1[9]_i_1__0_n_4 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[33] ;
  wire \data_p2_reg_n_4_[34] ;
  wire \data_p2_reg_n_4_[35] ;
  wire \data_p2_reg_n_4_[36] ;
  wire \data_p2_reg_n_4_[37] ;
  wire \data_p2_reg_n_4_[38] ;
  wire \data_p2_reg_n_4_[39] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[40] ;
  wire \data_p2_reg_n_4_[41] ;
  wire \data_p2_reg_n_4_[42] ;
  wire \data_p2_reg_n_4_[43] ;
  wire \data_p2_reg_n_4_[44] ;
  wire \data_p2_reg_n_4_[45] ;
  wire \data_p2_reg_n_4_[46] ;
  wire \data_p2_reg_n_4_[47] ;
  wire \data_p2_reg_n_4_[48] ;
  wire \data_p2_reg_n_4_[49] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[50] ;
  wire \data_p2_reg_n_4_[51] ;
  wire \data_p2_reg_n_4_[52] ;
  wire \data_p2_reg_n_4_[53] ;
  wire \data_p2_reg_n_4_[54] ;
  wire \data_p2_reg_n_4_[55] ;
  wire \data_p2_reg_n_4_[56] ;
  wire \data_p2_reg_n_4_[57] ;
  wire \data_p2_reg_n_4_[58] ;
  wire \data_p2_reg_n_4_[59] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[60] ;
  wire \data_p2_reg_n_4_[61] ;
  wire \data_p2_reg_n_4_[62] ;
  wire \data_p2_reg_n_4_[63] ;
  wire \data_p2_reg_n_4_[64] ;
  wire \data_p2_reg_n_4_[65] ;
  wire \data_p2_reg_n_4_[66] ;
  wire \data_p2_reg_n_4_[67] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__3_n_4;
  wire [1:1]state;
  wire \state[0]_i_2_n_4 ;
  wire \state[1]_i_1__3_n_4 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_4_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_4_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_4_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_4_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_4_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_4_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_4_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_4_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_4_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_4_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_4_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_4_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_4_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_4_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_4_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_4_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_4_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_4_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_4_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_4_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_4_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_4_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_4_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_4_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_4_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_4_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_4_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_4_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_4_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_4_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_4_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_4_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_4_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_4_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_4_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_4 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_4_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_4_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_4_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_4_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_4_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_4_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_4_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_4_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_4_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_4_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_4_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_4_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_4_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_4_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_4_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_4_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_4_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_4_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_4_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_4_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__3
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_4),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__3_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_4 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready__1,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_4 ;
  wire \state[1]_i_1__0_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_reg_slice" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_4 ;
  wire \data_p1[10]_i_1__2_n_4 ;
  wire \data_p1[11]_i_1__2_n_4 ;
  wire \data_p1[12]_i_1__2_n_4 ;
  wire \data_p1[13]_i_1__2_n_4 ;
  wire \data_p1[14]_i_1__2_n_4 ;
  wire \data_p1[15]_i_1__2_n_4 ;
  wire \data_p1[16]_i_1__2_n_4 ;
  wire \data_p1[17]_i_1__2_n_4 ;
  wire \data_p1[18]_i_1__2_n_4 ;
  wire \data_p1[19]_i_1__2_n_4 ;
  wire \data_p1[1]_i_1_n_4 ;
  wire \data_p1[20]_i_1__2_n_4 ;
  wire \data_p1[21]_i_1__2_n_4 ;
  wire \data_p1[22]_i_1__2_n_4 ;
  wire \data_p1[23]_i_1__2_n_4 ;
  wire \data_p1[24]_i_1__2_n_4 ;
  wire \data_p1[25]_i_1__2_n_4 ;
  wire \data_p1[26]_i_1__2_n_4 ;
  wire \data_p1[27]_i_1__2_n_4 ;
  wire \data_p1[28]_i_1__2_n_4 ;
  wire \data_p1[29]_i_1__2_n_4 ;
  wire \data_p1[2]_i_1__2_n_4 ;
  wire \data_p1[30]_i_1__2_n_4 ;
  wire \data_p1[31]_i_1__2_n_4 ;
  wire \data_p1[32]_i_2_n_4 ;
  wire \data_p1[3]_i_1__2_n_4 ;
  wire \data_p1[4]_i_1__2_n_4 ;
  wire \data_p1[5]_i_1__2_n_4 ;
  wire \data_p1[6]_i_1__2_n_4 ;
  wire \data_p1[7]_i_1__2_n_4 ;
  wire \data_p1[8]_i_1__2_n_4 ;
  wire \data_p1[9]_i_1__2_n_4 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__2_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_4 ;
  wire \state[1]_i_1__2_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_4_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_4_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_4 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_4 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_4 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl
   (pop,
    push,
    S,
    Q,
    \dout_reg[64]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push_1,
    \dout_reg[61]_0 ,
    \dout_reg[64]_1 ,
    \dout_reg[64]_2 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [0:0]S;
  output [62:0]Q;
  output \dout_reg[64]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push_1;
  input [61:0]\dout_reg[61]_0 ;
  input \dout_reg[64]_1 ;
  input \dout_reg[64]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire \mem_reg[3][0]_srl4_n_4 ;
  wire \mem_reg[3][10]_srl4_n_4 ;
  wire \mem_reg[3][11]_srl4_n_4 ;
  wire \mem_reg[3][12]_srl4_n_4 ;
  wire \mem_reg[3][13]_srl4_n_4 ;
  wire \mem_reg[3][14]_srl4_n_4 ;
  wire \mem_reg[3][15]_srl4_n_4 ;
  wire \mem_reg[3][16]_srl4_n_4 ;
  wire \mem_reg[3][17]_srl4_n_4 ;
  wire \mem_reg[3][18]_srl4_n_4 ;
  wire \mem_reg[3][19]_srl4_n_4 ;
  wire \mem_reg[3][1]_srl4_n_4 ;
  wire \mem_reg[3][20]_srl4_n_4 ;
  wire \mem_reg[3][21]_srl4_n_4 ;
  wire \mem_reg[3][22]_srl4_n_4 ;
  wire \mem_reg[3][23]_srl4_n_4 ;
  wire \mem_reg[3][24]_srl4_n_4 ;
  wire \mem_reg[3][25]_srl4_n_4 ;
  wire \mem_reg[3][26]_srl4_n_4 ;
  wire \mem_reg[3][27]_srl4_n_4 ;
  wire \mem_reg[3][28]_srl4_n_4 ;
  wire \mem_reg[3][29]_srl4_n_4 ;
  wire \mem_reg[3][2]_srl4_n_4 ;
  wire \mem_reg[3][30]_srl4_n_4 ;
  wire \mem_reg[3][31]_srl4_n_4 ;
  wire \mem_reg[3][32]_srl4_n_4 ;
  wire \mem_reg[3][33]_srl4_n_4 ;
  wire \mem_reg[3][34]_srl4_n_4 ;
  wire \mem_reg[3][35]_srl4_n_4 ;
  wire \mem_reg[3][36]_srl4_n_4 ;
  wire \mem_reg[3][37]_srl4_n_4 ;
  wire \mem_reg[3][38]_srl4_n_4 ;
  wire \mem_reg[3][39]_srl4_n_4 ;
  wire \mem_reg[3][3]_srl4_n_4 ;
  wire \mem_reg[3][40]_srl4_n_4 ;
  wire \mem_reg[3][41]_srl4_n_4 ;
  wire \mem_reg[3][42]_srl4_n_4 ;
  wire \mem_reg[3][43]_srl4_n_4 ;
  wire \mem_reg[3][44]_srl4_n_4 ;
  wire \mem_reg[3][45]_srl4_n_4 ;
  wire \mem_reg[3][46]_srl4_n_4 ;
  wire \mem_reg[3][47]_srl4_n_4 ;
  wire \mem_reg[3][48]_srl4_n_4 ;
  wire \mem_reg[3][49]_srl4_n_4 ;
  wire \mem_reg[3][4]_srl4_n_4 ;
  wire \mem_reg[3][50]_srl4_n_4 ;
  wire \mem_reg[3][51]_srl4_n_4 ;
  wire \mem_reg[3][52]_srl4_n_4 ;
  wire \mem_reg[3][53]_srl4_n_4 ;
  wire \mem_reg[3][54]_srl4_n_4 ;
  wire \mem_reg[3][55]_srl4_n_4 ;
  wire \mem_reg[3][56]_srl4_n_4 ;
  wire \mem_reg[3][57]_srl4_n_4 ;
  wire \mem_reg[3][58]_srl4_n_4 ;
  wire \mem_reg[3][59]_srl4_n_4 ;
  wire \mem_reg[3][5]_srl4_n_4 ;
  wire \mem_reg[3][60]_srl4_n_4 ;
  wire \mem_reg[3][61]_srl4_n_4 ;
  wire \mem_reg[3][64]_srl4_n_4 ;
  wire \mem_reg[3][6]_srl4_n_4 ;
  wire \mem_reg[3][7]_srl4_n_4 ;
  wire \mem_reg[3][8]_srl4_n_4 ;
  wire \mem_reg[3][9]_srl4_n_4 ;
  wire pop;
  wire push;
  wire push_1;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[64]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_4 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_4 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_4 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_4 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_4 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_4 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_4 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_4 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_4 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_4 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_4 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_4 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_4 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_4 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_4 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_4 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_4 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_4 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_4 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_4 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_4 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_4 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_4 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_4 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_4 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_4 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_4 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_4 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_4 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_4 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_4 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_4 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_4 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_4 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_4 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_4 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_4 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_4 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_4 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_4 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_4 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_4 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_4 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_4 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_4 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_4 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_4 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_4 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_4 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_4 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_4 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_4 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_4 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_4 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_4 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_4 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_4 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_4 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_4 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_4 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_4 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_4 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_4 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[3][58]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[3][59]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[3][60]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[3][61]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_1 ),
        .A1(\dout_reg[64]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[62]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(Q[62]),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(\dout_reg[64]_0 ));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl_44
   (pop,
    push,
    S,
    \dout_reg[69]_0 ,
    dout_vld_reg,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    state_fu_172,
    Q,
    \dout_reg[69]_1 ,
    input_r_TVALID_int_regslice,
    in,
    \dout_reg[69]_2 ,
    \dout_reg[69]_3 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [1:0]S;
  output [63:0]\dout_reg[69]_0 ;
  output dout_vld_reg;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input [1:0]state_fu_172;
  input [0:0]Q;
  input \dout_reg[69]_1 ;
  input input_r_TVALID_int_regslice;
  input [61:0]in;
  input \dout_reg[69]_2 ;
  input \dout_reg[69]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [63:0]\dout_reg[69]_0 ;
  wire \dout_reg[69]_1 ;
  wire \dout_reg[69]_2 ;
  wire \dout_reg[69]_3 ;
  wire dout_vld_reg;
  wire [61:0]in;
  wire input_r_TVALID_int_regslice;
  wire \mem_reg[3][0]_srl4_n_4 ;
  wire \mem_reg[3][10]_srl4_n_4 ;
  wire \mem_reg[3][11]_srl4_n_4 ;
  wire \mem_reg[3][12]_srl4_n_4 ;
  wire \mem_reg[3][13]_srl4_n_4 ;
  wire \mem_reg[3][14]_srl4_n_4 ;
  wire \mem_reg[3][15]_srl4_n_4 ;
  wire \mem_reg[3][16]_srl4_n_4 ;
  wire \mem_reg[3][17]_srl4_n_4 ;
  wire \mem_reg[3][18]_srl4_n_4 ;
  wire \mem_reg[3][19]_srl4_n_4 ;
  wire \mem_reg[3][1]_srl4_n_4 ;
  wire \mem_reg[3][20]_srl4_n_4 ;
  wire \mem_reg[3][21]_srl4_n_4 ;
  wire \mem_reg[3][22]_srl4_n_4 ;
  wire \mem_reg[3][23]_srl4_n_4 ;
  wire \mem_reg[3][24]_srl4_n_4 ;
  wire \mem_reg[3][25]_srl4_n_4 ;
  wire \mem_reg[3][26]_srl4_n_4 ;
  wire \mem_reg[3][27]_srl4_n_4 ;
  wire \mem_reg[3][28]_srl4_n_4 ;
  wire \mem_reg[3][29]_srl4_n_4 ;
  wire \mem_reg[3][2]_srl4_n_4 ;
  wire \mem_reg[3][30]_srl4_n_4 ;
  wire \mem_reg[3][31]_srl4_n_4 ;
  wire \mem_reg[3][32]_srl4_n_4 ;
  wire \mem_reg[3][33]_srl4_n_4 ;
  wire \mem_reg[3][34]_srl4_n_4 ;
  wire \mem_reg[3][35]_srl4_n_4 ;
  wire \mem_reg[3][36]_srl4_n_4 ;
  wire \mem_reg[3][37]_srl4_n_4 ;
  wire \mem_reg[3][38]_srl4_n_4 ;
  wire \mem_reg[3][39]_srl4_n_4 ;
  wire \mem_reg[3][3]_srl4_n_4 ;
  wire \mem_reg[3][40]_srl4_n_4 ;
  wire \mem_reg[3][41]_srl4_n_4 ;
  wire \mem_reg[3][42]_srl4_n_4 ;
  wire \mem_reg[3][43]_srl4_n_4 ;
  wire \mem_reg[3][44]_srl4_n_4 ;
  wire \mem_reg[3][45]_srl4_n_4 ;
  wire \mem_reg[3][46]_srl4_n_4 ;
  wire \mem_reg[3][47]_srl4_n_4 ;
  wire \mem_reg[3][48]_srl4_n_4 ;
  wire \mem_reg[3][49]_srl4_n_4 ;
  wire \mem_reg[3][4]_srl4_n_4 ;
  wire \mem_reg[3][50]_srl4_n_4 ;
  wire \mem_reg[3][51]_srl4_n_4 ;
  wire \mem_reg[3][52]_srl4_n_4 ;
  wire \mem_reg[3][53]_srl4_n_4 ;
  wire \mem_reg[3][54]_srl4_n_4 ;
  wire \mem_reg[3][55]_srl4_n_4 ;
  wire \mem_reg[3][56]_srl4_n_4 ;
  wire \mem_reg[3][57]_srl4_n_4 ;
  wire \mem_reg[3][58]_srl4_n_4 ;
  wire \mem_reg[3][59]_srl4_n_4 ;
  wire \mem_reg[3][5]_srl4_n_4 ;
  wire \mem_reg[3][60]_srl4_n_4 ;
  wire \mem_reg[3][61]_srl4_n_4 ;
  wire \mem_reg[3][64]_srl4_n_4 ;
  wire \mem_reg[3][69]_srl4_n_4 ;
  wire \mem_reg[3][6]_srl4_n_4 ;
  wire \mem_reg[3][7]_srl4_n_4 ;
  wire \mem_reg[3][8]_srl4_n_4 ;
  wire \mem_reg[3][9]_srl4_n_4 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire [1:0]state_fu_172;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[69]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [62]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [63]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_4 ),
        .Q(\dout_reg[69]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[3][0]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mem_reg[3][0]_srl4_i_1__0 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(Q),
        .I3(\dout_reg[69]_1 ),
        .I4(input_r_TVALID_int_regslice),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[3][10]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[3][11]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[3][12]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[3][13]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[3][14]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[3][15]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[3][16]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[3][17]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[3][18]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[3][19]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[3][1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[3][20]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[3][21]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[3][22]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[3][23]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[3][24]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[3][25]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[3][26]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[3][27]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[3][28]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[3][29]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[3][2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[3][30]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[3][31]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[3][32]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[3][33]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[3][34]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[3][35]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[3][36]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[3][37]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[3][38]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[3][39]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[3][3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[3][40]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[3][41]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[3][42]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[3][43]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[3][44]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[3][45]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[3][46]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[3][47]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[3][48]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[3][49]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[3][4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[3][50]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[3][51]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[3][52]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[3][53]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[3][54]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[3][55]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[3][56]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[3][57]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[3][58]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[3][59]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[3][5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[3][60]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[3][61]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][69]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[3][6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[3][7]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[3][8]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[3][9]_srl4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[69]_0 [63]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[69]_0 [62]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hAAA0EEEC)) 
    tmp_valid_i_1__0
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[69]_0 [62]),
        .I3(\dout_reg[69]_0 [63]),
        .I4(ARREADY_Dummy),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    E,
    ap_rst_n_0,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    push__0,
    resp_ready__1,
    empty_n_reg,
    push,
    Q,
    \dout_reg[0]_1 ,
    ap_clk,
    SR,
    \mOutPtr_reg[3]_0 ,
    wrsp_valid,
    \mOutPtr_reg[3]_1 ,
    last_resp,
    pop_0,
    ap_rst_n,
    full_n_reg,
    full_n_reg_0,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output [0:0]E;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push__0;
  output resp_ready__1;
  output empty_n_reg;
  input push;
  input [0:0]Q;
  input [3:0]\dout_reg[0]_1 ;
  input ap_clk;
  input [0:0]SR;
  input \mOutPtr_reg[3]_0 ;
  input wrsp_valid;
  input [0:0]\mOutPtr_reg[3]_1 ;
  input last_resp;
  input pop_0;
  input ap_rst_n;
  input full_n_reg;
  input [0:0]full_n_reg_0;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire [0:0]\mOutPtr_reg[3]_1 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire [0:0]s_ready_t_reg;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\mOutPtr_reg[3]_1 ),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(\mOutPtr_reg[3]_1 ),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h88080808)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(last_resp),
        .O(push__0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(last_resp),
        .I5(pop_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[0]_1 [0]),
        .A1(\dout_reg[0]_1 [1]),
        .A2(\dout_reg[0]_1 [2]),
        .A3(\dout_reg[0]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(Q),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(\dout_reg[0]_1 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(\dout_reg[0]_1 [0]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(\dout_reg[0]_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(\dout_reg[0]_1 [1]),
        .I2(\dout_reg[0]_1 [3]),
        .I3(\dout_reg[0]_1 [2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[0]_1 [1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_1 [0]),
        .I4(\dout_reg[0]_1 [3]),
        .I5(\dout_reg[0]_1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized0_46
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0]_0 ,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0]_0 ;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized0_50
   (din,
    Q,
    ap_clk,
    SR,
    pop,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    fifo_rctl_ready,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input fifo_rctl_ready;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ar2r_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire [0:0]mem_reg_0;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(fifo_rctl_ready),
        .O(push_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(din));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized2
   (ap_rst_n_0,
    pop,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    in,
    \sect_len_buf_reg[8] ,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    fifo_resp_ready,
    raddr17_in__2,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \mem_reg[14][0]_srl15_i_3_0 ,
    \mem_reg[14][0]_srl15_i_3_1 ,
    WLAST_Dummy_reg_0,
    sel,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input fifo_resp_ready;
  input raddr17_in__2;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  input WLAST_Dummy_reg_0;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_4 ;
  wire \dout[3]_i_4_n_4 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg_n_4_[0] ;
  wire \dout_reg_n_4_[1] ;
  wire \dout_reg_n_4_[2] ;
  wire \dout_reg_n_4_[3] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  wire \mem_reg[14][0]_srl15_i_4_n_4 ;
  wire \mem_reg[14][0]_srl15_i_5_n_4 ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire next_burst;
  wire p_12_in;
  wire pop;
  wire raddr17_in__2;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_4 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_4_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_4_[1] ),
        .I5(\dout[3]_i_4_n_4 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_4_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_4_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_4 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__1 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(fifo_resp_ready),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\raddr_reg[0]_0 ),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0] ),
        .I4(AWREADY_Dummy_0),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [0]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_4 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_4 ),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [8]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [4]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [7]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [3]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [5]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [9]),
        .O(\mem_reg[14][0]_srl15_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [5]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [1]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [4]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [0]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [2]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [6]),
        .O(\mem_reg[14][0]_srl15_i_5_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [1]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [2]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [3]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in__2),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized3
   (sel,
    pop,
    push,
    SR,
    \dout_reg[67]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    ap_rst_n,
    in,
    Q,
    ap_clk);
  output sel;
  output pop;
  output push;
  output [0:0]SR;
  output [65:0]\dout_reg[67]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input ap_rst_n;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_4 ;
  wire \mem_reg[14][11]_srl15_n_4 ;
  wire \mem_reg[14][12]_srl15_n_4 ;
  wire \mem_reg[14][13]_srl15_n_4 ;
  wire \mem_reg[14][14]_srl15_n_4 ;
  wire \mem_reg[14][15]_srl15_n_4 ;
  wire \mem_reg[14][16]_srl15_n_4 ;
  wire \mem_reg[14][17]_srl15_n_4 ;
  wire \mem_reg[14][18]_srl15_n_4 ;
  wire \mem_reg[14][19]_srl15_n_4 ;
  wire \mem_reg[14][20]_srl15_n_4 ;
  wire \mem_reg[14][21]_srl15_n_4 ;
  wire \mem_reg[14][22]_srl15_n_4 ;
  wire \mem_reg[14][23]_srl15_n_4 ;
  wire \mem_reg[14][24]_srl15_n_4 ;
  wire \mem_reg[14][25]_srl15_n_4 ;
  wire \mem_reg[14][26]_srl15_n_4 ;
  wire \mem_reg[14][27]_srl15_n_4 ;
  wire \mem_reg[14][28]_srl15_n_4 ;
  wire \mem_reg[14][29]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][30]_srl15_n_4 ;
  wire \mem_reg[14][31]_srl15_n_4 ;
  wire \mem_reg[14][32]_srl15_n_4 ;
  wire \mem_reg[14][33]_srl15_n_4 ;
  wire \mem_reg[14][34]_srl15_n_4 ;
  wire \mem_reg[14][35]_srl15_n_4 ;
  wire \mem_reg[14][36]_srl15_n_4 ;
  wire \mem_reg[14][37]_srl15_n_4 ;
  wire \mem_reg[14][38]_srl15_n_4 ;
  wire \mem_reg[14][39]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire \mem_reg[14][40]_srl15_n_4 ;
  wire \mem_reg[14][41]_srl15_n_4 ;
  wire \mem_reg[14][42]_srl15_n_4 ;
  wire \mem_reg[14][43]_srl15_n_4 ;
  wire \mem_reg[14][44]_srl15_n_4 ;
  wire \mem_reg[14][45]_srl15_n_4 ;
  wire \mem_reg[14][46]_srl15_n_4 ;
  wire \mem_reg[14][47]_srl15_n_4 ;
  wire \mem_reg[14][48]_srl15_n_4 ;
  wire \mem_reg[14][49]_srl15_n_4 ;
  wire \mem_reg[14][4]_srl15_n_4 ;
  wire \mem_reg[14][50]_srl15_n_4 ;
  wire \mem_reg[14][51]_srl15_n_4 ;
  wire \mem_reg[14][52]_srl15_n_4 ;
  wire \mem_reg[14][53]_srl15_n_4 ;
  wire \mem_reg[14][54]_srl15_n_4 ;
  wire \mem_reg[14][55]_srl15_n_4 ;
  wire \mem_reg[14][56]_srl15_n_4 ;
  wire \mem_reg[14][57]_srl15_n_4 ;
  wire \mem_reg[14][58]_srl15_n_4 ;
  wire \mem_reg[14][59]_srl15_n_4 ;
  wire \mem_reg[14][5]_srl15_n_4 ;
  wire \mem_reg[14][60]_srl15_n_4 ;
  wire \mem_reg[14][61]_srl15_n_4 ;
  wire \mem_reg[14][62]_srl15_n_4 ;
  wire \mem_reg[14][63]_srl15_n_4 ;
  wire \mem_reg[14][64]_srl15_n_4 ;
  wire \mem_reg[14][65]_srl15_n_4 ;
  wire \mem_reg[14][66]_srl15_n_4 ;
  wire \mem_reg[14][67]_srl15_n_4 ;
  wire \mem_reg[14][6]_srl15_n_4 ;
  wire \mem_reg[14][7]_srl15_n_4 ;
  wire \mem_reg[14][8]_srl15_n_4 ;
  wire \mem_reg[14][9]_srl15_n_4 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[2]_0 ),
        .I3(\dout_reg[2]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__3 
       (.I0(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_srl" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_srl__parameterized4
   (D,
    req_en__0,
    pop,
    data_en__3,
    WVALID_Dummy_reg,
    push,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    fifo_valid,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    \dout_reg[36]_2 );
  output [3:0]D;
  output req_en__0;
  output pop;
  output data_en__3;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [36:0]\dout_reg[36]_0 ;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input fifo_valid;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input \dout_reg[36]_2 ;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire \dout_reg[36]_2 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_4 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][10]_srl15_n_4 ;
  wire \mem_reg[14][11]_srl15_n_4 ;
  wire \mem_reg[14][12]_srl15_n_4 ;
  wire \mem_reg[14][13]_srl15_n_4 ;
  wire \mem_reg[14][14]_srl15_n_4 ;
  wire \mem_reg[14][15]_srl15_n_4 ;
  wire \mem_reg[14][16]_srl15_n_4 ;
  wire \mem_reg[14][17]_srl15_n_4 ;
  wire \mem_reg[14][18]_srl15_n_4 ;
  wire \mem_reg[14][19]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire \mem_reg[14][20]_srl15_n_4 ;
  wire \mem_reg[14][21]_srl15_n_4 ;
  wire \mem_reg[14][22]_srl15_n_4 ;
  wire \mem_reg[14][23]_srl15_n_4 ;
  wire \mem_reg[14][24]_srl15_n_4 ;
  wire \mem_reg[14][25]_srl15_n_4 ;
  wire \mem_reg[14][26]_srl15_n_4 ;
  wire \mem_reg[14][27]_srl15_n_4 ;
  wire \mem_reg[14][28]_srl15_n_4 ;
  wire \mem_reg[14][29]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][30]_srl15_n_4 ;
  wire \mem_reg[14][31]_srl15_n_4 ;
  wire \mem_reg[14][32]_srl15_n_4 ;
  wire \mem_reg[14][33]_srl15_n_4 ;
  wire \mem_reg[14][34]_srl15_n_4 ;
  wire \mem_reg[14][35]_srl15_n_4 ;
  wire \mem_reg[14][36]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire \mem_reg[14][4]_srl15_n_4 ;
  wire \mem_reg[14][5]_srl15_n_4 ;
  wire \mem_reg[14][6]_srl15_n_4 ;
  wire \mem_reg[14][7]_srl15_n_4 ;
  wire \mem_reg[14][8]_srl15_n_4 ;
  wire \mem_reg[14][9]_srl15_n_4 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(\dout_reg[36]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_4 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_4 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_4 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_3 
       (.I0(p_8_in),
        .I1(flying_req_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_store" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_store
   (wrsp_type,
    gmem_AWREADY,
    WVALID_Dummy,
    gmem_WREADY,
    gmem_BVALID,
    ursp_ready,
    AWVALID_Dummy,
    empty_n_reg,
    \ap_CS_fsm_reg[45] ,
    tmp_valid_reg_0,
    resp_ready__1,
    empty_n_reg_0,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg,
    Q,
    last_resp,
    pop_0,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    ap_block_pp0_stage0_11001,
    push,
    \raddr_reg_reg[0] ,
    mOutPtr18_out,
    push_1,
    AWREADY_Dummy,
    need_wrsp,
    gmem_BREADY,
    \mOutPtr[4]_i_3 ,
    \dout_reg[61] ,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2);
  output wrsp_type;
  output gmem_AWREADY;
  output WVALID_Dummy;
  output gmem_WREADY;
  output gmem_BVALID;
  output ursp_ready;
  output AWVALID_Dummy;
  output empty_n_reg;
  output \ap_CS_fsm_reg[45] ;
  output [0:0]tmp_valid_reg_0;
  output resp_ready__1;
  output empty_n_reg_0;
  output [63:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg;
  input [0:0]Q;
  input last_resp;
  input pop_0;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input ap_block_pp0_stage0_11001;
  input push;
  input \raddr_reg_reg[0] ;
  input mOutPtr18_out;
  input push_1;
  input AWREADY_Dummy;
  input need_wrsp;
  input gmem_BREADY;
  input [1:0]\mOutPtr[4]_i_3 ;
  input [61:0]\dout_reg[61] ;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]mem_reg_2;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[45] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_rst_n;
  wire [35:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_6;
  wire gmem_AWREADY;
  wire gmem_BREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire last_resp;
  wire mOutPtr18_out;
  wire [1:0]\mOutPtr[4]_i_3 ;
  wire \mOutPtr_reg[1] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [31:0]mem_reg_2;
  wire need_wrsp;
  wire next_wreq;
  wire pop_0;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire \raddr_reg_reg[0] ;
  wire resp_ready__1;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire [0:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .gmem_WREADY(gmem_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .push(push),
        .\raddr_reg_reg[0] (\raddr_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[67]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q({wreq_len,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70}),
        .S(fifo_wreq_n_7),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[64] (fifo_wreq_n_71),
        .gmem_AWREADY(gmem_AWREADY),
        .push(push_0),
        .push_1(push_1),
        .tmp_valid_reg(AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(fifo_wrsp_n_6),
        .Q(wreq_len),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .full_n_reg_0(next_wreq),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .\mOutPtr_reg[3]_0 (ursp_ready),
        .\mOutPtr_reg[3]_1 (Q),
        .need_wrsp(need_wrsp),
        .pop_0(pop_0),
        .push(push_0),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[31],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_wreq_n_7,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_71),
        .Q(AWVALID_Dummy),
        .R(SR));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized2 user_resp
       (.E(fifo_wrsp_n_6),
        .SR(SR),
        .\ap_CS_fsm_reg[45] (\ap_CS_fsm_reg[45] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(empty_n_reg),
        .gmem_BREADY(gmem_BREADY),
        .gmem_BVALID(gmem_BVALID),
        .\mOutPtr[4]_i_3 (\mOutPtr[4]_i_3 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .pop_0(pop_0),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_throttle" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    WREADY_Dummy,
    E,
    sel,
    m_axi_gmem_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    m_axi_gmem_AWREADY,
    in,
    dout);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output [0:0]E;
  output sel;
  output m_axi_gmem_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input \dout_reg[36]_0 ;
  input dout_vld_reg;
  input m_axi_gmem_AWREADY;
  input [65:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_12;
  wire data_fifo_n_53;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire data_fifo_n_8;
  wire data_fifo_n_9;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire \dout_reg[0] ;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_4;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_4 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_72;
  wire req_fifo_n_73;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_5;
  wire rs_req_ready;
  wire sel;

  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_6,data_fifo_n_7,data_fifo_n_8,data_fifo_n_9}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (SR),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_53),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_n_4),
        .flying_req_reg_0(rs_req_n_5),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_53),
        .Q(flying_req_reg_n_4),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_4 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_12),
        .D(\last_cnt[0]_i_1_n_4 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_12),
        .D(data_fifo_n_9),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_12),
        .D(data_fifo_n_8),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_12),
        .D(data_fifo_n_7),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_12),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[4]),
        .R(SR));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[4] (rs_req_n_5),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

(* ORIG_REF_NAME = "equalizer_gmem_m_axi_write" *) 
module equalizer_equalizer_0_1_equalizer_gmem_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    dout_vld_reg,
    Q,
    m_axi_gmem_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg_0,
    empty_n_reg_0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    push,
    WVALID_Dummy,
    dout_vld_reg_1,
    ap_rst_n,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    m_axi_gmem_AWREADY,
    dout,
    \data_p2_reg[2] );
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output dout_vld_reg;
  output [0:0]Q;
  output m_axi_gmem_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg_0;
  output empty_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input push;
  input WVALID_Dummy;
  input dout_vld_reg_1;
  input ap_rst_n;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [63:0]D;
  input m_axi_gmem_AWREADY;
  input [35:0]dout;
  input [0:0]\data_p2_reg[2] ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_4;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_4;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_4 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[2] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[13]_i_2_n_4 ;
  wire \end_addr[13]_i_3_n_4 ;
  wire \end_addr[13]_i_4_n_4 ;
  wire \end_addr[13]_i_5_n_4 ;
  wire \end_addr[17]_i_2_n_4 ;
  wire \end_addr[17]_i_3_n_4 ;
  wire \end_addr[17]_i_4_n_4 ;
  wire \end_addr[17]_i_5_n_4 ;
  wire \end_addr[21]_i_2_n_4 ;
  wire \end_addr[21]_i_3_n_4 ;
  wire \end_addr[21]_i_4_n_4 ;
  wire \end_addr[21]_i_5_n_4 ;
  wire \end_addr[25]_i_2_n_4 ;
  wire \end_addr[25]_i_3_n_4 ;
  wire \end_addr[25]_i_4_n_4 ;
  wire \end_addr[25]_i_5_n_4 ;
  wire \end_addr[29]_i_2_n_4 ;
  wire \end_addr[29]_i_3_n_4 ;
  wire \end_addr[29]_i_4_n_4 ;
  wire \end_addr[29]_i_5_n_4 ;
  wire \end_addr[33]_i_2_n_4 ;
  wire \end_addr[33]_i_3_n_4 ;
  wire \end_addr[5]_i_2_n_4 ;
  wire \end_addr[5]_i_3_n_4 ;
  wire \end_addr[5]_i_4_n_4 ;
  wire \end_addr[5]_i_5_n_4 ;
  wire \end_addr[9]_i_2_n_4 ;
  wire \end_addr[9]_i_3_n_4 ;
  wire \end_addr[9]_i_4_n_4 ;
  wire \end_addr[9]_i_5_n_4 ;
  wire \end_addr_reg_n_4_[10] ;
  wire \end_addr_reg_n_4_[11] ;
  wire \end_addr_reg_n_4_[2] ;
  wire \end_addr_reg_n_4_[3] ;
  wire \end_addr_reg_n_4_[4] ;
  wire \end_addr_reg_n_4_[5] ;
  wire \end_addr_reg_n_4_[6] ;
  wire \end_addr_reg_n_4_[7] ;
  wire \end_addr_reg_n_4_[8] ;
  wire \end_addr_reg_n_4_[9] ;
  wire fifo_burst_n_15;
  wire fifo_burst_n_16;
  wire fifo_burst_n_17;
  wire fifo_burst_n_20;
  wire fifo_burst_n_21;
  wire fifo_burst_n_22;
  wire fifo_burst_n_23;
  wire fifo_burst_n_25;
  wire fifo_burst_n_26;
  wire fifo_burst_ready;
  wire fifo_resp_n_7;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_4;
  wire first_sect_carry__0_i_2_n_4;
  wire first_sect_carry__0_i_3_n_4;
  wire first_sect_carry__0_i_4_n_4;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1_n_4;
  wire first_sect_carry__1_i_2_n_4;
  wire first_sect_carry__1_i_3_n_4;
  wire first_sect_carry__1_i_4_n_4;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry__2_i_1_n_4;
  wire first_sect_carry__2_i_2_n_4;
  wire first_sect_carry__2_i_3_n_4;
  wire first_sect_carry__2_i_4_n_4;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__2_n_7;
  wire first_sect_carry__3_i_1_n_4;
  wire first_sect_carry__3_i_2_n_4;
  wire first_sect_carry__3_n_7;
  wire first_sect_carry_i_1_n_4;
  wire first_sect_carry_i_2_n_4;
  wire first_sect_carry_i_3_n_4;
  wire first_sect_carry_i_4_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_4;
  wire last_sect_carry__0_i_1_n_4;
  wire last_sect_carry__0_i_2_n_4;
  wire last_sect_carry__0_i_3_n_4;
  wire last_sect_carry__0_i_4_n_4;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_i_1_n_4;
  wire last_sect_carry__1_i_2_n_4;
  wire last_sect_carry__1_i_3_n_4;
  wire last_sect_carry__1_i_4_n_4;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry__2_i_1_n_4;
  wire last_sect_carry__2_i_2_n_4;
  wire last_sect_carry__2_i_3_n_4;
  wire last_sect_carry__2_i_4_n_4;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__2_n_7;
  wire last_sect_carry__3_n_7;
  wire last_sect_carry_i_1_n_4;
  wire last_sect_carry_i_2_n_4;
  wire last_sect_carry_i_3_n_4;
  wire last_sect_carry_i_4_n_4;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire \len_cnt[7]_i_4_n_4 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [2:2]p_1_in;
  wire push;
  wire push_0;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[32] ;
  wire \sect_addr_buf_reg_n_4_[33] ;
  wire \sect_addr_buf_reg_n_4_[34] ;
  wire \sect_addr_buf_reg_n_4_[35] ;
  wire \sect_addr_buf_reg_n_4_[36] ;
  wire \sect_addr_buf_reg_n_4_[37] ;
  wire \sect_addr_buf_reg_n_4_[38] ;
  wire \sect_addr_buf_reg_n_4_[39] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[40] ;
  wire \sect_addr_buf_reg_n_4_[41] ;
  wire \sect_addr_buf_reg_n_4_[42] ;
  wire \sect_addr_buf_reg_n_4_[43] ;
  wire \sect_addr_buf_reg_n_4_[44] ;
  wire \sect_addr_buf_reg_n_4_[45] ;
  wire \sect_addr_buf_reg_n_4_[46] ;
  wire \sect_addr_buf_reg_n_4_[47] ;
  wire \sect_addr_buf_reg_n_4_[48] ;
  wire \sect_addr_buf_reg_n_4_[49] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[50] ;
  wire \sect_addr_buf_reg_n_4_[51] ;
  wire \sect_addr_buf_reg_n_4_[52] ;
  wire \sect_addr_buf_reg_n_4_[53] ;
  wire \sect_addr_buf_reg_n_4_[54] ;
  wire \sect_addr_buf_reg_n_4_[55] ;
  wire \sect_addr_buf_reg_n_4_[56] ;
  wire \sect_addr_buf_reg_n_4_[57] ;
  wire \sect_addr_buf_reg_n_4_[58] ;
  wire \sect_addr_buf_reg_n_4_[59] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[60] ;
  wire \sect_addr_buf_reg_n_4_[61] ;
  wire \sect_addr_buf_reg_n_4_[62] ;
  wire \sect_addr_buf_reg_n_4_[63] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__10_n_7;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__11_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__6_n_7;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__7_n_7;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__8_n_7;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry__9_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[20] ;
  wire \sect_cnt_reg_n_4_[21] ;
  wire \sect_cnt_reg_n_4_[22] ;
  wire \sect_cnt_reg_n_4_[23] ;
  wire \sect_cnt_reg_n_4_[24] ;
  wire \sect_cnt_reg_n_4_[25] ;
  wire \sect_cnt_reg_n_4_[26] ;
  wire \sect_cnt_reg_n_4_[27] ;
  wire \sect_cnt_reg_n_4_[28] ;
  wire \sect_cnt_reg_n_4_[29] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[30] ;
  wire \sect_cnt_reg_n_4_[31] ;
  wire \sect_cnt_reg_n_4_[32] ;
  wire \sect_cnt_reg_n_4_[33] ;
  wire \sect_cnt_reg_n_4_[34] ;
  wire \sect_cnt_reg_n_4_[35] ;
  wire \sect_cnt_reg_n_4_[36] ;
  wire \sect_cnt_reg_n_4_[37] ;
  wire \sect_cnt_reg_n_4_[38] ;
  wire \sect_cnt_reg_n_4_[39] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[40] ;
  wire \sect_cnt_reg_n_4_[41] ;
  wire \sect_cnt_reg_n_4_[42] ;
  wire \sect_cnt_reg_n_4_[43] ;
  wire \sect_cnt_reg_n_4_[44] ;
  wire \sect_cnt_reg_n_4_[45] ;
  wire \sect_cnt_reg_n_4_[46] ;
  wire \sect_cnt_reg_n_4_[47] ;
  wire \sect_cnt_reg_n_4_[48] ;
  wire \sect_cnt_reg_n_4_[49] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[50] ;
  wire \sect_cnt_reg_n_4_[51] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf[0]_i_1_n_4 ;
  wire \sect_len_buf[1]_i_1_n_4 ;
  wire \sect_len_buf[2]_i_1_n_4 ;
  wire \sect_len_buf[3]_i_1_n_4 ;
  wire \sect_len_buf[4]_i_1_n_4 ;
  wire \sect_len_buf[5]_i_1_n_4 ;
  wire \sect_len_buf[6]_i_1_n_4 ;
  wire \sect_len_buf[7]_i_1_n_4 ;
  wire \sect_len_buf[8]_i_1_n_4 ;
  wire \sect_len_buf[9]_i_2_n_4 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_4;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_17),
        .Q(WLAST_Dummy_reg_n_4),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(WVALID_Dummy_reg_n_4),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_58),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_7),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_23));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_23));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_23));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_23));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_23));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_23));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_16),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_94),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_95),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_92),
        .I1(rs_wreq_n_58),
        .O(\end_addr[33]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_93),
        .I1(rs_wreq_n_58),
        .O(\end_addr[33]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_58),
        .O(\end_addr[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_58),
        .O(\end_addr[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_58),
        .O(\end_addr[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_121),
        .I1(p_1_in),
        .O(\end_addr[5]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_58),
        .O(\end_addr[9]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_58),
        .O(\end_addr[9]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_58),
        .O(\end_addr[9]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_58),
        .O(\end_addr[9]_i_5_n_4 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(\end_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(\end_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_4_[9] ),
        .R(SR));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(E),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_4),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_4),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_20),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (p_14_in),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_16),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_burst_n_21),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_22),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_burst_n_23),
        .\could_multi_bursts.sect_handling_reg_4 (fifo_burst_n_25),
        .\could_multi_bursts.sect_handling_reg_5 (fifo_burst_n_26),
        .\could_multi_bursts.sect_handling_reg_6 (wreq_handling_reg_n_4),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(fifo_burst_n_15),
        .dout_vld_reg_2(dout_vld_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (dout_vld_reg_1),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .\mOutPtr_reg[0]_2 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\mem_reg[14][0]_srl15_i_3 ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] ,\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\could_multi_bursts.loop_cnt_reg ),
        .next_wreq(next_wreq),
        .push(push),
        .sel(push_0),
        .\start_addr_reg[63] (last_sect),
        .\start_addr_reg[63]_0 (wreq_valid));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_fifo__parameterized1_45 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_7),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (last_sect_buf_reg_n_4),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push_0),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_4,first_sect_carry_i_2_n_4,first_sect_carry_i_3_n_4,first_sect_carry_i_4_n_4}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_4,first_sect_carry__0_i_2_n_4,first_sect_carry__0_i_3_n_4,first_sect_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_4_[23] ),
        .O(first_sect_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_4_[20] ),
        .O(first_sect_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_4_[17] ),
        .O(first_sect_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_4_[14] ),
        .O(first_sect_carry__0_i_4_n_4));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_4),
        .CO({first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6,first_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_4,first_sect_carry__1_i_2_n_4,first_sect_carry__1_i_3_n_4,first_sect_carry__1_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_4_[35] ),
        .O(first_sect_carry__1_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_4_[32] ),
        .O(first_sect_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_4_[29] ),
        .O(first_sect_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_4_[26] ),
        .O(first_sect_carry__1_i_4_n_4));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_4),
        .CO({first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6,first_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_4,first_sect_carry__2_i_2_n_4,first_sect_carry__2_i_3_n_4,first_sect_carry__2_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_4_[47] ),
        .O(first_sect_carry__2_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_4_[44] ),
        .O(first_sect_carry__2_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_4_[41] ),
        .O(first_sect_carry__2_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_4_[38] ),
        .O(first_sect_carry__2_i_4_n_4));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_4),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_4,first_sect_carry__3_i_2_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_4_[51] ),
        .O(first_sect_carry__3_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_4_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_4_[50] ),
        .O(first_sect_carry__3_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_4_[11] ),
        .O(first_sect_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(first_sect_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_4_[5] ),
        .O(first_sect_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_4_[2] ),
        .O(first_sect_carry_i_4_n_4));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_4),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_4,last_sect_carry_i_2_n_4,last_sect_carry_i_3_n_4,last_sect_carry_i_4_n_4}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_4,last_sect_carry__0_i_2_n_4,last_sect_carry__0_i_3_n_4,last_sect_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_4_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_4_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_4_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_4_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_4));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_4),
        .CO({last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6,last_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_4,last_sect_carry__1_i_2_n_4,last_sect_carry__1_i_3_n_4,last_sect_carry__1_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_4_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_4_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_4_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_4_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_4));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_4),
        .CO({last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6,last_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_4,last_sect_carry__2_i_2_n_4,last_sect_carry__2_i_3_n_4,last_sect_carry__2_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_4_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_4_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_4_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_4_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_4));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_4),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_122,rs_wreq_n_123}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_4_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_4_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_4_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_4_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_4 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_4 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_4 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_20));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_20));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_20));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_20));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_20));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_20));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_20));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_20));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57}),
        .Q(wreq_valid),
        .S({rs_wreq_n_122,rs_wreq_n_123}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_58,p_1_in,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[67]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_4 ,\end_addr[13]_i_3_n_4 ,\end_addr[13]_i_4_n_4 ,\end_addr[13]_i_5_n_4 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_4 ,\end_addr[17]_i_3_n_4 ,\end_addr[17]_i_4_n_4 ,\end_addr[17]_i_5_n_4 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_4 ,\end_addr[21]_i_3_n_4 ,\end_addr[21]_i_4_n_4 ,\end_addr[21]_i_5_n_4 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_4 ,\end_addr[25]_i_3_n_4 ,\end_addr[25]_i_4_n_4 ,\end_addr[25]_i_5_n_4 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_4 ,\end_addr[29]_i_3_n_4 ,\end_addr[29]_i_4_n_4 ,\end_addr[29]_i_5_n_4 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_4 ,\end_addr[33]_i_3_n_4 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_4 ,\end_addr[5]_i_3_n_4 ,\end_addr[5]_i_4_n_4 ,\end_addr[5]_i_5_n_4 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_4 ,\end_addr[9]_i_3_n_4 ,\end_addr[9]_i_4_n_4 ,\end_addr[9]_i_5_n_4 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] ,\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_4_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_4_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_4_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_4_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_4_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_4_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_4_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_4_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_4_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_4_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_4_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_4_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_burst_n_22));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_burst_n_22));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_4),
        .CO({sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6,sect_cnt0_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_4),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_6,sect_cnt0_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_4),
        .CO({sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_4),
        .CO({sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_4),
        .CO({sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6,sect_cnt0_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_4),
        .CO({sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6,sect_cnt0_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_4),
        .CO({sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6,sect_cnt0_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_4),
        .CO({sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6,sect_cnt0_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_25),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_4_[2] ),
        .I2(\end_addr_reg_n_4_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_reg_n_4_[3] ),
        .I1(\end_addr_reg_n_4_[3] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_reg_n_4_[4] ),
        .I1(\end_addr_reg_n_4_[4] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_reg_n_4_[5] ),
        .I1(\end_addr_reg_n_4_[5] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_reg_n_4_[6] ),
        .I1(\end_addr_reg_n_4_[6] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_reg_n_4_[7] ),
        .I1(\end_addr_reg_n_4_[7] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_reg_n_4_[8] ),
        .I1(\end_addr_reg_n_4_[8] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_reg_n_4_[9] ),
        .I1(\end_addr_reg_n_4_[9] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_reg_n_4_[10] ),
        .I1(\end_addr_reg_n_4_[10] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_reg_n_4_[11] ),
        .I1(\end_addr_reg_n_4_[11] ),
        .I2(beat_len[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[0]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[1]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[2]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[3]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[4]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[5]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[6]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[7]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[8]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_21),
        .D(\sect_len_buf[9]_i_2_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_63),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_62),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_61),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_60),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_26),
        .Q(wreq_handling_reg_n_4),
        .R(SR));
  equalizer_equalizer_0_1_equalizer_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_4),
        .dout_vld_reg(dout_vld_reg_1),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_4),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .sel(push_0));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1
   (D,
    PCOUT,
    mul_ln82_reg_1149_reg__1,
    reg_2870,
    Q,
    ap_CS_fsm_state10,
    ap_clk,
    input_r_TDATA_int_regslice,
    dout,
    P,
    \add_ln82_reg_1409[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln82_reg_1149_reg__1;
  input reg_2870;
  input [0:0]Q;
  input ap_CS_fsm_state10;
  input ap_clk;
  input [31:0]input_r_TDATA_int_regslice;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_reg_1409[19]_i_5 ;

  wire [16:0]D;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [0:0]\add_ln82_reg_1409[19]_i_5 ;
  wire ap_CS_fsm_state10;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1_n_4;
  wire dout_carry__0_i_2_n_4;
  wire dout_carry__0_i_3_n_4;
  wire dout_carry__0_i_4_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1_n_4;
  wire dout_carry__1_i_2_n_4;
  wire dout_carry__1_i_3_n_4;
  wire dout_carry__1_i_4_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1_n_4;
  wire dout_carry__2_i_2_n_4;
  wire dout_carry__2_i_3_n_4;
  wire dout_carry__2_i_4_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1_n_4;
  wire dout_carry_i_2_n_4;
  wire dout_carry_i_3_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [31:0]input_r_TDATA_int_regslice;
  wire [15:0]mul_ln82_reg_1149_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_TDATA_int_regslice[31],input_r_TDATA_int_regslice[31],input_r_TDATA_int_regslice[31],input_r_TDATA_int_regslice[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_r_TDATA_int_regslice[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln82_reg_1149_reg__1[3:0]),
        .S({dout_carry_i_1_n_4,dout_carry_i_2_n_4,dout_carry_i_3_n_4,\add_ln82_reg_1409[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln82_reg_1149_reg__1[7:4]),
        .S({dout_carry__0_i_1_n_4,dout_carry__0_i_2_n_4,dout_carry__0_i_3_n_4,dout_carry__0_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln82_reg_1149_reg__1[11:8]),
        .S({dout_carry__1_i_1_n_4,dout_carry__1_i_2_n_4,dout_carry__1_i_3_n_4,dout_carry__1_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln82_reg_1149_reg__1[15:12]),
        .S({dout_carry__2_i_1_n_4,dout_carry__2_i_2_n_4,dout_carry__2_i_3_n_4,dout_carry__2_i_4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_0
   (P,
    dout__3,
    ap_CS_fsm_state12,
    I_RREADY5,
    ap_clk,
    Q,
    dout);
  output [15:0]P;
  output [15:0]dout__3;
  input ap_CS_fsm_state12;
  input I_RREADY5;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;

  wire I_RREADY5;
  wire [15:0]P;
  wire [31:0]Q;
  wire ap_CS_fsm_state12;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [15:0]dout__3;
  wire dout_carry__0_i_1__30_n_4;
  wire dout_carry__0_i_2__30_n_4;
  wire dout_carry__0_i_3__30_n_4;
  wire dout_carry__0_i_4__30_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__30_n_4;
  wire dout_carry__1_i_2__30_n_4;
  wire dout_carry__1_i_3__30_n_4;
  wire dout_carry__1_i_4__30_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__30_n_4;
  wire dout_carry__2_i_2__30_n_4;
  wire dout_carry__2_i_3__30_n_4;
  wire dout_carry__2_i_4__30_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__30_n_4;
  wire dout_carry_i_2__30_n_4;
  wire dout_carry_i_3__30_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state12),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY5),
        .CEB2(I_RREADY5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY5),
        .CEA2(I_RREADY5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state12),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY5),
        .CEA2(I_RREADY5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state12),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[3:0]),
        .S({dout_carry_i_1__30_n_4,dout_carry_i_2__30_n_4,dout_carry_i_3__30_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[7:4]),
        .S({dout_carry__0_i_1__30_n_4,dout_carry__0_i_2__30_n_4,dout_carry__0_i_3__30_n_4,dout_carry__0_i_4__30_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__30
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__30
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__30
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__30
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__30_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[11:8]),
        .S({dout_carry__1_i_1__30_n_4,dout_carry__1_i_2__30_n_4,dout_carry__1_i_3__30_n_4,dout_carry__1_i_4__30_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__30
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__30
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__30
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__30
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__30_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[15:12]),
        .S({dout_carry__2_i_1__30_n_4,dout_carry__2_i_2__30_n_4,dout_carry__2_i_3__30_n_4,dout_carry__2_i_4__30_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__30
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__30
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__30
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__30
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__30
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__30
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__30
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__30_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_1
   (reg_2910,
    P,
    dout__1_0,
    S,
    I_RREADY5,
    ap_clk,
    Q,
    dout,
    ap_CS_fsm_state22,
    ap_CS_fsm_state30,
    ap_CS_fsm_state26,
    ap_CS_fsm_state20,
    ap_CS_fsm_state11,
    ap_CS_fsm_state38,
    ap_CS_fsm_state16,
    dout__3,
    O);
  output reg_2910;
  output [15:0]P;
  output [14:0]dout__1_0;
  output [0:0]S;
  input I_RREADY5;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state16;
  input [1:0]dout__3;
  input [1:0]O;

  wire I_RREADY5;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state38;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire [14:0]dout__1_0;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [1:0]dout__3;
  wire [31:31]dout__3_0;
  wire dout_carry__0_i_1__31_n_4;
  wire dout_carry__0_i_2__31_n_4;
  wire dout_carry__0_i_3__31_n_4;
  wire dout_carry__0_i_4__31_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__31_n_4;
  wire dout_carry__1_i_2__31_n_4;
  wire dout_carry__1_i_3__31_n_4;
  wire dout_carry__1_i_4__31_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__31_n_4;
  wire dout_carry__2_i_2__31_n_4;
  wire dout_carry__2_i_3__31_n_4;
  wire dout_carry__2_i_4__31_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__31_n_4;
  wire dout_carry_i_2__31_n_4;
  wire dout_carry_i_3__31_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire dout_i_2__0_n_4;
  wire reg_2910;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_27_reg_1165[31]_i_5 
       (.I0(dout__1_0[14]),
        .I1(dout__3[0]),
        .I2(O[0]),
        .I3(dout__3[1]),
        .I4(O[1]),
        .I5(dout__3_0),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2910),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY5),
        .CEB2(I_RREADY5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY5),
        .CEA2(I_RREADY5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY5),
        .CEA2(I_RREADY5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__1_0[3:0]),
        .S({dout_carry_i_1__31_n_4,dout_carry_i_2__31_n_4,dout_carry_i_3__31_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__1_0[7:4]),
        .S({dout_carry__0_i_1__31_n_4,dout_carry__0_i_2__31_n_4,dout_carry__0_i_3__31_n_4,dout_carry__0_i_4__31_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__31
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__31
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__31
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__31
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__31_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__1_0[11:8]),
        .S({dout_carry__1_i_1__31_n_4,dout_carry__1_i_2__31_n_4,dout_carry__1_i_3__31_n_4,dout_carry__1_i_4__31_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__31
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__31
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__31
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__31
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__31_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({dout__3_0,dout__1_0[14:12]}),
        .S({dout_carry__2_i_1__31_n_4,dout_carry__2_i_2__31_n_4,dout_carry__2_i_3__31_n_4,dout_carry__2_i_4__31_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__31
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__31
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__31
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__31
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__31
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__31
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__31
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__31_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dout_i_1__0
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state26),
        .I3(dout_i_2__0_n_4),
        .O(reg_2910));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dout_i_2__0
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state16),
        .O(dout_i_2__0_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_10
   (P,
    dout__3,
    reg_2870,
    I_RREADY11,
    ap_CS_fsm_state19,
    ap_clk,
    Q,
    dout);
  output [15:0]P;
  output [15:0]dout__3;
  input reg_2870;
  input I_RREADY11;
  input ap_CS_fsm_state19;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;

  wire I_RREADY11;
  wire [15:0]P;
  wire [31:0]Q;
  wire ap_CS_fsm_state19;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [15:0]dout__3;
  wire dout_carry__0_i_1__21_n_4;
  wire dout_carry__0_i_2__21_n_4;
  wire dout_carry__0_i_3__21_n_4;
  wire dout_carry__0_i_4__21_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__21_n_4;
  wire dout_carry__1_i_2__21_n_4;
  wire dout_carry__1_i_3__21_n_4;
  wire dout_carry__1_i_4__21_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__21_n_4;
  wire dout_carry__2_i_2__21_n_4;
  wire dout_carry__2_i_3__21_n_4;
  wire dout_carry__2_i_4__21_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__21_n_4;
  wire dout_carry_i_2__21_n_4;
  wire dout_carry_i_3__21_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY11),
        .CEB2(ap_CS_fsm_state19),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY11),
        .CEA2(ap_CS_fsm_state19),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY11),
        .CEA2(ap_CS_fsm_state19),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[3:0]),
        .S({dout_carry_i_1__21_n_4,dout_carry_i_2__21_n_4,dout_carry_i_3__21_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[7:4]),
        .S({dout_carry__0_i_1__21_n_4,dout_carry__0_i_2__21_n_4,dout_carry__0_i_3__21_n_4,dout_carry__0_i_4__21_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__21
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__21
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__21
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__21
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__21_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[11:8]),
        .S({dout_carry__1_i_1__21_n_4,dout_carry__1_i_2__21_n_4,dout_carry__1_i_3__21_n_4,dout_carry__1_i_4__21_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__21
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__21
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__21
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__21
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__21_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[15:12]),
        .S({dout_carry__2_i_1__21_n_4,dout_carry__2_i_2__21_n_4,dout_carry__2_i_3__21_n_4,dout_carry__2_i_4__21_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__21
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__21
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__21
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__21
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__21
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__21
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__21
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__21_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_11
   (P,
    dout__1_0,
    S,
    reg_2910,
    ap_CS_fsm_state21,
    I_RREADY15,
    ap_clk,
    Q,
    dout,
    \add_ln82_20_reg_1241_reg[31] ,
    O);
  output [15:0]P;
  output [14:0]dout__1_0;
  output [0:0]S;
  input reg_2910;
  input ap_CS_fsm_state21;
  input I_RREADY15;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [1:0]\add_ln82_20_reg_1241_reg[31] ;
  input [1:0]O;

  wire I_RREADY15;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln82_20_reg_1241_reg[31] ;
  wire ap_CS_fsm_state21;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire [14:0]dout__1_0;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:31]dout__3;
  wire dout_carry__0_i_1__20_n_4;
  wire dout_carry__0_i_2__20_n_4;
  wire dout_carry__0_i_3__20_n_4;
  wire dout_carry__0_i_4__20_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__20_n_4;
  wire dout_carry__1_i_2__20_n_4;
  wire dout_carry__1_i_3__20_n_4;
  wire dout_carry__1_i_4__20_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__20_n_4;
  wire dout_carry__2_i_2__20_n_4;
  wire dout_carry__2_i_3__20_n_4;
  wire dout_carry__2_i_4__20_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__20_n_4;
  wire dout_carry_i_2__20_n_4;
  wire dout_carry_i_3__20_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2910;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_20_reg_1241[31]_i_5 
       (.I0(\add_ln82_20_reg_1241_reg[31] [0]),
        .I1(dout__1_0[14]),
        .I2(O[0]),
        .I3(dout__3),
        .I4(O[1]),
        .I5(\add_ln82_20_reg_1241_reg[31] [1]),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2910),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state21),
        .CEB2(I_RREADY15),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state21),
        .CEA2(I_RREADY15),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state21),
        .CEA2(I_RREADY15),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__1_0[3:0]),
        .S({dout_carry_i_1__20_n_4,dout_carry_i_2__20_n_4,dout_carry_i_3__20_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__1_0[7:4]),
        .S({dout_carry__0_i_1__20_n_4,dout_carry__0_i_2__20_n_4,dout_carry__0_i_3__20_n_4,dout_carry__0_i_4__20_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__20
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__20
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__20
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__20
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__20_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__1_0[11:8]),
        .S({dout_carry__1_i_1__20_n_4,dout_carry__1_i_2__20_n_4,dout_carry__1_i_3__20_n_4,dout_carry__1_i_4__20_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__20
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__20
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__20
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__20
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__20_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({dout__3,dout__1_0[14:12]}),
        .S({dout_carry__2_i_1__20_n_4,dout_carry__2_i_2__20_n_4,dout_carry__2_i_3__20_n_4,dout_carry__2_i_4__20_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__20
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__20
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__20
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__20
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__20
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__20
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__20
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__20_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_12
   (O,
    D,
    reg_2870,
    I_RREADY13,
    ap_CS_fsm_state21,
    ap_clk,
    Q,
    dout,
    S,
    \add_ln82_20_reg_1241_reg[31] ,
    \add_ln82_20_reg_1241_reg[31]_0 ,
    P);
  output [1:0]O;
  output [31:0]D;
  input reg_2870;
  input I_RREADY13;
  input ap_CS_fsm_state21;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [0:0]S;
  input [14:0]\add_ln82_20_reg_1241_reg[31] ;
  input [30:0]\add_ln82_20_reg_1241_reg[31]_0 ;
  input [15:0]P;

  wire [31:0]D;
  wire I_RREADY13;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire \add_ln82_20_reg_1241[11]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[11]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[11]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[11]_i_5_n_4 ;
  wire \add_ln82_20_reg_1241[11]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[11]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[11]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[11]_i_9_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_5_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[15]_i_9_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_5_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[19]_i_9_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_5_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[23]_i_9_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_5_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[27]_i_9_n_4 ;
  wire \add_ln82_20_reg_1241[31]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[31]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[31]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[31]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[31]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[31]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[3]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[3]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[3]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[3]_i_5_n_4 ;
  wire \add_ln82_20_reg_1241[3]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[3]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[3]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_2_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_3_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_4_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_5_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_6_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_7_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_8_n_4 ;
  wire \add_ln82_20_reg_1241[7]_i_9_n_4 ;
  wire \add_ln82_20_reg_1241_reg[11]_i_1_n_4 ;
  wire \add_ln82_20_reg_1241_reg[11]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[11]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[11]_i_1_n_7 ;
  wire \add_ln82_20_reg_1241_reg[15]_i_1_n_4 ;
  wire \add_ln82_20_reg_1241_reg[15]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[15]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[15]_i_1_n_7 ;
  wire \add_ln82_20_reg_1241_reg[19]_i_1_n_4 ;
  wire \add_ln82_20_reg_1241_reg[19]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[19]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[19]_i_1_n_7 ;
  wire \add_ln82_20_reg_1241_reg[23]_i_1_n_4 ;
  wire \add_ln82_20_reg_1241_reg[23]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[23]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[23]_i_1_n_7 ;
  wire \add_ln82_20_reg_1241_reg[27]_i_1_n_4 ;
  wire \add_ln82_20_reg_1241_reg[27]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[27]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[27]_i_1_n_7 ;
  wire [14:0]\add_ln82_20_reg_1241_reg[31] ;
  wire [30:0]\add_ln82_20_reg_1241_reg[31]_0 ;
  wire \add_ln82_20_reg_1241_reg[31]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[31]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[31]_i_1_n_7 ;
  wire \add_ln82_20_reg_1241_reg[3]_i_1_n_4 ;
  wire \add_ln82_20_reg_1241_reg[3]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[3]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[3]_i_1_n_7 ;
  wire \add_ln82_20_reg_1241_reg[7]_i_1_n_4 ;
  wire \add_ln82_20_reg_1241_reg[7]_i_1_n_5 ;
  wire \add_ln82_20_reg_1241_reg[7]_i_1_n_6 ;
  wire \add_ln82_20_reg_1241_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state21;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [29:16]dout__3;
  wire dout_carry__0_i_1__19_n_4;
  wire dout_carry__0_i_2__19_n_4;
  wire dout_carry__0_i_3__19_n_4;
  wire dout_carry__0_i_4__19_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__19_n_4;
  wire dout_carry__1_i_2__19_n_4;
  wire dout_carry__1_i_3__19_n_4;
  wire dout_carry__1_i_4__19_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__19_n_4;
  wire dout_carry__2_i_2__19_n_4;
  wire dout_carry__2_i_3__19_n_4;
  wire dout_carry__2_i_4__19_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__19_n_4;
  wire dout_carry_i_2__19_n_4;
  wire dout_carry_i_3__19_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_20_reg_1241_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* HLUTNM = "lutpair222" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[11]_i_2 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [10]),
        .O(\add_ln82_20_reg_1241[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair221" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[11]_i_3 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [9]),
        .O(\add_ln82_20_reg_1241[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair220" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[11]_i_4 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [8]),
        .O(\add_ln82_20_reg_1241[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair219" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[11]_i_5 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [7]),
        .O(\add_ln82_20_reg_1241[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair223" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[11]_i_6 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [11]),
        .I3(\add_ln82_20_reg_1241[11]_i_2_n_4 ),
        .O(\add_ln82_20_reg_1241[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair222" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[11]_i_7 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [10]),
        .I3(\add_ln82_20_reg_1241[11]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair221" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[11]_i_8 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [9]),
        .I3(\add_ln82_20_reg_1241[11]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair220" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[11]_i_9 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [8]),
        .I3(\add_ln82_20_reg_1241[11]_i_5_n_4 ),
        .O(\add_ln82_20_reg_1241[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair226" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[15]_i_2 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [14]),
        .O(\add_ln82_20_reg_1241[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair225" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[15]_i_3 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [13]),
        .O(\add_ln82_20_reg_1241[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair224" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[15]_i_4 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [12]),
        .O(\add_ln82_20_reg_1241[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair223" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[15]_i_5 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [11]),
        .O(\add_ln82_20_reg_1241[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair227" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[15]_i_6 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [15]),
        .I3(\add_ln82_20_reg_1241[15]_i_2_n_4 ),
        .O(\add_ln82_20_reg_1241[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair226" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[15]_i_7 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [14]),
        .I3(\add_ln82_20_reg_1241[15]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair225" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[15]_i_8 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [13]),
        .I3(\add_ln82_20_reg_1241[15]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair224" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[15]_i_9 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [12]),
        .I3(\add_ln82_20_reg_1241[15]_i_5_n_4 ),
        .O(\add_ln82_20_reg_1241[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair230" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[19]_i_2 
       (.I0(dout__3[18]),
        .I1(\add_ln82_20_reg_1241_reg[31] [2]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [18]),
        .O(\add_ln82_20_reg_1241[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair229" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[19]_i_3 
       (.I0(dout__3[17]),
        .I1(\add_ln82_20_reg_1241_reg[31] [1]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [17]),
        .O(\add_ln82_20_reg_1241[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair228" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[19]_i_4 
       (.I0(dout__3[16]),
        .I1(\add_ln82_20_reg_1241_reg[31] [0]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [16]),
        .O(\add_ln82_20_reg_1241[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair227" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[19]_i_5 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [15]),
        .O(\add_ln82_20_reg_1241[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair231" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[19]_i_6 
       (.I0(dout__3[19]),
        .I1(\add_ln82_20_reg_1241_reg[31] [3]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [19]),
        .I3(\add_ln82_20_reg_1241[19]_i_2_n_4 ),
        .O(\add_ln82_20_reg_1241[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair230" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[19]_i_7 
       (.I0(dout__3[18]),
        .I1(\add_ln82_20_reg_1241_reg[31] [2]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [18]),
        .I3(\add_ln82_20_reg_1241[19]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair229" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[19]_i_8 
       (.I0(dout__3[17]),
        .I1(\add_ln82_20_reg_1241_reg[31] [1]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [17]),
        .I3(\add_ln82_20_reg_1241[19]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair228" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[19]_i_9 
       (.I0(dout__3[16]),
        .I1(\add_ln82_20_reg_1241_reg[31] [0]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [16]),
        .I3(\add_ln82_20_reg_1241[19]_i_5_n_4 ),
        .O(\add_ln82_20_reg_1241[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair234" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[23]_i_2 
       (.I0(dout__3[22]),
        .I1(\add_ln82_20_reg_1241_reg[31] [6]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [22]),
        .O(\add_ln82_20_reg_1241[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair233" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[23]_i_3 
       (.I0(dout__3[21]),
        .I1(\add_ln82_20_reg_1241_reg[31] [5]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [21]),
        .O(\add_ln82_20_reg_1241[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair232" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[23]_i_4 
       (.I0(dout__3[20]),
        .I1(\add_ln82_20_reg_1241_reg[31] [4]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [20]),
        .O(\add_ln82_20_reg_1241[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair231" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[23]_i_5 
       (.I0(dout__3[19]),
        .I1(\add_ln82_20_reg_1241_reg[31] [3]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [19]),
        .O(\add_ln82_20_reg_1241[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair235" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[23]_i_6 
       (.I0(dout__3[23]),
        .I1(\add_ln82_20_reg_1241_reg[31] [7]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [23]),
        .I3(\add_ln82_20_reg_1241[23]_i_2_n_4 ),
        .O(\add_ln82_20_reg_1241[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair234" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[23]_i_7 
       (.I0(dout__3[22]),
        .I1(\add_ln82_20_reg_1241_reg[31] [6]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [22]),
        .I3(\add_ln82_20_reg_1241[23]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair233" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[23]_i_8 
       (.I0(dout__3[21]),
        .I1(\add_ln82_20_reg_1241_reg[31] [5]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [21]),
        .I3(\add_ln82_20_reg_1241[23]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair232" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[23]_i_9 
       (.I0(dout__3[20]),
        .I1(\add_ln82_20_reg_1241_reg[31] [4]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [20]),
        .I3(\add_ln82_20_reg_1241[23]_i_5_n_4 ),
        .O(\add_ln82_20_reg_1241[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair238" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[27]_i_2 
       (.I0(dout__3[26]),
        .I1(\add_ln82_20_reg_1241_reg[31] [10]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [26]),
        .O(\add_ln82_20_reg_1241[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[27]_i_3 
       (.I0(dout__3[25]),
        .I1(\add_ln82_20_reg_1241_reg[31] [9]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [25]),
        .O(\add_ln82_20_reg_1241[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair236" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[27]_i_4 
       (.I0(dout__3[24]),
        .I1(\add_ln82_20_reg_1241_reg[31] [8]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [24]),
        .O(\add_ln82_20_reg_1241[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair235" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[27]_i_5 
       (.I0(dout__3[23]),
        .I1(\add_ln82_20_reg_1241_reg[31] [7]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [23]),
        .O(\add_ln82_20_reg_1241[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair239" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[27]_i_6 
       (.I0(dout__3[27]),
        .I1(\add_ln82_20_reg_1241_reg[31] [11]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [27]),
        .I3(\add_ln82_20_reg_1241[27]_i_2_n_4 ),
        .O(\add_ln82_20_reg_1241[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair238" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[27]_i_7 
       (.I0(dout__3[26]),
        .I1(\add_ln82_20_reg_1241_reg[31] [10]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [26]),
        .I3(\add_ln82_20_reg_1241[27]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair237" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[27]_i_8 
       (.I0(dout__3[25]),
        .I1(\add_ln82_20_reg_1241_reg[31] [9]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [25]),
        .I3(\add_ln82_20_reg_1241[27]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair236" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[27]_i_9 
       (.I0(dout__3[24]),
        .I1(\add_ln82_20_reg_1241_reg[31] [8]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [24]),
        .I3(\add_ln82_20_reg_1241[27]_i_5_n_4 ),
        .O(\add_ln82_20_reg_1241[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair241" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[31]_i_2 
       (.I0(dout__3[29]),
        .I1(\add_ln82_20_reg_1241_reg[31] [13]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [29]),
        .O(\add_ln82_20_reg_1241[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair240" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[31]_i_3 
       (.I0(dout__3[28]),
        .I1(\add_ln82_20_reg_1241_reg[31] [12]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [28]),
        .O(\add_ln82_20_reg_1241[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair239" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[31]_i_4 
       (.I0(dout__3[27]),
        .I1(\add_ln82_20_reg_1241_reg[31] [11]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [27]),
        .O(\add_ln82_20_reg_1241[31]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[31]_i_6 
       (.I0(\add_ln82_20_reg_1241[31]_i_2_n_4 ),
        .I1(\add_ln82_20_reg_1241_reg[31] [14]),
        .I2(O[0]),
        .I3(\add_ln82_20_reg_1241_reg[31]_0 [30]),
        .O(\add_ln82_20_reg_1241[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair241" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[31]_i_7 
       (.I0(dout__3[29]),
        .I1(\add_ln82_20_reg_1241_reg[31] [13]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [29]),
        .I3(\add_ln82_20_reg_1241[31]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair240" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[31]_i_8 
       (.I0(dout__3[28]),
        .I1(\add_ln82_20_reg_1241_reg[31] [12]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [28]),
        .I3(\add_ln82_20_reg_1241[31]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair214" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[3]_i_2 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [2]),
        .O(\add_ln82_20_reg_1241[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[3]_i_3 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [1]),
        .O(\add_ln82_20_reg_1241[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[3]_i_4 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [0]),
        .O(\add_ln82_20_reg_1241[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair215" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[3]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [3]),
        .I3(\add_ln82_20_reg_1241[3]_i_2_n_4 ),
        .O(\add_ln82_20_reg_1241[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair214" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[3]_i_6 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [2]),
        .I3(\add_ln82_20_reg_1241[3]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair213" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[3]_i_7 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [1]),
        .I3(\add_ln82_20_reg_1241[3]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_20_reg_1241[3]_i_8 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [0]),
        .O(\add_ln82_20_reg_1241[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair218" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[7]_i_2 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [6]),
        .O(\add_ln82_20_reg_1241[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair217" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[7]_i_3 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [5]),
        .O(\add_ln82_20_reg_1241[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair216" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[7]_i_4 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [4]),
        .O(\add_ln82_20_reg_1241[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair215" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_20_reg_1241[7]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [3]),
        .O(\add_ln82_20_reg_1241[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair219" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[7]_i_6 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [7]),
        .I3(\add_ln82_20_reg_1241[7]_i_2_n_4 ),
        .O(\add_ln82_20_reg_1241[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair218" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[7]_i_7 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [6]),
        .I3(\add_ln82_20_reg_1241[7]_i_3_n_4 ),
        .O(\add_ln82_20_reg_1241[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair217" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[7]_i_8 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [5]),
        .I3(\add_ln82_20_reg_1241[7]_i_4_n_4 ),
        .O(\add_ln82_20_reg_1241[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair216" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_20_reg_1241[7]_i_9 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_20_reg_1241_reg[31]_0 [4]),
        .I3(\add_ln82_20_reg_1241[7]_i_5_n_4 ),
        .O(\add_ln82_20_reg_1241[7]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[11]_i_1 
       (.CI(\add_ln82_20_reg_1241_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_20_reg_1241_reg[11]_i_1_n_4 ,\add_ln82_20_reg_1241_reg[11]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[11]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_20_reg_1241[11]_i_2_n_4 ,\add_ln82_20_reg_1241[11]_i_3_n_4 ,\add_ln82_20_reg_1241[11]_i_4_n_4 ,\add_ln82_20_reg_1241[11]_i_5_n_4 }),
        .O(D[11:8]),
        .S({\add_ln82_20_reg_1241[11]_i_6_n_4 ,\add_ln82_20_reg_1241[11]_i_7_n_4 ,\add_ln82_20_reg_1241[11]_i_8_n_4 ,\add_ln82_20_reg_1241[11]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[15]_i_1 
       (.CI(\add_ln82_20_reg_1241_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_20_reg_1241_reg[15]_i_1_n_4 ,\add_ln82_20_reg_1241_reg[15]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[15]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_20_reg_1241[15]_i_2_n_4 ,\add_ln82_20_reg_1241[15]_i_3_n_4 ,\add_ln82_20_reg_1241[15]_i_4_n_4 ,\add_ln82_20_reg_1241[15]_i_5_n_4 }),
        .O(D[15:12]),
        .S({\add_ln82_20_reg_1241[15]_i_6_n_4 ,\add_ln82_20_reg_1241[15]_i_7_n_4 ,\add_ln82_20_reg_1241[15]_i_8_n_4 ,\add_ln82_20_reg_1241[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[19]_i_1 
       (.CI(\add_ln82_20_reg_1241_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_20_reg_1241_reg[19]_i_1_n_4 ,\add_ln82_20_reg_1241_reg[19]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[19]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_20_reg_1241[19]_i_2_n_4 ,\add_ln82_20_reg_1241[19]_i_3_n_4 ,\add_ln82_20_reg_1241[19]_i_4_n_4 ,\add_ln82_20_reg_1241[19]_i_5_n_4 }),
        .O(D[19:16]),
        .S({\add_ln82_20_reg_1241[19]_i_6_n_4 ,\add_ln82_20_reg_1241[19]_i_7_n_4 ,\add_ln82_20_reg_1241[19]_i_8_n_4 ,\add_ln82_20_reg_1241[19]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[23]_i_1 
       (.CI(\add_ln82_20_reg_1241_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_20_reg_1241_reg[23]_i_1_n_4 ,\add_ln82_20_reg_1241_reg[23]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[23]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_20_reg_1241[23]_i_2_n_4 ,\add_ln82_20_reg_1241[23]_i_3_n_4 ,\add_ln82_20_reg_1241[23]_i_4_n_4 ,\add_ln82_20_reg_1241[23]_i_5_n_4 }),
        .O(D[23:20]),
        .S({\add_ln82_20_reg_1241[23]_i_6_n_4 ,\add_ln82_20_reg_1241[23]_i_7_n_4 ,\add_ln82_20_reg_1241[23]_i_8_n_4 ,\add_ln82_20_reg_1241[23]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[27]_i_1 
       (.CI(\add_ln82_20_reg_1241_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_20_reg_1241_reg[27]_i_1_n_4 ,\add_ln82_20_reg_1241_reg[27]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[27]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_20_reg_1241[27]_i_2_n_4 ,\add_ln82_20_reg_1241[27]_i_3_n_4 ,\add_ln82_20_reg_1241[27]_i_4_n_4 ,\add_ln82_20_reg_1241[27]_i_5_n_4 }),
        .O(D[27:24]),
        .S({\add_ln82_20_reg_1241[27]_i_6_n_4 ,\add_ln82_20_reg_1241[27]_i_7_n_4 ,\add_ln82_20_reg_1241[27]_i_8_n_4 ,\add_ln82_20_reg_1241[27]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[31]_i_1 
       (.CI(\add_ln82_20_reg_1241_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_20_reg_1241_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_20_reg_1241_reg[31]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[31]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_20_reg_1241[31]_i_2_n_4 ,\add_ln82_20_reg_1241[31]_i_3_n_4 ,\add_ln82_20_reg_1241[31]_i_4_n_4 }),
        .O(D[31:28]),
        .S({S,\add_ln82_20_reg_1241[31]_i_6_n_4 ,\add_ln82_20_reg_1241[31]_i_7_n_4 ,\add_ln82_20_reg_1241[31]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_20_reg_1241_reg[3]_i_1_n_4 ,\add_ln82_20_reg_1241_reg[3]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[3]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_20_reg_1241[3]_i_2_n_4 ,\add_ln82_20_reg_1241[3]_i_3_n_4 ,\add_ln82_20_reg_1241[3]_i_4_n_4 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln82_20_reg_1241[3]_i_5_n_4 ,\add_ln82_20_reg_1241[3]_i_6_n_4 ,\add_ln82_20_reg_1241[3]_i_7_n_4 ,\add_ln82_20_reg_1241[3]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_20_reg_1241_reg[7]_i_1 
       (.CI(\add_ln82_20_reg_1241_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_20_reg_1241_reg[7]_i_1_n_4 ,\add_ln82_20_reg_1241_reg[7]_i_1_n_5 ,\add_ln82_20_reg_1241_reg[7]_i_1_n_6 ,\add_ln82_20_reg_1241_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_20_reg_1241[7]_i_2_n_4 ,\add_ln82_20_reg_1241[7]_i_3_n_4 ,\add_ln82_20_reg_1241[7]_i_4_n_4 ,\add_ln82_20_reg_1241[7]_i_5_n_4 }),
        .O(D[7:4]),
        .S({\add_ln82_20_reg_1241[7]_i_6_n_4 ,\add_ln82_20_reg_1241[7]_i_7_n_4 ,\add_ln82_20_reg_1241[7]_i_8_n_4 ,\add_ln82_20_reg_1241[7]_i_9_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY13),
        .CEB2(ap_CS_fsm_state21),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY13),
        .CEA2(ap_CS_fsm_state21),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY13),
        .CEA2(ap_CS_fsm_state21),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__19_n_4,dout_carry_i_2__19_n_4,dout_carry_i_3__19_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__19_n_4,dout_carry__0_i_2__19_n_4,dout_carry__0_i_3__19_n_4,dout_carry__0_i_4__19_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__19
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__19
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__19
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__19
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__19_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__19_n_4,dout_carry__1_i_2__19_n_4,dout_carry__1_i_3__19_n_4,dout_carry__1_i_4__19_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__19
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__19
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__19
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__19
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__19_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({O,dout__3[29:28]}),
        .S({dout_carry__2_i_1__19_n_4,dout_carry__2_i_2__19_n_4,dout_carry__2_i_3__19_n_4,dout_carry__2_i_4__19_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__19
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__19
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__19
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__19
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__19
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__19
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__19
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__19_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_13
   (D,
    PCOUT,
    mul_ln79_17_reg_1252_reg__1,
    reg_2870,
    I_RREADY15,
    ap_CS_fsm_state23,
    ap_CS_fsm_state24,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_16_reg_1263[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln79_17_reg_1252_reg__1;
  input reg_2870;
  input I_RREADY15;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state24;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_16_reg_1263[19]_i_5 ;

  wire [16:0]D;
  wire I_RREADY15;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]\add_ln82_16_reg_1263[19]_i_5 ;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1__17_n_4;
  wire dout_carry__0_i_2__17_n_4;
  wire dout_carry__0_i_3__17_n_4;
  wire dout_carry__0_i_4__17_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__17_n_4;
  wire dout_carry__1_i_2__17_n_4;
  wire dout_carry__1_i_3__17_n_4;
  wire dout_carry__1_i_4__17_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__17_n_4;
  wire dout_carry__2_i_2__17_n_4;
  wire dout_carry__2_i_3__17_n_4;
  wire dout_carry__2_i_4__17_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__17_n_4;
  wire dout_carry_i_2__17_n_4;
  wire dout_carry_i_3__17_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_17_reg_1252_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY15),
        .CEB2(ap_CS_fsm_state23),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state24),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY15),
        .CEA2(ap_CS_fsm_state23),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln79_17_reg_1252_reg__1[3:0]),
        .S({dout_carry_i_1__17_n_4,dout_carry_i_2__17_n_4,dout_carry_i_3__17_n_4,\add_ln82_16_reg_1263[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_17_reg_1252_reg__1[7:4]),
        .S({dout_carry__0_i_1__17_n_4,dout_carry__0_i_2__17_n_4,dout_carry__0_i_3__17_n_4,dout_carry__0_i_4__17_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__17
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__17
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__17
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__17
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__17_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_17_reg_1252_reg__1[11:8]),
        .S({dout_carry__1_i_1__17_n_4,dout_carry__1_i_2__17_n_4,dout_carry__1_i_3__17_n_4,dout_carry__1_i_4__17_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__17
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__17
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__17
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__17
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__17_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln79_17_reg_1252_reg__1[15:12]),
        .S({dout_carry__2_i_1__17_n_4,dout_carry__2_i_2__17_n_4,dout_carry__2_i_3__17_n_4,dout_carry__2_i_4__17_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__17
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__17
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__17
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__17
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__17
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__17
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__17
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__17_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_14
   (D,
    reg_2870,
    I_RREADY16,
    ap_CS_fsm_state24,
    ap_clk,
    Q,
    dout,
    \add_ln82_16_reg_1263_reg[15] ,
    mul_ln79_17_reg_1252_reg__1);
  output [31:0]D;
  input reg_2870;
  input I_RREADY16;
  input ap_CS_fsm_state24;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]\add_ln82_16_reg_1263_reg[15] ;
  input [15:0]mul_ln79_17_reg_1252_reg__1;

  wire [31:0]D;
  wire I_RREADY16;
  wire [31:0]Q;
  wire \add_ln82_16_reg_1263[11]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[11]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[11]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[11]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263[15]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[15]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[15]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[15]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263[19]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[19]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[19]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[19]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263[23]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[23]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[23]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[23]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263[27]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[27]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[27]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[27]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263[31]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[31]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[31]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[31]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263[3]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[3]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[3]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[3]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263[7]_i_2_n_4 ;
  wire \add_ln82_16_reg_1263[7]_i_3_n_4 ;
  wire \add_ln82_16_reg_1263[7]_i_4_n_4 ;
  wire \add_ln82_16_reg_1263[7]_i_5_n_4 ;
  wire \add_ln82_16_reg_1263_reg[11]_i_1_n_4 ;
  wire \add_ln82_16_reg_1263_reg[11]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[11]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_16_reg_1263_reg[15] ;
  wire \add_ln82_16_reg_1263_reg[15]_i_1_n_4 ;
  wire \add_ln82_16_reg_1263_reg[15]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[15]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[15]_i_1_n_7 ;
  wire \add_ln82_16_reg_1263_reg[19]_i_1_n_4 ;
  wire \add_ln82_16_reg_1263_reg[19]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[19]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[19]_i_1_n_7 ;
  wire \add_ln82_16_reg_1263_reg[23]_i_1_n_4 ;
  wire \add_ln82_16_reg_1263_reg[23]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[23]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[23]_i_1_n_7 ;
  wire \add_ln82_16_reg_1263_reg[27]_i_1_n_4 ;
  wire \add_ln82_16_reg_1263_reg[27]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[27]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[27]_i_1_n_7 ;
  wire \add_ln82_16_reg_1263_reg[31]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[31]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[31]_i_1_n_7 ;
  wire \add_ln82_16_reg_1263_reg[3]_i_1_n_4 ;
  wire \add_ln82_16_reg_1263_reg[3]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[3]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[3]_i_1_n_7 ;
  wire \add_ln82_16_reg_1263_reg[7]_i_1_n_4 ;
  wire \add_ln82_16_reg_1263_reg[7]_i_1_n_5 ;
  wire \add_ln82_16_reg_1263_reg[7]_i_1_n_6 ;
  wire \add_ln82_16_reg_1263_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state24;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__18_n_4;
  wire dout_carry__0_i_2__18_n_4;
  wire dout_carry__0_i_3__18_n_4;
  wire dout_carry__0_i_4__18_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__18_n_4;
  wire dout_carry__1_i_2__18_n_4;
  wire dout_carry__1_i_3__18_n_4;
  wire dout_carry__1_i_4__18_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__18_n_4;
  wire dout_carry__2_i_2__18_n_4;
  wire dout_carry__2_i_3__18_n_4;
  wire dout_carry__2_i_4__18_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__18_n_4;
  wire dout_carry_i_2__18_n_4;
  wire dout_carry_i_3__18_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_17_reg_1252_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_16_reg_1263_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_16_reg_1263_reg[15] [11]),
        .O(\add_ln82_16_reg_1263[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_16_reg_1263_reg[15] [10]),
        .O(\add_ln82_16_reg_1263[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_16_reg_1263_reg[15] [9]),
        .O(\add_ln82_16_reg_1263[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_16_reg_1263_reg[15] [8]),
        .O(\add_ln82_16_reg_1263[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_16_reg_1263_reg[15] [15]),
        .O(\add_ln82_16_reg_1263[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_16_reg_1263_reg[15] [14]),
        .O(\add_ln82_16_reg_1263[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_16_reg_1263_reg[15] [13]),
        .O(\add_ln82_16_reg_1263[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_16_reg_1263_reg[15] [12]),
        .O(\add_ln82_16_reg_1263[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln79_17_reg_1252_reg__1[3]),
        .O(\add_ln82_16_reg_1263[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln79_17_reg_1252_reg__1[2]),
        .O(\add_ln82_16_reg_1263[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln79_17_reg_1252_reg__1[1]),
        .O(\add_ln82_16_reg_1263[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln79_17_reg_1252_reg__1[0]),
        .O(\add_ln82_16_reg_1263[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln79_17_reg_1252_reg__1[7]),
        .O(\add_ln82_16_reg_1263[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln79_17_reg_1252_reg__1[6]),
        .O(\add_ln82_16_reg_1263[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln79_17_reg_1252_reg__1[5]),
        .O(\add_ln82_16_reg_1263[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln79_17_reg_1252_reg__1[4]),
        .O(\add_ln82_16_reg_1263[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln79_17_reg_1252_reg__1[11]),
        .O(\add_ln82_16_reg_1263[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln79_17_reg_1252_reg__1[10]),
        .O(\add_ln82_16_reg_1263[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln79_17_reg_1252_reg__1[9]),
        .O(\add_ln82_16_reg_1263[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln79_17_reg_1252_reg__1[8]),
        .O(\add_ln82_16_reg_1263[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln79_17_reg_1252_reg__1[15]),
        .O(\add_ln82_16_reg_1263[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln79_17_reg_1252_reg__1[14]),
        .O(\add_ln82_16_reg_1263[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln79_17_reg_1252_reg__1[13]),
        .O(\add_ln82_16_reg_1263[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln79_17_reg_1252_reg__1[12]),
        .O(\add_ln82_16_reg_1263[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_16_reg_1263_reg[15] [3]),
        .O(\add_ln82_16_reg_1263[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_16_reg_1263_reg[15] [2]),
        .O(\add_ln82_16_reg_1263[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_16_reg_1263_reg[15] [1]),
        .O(\add_ln82_16_reg_1263[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_16_reg_1263_reg[15] [0]),
        .O(\add_ln82_16_reg_1263[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_16_reg_1263_reg[15] [7]),
        .O(\add_ln82_16_reg_1263[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_16_reg_1263_reg[15] [6]),
        .O(\add_ln82_16_reg_1263[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_16_reg_1263_reg[15] [5]),
        .O(\add_ln82_16_reg_1263[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_16_reg_1263[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_16_reg_1263_reg[15] [4]),
        .O(\add_ln82_16_reg_1263[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[11]_i_1 
       (.CI(\add_ln82_16_reg_1263_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_16_reg_1263_reg[11]_i_1_n_4 ,\add_ln82_16_reg_1263_reg[11]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[11]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_16_reg_1263[11]_i_2_n_4 ,\add_ln82_16_reg_1263[11]_i_3_n_4 ,\add_ln82_16_reg_1263[11]_i_4_n_4 ,\add_ln82_16_reg_1263[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[15]_i_1 
       (.CI(\add_ln82_16_reg_1263_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_16_reg_1263_reg[15]_i_1_n_4 ,\add_ln82_16_reg_1263_reg[15]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[15]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_16_reg_1263[15]_i_2_n_4 ,\add_ln82_16_reg_1263[15]_i_3_n_4 ,\add_ln82_16_reg_1263[15]_i_4_n_4 ,\add_ln82_16_reg_1263[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[19]_i_1 
       (.CI(\add_ln82_16_reg_1263_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_16_reg_1263_reg[19]_i_1_n_4 ,\add_ln82_16_reg_1263_reg[19]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[19]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_16_reg_1263[19]_i_2_n_4 ,\add_ln82_16_reg_1263[19]_i_3_n_4 ,\add_ln82_16_reg_1263[19]_i_4_n_4 ,\add_ln82_16_reg_1263[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[23]_i_1 
       (.CI(\add_ln82_16_reg_1263_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_16_reg_1263_reg[23]_i_1_n_4 ,\add_ln82_16_reg_1263_reg[23]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[23]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_16_reg_1263[23]_i_2_n_4 ,\add_ln82_16_reg_1263[23]_i_3_n_4 ,\add_ln82_16_reg_1263[23]_i_4_n_4 ,\add_ln82_16_reg_1263[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[27]_i_1 
       (.CI(\add_ln82_16_reg_1263_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_16_reg_1263_reg[27]_i_1_n_4 ,\add_ln82_16_reg_1263_reg[27]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[27]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_16_reg_1263[27]_i_2_n_4 ,\add_ln82_16_reg_1263[27]_i_3_n_4 ,\add_ln82_16_reg_1263[27]_i_4_n_4 ,\add_ln82_16_reg_1263[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[31]_i_1 
       (.CI(\add_ln82_16_reg_1263_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_16_reg_1263_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_16_reg_1263_reg[31]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[31]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_16_reg_1263[31]_i_2_n_4 ,\add_ln82_16_reg_1263[31]_i_3_n_4 ,\add_ln82_16_reg_1263[31]_i_4_n_4 ,\add_ln82_16_reg_1263[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_16_reg_1263_reg[3]_i_1_n_4 ,\add_ln82_16_reg_1263_reg[3]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[3]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_16_reg_1263[3]_i_2_n_4 ,\add_ln82_16_reg_1263[3]_i_3_n_4 ,\add_ln82_16_reg_1263[3]_i_4_n_4 ,\add_ln82_16_reg_1263[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_16_reg_1263_reg[7]_i_1 
       (.CI(\add_ln82_16_reg_1263_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_16_reg_1263_reg[7]_i_1_n_4 ,\add_ln82_16_reg_1263_reg[7]_i_1_n_5 ,\add_ln82_16_reg_1263_reg[7]_i_1_n_6 ,\add_ln82_16_reg_1263_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_16_reg_1263[7]_i_2_n_4 ,\add_ln82_16_reg_1263[7]_i_3_n_4 ,\add_ln82_16_reg_1263[7]_i_4_n_4 ,\add_ln82_16_reg_1263[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY16),
        .CEB2(ap_CS_fsm_state24),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY16),
        .CEA2(ap_CS_fsm_state24),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY16),
        .CEA2(ap_CS_fsm_state24),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__18_n_4,dout_carry_i_2__18_n_4,dout_carry_i_3__18_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__18_n_4,dout_carry__0_i_2__18_n_4,dout_carry__0_i_3__18_n_4,dout_carry__0_i_4__18_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__18
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__18
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__18
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__18
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__18_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__18_n_4,dout_carry__1_i_2__18_n_4,dout_carry__1_i_3__18_n_4,dout_carry__1_i_4__18_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__18
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__18
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__18
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__18
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__18_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__18_n_4,dout_carry__2_i_2__18_n_4,dout_carry__2_i_3__18_n_4,dout_carry__2_i_4__18_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__18
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__18
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__18
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__18
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__18
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__18
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__18
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__18_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_15
   (P,
    dout__1_0,
    S,
    reg_2910,
    ap_CS_fsm_state25,
    I_RREADY19,
    ap_clk,
    Q,
    dout,
    \add_ln82_17_reg_1274_reg[31] ,
    O);
  output [15:0]P;
  output [14:0]dout__1_0;
  output [0:0]S;
  input reg_2910;
  input ap_CS_fsm_state25;
  input I_RREADY19;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [1:0]\add_ln82_17_reg_1274_reg[31] ;
  input [1:0]O;

  wire I_RREADY19;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln82_17_reg_1274_reg[31] ;
  wire ap_CS_fsm_state25;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire [14:0]dout__1_0;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:31]dout__3;
  wire dout_carry__0_i_1__16_n_4;
  wire dout_carry__0_i_2__16_n_4;
  wire dout_carry__0_i_3__16_n_4;
  wire dout_carry__0_i_4__16_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__16_n_4;
  wire dout_carry__1_i_2__16_n_4;
  wire dout_carry__1_i_3__16_n_4;
  wire dout_carry__1_i_4__16_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__16_n_4;
  wire dout_carry__2_i_2__16_n_4;
  wire dout_carry__2_i_3__16_n_4;
  wire dout_carry__2_i_4__16_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__16_n_4;
  wire dout_carry_i_2__16_n_4;
  wire dout_carry_i_3__16_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2910;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_17_reg_1274[31]_i_5 
       (.I0(\add_ln82_17_reg_1274_reg[31] [0]),
        .I1(dout__1_0[14]),
        .I2(O[0]),
        .I3(dout__3),
        .I4(O[1]),
        .I5(\add_ln82_17_reg_1274_reg[31] [1]),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2910),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state25),
        .CEB2(I_RREADY19),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state25),
        .CEA2(I_RREADY19),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state25),
        .CEA2(I_RREADY19),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__1_0[3:0]),
        .S({dout_carry_i_1__16_n_4,dout_carry_i_2__16_n_4,dout_carry_i_3__16_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__1_0[7:4]),
        .S({dout_carry__0_i_1__16_n_4,dout_carry__0_i_2__16_n_4,dout_carry__0_i_3__16_n_4,dout_carry__0_i_4__16_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__16
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__16
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__16
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__16
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__16_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__1_0[11:8]),
        .S({dout_carry__1_i_1__16_n_4,dout_carry__1_i_2__16_n_4,dout_carry__1_i_3__16_n_4,dout_carry__1_i_4__16_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__16
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__16
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__16
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__16
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__16_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({dout__3,dout__1_0[14:12]}),
        .S({dout_carry__2_i_1__16_n_4,dout_carry__2_i_2__16_n_4,dout_carry__2_i_3__16_n_4,dout_carry__2_i_4__16_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__16
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__16
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__16
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__16
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__16
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__16
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__16
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__16_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_16
   (O,
    D,
    reg_2870,
    I_RREADY17,
    ap_CS_fsm_state25,
    ap_clk,
    Q,
    dout,
    S,
    \add_ln82_17_reg_1274_reg[31] ,
    \add_ln82_17_reg_1274_reg[31]_0 ,
    P);
  output [1:0]O;
  output [31:0]D;
  input reg_2870;
  input I_RREADY17;
  input ap_CS_fsm_state25;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [0:0]S;
  input [14:0]\add_ln82_17_reg_1274_reg[31] ;
  input [30:0]\add_ln82_17_reg_1274_reg[31]_0 ;
  input [15:0]P;

  wire [31:0]D;
  wire I_RREADY17;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire \add_ln82_17_reg_1274[11]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[11]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[11]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[11]_i_5_n_4 ;
  wire \add_ln82_17_reg_1274[11]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[11]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[11]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[11]_i_9_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_5_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[15]_i_9_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_5_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[19]_i_9_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_5_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[23]_i_9_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_5_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[27]_i_9_n_4 ;
  wire \add_ln82_17_reg_1274[31]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[31]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[31]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[31]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[31]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[31]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[3]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[3]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[3]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[3]_i_5_n_4 ;
  wire \add_ln82_17_reg_1274[3]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[3]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[3]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_2_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_3_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_4_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_5_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_6_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_7_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_8_n_4 ;
  wire \add_ln82_17_reg_1274[7]_i_9_n_4 ;
  wire \add_ln82_17_reg_1274_reg[11]_i_1_n_4 ;
  wire \add_ln82_17_reg_1274_reg[11]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[11]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[11]_i_1_n_7 ;
  wire \add_ln82_17_reg_1274_reg[15]_i_1_n_4 ;
  wire \add_ln82_17_reg_1274_reg[15]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[15]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[15]_i_1_n_7 ;
  wire \add_ln82_17_reg_1274_reg[19]_i_1_n_4 ;
  wire \add_ln82_17_reg_1274_reg[19]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[19]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[19]_i_1_n_7 ;
  wire \add_ln82_17_reg_1274_reg[23]_i_1_n_4 ;
  wire \add_ln82_17_reg_1274_reg[23]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[23]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[23]_i_1_n_7 ;
  wire \add_ln82_17_reg_1274_reg[27]_i_1_n_4 ;
  wire \add_ln82_17_reg_1274_reg[27]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[27]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[27]_i_1_n_7 ;
  wire [14:0]\add_ln82_17_reg_1274_reg[31] ;
  wire [30:0]\add_ln82_17_reg_1274_reg[31]_0 ;
  wire \add_ln82_17_reg_1274_reg[31]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[31]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[31]_i_1_n_7 ;
  wire \add_ln82_17_reg_1274_reg[3]_i_1_n_4 ;
  wire \add_ln82_17_reg_1274_reg[3]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[3]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[3]_i_1_n_7 ;
  wire \add_ln82_17_reg_1274_reg[7]_i_1_n_4 ;
  wire \add_ln82_17_reg_1274_reg[7]_i_1_n_5 ;
  wire \add_ln82_17_reg_1274_reg[7]_i_1_n_6 ;
  wire \add_ln82_17_reg_1274_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state25;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [29:16]dout__3;
  wire dout_carry__0_i_1__15_n_4;
  wire dout_carry__0_i_2__15_n_4;
  wire dout_carry__0_i_3__15_n_4;
  wire dout_carry__0_i_4__15_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__15_n_4;
  wire dout_carry__1_i_2__15_n_4;
  wire dout_carry__1_i_3__15_n_4;
  wire dout_carry__1_i_4__15_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__15_n_4;
  wire dout_carry__2_i_2__15_n_4;
  wire dout_carry__2_i_3__15_n_4;
  wire dout_carry__2_i_4__15_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__15_n_4;
  wire dout_carry_i_2__15_n_4;
  wire dout_carry_i_3__15_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_17_reg_1274_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* HLUTNM = "lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[11]_i_2 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [10]),
        .O(\add_ln82_17_reg_1274[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[11]_i_3 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [9]),
        .O(\add_ln82_17_reg_1274[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[11]_i_4 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [8]),
        .O(\add_ln82_17_reg_1274[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[11]_i_5 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [7]),
        .O(\add_ln82_17_reg_1274[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair193" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[11]_i_6 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [11]),
        .I3(\add_ln82_17_reg_1274[11]_i_2_n_4 ),
        .O(\add_ln82_17_reg_1274[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair192" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[11]_i_7 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [10]),
        .I3(\add_ln82_17_reg_1274[11]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[11]_i_8 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [9]),
        .I3(\add_ln82_17_reg_1274[11]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[11]_i_9 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [8]),
        .I3(\add_ln82_17_reg_1274[11]_i_5_n_4 ),
        .O(\add_ln82_17_reg_1274[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[15]_i_2 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [14]),
        .O(\add_ln82_17_reg_1274[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[15]_i_3 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [13]),
        .O(\add_ln82_17_reg_1274[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[15]_i_4 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [12]),
        .O(\add_ln82_17_reg_1274[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[15]_i_5 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [11]),
        .O(\add_ln82_17_reg_1274[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair197" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[15]_i_6 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [15]),
        .I3(\add_ln82_17_reg_1274[15]_i_2_n_4 ),
        .O(\add_ln82_17_reg_1274[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair196" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[15]_i_7 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [14]),
        .I3(\add_ln82_17_reg_1274[15]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair195" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[15]_i_8 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [13]),
        .I3(\add_ln82_17_reg_1274[15]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair194" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[15]_i_9 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [12]),
        .I3(\add_ln82_17_reg_1274[15]_i_5_n_4 ),
        .O(\add_ln82_17_reg_1274[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[19]_i_2 
       (.I0(dout__3[18]),
        .I1(\add_ln82_17_reg_1274_reg[31] [2]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [18]),
        .O(\add_ln82_17_reg_1274[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[19]_i_3 
       (.I0(dout__3[17]),
        .I1(\add_ln82_17_reg_1274_reg[31] [1]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [17]),
        .O(\add_ln82_17_reg_1274[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[19]_i_4 
       (.I0(dout__3[16]),
        .I1(\add_ln82_17_reg_1274_reg[31] [0]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [16]),
        .O(\add_ln82_17_reg_1274[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[19]_i_5 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [15]),
        .O(\add_ln82_17_reg_1274[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair201" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[19]_i_6 
       (.I0(dout__3[19]),
        .I1(\add_ln82_17_reg_1274_reg[31] [3]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [19]),
        .I3(\add_ln82_17_reg_1274[19]_i_2_n_4 ),
        .O(\add_ln82_17_reg_1274[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair200" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[19]_i_7 
       (.I0(dout__3[18]),
        .I1(\add_ln82_17_reg_1274_reg[31] [2]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [18]),
        .I3(\add_ln82_17_reg_1274[19]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair199" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[19]_i_8 
       (.I0(dout__3[17]),
        .I1(\add_ln82_17_reg_1274_reg[31] [1]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [17]),
        .I3(\add_ln82_17_reg_1274[19]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair198" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[19]_i_9 
       (.I0(dout__3[16]),
        .I1(\add_ln82_17_reg_1274_reg[31] [0]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [16]),
        .I3(\add_ln82_17_reg_1274[19]_i_5_n_4 ),
        .O(\add_ln82_17_reg_1274[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[23]_i_2 
       (.I0(dout__3[22]),
        .I1(\add_ln82_17_reg_1274_reg[31] [6]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [22]),
        .O(\add_ln82_17_reg_1274[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[23]_i_3 
       (.I0(dout__3[21]),
        .I1(\add_ln82_17_reg_1274_reg[31] [5]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [21]),
        .O(\add_ln82_17_reg_1274[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[23]_i_4 
       (.I0(dout__3[20]),
        .I1(\add_ln82_17_reg_1274_reg[31] [4]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [20]),
        .O(\add_ln82_17_reg_1274[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[23]_i_5 
       (.I0(dout__3[19]),
        .I1(\add_ln82_17_reg_1274_reg[31] [3]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [19]),
        .O(\add_ln82_17_reg_1274[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair205" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[23]_i_6 
       (.I0(dout__3[23]),
        .I1(\add_ln82_17_reg_1274_reg[31] [7]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [23]),
        .I3(\add_ln82_17_reg_1274[23]_i_2_n_4 ),
        .O(\add_ln82_17_reg_1274[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair204" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[23]_i_7 
       (.I0(dout__3[22]),
        .I1(\add_ln82_17_reg_1274_reg[31] [6]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [22]),
        .I3(\add_ln82_17_reg_1274[23]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair203" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[23]_i_8 
       (.I0(dout__3[21]),
        .I1(\add_ln82_17_reg_1274_reg[31] [5]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [21]),
        .I3(\add_ln82_17_reg_1274[23]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair202" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[23]_i_9 
       (.I0(dout__3[20]),
        .I1(\add_ln82_17_reg_1274_reg[31] [4]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [20]),
        .I3(\add_ln82_17_reg_1274[23]_i_5_n_4 ),
        .O(\add_ln82_17_reg_1274[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[27]_i_2 
       (.I0(dout__3[26]),
        .I1(\add_ln82_17_reg_1274_reg[31] [10]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [26]),
        .O(\add_ln82_17_reg_1274[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[27]_i_3 
       (.I0(dout__3[25]),
        .I1(\add_ln82_17_reg_1274_reg[31] [9]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [25]),
        .O(\add_ln82_17_reg_1274[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[27]_i_4 
       (.I0(dout__3[24]),
        .I1(\add_ln82_17_reg_1274_reg[31] [8]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [24]),
        .O(\add_ln82_17_reg_1274[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[27]_i_5 
       (.I0(dout__3[23]),
        .I1(\add_ln82_17_reg_1274_reg[31] [7]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [23]),
        .O(\add_ln82_17_reg_1274[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[27]_i_6 
       (.I0(dout__3[27]),
        .I1(\add_ln82_17_reg_1274_reg[31] [11]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [27]),
        .I3(\add_ln82_17_reg_1274[27]_i_2_n_4 ),
        .O(\add_ln82_17_reg_1274[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[27]_i_7 
       (.I0(dout__3[26]),
        .I1(\add_ln82_17_reg_1274_reg[31] [10]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [26]),
        .I3(\add_ln82_17_reg_1274[27]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair207" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[27]_i_8 
       (.I0(dout__3[25]),
        .I1(\add_ln82_17_reg_1274_reg[31] [9]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [25]),
        .I3(\add_ln82_17_reg_1274[27]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[27]_i_9 
       (.I0(dout__3[24]),
        .I1(\add_ln82_17_reg_1274_reg[31] [8]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [24]),
        .I3(\add_ln82_17_reg_1274[27]_i_5_n_4 ),
        .O(\add_ln82_17_reg_1274[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[31]_i_2 
       (.I0(dout__3[29]),
        .I1(\add_ln82_17_reg_1274_reg[31] [13]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [29]),
        .O(\add_ln82_17_reg_1274[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[31]_i_3 
       (.I0(dout__3[28]),
        .I1(\add_ln82_17_reg_1274_reg[31] [12]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [28]),
        .O(\add_ln82_17_reg_1274[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[31]_i_4 
       (.I0(dout__3[27]),
        .I1(\add_ln82_17_reg_1274_reg[31] [11]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [27]),
        .O(\add_ln82_17_reg_1274[31]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[31]_i_6 
       (.I0(\add_ln82_17_reg_1274[31]_i_2_n_4 ),
        .I1(\add_ln82_17_reg_1274_reg[31] [14]),
        .I2(O[0]),
        .I3(\add_ln82_17_reg_1274_reg[31]_0 [30]),
        .O(\add_ln82_17_reg_1274[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair211" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[31]_i_7 
       (.I0(dout__3[29]),
        .I1(\add_ln82_17_reg_1274_reg[31] [13]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [29]),
        .I3(\add_ln82_17_reg_1274[31]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair210" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[31]_i_8 
       (.I0(dout__3[28]),
        .I1(\add_ln82_17_reg_1274_reg[31] [12]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [28]),
        .I3(\add_ln82_17_reg_1274[31]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[3]_i_2 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [2]),
        .O(\add_ln82_17_reg_1274[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[3]_i_3 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [1]),
        .O(\add_ln82_17_reg_1274[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[3]_i_4 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [0]),
        .O(\add_ln82_17_reg_1274[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[3]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [3]),
        .I3(\add_ln82_17_reg_1274[3]_i_2_n_4 ),
        .O(\add_ln82_17_reg_1274[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[3]_i_6 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [2]),
        .I3(\add_ln82_17_reg_1274[3]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[3]_i_7 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [1]),
        .I3(\add_ln82_17_reg_1274[3]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_17_reg_1274[3]_i_8 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [0]),
        .O(\add_ln82_17_reg_1274[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[7]_i_2 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [6]),
        .O(\add_ln82_17_reg_1274[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[7]_i_3 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [5]),
        .O(\add_ln82_17_reg_1274[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[7]_i_4 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [4]),
        .O(\add_ln82_17_reg_1274[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_17_reg_1274[7]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [3]),
        .O(\add_ln82_17_reg_1274[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[7]_i_6 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [7]),
        .I3(\add_ln82_17_reg_1274[7]_i_2_n_4 ),
        .O(\add_ln82_17_reg_1274[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[7]_i_7 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [6]),
        .I3(\add_ln82_17_reg_1274[7]_i_3_n_4 ),
        .O(\add_ln82_17_reg_1274[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[7]_i_8 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [5]),
        .I3(\add_ln82_17_reg_1274[7]_i_4_n_4 ),
        .O(\add_ln82_17_reg_1274[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair186" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_17_reg_1274[7]_i_9 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_17_reg_1274_reg[31]_0 [4]),
        .I3(\add_ln82_17_reg_1274[7]_i_5_n_4 ),
        .O(\add_ln82_17_reg_1274[7]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[11]_i_1 
       (.CI(\add_ln82_17_reg_1274_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_17_reg_1274_reg[11]_i_1_n_4 ,\add_ln82_17_reg_1274_reg[11]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[11]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_17_reg_1274[11]_i_2_n_4 ,\add_ln82_17_reg_1274[11]_i_3_n_4 ,\add_ln82_17_reg_1274[11]_i_4_n_4 ,\add_ln82_17_reg_1274[11]_i_5_n_4 }),
        .O(D[11:8]),
        .S({\add_ln82_17_reg_1274[11]_i_6_n_4 ,\add_ln82_17_reg_1274[11]_i_7_n_4 ,\add_ln82_17_reg_1274[11]_i_8_n_4 ,\add_ln82_17_reg_1274[11]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[15]_i_1 
       (.CI(\add_ln82_17_reg_1274_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_17_reg_1274_reg[15]_i_1_n_4 ,\add_ln82_17_reg_1274_reg[15]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[15]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_17_reg_1274[15]_i_2_n_4 ,\add_ln82_17_reg_1274[15]_i_3_n_4 ,\add_ln82_17_reg_1274[15]_i_4_n_4 ,\add_ln82_17_reg_1274[15]_i_5_n_4 }),
        .O(D[15:12]),
        .S({\add_ln82_17_reg_1274[15]_i_6_n_4 ,\add_ln82_17_reg_1274[15]_i_7_n_4 ,\add_ln82_17_reg_1274[15]_i_8_n_4 ,\add_ln82_17_reg_1274[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[19]_i_1 
       (.CI(\add_ln82_17_reg_1274_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_17_reg_1274_reg[19]_i_1_n_4 ,\add_ln82_17_reg_1274_reg[19]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[19]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_17_reg_1274[19]_i_2_n_4 ,\add_ln82_17_reg_1274[19]_i_3_n_4 ,\add_ln82_17_reg_1274[19]_i_4_n_4 ,\add_ln82_17_reg_1274[19]_i_5_n_4 }),
        .O(D[19:16]),
        .S({\add_ln82_17_reg_1274[19]_i_6_n_4 ,\add_ln82_17_reg_1274[19]_i_7_n_4 ,\add_ln82_17_reg_1274[19]_i_8_n_4 ,\add_ln82_17_reg_1274[19]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[23]_i_1 
       (.CI(\add_ln82_17_reg_1274_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_17_reg_1274_reg[23]_i_1_n_4 ,\add_ln82_17_reg_1274_reg[23]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[23]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_17_reg_1274[23]_i_2_n_4 ,\add_ln82_17_reg_1274[23]_i_3_n_4 ,\add_ln82_17_reg_1274[23]_i_4_n_4 ,\add_ln82_17_reg_1274[23]_i_5_n_4 }),
        .O(D[23:20]),
        .S({\add_ln82_17_reg_1274[23]_i_6_n_4 ,\add_ln82_17_reg_1274[23]_i_7_n_4 ,\add_ln82_17_reg_1274[23]_i_8_n_4 ,\add_ln82_17_reg_1274[23]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[27]_i_1 
       (.CI(\add_ln82_17_reg_1274_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_17_reg_1274_reg[27]_i_1_n_4 ,\add_ln82_17_reg_1274_reg[27]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[27]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_17_reg_1274[27]_i_2_n_4 ,\add_ln82_17_reg_1274[27]_i_3_n_4 ,\add_ln82_17_reg_1274[27]_i_4_n_4 ,\add_ln82_17_reg_1274[27]_i_5_n_4 }),
        .O(D[27:24]),
        .S({\add_ln82_17_reg_1274[27]_i_6_n_4 ,\add_ln82_17_reg_1274[27]_i_7_n_4 ,\add_ln82_17_reg_1274[27]_i_8_n_4 ,\add_ln82_17_reg_1274[27]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[31]_i_1 
       (.CI(\add_ln82_17_reg_1274_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_17_reg_1274_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_17_reg_1274_reg[31]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[31]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_17_reg_1274[31]_i_2_n_4 ,\add_ln82_17_reg_1274[31]_i_3_n_4 ,\add_ln82_17_reg_1274[31]_i_4_n_4 }),
        .O(D[31:28]),
        .S({S,\add_ln82_17_reg_1274[31]_i_6_n_4 ,\add_ln82_17_reg_1274[31]_i_7_n_4 ,\add_ln82_17_reg_1274[31]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_17_reg_1274_reg[3]_i_1_n_4 ,\add_ln82_17_reg_1274_reg[3]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[3]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_17_reg_1274[3]_i_2_n_4 ,\add_ln82_17_reg_1274[3]_i_3_n_4 ,\add_ln82_17_reg_1274[3]_i_4_n_4 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln82_17_reg_1274[3]_i_5_n_4 ,\add_ln82_17_reg_1274[3]_i_6_n_4 ,\add_ln82_17_reg_1274[3]_i_7_n_4 ,\add_ln82_17_reg_1274[3]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_17_reg_1274_reg[7]_i_1 
       (.CI(\add_ln82_17_reg_1274_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_17_reg_1274_reg[7]_i_1_n_4 ,\add_ln82_17_reg_1274_reg[7]_i_1_n_5 ,\add_ln82_17_reg_1274_reg[7]_i_1_n_6 ,\add_ln82_17_reg_1274_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_17_reg_1274[7]_i_2_n_4 ,\add_ln82_17_reg_1274[7]_i_3_n_4 ,\add_ln82_17_reg_1274[7]_i_4_n_4 ,\add_ln82_17_reg_1274[7]_i_5_n_4 }),
        .O(D[7:4]),
        .S({\add_ln82_17_reg_1274[7]_i_6_n_4 ,\add_ln82_17_reg_1274[7]_i_7_n_4 ,\add_ln82_17_reg_1274[7]_i_8_n_4 ,\add_ln82_17_reg_1274[7]_i_9_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY17),
        .CEB2(ap_CS_fsm_state25),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY17),
        .CEA2(ap_CS_fsm_state25),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY17),
        .CEA2(ap_CS_fsm_state25),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__15_n_4,dout_carry_i_2__15_n_4,dout_carry_i_3__15_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__15_n_4,dout_carry__0_i_2__15_n_4,dout_carry__0_i_3__15_n_4,dout_carry__0_i_4__15_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__15
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__15
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__15
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__15
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__15_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__15_n_4,dout_carry__1_i_2__15_n_4,dout_carry__1_i_3__15_n_4,dout_carry__1_i_4__15_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__15
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__15
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__15
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__15
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__15_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({O,dout__3[29:28]}),
        .S({dout_carry__2_i_1__15_n_4,dout_carry__2_i_2__15_n_4,dout_carry__2_i_3__15_n_4,dout_carry__2_i_4__15_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__15
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__15
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__15
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__15
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__15
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__15
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__15
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__15_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_17
   (D,
    PCOUT,
    mul_ln79_13_reg_1285_reg__1,
    reg_2870,
    I_RREADY19,
    ap_CS_fsm_state27,
    ap_CS_fsm_state28,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_11_reg_1301[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln79_13_reg_1285_reg__1;
  input reg_2870;
  input I_RREADY19;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_11_reg_1301[19]_i_5 ;

  wire [16:0]D;
  wire I_RREADY19;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]\add_ln82_11_reg_1301[19]_i_5 ;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1__13_n_4;
  wire dout_carry__0_i_2__13_n_4;
  wire dout_carry__0_i_3__13_n_4;
  wire dout_carry__0_i_4__13_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__13_n_4;
  wire dout_carry__1_i_2__13_n_4;
  wire dout_carry__1_i_3__13_n_4;
  wire dout_carry__1_i_4__13_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__13_n_4;
  wire dout_carry__2_i_2__13_n_4;
  wire dout_carry__2_i_3__13_n_4;
  wire dout_carry__2_i_4__13_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__13_n_4;
  wire dout_carry_i_2__13_n_4;
  wire dout_carry_i_3__13_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_13_reg_1285_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY19),
        .CEB2(ap_CS_fsm_state27),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state28),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY19),
        .CEA2(ap_CS_fsm_state27),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln79_13_reg_1285_reg__1[3:0]),
        .S({dout_carry_i_1__13_n_4,dout_carry_i_2__13_n_4,dout_carry_i_3__13_n_4,\add_ln82_11_reg_1301[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_13_reg_1285_reg__1[7:4]),
        .S({dout_carry__0_i_1__13_n_4,dout_carry__0_i_2__13_n_4,dout_carry__0_i_3__13_n_4,dout_carry__0_i_4__13_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__13
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__13
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__13
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__13
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__13_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_13_reg_1285_reg__1[11:8]),
        .S({dout_carry__1_i_1__13_n_4,dout_carry__1_i_2__13_n_4,dout_carry__1_i_3__13_n_4,dout_carry__1_i_4__13_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__13
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__13
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__13
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__13
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__13_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln79_13_reg_1285_reg__1[15:12]),
        .S({dout_carry__2_i_1__13_n_4,dout_carry__2_i_2__13_n_4,dout_carry__2_i_3__13_n_4,dout_carry__2_i_4__13_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__13
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__13
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__13
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__13
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__13
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__13
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__13
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__13_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_18
   (D,
    reg_2870,
    I_RREADY20,
    ap_CS_fsm_state28,
    ap_clk,
    Q,
    dout,
    \add_ln82_11_reg_1301_reg[15] ,
    mul_ln79_13_reg_1285_reg__1);
  output [31:0]D;
  input reg_2870;
  input I_RREADY20;
  input ap_CS_fsm_state28;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]\add_ln82_11_reg_1301_reg[15] ;
  input [15:0]mul_ln79_13_reg_1285_reg__1;

  wire [31:0]D;
  wire I_RREADY20;
  wire [31:0]Q;
  wire \add_ln82_11_reg_1301[11]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[11]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[11]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[11]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301[15]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[15]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[15]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[15]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301[19]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[19]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[19]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[19]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301[23]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[23]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[23]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[23]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301[27]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[27]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[27]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[27]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301[31]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[31]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[31]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[31]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301[3]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[3]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[3]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[3]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301[7]_i_2_n_4 ;
  wire \add_ln82_11_reg_1301[7]_i_3_n_4 ;
  wire \add_ln82_11_reg_1301[7]_i_4_n_4 ;
  wire \add_ln82_11_reg_1301[7]_i_5_n_4 ;
  wire \add_ln82_11_reg_1301_reg[11]_i_1_n_4 ;
  wire \add_ln82_11_reg_1301_reg[11]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[11]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_11_reg_1301_reg[15] ;
  wire \add_ln82_11_reg_1301_reg[15]_i_1_n_4 ;
  wire \add_ln82_11_reg_1301_reg[15]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[15]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[15]_i_1_n_7 ;
  wire \add_ln82_11_reg_1301_reg[19]_i_1_n_4 ;
  wire \add_ln82_11_reg_1301_reg[19]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[19]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[19]_i_1_n_7 ;
  wire \add_ln82_11_reg_1301_reg[23]_i_1_n_4 ;
  wire \add_ln82_11_reg_1301_reg[23]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[23]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[23]_i_1_n_7 ;
  wire \add_ln82_11_reg_1301_reg[27]_i_1_n_4 ;
  wire \add_ln82_11_reg_1301_reg[27]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[27]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[27]_i_1_n_7 ;
  wire \add_ln82_11_reg_1301_reg[31]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[31]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[31]_i_1_n_7 ;
  wire \add_ln82_11_reg_1301_reg[3]_i_1_n_4 ;
  wire \add_ln82_11_reg_1301_reg[3]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[3]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[3]_i_1_n_7 ;
  wire \add_ln82_11_reg_1301_reg[7]_i_1_n_4 ;
  wire \add_ln82_11_reg_1301_reg[7]_i_1_n_5 ;
  wire \add_ln82_11_reg_1301_reg[7]_i_1_n_6 ;
  wire \add_ln82_11_reg_1301_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state28;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__14_n_4;
  wire dout_carry__0_i_2__14_n_4;
  wire dout_carry__0_i_3__14_n_4;
  wire dout_carry__0_i_4__14_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__14_n_4;
  wire dout_carry__1_i_2__14_n_4;
  wire dout_carry__1_i_3__14_n_4;
  wire dout_carry__1_i_4__14_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__14_n_4;
  wire dout_carry__2_i_2__14_n_4;
  wire dout_carry__2_i_3__14_n_4;
  wire dout_carry__2_i_4__14_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__14_n_4;
  wire dout_carry_i_2__14_n_4;
  wire dout_carry_i_3__14_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_13_reg_1285_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_11_reg_1301_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_11_reg_1301_reg[15] [11]),
        .O(\add_ln82_11_reg_1301[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_11_reg_1301_reg[15] [10]),
        .O(\add_ln82_11_reg_1301[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_11_reg_1301_reg[15] [9]),
        .O(\add_ln82_11_reg_1301[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_11_reg_1301_reg[15] [8]),
        .O(\add_ln82_11_reg_1301[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_11_reg_1301_reg[15] [15]),
        .O(\add_ln82_11_reg_1301[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_11_reg_1301_reg[15] [14]),
        .O(\add_ln82_11_reg_1301[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_11_reg_1301_reg[15] [13]),
        .O(\add_ln82_11_reg_1301[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_11_reg_1301_reg[15] [12]),
        .O(\add_ln82_11_reg_1301[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln79_13_reg_1285_reg__1[3]),
        .O(\add_ln82_11_reg_1301[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln79_13_reg_1285_reg__1[2]),
        .O(\add_ln82_11_reg_1301[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln79_13_reg_1285_reg__1[1]),
        .O(\add_ln82_11_reg_1301[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln79_13_reg_1285_reg__1[0]),
        .O(\add_ln82_11_reg_1301[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln79_13_reg_1285_reg__1[7]),
        .O(\add_ln82_11_reg_1301[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln79_13_reg_1285_reg__1[6]),
        .O(\add_ln82_11_reg_1301[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln79_13_reg_1285_reg__1[5]),
        .O(\add_ln82_11_reg_1301[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln79_13_reg_1285_reg__1[4]),
        .O(\add_ln82_11_reg_1301[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln79_13_reg_1285_reg__1[11]),
        .O(\add_ln82_11_reg_1301[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln79_13_reg_1285_reg__1[10]),
        .O(\add_ln82_11_reg_1301[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln79_13_reg_1285_reg__1[9]),
        .O(\add_ln82_11_reg_1301[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln79_13_reg_1285_reg__1[8]),
        .O(\add_ln82_11_reg_1301[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln79_13_reg_1285_reg__1[15]),
        .O(\add_ln82_11_reg_1301[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln79_13_reg_1285_reg__1[14]),
        .O(\add_ln82_11_reg_1301[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln79_13_reg_1285_reg__1[13]),
        .O(\add_ln82_11_reg_1301[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln79_13_reg_1285_reg__1[12]),
        .O(\add_ln82_11_reg_1301[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_11_reg_1301_reg[15] [3]),
        .O(\add_ln82_11_reg_1301[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_11_reg_1301_reg[15] [2]),
        .O(\add_ln82_11_reg_1301[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_11_reg_1301_reg[15] [1]),
        .O(\add_ln82_11_reg_1301[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_11_reg_1301_reg[15] [0]),
        .O(\add_ln82_11_reg_1301[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_11_reg_1301_reg[15] [7]),
        .O(\add_ln82_11_reg_1301[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_11_reg_1301_reg[15] [6]),
        .O(\add_ln82_11_reg_1301[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_11_reg_1301_reg[15] [5]),
        .O(\add_ln82_11_reg_1301[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_11_reg_1301[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_11_reg_1301_reg[15] [4]),
        .O(\add_ln82_11_reg_1301[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[11]_i_1 
       (.CI(\add_ln82_11_reg_1301_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_11_reg_1301_reg[11]_i_1_n_4 ,\add_ln82_11_reg_1301_reg[11]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[11]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_11_reg_1301[11]_i_2_n_4 ,\add_ln82_11_reg_1301[11]_i_3_n_4 ,\add_ln82_11_reg_1301[11]_i_4_n_4 ,\add_ln82_11_reg_1301[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[15]_i_1 
       (.CI(\add_ln82_11_reg_1301_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_11_reg_1301_reg[15]_i_1_n_4 ,\add_ln82_11_reg_1301_reg[15]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[15]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_11_reg_1301[15]_i_2_n_4 ,\add_ln82_11_reg_1301[15]_i_3_n_4 ,\add_ln82_11_reg_1301[15]_i_4_n_4 ,\add_ln82_11_reg_1301[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[19]_i_1 
       (.CI(\add_ln82_11_reg_1301_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_11_reg_1301_reg[19]_i_1_n_4 ,\add_ln82_11_reg_1301_reg[19]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[19]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_11_reg_1301[19]_i_2_n_4 ,\add_ln82_11_reg_1301[19]_i_3_n_4 ,\add_ln82_11_reg_1301[19]_i_4_n_4 ,\add_ln82_11_reg_1301[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[23]_i_1 
       (.CI(\add_ln82_11_reg_1301_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_11_reg_1301_reg[23]_i_1_n_4 ,\add_ln82_11_reg_1301_reg[23]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[23]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_11_reg_1301[23]_i_2_n_4 ,\add_ln82_11_reg_1301[23]_i_3_n_4 ,\add_ln82_11_reg_1301[23]_i_4_n_4 ,\add_ln82_11_reg_1301[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[27]_i_1 
       (.CI(\add_ln82_11_reg_1301_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_11_reg_1301_reg[27]_i_1_n_4 ,\add_ln82_11_reg_1301_reg[27]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[27]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_11_reg_1301[27]_i_2_n_4 ,\add_ln82_11_reg_1301[27]_i_3_n_4 ,\add_ln82_11_reg_1301[27]_i_4_n_4 ,\add_ln82_11_reg_1301[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[31]_i_1 
       (.CI(\add_ln82_11_reg_1301_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_11_reg_1301_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_11_reg_1301_reg[31]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[31]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_11_reg_1301[31]_i_2_n_4 ,\add_ln82_11_reg_1301[31]_i_3_n_4 ,\add_ln82_11_reg_1301[31]_i_4_n_4 ,\add_ln82_11_reg_1301[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_11_reg_1301_reg[3]_i_1_n_4 ,\add_ln82_11_reg_1301_reg[3]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[3]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_11_reg_1301[3]_i_2_n_4 ,\add_ln82_11_reg_1301[3]_i_3_n_4 ,\add_ln82_11_reg_1301[3]_i_4_n_4 ,\add_ln82_11_reg_1301[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_11_reg_1301_reg[7]_i_1 
       (.CI(\add_ln82_11_reg_1301_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_11_reg_1301_reg[7]_i_1_n_4 ,\add_ln82_11_reg_1301_reg[7]_i_1_n_5 ,\add_ln82_11_reg_1301_reg[7]_i_1_n_6 ,\add_ln82_11_reg_1301_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_11_reg_1301[7]_i_2_n_4 ,\add_ln82_11_reg_1301[7]_i_3_n_4 ,\add_ln82_11_reg_1301[7]_i_4_n_4 ,\add_ln82_11_reg_1301[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY20),
        .CEB2(ap_CS_fsm_state28),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY20),
        .CEA2(ap_CS_fsm_state28),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY20),
        .CEA2(ap_CS_fsm_state28),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__14_n_4,dout_carry_i_2__14_n_4,dout_carry_i_3__14_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__14_n_4,dout_carry__0_i_2__14_n_4,dout_carry__0_i_3__14_n_4,dout_carry__0_i_4__14_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__14
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__14
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__14
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__14
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__14_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__14_n_4,dout_carry__1_i_2__14_n_4,dout_carry__1_i_3__14_n_4,dout_carry__1_i_4__14_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__14
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__14
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__14
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__14
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__14_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__14_n_4,dout_carry__2_i_2__14_n_4,dout_carry__2_i_3__14_n_4,dout_carry__2_i_4__14_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__14
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__14
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__14
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__14
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__14
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__14
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__14
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__14_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_19
   (P,
    dout__1_0,
    S,
    reg_2910,
    ap_CS_fsm_state29,
    I_RREADY23,
    ap_clk,
    Q,
    dout,
    \add_ln82_12_reg_1312_reg[31] ,
    O);
  output [15:0]P;
  output [14:0]dout__1_0;
  output [0:0]S;
  input reg_2910;
  input ap_CS_fsm_state29;
  input I_RREADY23;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [1:0]\add_ln82_12_reg_1312_reg[31] ;
  input [1:0]O;

  wire I_RREADY23;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln82_12_reg_1312_reg[31] ;
  wire ap_CS_fsm_state29;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire [14:0]dout__1_0;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:31]dout__3;
  wire dout_carry__0_i_1__12_n_4;
  wire dout_carry__0_i_2__12_n_4;
  wire dout_carry__0_i_3__12_n_4;
  wire dout_carry__0_i_4__12_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__12_n_4;
  wire dout_carry__1_i_2__12_n_4;
  wire dout_carry__1_i_3__12_n_4;
  wire dout_carry__1_i_4__12_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__12_n_4;
  wire dout_carry__2_i_2__12_n_4;
  wire dout_carry__2_i_3__12_n_4;
  wire dout_carry__2_i_4__12_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__12_n_4;
  wire dout_carry_i_2__12_n_4;
  wire dout_carry_i_3__12_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2910;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_12_reg_1312[31]_i_5 
       (.I0(\add_ln82_12_reg_1312_reg[31] [0]),
        .I1(dout__1_0[14]),
        .I2(O[0]),
        .I3(dout__3),
        .I4(O[1]),
        .I5(\add_ln82_12_reg_1312_reg[31] [1]),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2910),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state29),
        .CEB2(I_RREADY23),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state29),
        .CEA2(I_RREADY23),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state29),
        .CEA2(I_RREADY23),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__1_0[3:0]),
        .S({dout_carry_i_1__12_n_4,dout_carry_i_2__12_n_4,dout_carry_i_3__12_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__1_0[7:4]),
        .S({dout_carry__0_i_1__12_n_4,dout_carry__0_i_2__12_n_4,dout_carry__0_i_3__12_n_4,dout_carry__0_i_4__12_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__12
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__12
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__12
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__12
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__12_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__1_0[11:8]),
        .S({dout_carry__1_i_1__12_n_4,dout_carry__1_i_2__12_n_4,dout_carry__1_i_3__12_n_4,dout_carry__1_i_4__12_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__12
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__12
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__12
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__12
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__12_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({dout__3,dout__1_0[14:12]}),
        .S({dout_carry__2_i_1__12_n_4,dout_carry__2_i_2__12_n_4,dout_carry__2_i_3__12_n_4,dout_carry__2_i_4__12_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__12
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__12
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__12
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__12
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__12
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__12
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__12
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__12_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_2
   (O,
    D,
    reg_2870,
    Q,
    I_RREADY5,
    ap_clk,
    input_r_TDATA_int_regslice,
    dout,
    S,
    dout__3,
    \add_ln82_27_reg_1165_reg[31] ,
    P,
    \add_ln82_27_reg_1165_reg[19] );
  output [1:0]O;
  output [31:0]D;
  input reg_2870;
  input [0:0]Q;
  input I_RREADY5;
  input ap_clk;
  input [31:0]input_r_TDATA_int_regslice;
  input [31:0]dout;
  input [0:0]S;
  input [14:0]dout__3;
  input [14:0]\add_ln82_27_reg_1165_reg[31] ;
  input [15:0]P;
  input [15:0]\add_ln82_27_reg_1165_reg[19] ;

  wire [31:0]D;
  wire I_RREADY5;
  wire [1:0]O;
  wire [15:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire \add_ln82_27_reg_1165[11]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[11]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[11]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[11]_i_5_n_4 ;
  wire \add_ln82_27_reg_1165[11]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[11]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[11]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[11]_i_9_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_5_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[15]_i_9_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_5_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[19]_i_9_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_5_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[23]_i_9_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_5_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[27]_i_9_n_4 ;
  wire \add_ln82_27_reg_1165[31]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[31]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[31]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[31]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[31]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[31]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[3]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[3]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[3]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[3]_i_5_n_4 ;
  wire \add_ln82_27_reg_1165[3]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[3]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[3]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_2_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_3_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_4_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_5_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_6_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_7_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_8_n_4 ;
  wire \add_ln82_27_reg_1165[7]_i_9_n_4 ;
  wire \add_ln82_27_reg_1165_reg[11]_i_1_n_4 ;
  wire \add_ln82_27_reg_1165_reg[11]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[11]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[11]_i_1_n_7 ;
  wire \add_ln82_27_reg_1165_reg[15]_i_1_n_4 ;
  wire \add_ln82_27_reg_1165_reg[15]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[15]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[15]_i_1_n_7 ;
  wire [15:0]\add_ln82_27_reg_1165_reg[19] ;
  wire \add_ln82_27_reg_1165_reg[19]_i_1_n_4 ;
  wire \add_ln82_27_reg_1165_reg[19]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[19]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[19]_i_1_n_7 ;
  wire \add_ln82_27_reg_1165_reg[23]_i_1_n_4 ;
  wire \add_ln82_27_reg_1165_reg[23]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[23]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[23]_i_1_n_7 ;
  wire \add_ln82_27_reg_1165_reg[27]_i_1_n_4 ;
  wire \add_ln82_27_reg_1165_reg[27]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[27]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[27]_i_1_n_7 ;
  wire [14:0]\add_ln82_27_reg_1165_reg[31] ;
  wire \add_ln82_27_reg_1165_reg[31]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[31]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[31]_i_1_n_7 ;
  wire \add_ln82_27_reg_1165_reg[3]_i_1_n_4 ;
  wire \add_ln82_27_reg_1165_reg[3]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[3]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[3]_i_1_n_7 ;
  wire \add_ln82_27_reg_1165_reg[7]_i_1_n_4 ;
  wire \add_ln82_27_reg_1165_reg[7]_i_1_n_5 ;
  wire \add_ln82_27_reg_1165_reg[7]_i_1_n_6 ;
  wire \add_ln82_27_reg_1165_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [14:0]dout__3;
  wire [29:16]dout__3_0;
  wire dout_carry__0_i_1__29_n_4;
  wire dout_carry__0_i_2__29_n_4;
  wire dout_carry__0_i_3__29_n_4;
  wire dout_carry__0_i_4__29_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__29_n_4;
  wire dout_carry__1_i_2__29_n_4;
  wire dout_carry__1_i_3__29_n_4;
  wire dout_carry__1_i_4__29_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__29_n_4;
  wire dout_carry__2_i_2__29_n_4;
  wire dout_carry__2_i_3__29_n_4;
  wire dout_carry__2_i_4__29_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__29_n_4;
  wire dout_carry_i_2__29_n_4;
  wire dout_carry_i_3__29_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [31:0]input_r_TDATA_int_regslice;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_27_reg_1165_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* HLUTNM = "lutpair282" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[11]_i_2 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_27_reg_1165_reg[19] [10]),
        .O(\add_ln82_27_reg_1165[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair281" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[11]_i_3 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_27_reg_1165_reg[19] [9]),
        .O(\add_ln82_27_reg_1165[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair280" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[11]_i_4 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_27_reg_1165_reg[19] [8]),
        .O(\add_ln82_27_reg_1165[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair279" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[11]_i_5 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_27_reg_1165_reg[19] [7]),
        .O(\add_ln82_27_reg_1165[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair283" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[11]_i_6 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_27_reg_1165_reg[19] [11]),
        .I3(\add_ln82_27_reg_1165[11]_i_2_n_4 ),
        .O(\add_ln82_27_reg_1165[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair282" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[11]_i_7 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_27_reg_1165_reg[19] [10]),
        .I3(\add_ln82_27_reg_1165[11]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair281" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[11]_i_8 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_27_reg_1165_reg[19] [9]),
        .I3(\add_ln82_27_reg_1165[11]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair280" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[11]_i_9 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_27_reg_1165_reg[19] [8]),
        .I3(\add_ln82_27_reg_1165[11]_i_5_n_4 ),
        .O(\add_ln82_27_reg_1165[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair286" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[15]_i_2 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_27_reg_1165_reg[19] [14]),
        .O(\add_ln82_27_reg_1165[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair285" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[15]_i_3 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_27_reg_1165_reg[19] [13]),
        .O(\add_ln82_27_reg_1165[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair284" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[15]_i_4 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_27_reg_1165_reg[19] [12]),
        .O(\add_ln82_27_reg_1165[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair283" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[15]_i_5 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_27_reg_1165_reg[19] [11]),
        .O(\add_ln82_27_reg_1165[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair287" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[15]_i_6 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_27_reg_1165_reg[19] [15]),
        .I3(\add_ln82_27_reg_1165[15]_i_2_n_4 ),
        .O(\add_ln82_27_reg_1165[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair286" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[15]_i_7 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_27_reg_1165_reg[19] [14]),
        .I3(\add_ln82_27_reg_1165[15]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair285" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[15]_i_8 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_27_reg_1165_reg[19] [13]),
        .I3(\add_ln82_27_reg_1165[15]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair284" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[15]_i_9 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_27_reg_1165_reg[19] [12]),
        .I3(\add_ln82_27_reg_1165[15]_i_5_n_4 ),
        .O(\add_ln82_27_reg_1165[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair290" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[19]_i_2 
       (.I0(dout__3_0[18]),
        .I1(dout__3[2]),
        .I2(\add_ln82_27_reg_1165_reg[31] [2]),
        .O(\add_ln82_27_reg_1165[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair289" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[19]_i_3 
       (.I0(dout__3_0[17]),
        .I1(dout__3[1]),
        .I2(\add_ln82_27_reg_1165_reg[31] [1]),
        .O(\add_ln82_27_reg_1165[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair288" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[19]_i_4 
       (.I0(dout__3_0[16]),
        .I1(dout__3[0]),
        .I2(\add_ln82_27_reg_1165_reg[31] [0]),
        .O(\add_ln82_27_reg_1165[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair287" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[19]_i_5 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_27_reg_1165_reg[19] [15]),
        .O(\add_ln82_27_reg_1165[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair291" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[19]_i_6 
       (.I0(dout__3_0[19]),
        .I1(dout__3[3]),
        .I2(\add_ln82_27_reg_1165_reg[31] [3]),
        .I3(\add_ln82_27_reg_1165[19]_i_2_n_4 ),
        .O(\add_ln82_27_reg_1165[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair290" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[19]_i_7 
       (.I0(dout__3_0[18]),
        .I1(dout__3[2]),
        .I2(\add_ln82_27_reg_1165_reg[31] [2]),
        .I3(\add_ln82_27_reg_1165[19]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair289" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[19]_i_8 
       (.I0(dout__3_0[17]),
        .I1(dout__3[1]),
        .I2(\add_ln82_27_reg_1165_reg[31] [1]),
        .I3(\add_ln82_27_reg_1165[19]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair288" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[19]_i_9 
       (.I0(dout__3_0[16]),
        .I1(dout__3[0]),
        .I2(\add_ln82_27_reg_1165_reg[31] [0]),
        .I3(\add_ln82_27_reg_1165[19]_i_5_n_4 ),
        .O(\add_ln82_27_reg_1165[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair294" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[23]_i_2 
       (.I0(dout__3_0[22]),
        .I1(dout__3[6]),
        .I2(\add_ln82_27_reg_1165_reg[31] [6]),
        .O(\add_ln82_27_reg_1165[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair293" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[23]_i_3 
       (.I0(dout__3_0[21]),
        .I1(dout__3[5]),
        .I2(\add_ln82_27_reg_1165_reg[31] [5]),
        .O(\add_ln82_27_reg_1165[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair292" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[23]_i_4 
       (.I0(dout__3_0[20]),
        .I1(dout__3[4]),
        .I2(\add_ln82_27_reg_1165_reg[31] [4]),
        .O(\add_ln82_27_reg_1165[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair291" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[23]_i_5 
       (.I0(dout__3_0[19]),
        .I1(dout__3[3]),
        .I2(\add_ln82_27_reg_1165_reg[31] [3]),
        .O(\add_ln82_27_reg_1165[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair295" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[23]_i_6 
       (.I0(dout__3_0[23]),
        .I1(dout__3[7]),
        .I2(\add_ln82_27_reg_1165_reg[31] [7]),
        .I3(\add_ln82_27_reg_1165[23]_i_2_n_4 ),
        .O(\add_ln82_27_reg_1165[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair294" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[23]_i_7 
       (.I0(dout__3_0[22]),
        .I1(dout__3[6]),
        .I2(\add_ln82_27_reg_1165_reg[31] [6]),
        .I3(\add_ln82_27_reg_1165[23]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair293" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[23]_i_8 
       (.I0(dout__3_0[21]),
        .I1(dout__3[5]),
        .I2(\add_ln82_27_reg_1165_reg[31] [5]),
        .I3(\add_ln82_27_reg_1165[23]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair292" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[23]_i_9 
       (.I0(dout__3_0[20]),
        .I1(dout__3[4]),
        .I2(\add_ln82_27_reg_1165_reg[31] [4]),
        .I3(\add_ln82_27_reg_1165[23]_i_5_n_4 ),
        .O(\add_ln82_27_reg_1165[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair298" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[27]_i_2 
       (.I0(dout__3_0[26]),
        .I1(dout__3[10]),
        .I2(\add_ln82_27_reg_1165_reg[31] [10]),
        .O(\add_ln82_27_reg_1165[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair297" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[27]_i_3 
       (.I0(dout__3_0[25]),
        .I1(dout__3[9]),
        .I2(\add_ln82_27_reg_1165_reg[31] [9]),
        .O(\add_ln82_27_reg_1165[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair296" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[27]_i_4 
       (.I0(dout__3_0[24]),
        .I1(dout__3[8]),
        .I2(\add_ln82_27_reg_1165_reg[31] [8]),
        .O(\add_ln82_27_reg_1165[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair295" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[27]_i_5 
       (.I0(dout__3_0[23]),
        .I1(dout__3[7]),
        .I2(\add_ln82_27_reg_1165_reg[31] [7]),
        .O(\add_ln82_27_reg_1165[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair299" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[27]_i_6 
       (.I0(dout__3_0[27]),
        .I1(dout__3[11]),
        .I2(\add_ln82_27_reg_1165_reg[31] [11]),
        .I3(\add_ln82_27_reg_1165[27]_i_2_n_4 ),
        .O(\add_ln82_27_reg_1165[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair298" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[27]_i_7 
       (.I0(dout__3_0[26]),
        .I1(dout__3[10]),
        .I2(\add_ln82_27_reg_1165_reg[31] [10]),
        .I3(\add_ln82_27_reg_1165[27]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair297" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[27]_i_8 
       (.I0(dout__3_0[25]),
        .I1(dout__3[9]),
        .I2(\add_ln82_27_reg_1165_reg[31] [9]),
        .I3(\add_ln82_27_reg_1165[27]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair296" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[27]_i_9 
       (.I0(dout__3_0[24]),
        .I1(dout__3[8]),
        .I2(\add_ln82_27_reg_1165_reg[31] [8]),
        .I3(\add_ln82_27_reg_1165[27]_i_5_n_4 ),
        .O(\add_ln82_27_reg_1165[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair301" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[31]_i_2 
       (.I0(dout__3_0[29]),
        .I1(dout__3[13]),
        .I2(\add_ln82_27_reg_1165_reg[31] [13]),
        .O(\add_ln82_27_reg_1165[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair300" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[31]_i_3 
       (.I0(dout__3_0[28]),
        .I1(dout__3[12]),
        .I2(\add_ln82_27_reg_1165_reg[31] [12]),
        .O(\add_ln82_27_reg_1165[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair299" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[31]_i_4 
       (.I0(dout__3_0[27]),
        .I1(dout__3[11]),
        .I2(\add_ln82_27_reg_1165_reg[31] [11]),
        .O(\add_ln82_27_reg_1165[31]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[31]_i_6 
       (.I0(\add_ln82_27_reg_1165[31]_i_2_n_4 ),
        .I1(dout__3[14]),
        .I2(O[0]),
        .I3(\add_ln82_27_reg_1165_reg[31] [14]),
        .O(\add_ln82_27_reg_1165[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair301" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[31]_i_7 
       (.I0(dout__3_0[29]),
        .I1(dout__3[13]),
        .I2(\add_ln82_27_reg_1165_reg[31] [13]),
        .I3(\add_ln82_27_reg_1165[31]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair300" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[31]_i_8 
       (.I0(dout__3_0[28]),
        .I1(dout__3[12]),
        .I2(\add_ln82_27_reg_1165_reg[31] [12]),
        .I3(\add_ln82_27_reg_1165[31]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair274" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[3]_i_2 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_27_reg_1165_reg[19] [2]),
        .O(\add_ln82_27_reg_1165[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair273" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[3]_i_3 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_27_reg_1165_reg[19] [1]),
        .O(\add_ln82_27_reg_1165[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair272" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[3]_i_4 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_27_reg_1165_reg[19] [0]),
        .O(\add_ln82_27_reg_1165[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair275" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[3]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_27_reg_1165_reg[19] [3]),
        .I3(\add_ln82_27_reg_1165[3]_i_2_n_4 ),
        .O(\add_ln82_27_reg_1165[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair274" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[3]_i_6 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_27_reg_1165_reg[19] [2]),
        .I3(\add_ln82_27_reg_1165[3]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair273" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[3]_i_7 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_27_reg_1165_reg[19] [1]),
        .I3(\add_ln82_27_reg_1165[3]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair272" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_27_reg_1165[3]_i_8 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_27_reg_1165_reg[19] [0]),
        .O(\add_ln82_27_reg_1165[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair278" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[7]_i_2 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_27_reg_1165_reg[19] [6]),
        .O(\add_ln82_27_reg_1165[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair277" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[7]_i_3 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_27_reg_1165_reg[19] [5]),
        .O(\add_ln82_27_reg_1165[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair276" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[7]_i_4 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_27_reg_1165_reg[19] [4]),
        .O(\add_ln82_27_reg_1165[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair275" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_27_reg_1165[7]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_27_reg_1165_reg[19] [3]),
        .O(\add_ln82_27_reg_1165[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair279" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[7]_i_6 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_27_reg_1165_reg[19] [7]),
        .I3(\add_ln82_27_reg_1165[7]_i_2_n_4 ),
        .O(\add_ln82_27_reg_1165[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair278" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[7]_i_7 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_27_reg_1165_reg[19] [6]),
        .I3(\add_ln82_27_reg_1165[7]_i_3_n_4 ),
        .O(\add_ln82_27_reg_1165[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair277" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[7]_i_8 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_27_reg_1165_reg[19] [5]),
        .I3(\add_ln82_27_reg_1165[7]_i_4_n_4 ),
        .O(\add_ln82_27_reg_1165[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair276" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_27_reg_1165[7]_i_9 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_27_reg_1165_reg[19] [4]),
        .I3(\add_ln82_27_reg_1165[7]_i_5_n_4 ),
        .O(\add_ln82_27_reg_1165[7]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[11]_i_1 
       (.CI(\add_ln82_27_reg_1165_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_27_reg_1165_reg[11]_i_1_n_4 ,\add_ln82_27_reg_1165_reg[11]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[11]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_27_reg_1165[11]_i_2_n_4 ,\add_ln82_27_reg_1165[11]_i_3_n_4 ,\add_ln82_27_reg_1165[11]_i_4_n_4 ,\add_ln82_27_reg_1165[11]_i_5_n_4 }),
        .O(D[11:8]),
        .S({\add_ln82_27_reg_1165[11]_i_6_n_4 ,\add_ln82_27_reg_1165[11]_i_7_n_4 ,\add_ln82_27_reg_1165[11]_i_8_n_4 ,\add_ln82_27_reg_1165[11]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[15]_i_1 
       (.CI(\add_ln82_27_reg_1165_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_27_reg_1165_reg[15]_i_1_n_4 ,\add_ln82_27_reg_1165_reg[15]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[15]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_27_reg_1165[15]_i_2_n_4 ,\add_ln82_27_reg_1165[15]_i_3_n_4 ,\add_ln82_27_reg_1165[15]_i_4_n_4 ,\add_ln82_27_reg_1165[15]_i_5_n_4 }),
        .O(D[15:12]),
        .S({\add_ln82_27_reg_1165[15]_i_6_n_4 ,\add_ln82_27_reg_1165[15]_i_7_n_4 ,\add_ln82_27_reg_1165[15]_i_8_n_4 ,\add_ln82_27_reg_1165[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[19]_i_1 
       (.CI(\add_ln82_27_reg_1165_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_27_reg_1165_reg[19]_i_1_n_4 ,\add_ln82_27_reg_1165_reg[19]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[19]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_27_reg_1165[19]_i_2_n_4 ,\add_ln82_27_reg_1165[19]_i_3_n_4 ,\add_ln82_27_reg_1165[19]_i_4_n_4 ,\add_ln82_27_reg_1165[19]_i_5_n_4 }),
        .O(D[19:16]),
        .S({\add_ln82_27_reg_1165[19]_i_6_n_4 ,\add_ln82_27_reg_1165[19]_i_7_n_4 ,\add_ln82_27_reg_1165[19]_i_8_n_4 ,\add_ln82_27_reg_1165[19]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[23]_i_1 
       (.CI(\add_ln82_27_reg_1165_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_27_reg_1165_reg[23]_i_1_n_4 ,\add_ln82_27_reg_1165_reg[23]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[23]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_27_reg_1165[23]_i_2_n_4 ,\add_ln82_27_reg_1165[23]_i_3_n_4 ,\add_ln82_27_reg_1165[23]_i_4_n_4 ,\add_ln82_27_reg_1165[23]_i_5_n_4 }),
        .O(D[23:20]),
        .S({\add_ln82_27_reg_1165[23]_i_6_n_4 ,\add_ln82_27_reg_1165[23]_i_7_n_4 ,\add_ln82_27_reg_1165[23]_i_8_n_4 ,\add_ln82_27_reg_1165[23]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[27]_i_1 
       (.CI(\add_ln82_27_reg_1165_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_27_reg_1165_reg[27]_i_1_n_4 ,\add_ln82_27_reg_1165_reg[27]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[27]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_27_reg_1165[27]_i_2_n_4 ,\add_ln82_27_reg_1165[27]_i_3_n_4 ,\add_ln82_27_reg_1165[27]_i_4_n_4 ,\add_ln82_27_reg_1165[27]_i_5_n_4 }),
        .O(D[27:24]),
        .S({\add_ln82_27_reg_1165[27]_i_6_n_4 ,\add_ln82_27_reg_1165[27]_i_7_n_4 ,\add_ln82_27_reg_1165[27]_i_8_n_4 ,\add_ln82_27_reg_1165[27]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[31]_i_1 
       (.CI(\add_ln82_27_reg_1165_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_27_reg_1165_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_27_reg_1165_reg[31]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[31]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_27_reg_1165[31]_i_2_n_4 ,\add_ln82_27_reg_1165[31]_i_3_n_4 ,\add_ln82_27_reg_1165[31]_i_4_n_4 }),
        .O(D[31:28]),
        .S({S,\add_ln82_27_reg_1165[31]_i_6_n_4 ,\add_ln82_27_reg_1165[31]_i_7_n_4 ,\add_ln82_27_reg_1165[31]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_27_reg_1165_reg[3]_i_1_n_4 ,\add_ln82_27_reg_1165_reg[3]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[3]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_27_reg_1165[3]_i_2_n_4 ,\add_ln82_27_reg_1165[3]_i_3_n_4 ,\add_ln82_27_reg_1165[3]_i_4_n_4 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln82_27_reg_1165[3]_i_5_n_4 ,\add_ln82_27_reg_1165[3]_i_6_n_4 ,\add_ln82_27_reg_1165[3]_i_7_n_4 ,\add_ln82_27_reg_1165[3]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_27_reg_1165_reg[7]_i_1 
       (.CI(\add_ln82_27_reg_1165_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_27_reg_1165_reg[7]_i_1_n_4 ,\add_ln82_27_reg_1165_reg[7]_i_1_n_5 ,\add_ln82_27_reg_1165_reg[7]_i_1_n_6 ,\add_ln82_27_reg_1165_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_27_reg_1165[7]_i_2_n_4 ,\add_ln82_27_reg_1165[7]_i_3_n_4 ,\add_ln82_27_reg_1165[7]_i_4_n_4 ,\add_ln82_27_reg_1165[7]_i_5_n_4 }),
        .O(D[7:4]),
        .S({\add_ln82_27_reg_1165[7]_i_6_n_4 ,\add_ln82_27_reg_1165[7]_i_7_n_4 ,\add_ln82_27_reg_1165[7]_i_8_n_4 ,\add_ln82_27_reg_1165[7]_i_9_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_TDATA_int_regslice[31],input_r_TDATA_int_regslice[31],input_r_TDATA_int_regslice[31],input_r_TDATA_int_regslice[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(I_RREADY5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_r_TDATA_int_regslice[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(I_RREADY5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_r_TDATA_int_regslice[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(I_RREADY5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3_0[19:16]),
        .S({dout_carry_i_1__29_n_4,dout_carry_i_2__29_n_4,dout_carry_i_3__29_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3_0[23:20]),
        .S({dout_carry__0_i_1__29_n_4,dout_carry__0_i_2__29_n_4,dout_carry__0_i_3__29_n_4,dout_carry__0_i_4__29_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__29
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__29
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__29
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__29
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__29_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3_0[27:24]),
        .S({dout_carry__1_i_1__29_n_4,dout_carry__1_i_2__29_n_4,dout_carry__1_i_3__29_n_4,dout_carry__1_i_4__29_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__29
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__29
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__29
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__29
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__29_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({O,dout__3_0[29:28]}),
        .S({dout_carry__2_i_1__29_n_4,dout_carry__2_i_2__29_n_4,dout_carry__2_i_3__29_n_4,dout_carry__2_i_4__29_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__29
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__29
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__29
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__29
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__29
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__29
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__29
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__29_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_20
   (O,
    D,
    reg_2870,
    I_RREADY21,
    ap_CS_fsm_state29,
    ap_clk,
    Q,
    dout,
    S,
    \add_ln82_12_reg_1312_reg[31] ,
    \add_ln82_12_reg_1312_reg[31]_0 ,
    P);
  output [1:0]O;
  output [31:0]D;
  input reg_2870;
  input I_RREADY21;
  input ap_CS_fsm_state29;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [0:0]S;
  input [14:0]\add_ln82_12_reg_1312_reg[31] ;
  input [30:0]\add_ln82_12_reg_1312_reg[31]_0 ;
  input [15:0]P;

  wire [31:0]D;
  wire I_RREADY21;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire \add_ln82_12_reg_1312[11]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[11]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[11]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[11]_i_5_n_4 ;
  wire \add_ln82_12_reg_1312[11]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[11]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[11]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[11]_i_9_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_5_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[15]_i_9_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_5_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[19]_i_9_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_5_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[23]_i_9_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_5_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[27]_i_9_n_4 ;
  wire \add_ln82_12_reg_1312[31]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[31]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[31]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[31]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[31]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[31]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[3]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[3]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[3]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[3]_i_5_n_4 ;
  wire \add_ln82_12_reg_1312[3]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[3]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[3]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_2_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_3_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_4_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_5_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_6_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_7_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_8_n_4 ;
  wire \add_ln82_12_reg_1312[7]_i_9_n_4 ;
  wire \add_ln82_12_reg_1312_reg[11]_i_1_n_4 ;
  wire \add_ln82_12_reg_1312_reg[11]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[11]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[11]_i_1_n_7 ;
  wire \add_ln82_12_reg_1312_reg[15]_i_1_n_4 ;
  wire \add_ln82_12_reg_1312_reg[15]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[15]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[15]_i_1_n_7 ;
  wire \add_ln82_12_reg_1312_reg[19]_i_1_n_4 ;
  wire \add_ln82_12_reg_1312_reg[19]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[19]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[19]_i_1_n_7 ;
  wire \add_ln82_12_reg_1312_reg[23]_i_1_n_4 ;
  wire \add_ln82_12_reg_1312_reg[23]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[23]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[23]_i_1_n_7 ;
  wire \add_ln82_12_reg_1312_reg[27]_i_1_n_4 ;
  wire \add_ln82_12_reg_1312_reg[27]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[27]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[27]_i_1_n_7 ;
  wire [14:0]\add_ln82_12_reg_1312_reg[31] ;
  wire [30:0]\add_ln82_12_reg_1312_reg[31]_0 ;
  wire \add_ln82_12_reg_1312_reg[31]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[31]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[31]_i_1_n_7 ;
  wire \add_ln82_12_reg_1312_reg[3]_i_1_n_4 ;
  wire \add_ln82_12_reg_1312_reg[3]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[3]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[3]_i_1_n_7 ;
  wire \add_ln82_12_reg_1312_reg[7]_i_1_n_4 ;
  wire \add_ln82_12_reg_1312_reg[7]_i_1_n_5 ;
  wire \add_ln82_12_reg_1312_reg[7]_i_1_n_6 ;
  wire \add_ln82_12_reg_1312_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state29;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [29:16]dout__3;
  wire dout_carry__0_i_1__11_n_4;
  wire dout_carry__0_i_2__11_n_4;
  wire dout_carry__0_i_3__11_n_4;
  wire dout_carry__0_i_4__11_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__11_n_4;
  wire dout_carry__1_i_2__11_n_4;
  wire dout_carry__1_i_3__11_n_4;
  wire dout_carry__1_i_4__11_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__11_n_4;
  wire dout_carry__2_i_2__11_n_4;
  wire dout_carry__2_i_3__11_n_4;
  wire dout_carry__2_i_4__11_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__11_n_4;
  wire dout_carry_i_2__11_n_4;
  wire dout_carry_i_3__11_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_12_reg_1312_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[11]_i_2 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [10]),
        .O(\add_ln82_12_reg_1312[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[11]_i_3 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [9]),
        .O(\add_ln82_12_reg_1312[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[11]_i_4 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [8]),
        .O(\add_ln82_12_reg_1312[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[11]_i_5 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [7]),
        .O(\add_ln82_12_reg_1312[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[11]_i_6 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [11]),
        .I3(\add_ln82_12_reg_1312[11]_i_2_n_4 ),
        .O(\add_ln82_12_reg_1312[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[11]_i_7 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [10]),
        .I3(\add_ln82_12_reg_1312[11]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[11]_i_8 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [9]),
        .I3(\add_ln82_12_reg_1312[11]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[11]_i_9 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [8]),
        .I3(\add_ln82_12_reg_1312[11]_i_5_n_4 ),
        .O(\add_ln82_12_reg_1312[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[15]_i_2 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [14]),
        .O(\add_ln82_12_reg_1312[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[15]_i_3 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [13]),
        .O(\add_ln82_12_reg_1312[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[15]_i_4 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [12]),
        .O(\add_ln82_12_reg_1312[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[15]_i_5 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [11]),
        .O(\add_ln82_12_reg_1312[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[15]_i_6 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [15]),
        .I3(\add_ln82_12_reg_1312[15]_i_2_n_4 ),
        .O(\add_ln82_12_reg_1312[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[15]_i_7 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [14]),
        .I3(\add_ln82_12_reg_1312[15]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[15]_i_8 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [13]),
        .I3(\add_ln82_12_reg_1312[15]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[15]_i_9 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [12]),
        .I3(\add_ln82_12_reg_1312[15]_i_5_n_4 ),
        .O(\add_ln82_12_reg_1312[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[19]_i_2 
       (.I0(dout__3[18]),
        .I1(\add_ln82_12_reg_1312_reg[31] [2]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [18]),
        .O(\add_ln82_12_reg_1312[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[19]_i_3 
       (.I0(dout__3[17]),
        .I1(\add_ln82_12_reg_1312_reg[31] [1]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [17]),
        .O(\add_ln82_12_reg_1312[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[19]_i_4 
       (.I0(dout__3[16]),
        .I1(\add_ln82_12_reg_1312_reg[31] [0]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [16]),
        .O(\add_ln82_12_reg_1312[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[19]_i_5 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [15]),
        .O(\add_ln82_12_reg_1312[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[19]_i_6 
       (.I0(dout__3[19]),
        .I1(\add_ln82_12_reg_1312_reg[31] [3]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [19]),
        .I3(\add_ln82_12_reg_1312[19]_i_2_n_4 ),
        .O(\add_ln82_12_reg_1312[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[19]_i_7 
       (.I0(dout__3[18]),
        .I1(\add_ln82_12_reg_1312_reg[31] [2]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [18]),
        .I3(\add_ln82_12_reg_1312[19]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[19]_i_8 
       (.I0(dout__3[17]),
        .I1(\add_ln82_12_reg_1312_reg[31] [1]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [17]),
        .I3(\add_ln82_12_reg_1312[19]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[19]_i_9 
       (.I0(dout__3[16]),
        .I1(\add_ln82_12_reg_1312_reg[31] [0]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [16]),
        .I3(\add_ln82_12_reg_1312[19]_i_5_n_4 ),
        .O(\add_ln82_12_reg_1312[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[23]_i_2 
       (.I0(dout__3[22]),
        .I1(\add_ln82_12_reg_1312_reg[31] [6]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [22]),
        .O(\add_ln82_12_reg_1312[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[23]_i_3 
       (.I0(dout__3[21]),
        .I1(\add_ln82_12_reg_1312_reg[31] [5]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [21]),
        .O(\add_ln82_12_reg_1312[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[23]_i_4 
       (.I0(dout__3[20]),
        .I1(\add_ln82_12_reg_1312_reg[31] [4]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [20]),
        .O(\add_ln82_12_reg_1312[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[23]_i_5 
       (.I0(dout__3[19]),
        .I1(\add_ln82_12_reg_1312_reg[31] [3]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [19]),
        .O(\add_ln82_12_reg_1312[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[23]_i_6 
       (.I0(dout__3[23]),
        .I1(\add_ln82_12_reg_1312_reg[31] [7]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [23]),
        .I3(\add_ln82_12_reg_1312[23]_i_2_n_4 ),
        .O(\add_ln82_12_reg_1312[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[23]_i_7 
       (.I0(dout__3[22]),
        .I1(\add_ln82_12_reg_1312_reg[31] [6]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [22]),
        .I3(\add_ln82_12_reg_1312[23]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[23]_i_8 
       (.I0(dout__3[21]),
        .I1(\add_ln82_12_reg_1312_reg[31] [5]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [21]),
        .I3(\add_ln82_12_reg_1312[23]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[23]_i_9 
       (.I0(dout__3[20]),
        .I1(\add_ln82_12_reg_1312_reg[31] [4]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [20]),
        .I3(\add_ln82_12_reg_1312[23]_i_5_n_4 ),
        .O(\add_ln82_12_reg_1312[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[27]_i_2 
       (.I0(dout__3[26]),
        .I1(\add_ln82_12_reg_1312_reg[31] [10]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [26]),
        .O(\add_ln82_12_reg_1312[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[27]_i_3 
       (.I0(dout__3[25]),
        .I1(\add_ln82_12_reg_1312_reg[31] [9]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [25]),
        .O(\add_ln82_12_reg_1312[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[27]_i_4 
       (.I0(dout__3[24]),
        .I1(\add_ln82_12_reg_1312_reg[31] [8]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [24]),
        .O(\add_ln82_12_reg_1312[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[27]_i_5 
       (.I0(dout__3[23]),
        .I1(\add_ln82_12_reg_1312_reg[31] [7]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [23]),
        .O(\add_ln82_12_reg_1312[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[27]_i_6 
       (.I0(dout__3[27]),
        .I1(\add_ln82_12_reg_1312_reg[31] [11]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [27]),
        .I3(\add_ln82_12_reg_1312[27]_i_2_n_4 ),
        .O(\add_ln82_12_reg_1312[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[27]_i_7 
       (.I0(dout__3[26]),
        .I1(\add_ln82_12_reg_1312_reg[31] [10]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [26]),
        .I3(\add_ln82_12_reg_1312[27]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[27]_i_8 
       (.I0(dout__3[25]),
        .I1(\add_ln82_12_reg_1312_reg[31] [9]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [25]),
        .I3(\add_ln82_12_reg_1312[27]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[27]_i_9 
       (.I0(dout__3[24]),
        .I1(\add_ln82_12_reg_1312_reg[31] [8]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [24]),
        .I3(\add_ln82_12_reg_1312[27]_i_5_n_4 ),
        .O(\add_ln82_12_reg_1312[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[31]_i_2 
       (.I0(dout__3[29]),
        .I1(\add_ln82_12_reg_1312_reg[31] [13]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [29]),
        .O(\add_ln82_12_reg_1312[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[31]_i_3 
       (.I0(dout__3[28]),
        .I1(\add_ln82_12_reg_1312_reg[31] [12]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [28]),
        .O(\add_ln82_12_reg_1312[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[31]_i_4 
       (.I0(dout__3[27]),
        .I1(\add_ln82_12_reg_1312_reg[31] [11]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [27]),
        .O(\add_ln82_12_reg_1312[31]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[31]_i_6 
       (.I0(\add_ln82_12_reg_1312[31]_i_2_n_4 ),
        .I1(\add_ln82_12_reg_1312_reg[31] [14]),
        .I2(O[0]),
        .I3(\add_ln82_12_reg_1312_reg[31]_0 [30]),
        .O(\add_ln82_12_reg_1312[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[31]_i_7 
       (.I0(dout__3[29]),
        .I1(\add_ln82_12_reg_1312_reg[31] [13]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [29]),
        .I3(\add_ln82_12_reg_1312[31]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair180" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[31]_i_8 
       (.I0(dout__3[28]),
        .I1(\add_ln82_12_reg_1312_reg[31] [12]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [28]),
        .I3(\add_ln82_12_reg_1312[31]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[3]_i_2 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [2]),
        .O(\add_ln82_12_reg_1312[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[3]_i_3 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [1]),
        .O(\add_ln82_12_reg_1312[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[3]_i_4 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [0]),
        .O(\add_ln82_12_reg_1312[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[3]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [3]),
        .I3(\add_ln82_12_reg_1312[3]_i_2_n_4 ),
        .O(\add_ln82_12_reg_1312[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[3]_i_6 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [2]),
        .I3(\add_ln82_12_reg_1312[3]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[3]_i_7 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [1]),
        .I3(\add_ln82_12_reg_1312[3]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_12_reg_1312[3]_i_8 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [0]),
        .O(\add_ln82_12_reg_1312[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[7]_i_2 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [6]),
        .O(\add_ln82_12_reg_1312[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[7]_i_3 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [5]),
        .O(\add_ln82_12_reg_1312[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[7]_i_4 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [4]),
        .O(\add_ln82_12_reg_1312[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_12_reg_1312[7]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [3]),
        .O(\add_ln82_12_reg_1312[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[7]_i_6 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [7]),
        .I3(\add_ln82_12_reg_1312[7]_i_2_n_4 ),
        .O(\add_ln82_12_reg_1312[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[7]_i_7 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [6]),
        .I3(\add_ln82_12_reg_1312[7]_i_3_n_4 ),
        .O(\add_ln82_12_reg_1312[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[7]_i_8 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [5]),
        .I3(\add_ln82_12_reg_1312[7]_i_4_n_4 ),
        .O(\add_ln82_12_reg_1312[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_12_reg_1312[7]_i_9 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_12_reg_1312_reg[31]_0 [4]),
        .I3(\add_ln82_12_reg_1312[7]_i_5_n_4 ),
        .O(\add_ln82_12_reg_1312[7]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[11]_i_1 
       (.CI(\add_ln82_12_reg_1312_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_12_reg_1312_reg[11]_i_1_n_4 ,\add_ln82_12_reg_1312_reg[11]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[11]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_12_reg_1312[11]_i_2_n_4 ,\add_ln82_12_reg_1312[11]_i_3_n_4 ,\add_ln82_12_reg_1312[11]_i_4_n_4 ,\add_ln82_12_reg_1312[11]_i_5_n_4 }),
        .O(D[11:8]),
        .S({\add_ln82_12_reg_1312[11]_i_6_n_4 ,\add_ln82_12_reg_1312[11]_i_7_n_4 ,\add_ln82_12_reg_1312[11]_i_8_n_4 ,\add_ln82_12_reg_1312[11]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[15]_i_1 
       (.CI(\add_ln82_12_reg_1312_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_12_reg_1312_reg[15]_i_1_n_4 ,\add_ln82_12_reg_1312_reg[15]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[15]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_12_reg_1312[15]_i_2_n_4 ,\add_ln82_12_reg_1312[15]_i_3_n_4 ,\add_ln82_12_reg_1312[15]_i_4_n_4 ,\add_ln82_12_reg_1312[15]_i_5_n_4 }),
        .O(D[15:12]),
        .S({\add_ln82_12_reg_1312[15]_i_6_n_4 ,\add_ln82_12_reg_1312[15]_i_7_n_4 ,\add_ln82_12_reg_1312[15]_i_8_n_4 ,\add_ln82_12_reg_1312[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[19]_i_1 
       (.CI(\add_ln82_12_reg_1312_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_12_reg_1312_reg[19]_i_1_n_4 ,\add_ln82_12_reg_1312_reg[19]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[19]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_12_reg_1312[19]_i_2_n_4 ,\add_ln82_12_reg_1312[19]_i_3_n_4 ,\add_ln82_12_reg_1312[19]_i_4_n_4 ,\add_ln82_12_reg_1312[19]_i_5_n_4 }),
        .O(D[19:16]),
        .S({\add_ln82_12_reg_1312[19]_i_6_n_4 ,\add_ln82_12_reg_1312[19]_i_7_n_4 ,\add_ln82_12_reg_1312[19]_i_8_n_4 ,\add_ln82_12_reg_1312[19]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[23]_i_1 
       (.CI(\add_ln82_12_reg_1312_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_12_reg_1312_reg[23]_i_1_n_4 ,\add_ln82_12_reg_1312_reg[23]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[23]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_12_reg_1312[23]_i_2_n_4 ,\add_ln82_12_reg_1312[23]_i_3_n_4 ,\add_ln82_12_reg_1312[23]_i_4_n_4 ,\add_ln82_12_reg_1312[23]_i_5_n_4 }),
        .O(D[23:20]),
        .S({\add_ln82_12_reg_1312[23]_i_6_n_4 ,\add_ln82_12_reg_1312[23]_i_7_n_4 ,\add_ln82_12_reg_1312[23]_i_8_n_4 ,\add_ln82_12_reg_1312[23]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[27]_i_1 
       (.CI(\add_ln82_12_reg_1312_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_12_reg_1312_reg[27]_i_1_n_4 ,\add_ln82_12_reg_1312_reg[27]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[27]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_12_reg_1312[27]_i_2_n_4 ,\add_ln82_12_reg_1312[27]_i_3_n_4 ,\add_ln82_12_reg_1312[27]_i_4_n_4 ,\add_ln82_12_reg_1312[27]_i_5_n_4 }),
        .O(D[27:24]),
        .S({\add_ln82_12_reg_1312[27]_i_6_n_4 ,\add_ln82_12_reg_1312[27]_i_7_n_4 ,\add_ln82_12_reg_1312[27]_i_8_n_4 ,\add_ln82_12_reg_1312[27]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[31]_i_1 
       (.CI(\add_ln82_12_reg_1312_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_12_reg_1312_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_12_reg_1312_reg[31]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[31]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_12_reg_1312[31]_i_2_n_4 ,\add_ln82_12_reg_1312[31]_i_3_n_4 ,\add_ln82_12_reg_1312[31]_i_4_n_4 }),
        .O(D[31:28]),
        .S({S,\add_ln82_12_reg_1312[31]_i_6_n_4 ,\add_ln82_12_reg_1312[31]_i_7_n_4 ,\add_ln82_12_reg_1312[31]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_12_reg_1312_reg[3]_i_1_n_4 ,\add_ln82_12_reg_1312_reg[3]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[3]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_12_reg_1312[3]_i_2_n_4 ,\add_ln82_12_reg_1312[3]_i_3_n_4 ,\add_ln82_12_reg_1312[3]_i_4_n_4 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln82_12_reg_1312[3]_i_5_n_4 ,\add_ln82_12_reg_1312[3]_i_6_n_4 ,\add_ln82_12_reg_1312[3]_i_7_n_4 ,\add_ln82_12_reg_1312[3]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_12_reg_1312_reg[7]_i_1 
       (.CI(\add_ln82_12_reg_1312_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_12_reg_1312_reg[7]_i_1_n_4 ,\add_ln82_12_reg_1312_reg[7]_i_1_n_5 ,\add_ln82_12_reg_1312_reg[7]_i_1_n_6 ,\add_ln82_12_reg_1312_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_12_reg_1312[7]_i_2_n_4 ,\add_ln82_12_reg_1312[7]_i_3_n_4 ,\add_ln82_12_reg_1312[7]_i_4_n_4 ,\add_ln82_12_reg_1312[7]_i_5_n_4 }),
        .O(D[7:4]),
        .S({\add_ln82_12_reg_1312[7]_i_6_n_4 ,\add_ln82_12_reg_1312[7]_i_7_n_4 ,\add_ln82_12_reg_1312[7]_i_8_n_4 ,\add_ln82_12_reg_1312[7]_i_9_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY21),
        .CEB2(ap_CS_fsm_state29),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY21),
        .CEA2(ap_CS_fsm_state29),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY21),
        .CEA2(ap_CS_fsm_state29),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__11_n_4,dout_carry_i_2__11_n_4,dout_carry_i_3__11_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__11_n_4,dout_carry__0_i_2__11_n_4,dout_carry__0_i_3__11_n_4,dout_carry__0_i_4__11_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__11
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__11
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__11
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__11
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__11_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__11_n_4,dout_carry__1_i_2__11_n_4,dout_carry__1_i_3__11_n_4,dout_carry__1_i_4__11_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__11
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__11
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__11
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__11
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__11_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({O,dout__3[29:28]}),
        .S({dout_carry__2_i_1__11_n_4,dout_carry__2_i_2__11_n_4,dout_carry__2_i_3__11_n_4,dout_carry__2_i_4__11_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__11
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__11
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__11
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__11
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__11
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__11
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__11
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__11_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_21
   (D,
    PCOUT,
    mul_ln79_9_reg_1323_reg__1,
    reg_2870,
    I_RREADY23,
    ap_CS_fsm_state31,
    ap_CS_fsm_state32,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_8_reg_1334[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln79_9_reg_1323_reg__1;
  input reg_2870;
  input I_RREADY23;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state32;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_8_reg_1334[19]_i_5 ;

  wire [16:0]D;
  wire I_RREADY23;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]\add_ln82_8_reg_1334[19]_i_5 ;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1__9_n_4;
  wire dout_carry__0_i_2__9_n_4;
  wire dout_carry__0_i_3__9_n_4;
  wire dout_carry__0_i_4__9_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__9_n_4;
  wire dout_carry__1_i_2__9_n_4;
  wire dout_carry__1_i_3__9_n_4;
  wire dout_carry__1_i_4__9_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__9_n_4;
  wire dout_carry__2_i_2__9_n_4;
  wire dout_carry__2_i_3__9_n_4;
  wire dout_carry__2_i_4__9_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__9_n_4;
  wire dout_carry_i_2__9_n_4;
  wire dout_carry_i_3__9_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_9_reg_1323_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY23),
        .CEB2(ap_CS_fsm_state31),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state32),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY23),
        .CEA2(ap_CS_fsm_state31),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln79_9_reg_1323_reg__1[3:0]),
        .S({dout_carry_i_1__9_n_4,dout_carry_i_2__9_n_4,dout_carry_i_3__9_n_4,\add_ln82_8_reg_1334[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_9_reg_1323_reg__1[7:4]),
        .S({dout_carry__0_i_1__9_n_4,dout_carry__0_i_2__9_n_4,dout_carry__0_i_3__9_n_4,dout_carry__0_i_4__9_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__9
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__9
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__9
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__9
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__9_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_9_reg_1323_reg__1[11:8]),
        .S({dout_carry__1_i_1__9_n_4,dout_carry__1_i_2__9_n_4,dout_carry__1_i_3__9_n_4,dout_carry__1_i_4__9_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__9
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__9
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__9
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__9
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__9_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln79_9_reg_1323_reg__1[15:12]),
        .S({dout_carry__2_i_1__9_n_4,dout_carry__2_i_2__9_n_4,dout_carry__2_i_3__9_n_4,dout_carry__2_i_4__9_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__9
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__9
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__9
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__9
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__9
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__9
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__9_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__9
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__9_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_22
   (D,
    reg_2870,
    I_RREADY24,
    ap_CS_fsm_state32,
    ap_clk,
    Q,
    dout,
    \add_ln82_8_reg_1334_reg[15] ,
    mul_ln79_9_reg_1323_reg__1);
  output [31:0]D;
  input reg_2870;
  input I_RREADY24;
  input ap_CS_fsm_state32;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]\add_ln82_8_reg_1334_reg[15] ;
  input [15:0]mul_ln79_9_reg_1323_reg__1;

  wire [31:0]D;
  wire I_RREADY24;
  wire [31:0]Q;
  wire \add_ln82_8_reg_1334[11]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[11]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[11]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[11]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334[15]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[15]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[15]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[15]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334[19]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[19]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[19]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[19]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334[23]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[23]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[23]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[23]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334[27]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[27]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[27]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[27]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334[31]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[31]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[31]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[31]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334[3]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[3]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[3]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[3]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334[7]_i_2_n_4 ;
  wire \add_ln82_8_reg_1334[7]_i_3_n_4 ;
  wire \add_ln82_8_reg_1334[7]_i_4_n_4 ;
  wire \add_ln82_8_reg_1334[7]_i_5_n_4 ;
  wire \add_ln82_8_reg_1334_reg[11]_i_1_n_4 ;
  wire \add_ln82_8_reg_1334_reg[11]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[11]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_8_reg_1334_reg[15] ;
  wire \add_ln82_8_reg_1334_reg[15]_i_1_n_4 ;
  wire \add_ln82_8_reg_1334_reg[15]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[15]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[15]_i_1_n_7 ;
  wire \add_ln82_8_reg_1334_reg[19]_i_1_n_4 ;
  wire \add_ln82_8_reg_1334_reg[19]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[19]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[19]_i_1_n_7 ;
  wire \add_ln82_8_reg_1334_reg[23]_i_1_n_4 ;
  wire \add_ln82_8_reg_1334_reg[23]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[23]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[23]_i_1_n_7 ;
  wire \add_ln82_8_reg_1334_reg[27]_i_1_n_4 ;
  wire \add_ln82_8_reg_1334_reg[27]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[27]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[27]_i_1_n_7 ;
  wire \add_ln82_8_reg_1334_reg[31]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[31]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[31]_i_1_n_7 ;
  wire \add_ln82_8_reg_1334_reg[3]_i_1_n_4 ;
  wire \add_ln82_8_reg_1334_reg[3]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[3]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[3]_i_1_n_7 ;
  wire \add_ln82_8_reg_1334_reg[7]_i_1_n_4 ;
  wire \add_ln82_8_reg_1334_reg[7]_i_1_n_5 ;
  wire \add_ln82_8_reg_1334_reg[7]_i_1_n_6 ;
  wire \add_ln82_8_reg_1334_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state32;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__10_n_4;
  wire dout_carry__0_i_2__10_n_4;
  wire dout_carry__0_i_3__10_n_4;
  wire dout_carry__0_i_4__10_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__10_n_4;
  wire dout_carry__1_i_2__10_n_4;
  wire dout_carry__1_i_3__10_n_4;
  wire dout_carry__1_i_4__10_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__10_n_4;
  wire dout_carry__2_i_2__10_n_4;
  wire dout_carry__2_i_3__10_n_4;
  wire dout_carry__2_i_4__10_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__10_n_4;
  wire dout_carry_i_2__10_n_4;
  wire dout_carry_i_3__10_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_9_reg_1323_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_8_reg_1334_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_8_reg_1334_reg[15] [11]),
        .O(\add_ln82_8_reg_1334[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_8_reg_1334_reg[15] [10]),
        .O(\add_ln82_8_reg_1334[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_8_reg_1334_reg[15] [9]),
        .O(\add_ln82_8_reg_1334[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_8_reg_1334_reg[15] [8]),
        .O(\add_ln82_8_reg_1334[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_8_reg_1334_reg[15] [15]),
        .O(\add_ln82_8_reg_1334[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_8_reg_1334_reg[15] [14]),
        .O(\add_ln82_8_reg_1334[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_8_reg_1334_reg[15] [13]),
        .O(\add_ln82_8_reg_1334[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_8_reg_1334_reg[15] [12]),
        .O(\add_ln82_8_reg_1334[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln79_9_reg_1323_reg__1[3]),
        .O(\add_ln82_8_reg_1334[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln79_9_reg_1323_reg__1[2]),
        .O(\add_ln82_8_reg_1334[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln79_9_reg_1323_reg__1[1]),
        .O(\add_ln82_8_reg_1334[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln79_9_reg_1323_reg__1[0]),
        .O(\add_ln82_8_reg_1334[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln79_9_reg_1323_reg__1[7]),
        .O(\add_ln82_8_reg_1334[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln79_9_reg_1323_reg__1[6]),
        .O(\add_ln82_8_reg_1334[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln79_9_reg_1323_reg__1[5]),
        .O(\add_ln82_8_reg_1334[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln79_9_reg_1323_reg__1[4]),
        .O(\add_ln82_8_reg_1334[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln79_9_reg_1323_reg__1[11]),
        .O(\add_ln82_8_reg_1334[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln79_9_reg_1323_reg__1[10]),
        .O(\add_ln82_8_reg_1334[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln79_9_reg_1323_reg__1[9]),
        .O(\add_ln82_8_reg_1334[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln79_9_reg_1323_reg__1[8]),
        .O(\add_ln82_8_reg_1334[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln79_9_reg_1323_reg__1[15]),
        .O(\add_ln82_8_reg_1334[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln79_9_reg_1323_reg__1[14]),
        .O(\add_ln82_8_reg_1334[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln79_9_reg_1323_reg__1[13]),
        .O(\add_ln82_8_reg_1334[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln79_9_reg_1323_reg__1[12]),
        .O(\add_ln82_8_reg_1334[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_8_reg_1334_reg[15] [3]),
        .O(\add_ln82_8_reg_1334[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_8_reg_1334_reg[15] [2]),
        .O(\add_ln82_8_reg_1334[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_8_reg_1334_reg[15] [1]),
        .O(\add_ln82_8_reg_1334[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_8_reg_1334_reg[15] [0]),
        .O(\add_ln82_8_reg_1334[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_8_reg_1334_reg[15] [7]),
        .O(\add_ln82_8_reg_1334[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_8_reg_1334_reg[15] [6]),
        .O(\add_ln82_8_reg_1334[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_8_reg_1334_reg[15] [5]),
        .O(\add_ln82_8_reg_1334[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_8_reg_1334[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_8_reg_1334_reg[15] [4]),
        .O(\add_ln82_8_reg_1334[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[11]_i_1 
       (.CI(\add_ln82_8_reg_1334_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_8_reg_1334_reg[11]_i_1_n_4 ,\add_ln82_8_reg_1334_reg[11]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[11]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_8_reg_1334[11]_i_2_n_4 ,\add_ln82_8_reg_1334[11]_i_3_n_4 ,\add_ln82_8_reg_1334[11]_i_4_n_4 ,\add_ln82_8_reg_1334[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[15]_i_1 
       (.CI(\add_ln82_8_reg_1334_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_8_reg_1334_reg[15]_i_1_n_4 ,\add_ln82_8_reg_1334_reg[15]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[15]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_8_reg_1334[15]_i_2_n_4 ,\add_ln82_8_reg_1334[15]_i_3_n_4 ,\add_ln82_8_reg_1334[15]_i_4_n_4 ,\add_ln82_8_reg_1334[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[19]_i_1 
       (.CI(\add_ln82_8_reg_1334_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_8_reg_1334_reg[19]_i_1_n_4 ,\add_ln82_8_reg_1334_reg[19]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[19]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_8_reg_1334[19]_i_2_n_4 ,\add_ln82_8_reg_1334[19]_i_3_n_4 ,\add_ln82_8_reg_1334[19]_i_4_n_4 ,\add_ln82_8_reg_1334[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[23]_i_1 
       (.CI(\add_ln82_8_reg_1334_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_8_reg_1334_reg[23]_i_1_n_4 ,\add_ln82_8_reg_1334_reg[23]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[23]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_8_reg_1334[23]_i_2_n_4 ,\add_ln82_8_reg_1334[23]_i_3_n_4 ,\add_ln82_8_reg_1334[23]_i_4_n_4 ,\add_ln82_8_reg_1334[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[27]_i_1 
       (.CI(\add_ln82_8_reg_1334_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_8_reg_1334_reg[27]_i_1_n_4 ,\add_ln82_8_reg_1334_reg[27]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[27]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_8_reg_1334[27]_i_2_n_4 ,\add_ln82_8_reg_1334[27]_i_3_n_4 ,\add_ln82_8_reg_1334[27]_i_4_n_4 ,\add_ln82_8_reg_1334[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[31]_i_1 
       (.CI(\add_ln82_8_reg_1334_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_8_reg_1334_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_8_reg_1334_reg[31]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[31]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_8_reg_1334[31]_i_2_n_4 ,\add_ln82_8_reg_1334[31]_i_3_n_4 ,\add_ln82_8_reg_1334[31]_i_4_n_4 ,\add_ln82_8_reg_1334[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_8_reg_1334_reg[3]_i_1_n_4 ,\add_ln82_8_reg_1334_reg[3]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[3]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_8_reg_1334[3]_i_2_n_4 ,\add_ln82_8_reg_1334[3]_i_3_n_4 ,\add_ln82_8_reg_1334[3]_i_4_n_4 ,\add_ln82_8_reg_1334[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_8_reg_1334_reg[7]_i_1 
       (.CI(\add_ln82_8_reg_1334_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_8_reg_1334_reg[7]_i_1_n_4 ,\add_ln82_8_reg_1334_reg[7]_i_1_n_5 ,\add_ln82_8_reg_1334_reg[7]_i_1_n_6 ,\add_ln82_8_reg_1334_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_8_reg_1334[7]_i_2_n_4 ,\add_ln82_8_reg_1334[7]_i_3_n_4 ,\add_ln82_8_reg_1334[7]_i_4_n_4 ,\add_ln82_8_reg_1334[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY24),
        .CEB2(ap_CS_fsm_state32),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY24),
        .CEA2(ap_CS_fsm_state32),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY24),
        .CEA2(ap_CS_fsm_state32),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__10_n_4,dout_carry_i_2__10_n_4,dout_carry_i_3__10_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__10_n_4,dout_carry__0_i_2__10_n_4,dout_carry__0_i_3__10_n_4,dout_carry__0_i_4__10_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__10
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__10
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__10
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__10
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__10_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__10_n_4,dout_carry__1_i_2__10_n_4,dout_carry__1_i_3__10_n_4,dout_carry__1_i_4__10_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__10
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__10
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__10
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__10
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__10_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__10_n_4,dout_carry__2_i_2__10_n_4,dout_carry__2_i_3__10_n_4,dout_carry__2_i_4__10_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__10
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__10
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__10
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__10
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__10
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__10
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__10
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__10_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_23
   (D,
    PCOUT,
    mul_ln79_7_reg_1339_reg__1,
    reg_2870,
    I_RREADY25,
    ap_CS_fsm_state33,
    ap_CS_fsm_state34,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_7_reg_1350[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln79_7_reg_1339_reg__1;
  input reg_2870;
  input I_RREADY25;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state34;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_7_reg_1350[19]_i_5 ;

  wire [16:0]D;
  wire I_RREADY25;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]\add_ln82_7_reg_1350[19]_i_5 ;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1__7_n_4;
  wire dout_carry__0_i_2__7_n_4;
  wire dout_carry__0_i_3__7_n_4;
  wire dout_carry__0_i_4__7_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__7_n_4;
  wire dout_carry__1_i_2__7_n_4;
  wire dout_carry__1_i_3__7_n_4;
  wire dout_carry__1_i_4__7_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__7_n_4;
  wire dout_carry__2_i_2__7_n_4;
  wire dout_carry__2_i_3__7_n_4;
  wire dout_carry__2_i_4__7_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__7_n_4;
  wire dout_carry_i_2__7_n_4;
  wire dout_carry_i_3__7_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_7_reg_1339_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY25),
        .CEB2(ap_CS_fsm_state33),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state34),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY25),
        .CEA2(ap_CS_fsm_state33),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln79_7_reg_1339_reg__1[3:0]),
        .S({dout_carry_i_1__7_n_4,dout_carry_i_2__7_n_4,dout_carry_i_3__7_n_4,\add_ln82_7_reg_1350[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_7_reg_1339_reg__1[7:4]),
        .S({dout_carry__0_i_1__7_n_4,dout_carry__0_i_2__7_n_4,dout_carry__0_i_3__7_n_4,dout_carry__0_i_4__7_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__7
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__7
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__7
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__7
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__7_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_7_reg_1339_reg__1[11:8]),
        .S({dout_carry__1_i_1__7_n_4,dout_carry__1_i_2__7_n_4,dout_carry__1_i_3__7_n_4,dout_carry__1_i_4__7_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__7
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__7
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__7
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__7
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__7_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln79_7_reg_1339_reg__1[15:12]),
        .S({dout_carry__2_i_1__7_n_4,dout_carry__2_i_2__7_n_4,dout_carry__2_i_3__7_n_4,dout_carry__2_i_4__7_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__7
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__7
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__7
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__7
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__7
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__7
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__7
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__7_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_24
   (D,
    reg_2870,
    ap_CS_fsm_state33,
    I_RREADY27,
    ap_clk,
    Q,
    dout,
    \add_ln82_7_reg_1350_reg[15] ,
    mul_ln79_7_reg_1339_reg__1);
  output [31:0]D;
  input reg_2870;
  input ap_CS_fsm_state33;
  input I_RREADY27;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]\add_ln82_7_reg_1350_reg[15] ;
  input [15:0]mul_ln79_7_reg_1339_reg__1;

  wire [31:0]D;
  wire I_RREADY27;
  wire [31:0]Q;
  wire \add_ln82_7_reg_1350[11]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[11]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[11]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[11]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350[15]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[15]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[15]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[15]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350[19]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[19]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[19]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[19]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350[23]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[23]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[23]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[23]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350[27]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[27]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[27]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[27]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350[31]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[31]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[31]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[31]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350[3]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[3]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[3]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[3]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350[7]_i_2_n_4 ;
  wire \add_ln82_7_reg_1350[7]_i_3_n_4 ;
  wire \add_ln82_7_reg_1350[7]_i_4_n_4 ;
  wire \add_ln82_7_reg_1350[7]_i_5_n_4 ;
  wire \add_ln82_7_reg_1350_reg[11]_i_1_n_4 ;
  wire \add_ln82_7_reg_1350_reg[11]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[11]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_7_reg_1350_reg[15] ;
  wire \add_ln82_7_reg_1350_reg[15]_i_1_n_4 ;
  wire \add_ln82_7_reg_1350_reg[15]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[15]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[15]_i_1_n_7 ;
  wire \add_ln82_7_reg_1350_reg[19]_i_1_n_4 ;
  wire \add_ln82_7_reg_1350_reg[19]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[19]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[19]_i_1_n_7 ;
  wire \add_ln82_7_reg_1350_reg[23]_i_1_n_4 ;
  wire \add_ln82_7_reg_1350_reg[23]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[23]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[23]_i_1_n_7 ;
  wire \add_ln82_7_reg_1350_reg[27]_i_1_n_4 ;
  wire \add_ln82_7_reg_1350_reg[27]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[27]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[27]_i_1_n_7 ;
  wire \add_ln82_7_reg_1350_reg[31]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[31]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[31]_i_1_n_7 ;
  wire \add_ln82_7_reg_1350_reg[3]_i_1_n_4 ;
  wire \add_ln82_7_reg_1350_reg[3]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[3]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[3]_i_1_n_7 ;
  wire \add_ln82_7_reg_1350_reg[7]_i_1_n_4 ;
  wire \add_ln82_7_reg_1350_reg[7]_i_1_n_5 ;
  wire \add_ln82_7_reg_1350_reg[7]_i_1_n_6 ;
  wire \add_ln82_7_reg_1350_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state33;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__8_n_4;
  wire dout_carry__0_i_2__8_n_4;
  wire dout_carry__0_i_3__8_n_4;
  wire dout_carry__0_i_4__8_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__8_n_4;
  wire dout_carry__1_i_2__8_n_4;
  wire dout_carry__1_i_3__8_n_4;
  wire dout_carry__1_i_4__8_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__8_n_4;
  wire dout_carry__2_i_2__8_n_4;
  wire dout_carry__2_i_3__8_n_4;
  wire dout_carry__2_i_4__8_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__8_n_4;
  wire dout_carry_i_2__8_n_4;
  wire dout_carry_i_3__8_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_7_reg_1339_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_7_reg_1350_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_7_reg_1350_reg[15] [11]),
        .O(\add_ln82_7_reg_1350[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_7_reg_1350_reg[15] [10]),
        .O(\add_ln82_7_reg_1350[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_7_reg_1350_reg[15] [9]),
        .O(\add_ln82_7_reg_1350[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_7_reg_1350_reg[15] [8]),
        .O(\add_ln82_7_reg_1350[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_7_reg_1350_reg[15] [15]),
        .O(\add_ln82_7_reg_1350[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_7_reg_1350_reg[15] [14]),
        .O(\add_ln82_7_reg_1350[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_7_reg_1350_reg[15] [13]),
        .O(\add_ln82_7_reg_1350[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_7_reg_1350_reg[15] [12]),
        .O(\add_ln82_7_reg_1350[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln79_7_reg_1339_reg__1[3]),
        .O(\add_ln82_7_reg_1350[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln79_7_reg_1339_reg__1[2]),
        .O(\add_ln82_7_reg_1350[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln79_7_reg_1339_reg__1[1]),
        .O(\add_ln82_7_reg_1350[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln79_7_reg_1339_reg__1[0]),
        .O(\add_ln82_7_reg_1350[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln79_7_reg_1339_reg__1[7]),
        .O(\add_ln82_7_reg_1350[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln79_7_reg_1339_reg__1[6]),
        .O(\add_ln82_7_reg_1350[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln79_7_reg_1339_reg__1[5]),
        .O(\add_ln82_7_reg_1350[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln79_7_reg_1339_reg__1[4]),
        .O(\add_ln82_7_reg_1350[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln79_7_reg_1339_reg__1[11]),
        .O(\add_ln82_7_reg_1350[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln79_7_reg_1339_reg__1[10]),
        .O(\add_ln82_7_reg_1350[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln79_7_reg_1339_reg__1[9]),
        .O(\add_ln82_7_reg_1350[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln79_7_reg_1339_reg__1[8]),
        .O(\add_ln82_7_reg_1350[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln79_7_reg_1339_reg__1[15]),
        .O(\add_ln82_7_reg_1350[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln79_7_reg_1339_reg__1[14]),
        .O(\add_ln82_7_reg_1350[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln79_7_reg_1339_reg__1[13]),
        .O(\add_ln82_7_reg_1350[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln79_7_reg_1339_reg__1[12]),
        .O(\add_ln82_7_reg_1350[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_7_reg_1350_reg[15] [3]),
        .O(\add_ln82_7_reg_1350[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_7_reg_1350_reg[15] [2]),
        .O(\add_ln82_7_reg_1350[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_7_reg_1350_reg[15] [1]),
        .O(\add_ln82_7_reg_1350[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_7_reg_1350_reg[15] [0]),
        .O(\add_ln82_7_reg_1350[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_7_reg_1350_reg[15] [7]),
        .O(\add_ln82_7_reg_1350[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_7_reg_1350_reg[15] [6]),
        .O(\add_ln82_7_reg_1350[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_7_reg_1350_reg[15] [5]),
        .O(\add_ln82_7_reg_1350[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_7_reg_1350[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_7_reg_1350_reg[15] [4]),
        .O(\add_ln82_7_reg_1350[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[11]_i_1 
       (.CI(\add_ln82_7_reg_1350_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_7_reg_1350_reg[11]_i_1_n_4 ,\add_ln82_7_reg_1350_reg[11]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[11]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_7_reg_1350[11]_i_2_n_4 ,\add_ln82_7_reg_1350[11]_i_3_n_4 ,\add_ln82_7_reg_1350[11]_i_4_n_4 ,\add_ln82_7_reg_1350[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[15]_i_1 
       (.CI(\add_ln82_7_reg_1350_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_7_reg_1350_reg[15]_i_1_n_4 ,\add_ln82_7_reg_1350_reg[15]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[15]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_7_reg_1350[15]_i_2_n_4 ,\add_ln82_7_reg_1350[15]_i_3_n_4 ,\add_ln82_7_reg_1350[15]_i_4_n_4 ,\add_ln82_7_reg_1350[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[19]_i_1 
       (.CI(\add_ln82_7_reg_1350_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_7_reg_1350_reg[19]_i_1_n_4 ,\add_ln82_7_reg_1350_reg[19]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[19]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_7_reg_1350[19]_i_2_n_4 ,\add_ln82_7_reg_1350[19]_i_3_n_4 ,\add_ln82_7_reg_1350[19]_i_4_n_4 ,\add_ln82_7_reg_1350[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[23]_i_1 
       (.CI(\add_ln82_7_reg_1350_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_7_reg_1350_reg[23]_i_1_n_4 ,\add_ln82_7_reg_1350_reg[23]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[23]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_7_reg_1350[23]_i_2_n_4 ,\add_ln82_7_reg_1350[23]_i_3_n_4 ,\add_ln82_7_reg_1350[23]_i_4_n_4 ,\add_ln82_7_reg_1350[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[27]_i_1 
       (.CI(\add_ln82_7_reg_1350_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_7_reg_1350_reg[27]_i_1_n_4 ,\add_ln82_7_reg_1350_reg[27]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[27]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_7_reg_1350[27]_i_2_n_4 ,\add_ln82_7_reg_1350[27]_i_3_n_4 ,\add_ln82_7_reg_1350[27]_i_4_n_4 ,\add_ln82_7_reg_1350[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[31]_i_1 
       (.CI(\add_ln82_7_reg_1350_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_7_reg_1350_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_7_reg_1350_reg[31]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[31]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_7_reg_1350[31]_i_2_n_4 ,\add_ln82_7_reg_1350[31]_i_3_n_4 ,\add_ln82_7_reg_1350[31]_i_4_n_4 ,\add_ln82_7_reg_1350[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_7_reg_1350_reg[3]_i_1_n_4 ,\add_ln82_7_reg_1350_reg[3]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[3]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_7_reg_1350[3]_i_2_n_4 ,\add_ln82_7_reg_1350[3]_i_3_n_4 ,\add_ln82_7_reg_1350[3]_i_4_n_4 ,\add_ln82_7_reg_1350[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_7_reg_1350_reg[7]_i_1 
       (.CI(\add_ln82_7_reg_1350_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_7_reg_1350_reg[7]_i_1_n_4 ,\add_ln82_7_reg_1350_reg[7]_i_1_n_5 ,\add_ln82_7_reg_1350_reg[7]_i_1_n_6 ,\add_ln82_7_reg_1350_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_7_reg_1350[7]_i_2_n_4 ,\add_ln82_7_reg_1350[7]_i_3_n_4 ,\add_ln82_7_reg_1350[7]_i_4_n_4 ,\add_ln82_7_reg_1350[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state33),
        .CEB2(I_RREADY27),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state33),
        .CEA2(I_RREADY27),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state33),
        .CEA2(I_RREADY27),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__8_n_4,dout_carry_i_2__8_n_4,dout_carry_i_3__8_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__8_n_4,dout_carry__0_i_2__8_n_4,dout_carry__0_i_3__8_n_4,dout_carry__0_i_4__8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__8
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__8
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__8
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__8
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__8_n_4,dout_carry__1_i_2__8_n_4,dout_carry__1_i_3__8_n_4,dout_carry__1_i_4__8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__8
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__8
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__8
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__8
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__8_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__8_n_4,dout_carry__2_i_2__8_n_4,dout_carry__2_i_3__8_n_4,dout_carry__2_i_4__8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__8
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__8
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__8
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__8
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__8
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__8
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__8
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__8_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_25
   (D,
    PCOUT,
    mul_ln79_5_reg_1361_reg__1,
    reg_2870,
    I_RREADY27,
    ap_CS_fsm_state35,
    ap_CS_fsm_state36,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_4_reg_1377[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln79_5_reg_1361_reg__1;
  input reg_2870;
  input I_RREADY27;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state36;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_4_reg_1377[19]_i_5 ;

  wire [16:0]D;
  wire I_RREADY27;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]\add_ln82_4_reg_1377[19]_i_5 ;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1__5_n_4;
  wire dout_carry__0_i_2__5_n_4;
  wire dout_carry__0_i_3__5_n_4;
  wire dout_carry__0_i_4__5_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__5_n_4;
  wire dout_carry__1_i_2__5_n_4;
  wire dout_carry__1_i_3__5_n_4;
  wire dout_carry__1_i_4__5_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__5_n_4;
  wire dout_carry__2_i_2__5_n_4;
  wire dout_carry__2_i_3__5_n_4;
  wire dout_carry__2_i_4__5_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__5_n_4;
  wire dout_carry_i_2__5_n_4;
  wire dout_carry_i_3__5_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_5_reg_1361_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY27),
        .CEB2(ap_CS_fsm_state35),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state36),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY27),
        .CEA2(ap_CS_fsm_state35),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln79_5_reg_1361_reg__1[3:0]),
        .S({dout_carry_i_1__5_n_4,dout_carry_i_2__5_n_4,dout_carry_i_3__5_n_4,\add_ln82_4_reg_1377[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_5_reg_1361_reg__1[7:4]),
        .S({dout_carry__0_i_1__5_n_4,dout_carry__0_i_2__5_n_4,dout_carry__0_i_3__5_n_4,dout_carry__0_i_4__5_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__5
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__5
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__5
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__5
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__5_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_5_reg_1361_reg__1[11:8]),
        .S({dout_carry__1_i_1__5_n_4,dout_carry__1_i_2__5_n_4,dout_carry__1_i_3__5_n_4,dout_carry__1_i_4__5_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__5
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__5
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__5
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__5
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__5_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln79_5_reg_1361_reg__1[15:12]),
        .S({dout_carry__2_i_1__5_n_4,dout_carry__2_i_2__5_n_4,dout_carry__2_i_3__5_n_4,dout_carry__2_i_4__5_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__5
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__5
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__5
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__5
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__5
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__5
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__5
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__5_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_26
   (D,
    reg_2870,
    I_RREADY28,
    ap_CS_fsm_state36,
    ap_clk,
    Q,
    dout,
    \add_ln82_4_reg_1377_reg[15] ,
    mul_ln79_5_reg_1361_reg__1);
  output [31:0]D;
  input reg_2870;
  input I_RREADY28;
  input ap_CS_fsm_state36;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]\add_ln82_4_reg_1377_reg[15] ;
  input [15:0]mul_ln79_5_reg_1361_reg__1;

  wire [31:0]D;
  wire I_RREADY28;
  wire [31:0]Q;
  wire \add_ln82_4_reg_1377[11]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[11]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[11]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[11]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377[15]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[15]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[15]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[15]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377[19]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[19]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[19]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[19]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377[23]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[23]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[23]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[23]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377[27]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[27]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[27]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[27]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377[31]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[31]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[31]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[31]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377[3]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[3]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[3]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[3]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377[7]_i_2_n_4 ;
  wire \add_ln82_4_reg_1377[7]_i_3_n_4 ;
  wire \add_ln82_4_reg_1377[7]_i_4_n_4 ;
  wire \add_ln82_4_reg_1377[7]_i_5_n_4 ;
  wire \add_ln82_4_reg_1377_reg[11]_i_1_n_4 ;
  wire \add_ln82_4_reg_1377_reg[11]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[11]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_4_reg_1377_reg[15] ;
  wire \add_ln82_4_reg_1377_reg[15]_i_1_n_4 ;
  wire \add_ln82_4_reg_1377_reg[15]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[15]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[15]_i_1_n_7 ;
  wire \add_ln82_4_reg_1377_reg[19]_i_1_n_4 ;
  wire \add_ln82_4_reg_1377_reg[19]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[19]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[19]_i_1_n_7 ;
  wire \add_ln82_4_reg_1377_reg[23]_i_1_n_4 ;
  wire \add_ln82_4_reg_1377_reg[23]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[23]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[23]_i_1_n_7 ;
  wire \add_ln82_4_reg_1377_reg[27]_i_1_n_4 ;
  wire \add_ln82_4_reg_1377_reg[27]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[27]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[27]_i_1_n_7 ;
  wire \add_ln82_4_reg_1377_reg[31]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[31]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[31]_i_1_n_7 ;
  wire \add_ln82_4_reg_1377_reg[3]_i_1_n_4 ;
  wire \add_ln82_4_reg_1377_reg[3]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[3]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[3]_i_1_n_7 ;
  wire \add_ln82_4_reg_1377_reg[7]_i_1_n_4 ;
  wire \add_ln82_4_reg_1377_reg[7]_i_1_n_5 ;
  wire \add_ln82_4_reg_1377_reg[7]_i_1_n_6 ;
  wire \add_ln82_4_reg_1377_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state36;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__6_n_4;
  wire dout_carry__0_i_2__6_n_4;
  wire dout_carry__0_i_3__6_n_4;
  wire dout_carry__0_i_4__6_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__6_n_4;
  wire dout_carry__1_i_2__6_n_4;
  wire dout_carry__1_i_3__6_n_4;
  wire dout_carry__1_i_4__6_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__6_n_4;
  wire dout_carry__2_i_2__6_n_4;
  wire dout_carry__2_i_3__6_n_4;
  wire dout_carry__2_i_4__6_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__6_n_4;
  wire dout_carry_i_2__6_n_4;
  wire dout_carry_i_3__6_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_5_reg_1361_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_4_reg_1377_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_4_reg_1377_reg[15] [11]),
        .O(\add_ln82_4_reg_1377[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_4_reg_1377_reg[15] [10]),
        .O(\add_ln82_4_reg_1377[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_4_reg_1377_reg[15] [9]),
        .O(\add_ln82_4_reg_1377[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_4_reg_1377_reg[15] [8]),
        .O(\add_ln82_4_reg_1377[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_4_reg_1377_reg[15] [15]),
        .O(\add_ln82_4_reg_1377[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_4_reg_1377_reg[15] [14]),
        .O(\add_ln82_4_reg_1377[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_4_reg_1377_reg[15] [13]),
        .O(\add_ln82_4_reg_1377[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_4_reg_1377_reg[15] [12]),
        .O(\add_ln82_4_reg_1377[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln79_5_reg_1361_reg__1[3]),
        .O(\add_ln82_4_reg_1377[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln79_5_reg_1361_reg__1[2]),
        .O(\add_ln82_4_reg_1377[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln79_5_reg_1361_reg__1[1]),
        .O(\add_ln82_4_reg_1377[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln79_5_reg_1361_reg__1[0]),
        .O(\add_ln82_4_reg_1377[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln79_5_reg_1361_reg__1[7]),
        .O(\add_ln82_4_reg_1377[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln79_5_reg_1361_reg__1[6]),
        .O(\add_ln82_4_reg_1377[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln79_5_reg_1361_reg__1[5]),
        .O(\add_ln82_4_reg_1377[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln79_5_reg_1361_reg__1[4]),
        .O(\add_ln82_4_reg_1377[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln79_5_reg_1361_reg__1[11]),
        .O(\add_ln82_4_reg_1377[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln79_5_reg_1361_reg__1[10]),
        .O(\add_ln82_4_reg_1377[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln79_5_reg_1361_reg__1[9]),
        .O(\add_ln82_4_reg_1377[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln79_5_reg_1361_reg__1[8]),
        .O(\add_ln82_4_reg_1377[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln79_5_reg_1361_reg__1[15]),
        .O(\add_ln82_4_reg_1377[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln79_5_reg_1361_reg__1[14]),
        .O(\add_ln82_4_reg_1377[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln79_5_reg_1361_reg__1[13]),
        .O(\add_ln82_4_reg_1377[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln79_5_reg_1361_reg__1[12]),
        .O(\add_ln82_4_reg_1377[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_4_reg_1377_reg[15] [3]),
        .O(\add_ln82_4_reg_1377[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_4_reg_1377_reg[15] [2]),
        .O(\add_ln82_4_reg_1377[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_4_reg_1377_reg[15] [1]),
        .O(\add_ln82_4_reg_1377[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_4_reg_1377_reg[15] [0]),
        .O(\add_ln82_4_reg_1377[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_4_reg_1377_reg[15] [7]),
        .O(\add_ln82_4_reg_1377[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_4_reg_1377_reg[15] [6]),
        .O(\add_ln82_4_reg_1377[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_4_reg_1377_reg[15] [5]),
        .O(\add_ln82_4_reg_1377[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_4_reg_1377[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_4_reg_1377_reg[15] [4]),
        .O(\add_ln82_4_reg_1377[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[11]_i_1 
       (.CI(\add_ln82_4_reg_1377_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_4_reg_1377_reg[11]_i_1_n_4 ,\add_ln82_4_reg_1377_reg[11]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[11]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_4_reg_1377[11]_i_2_n_4 ,\add_ln82_4_reg_1377[11]_i_3_n_4 ,\add_ln82_4_reg_1377[11]_i_4_n_4 ,\add_ln82_4_reg_1377[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[15]_i_1 
       (.CI(\add_ln82_4_reg_1377_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_4_reg_1377_reg[15]_i_1_n_4 ,\add_ln82_4_reg_1377_reg[15]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[15]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_4_reg_1377[15]_i_2_n_4 ,\add_ln82_4_reg_1377[15]_i_3_n_4 ,\add_ln82_4_reg_1377[15]_i_4_n_4 ,\add_ln82_4_reg_1377[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[19]_i_1 
       (.CI(\add_ln82_4_reg_1377_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_4_reg_1377_reg[19]_i_1_n_4 ,\add_ln82_4_reg_1377_reg[19]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[19]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_4_reg_1377[19]_i_2_n_4 ,\add_ln82_4_reg_1377[19]_i_3_n_4 ,\add_ln82_4_reg_1377[19]_i_4_n_4 ,\add_ln82_4_reg_1377[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[23]_i_1 
       (.CI(\add_ln82_4_reg_1377_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_4_reg_1377_reg[23]_i_1_n_4 ,\add_ln82_4_reg_1377_reg[23]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[23]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_4_reg_1377[23]_i_2_n_4 ,\add_ln82_4_reg_1377[23]_i_3_n_4 ,\add_ln82_4_reg_1377[23]_i_4_n_4 ,\add_ln82_4_reg_1377[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[27]_i_1 
       (.CI(\add_ln82_4_reg_1377_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_4_reg_1377_reg[27]_i_1_n_4 ,\add_ln82_4_reg_1377_reg[27]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[27]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_4_reg_1377[27]_i_2_n_4 ,\add_ln82_4_reg_1377[27]_i_3_n_4 ,\add_ln82_4_reg_1377[27]_i_4_n_4 ,\add_ln82_4_reg_1377[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[31]_i_1 
       (.CI(\add_ln82_4_reg_1377_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_4_reg_1377_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_4_reg_1377_reg[31]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[31]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_4_reg_1377[31]_i_2_n_4 ,\add_ln82_4_reg_1377[31]_i_3_n_4 ,\add_ln82_4_reg_1377[31]_i_4_n_4 ,\add_ln82_4_reg_1377[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_4_reg_1377_reg[3]_i_1_n_4 ,\add_ln82_4_reg_1377_reg[3]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[3]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_4_reg_1377[3]_i_2_n_4 ,\add_ln82_4_reg_1377[3]_i_3_n_4 ,\add_ln82_4_reg_1377[3]_i_4_n_4 ,\add_ln82_4_reg_1377[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_4_reg_1377_reg[7]_i_1 
       (.CI(\add_ln82_4_reg_1377_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_4_reg_1377_reg[7]_i_1_n_4 ,\add_ln82_4_reg_1377_reg[7]_i_1_n_5 ,\add_ln82_4_reg_1377_reg[7]_i_1_n_6 ,\add_ln82_4_reg_1377_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_4_reg_1377[7]_i_2_n_4 ,\add_ln82_4_reg_1377[7]_i_3_n_4 ,\add_ln82_4_reg_1377[7]_i_4_n_4 ,\add_ln82_4_reg_1377[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY28),
        .CEB2(ap_CS_fsm_state36),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY28),
        .CEA2(ap_CS_fsm_state36),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY28),
        .CEA2(ap_CS_fsm_state36),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__6_n_4,dout_carry_i_2__6_n_4,dout_carry_i_3__6_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__6_n_4,dout_carry__0_i_2__6_n_4,dout_carry__0_i_3__6_n_4,dout_carry__0_i_4__6_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__6
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__6
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__6
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__6
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__6_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__6_n_4,dout_carry__1_i_2__6_n_4,dout_carry__1_i_3__6_n_4,dout_carry__1_i_4__6_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__6
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__6
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__6
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__6
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__6_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__6_n_4,dout_carry__2_i_2__6_n_4,dout_carry__2_i_3__6_n_4,dout_carry__2_i_4__6_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__6
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__6
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__6
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__6
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__6
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__6
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__6
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__6_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_27
   (P,
    dout__1_0,
    S,
    reg_2910,
    ap_CS_fsm_state37,
    I_RREADY31,
    ap_clk,
    Q,
    dout,
    \add_ln82_5_reg_1388_reg[31] ,
    O);
  output [15:0]P;
  output [14:0]dout__1_0;
  output [0:0]S;
  input reg_2910;
  input ap_CS_fsm_state37;
  input I_RREADY31;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [1:0]\add_ln82_5_reg_1388_reg[31] ;
  input [1:0]O;

  wire I_RREADY31;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln82_5_reg_1388_reg[31] ;
  wire ap_CS_fsm_state37;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire [14:0]dout__1_0;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:31]dout__3;
  wire dout_carry__0_i_1__4_n_4;
  wire dout_carry__0_i_2__4_n_4;
  wire dout_carry__0_i_3__4_n_4;
  wire dout_carry__0_i_4__4_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__4_n_4;
  wire dout_carry__1_i_2__4_n_4;
  wire dout_carry__1_i_3__4_n_4;
  wire dout_carry__1_i_4__4_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__4_n_4;
  wire dout_carry__2_i_2__4_n_4;
  wire dout_carry__2_i_3__4_n_4;
  wire dout_carry__2_i_4__4_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__4_n_4;
  wire dout_carry_i_2__4_n_4;
  wire dout_carry_i_3__4_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2910;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_5_reg_1388[31]_i_5 
       (.I0(\add_ln82_5_reg_1388_reg[31] [0]),
        .I1(dout__1_0[14]),
        .I2(O[0]),
        .I3(dout__3),
        .I4(O[1]),
        .I5(\add_ln82_5_reg_1388_reg[31] [1]),
        .O(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2910),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state37),
        .CEB2(I_RREADY31),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state37),
        .CEA2(I_RREADY31),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state37),
        .CEA2(I_RREADY31),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__1_0[3:0]),
        .S({dout_carry_i_1__4_n_4,dout_carry_i_2__4_n_4,dout_carry_i_3__4_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__1_0[7:4]),
        .S({dout_carry__0_i_1__4_n_4,dout_carry__0_i_2__4_n_4,dout_carry__0_i_3__4_n_4,dout_carry__0_i_4__4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__4
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__4
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__4
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__4
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__1_0[11:8]),
        .S({dout_carry__1_i_1__4_n_4,dout_carry__1_i_2__4_n_4,dout_carry__1_i_3__4_n_4,dout_carry__1_i_4__4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__4
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__4
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__4
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__4
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({dout__3,dout__1_0[14:12]}),
        .S({dout_carry__2_i_1__4_n_4,dout_carry__2_i_2__4_n_4,dout_carry__2_i_3__4_n_4,dout_carry__2_i_4__4_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__4
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__4
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__4
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__4
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__4
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__4
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__4
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__4_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_28
   (O,
    D,
    reg_2870,
    I_RREADY29,
    ap_CS_fsm_state37,
    ap_clk,
    Q,
    dout,
    S,
    \add_ln82_5_reg_1388_reg[31] ,
    \add_ln82_5_reg_1388_reg[31]_0 ,
    P);
  output [1:0]O;
  output [31:0]D;
  input reg_2870;
  input I_RREADY29;
  input ap_CS_fsm_state37;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [0:0]S;
  input [14:0]\add_ln82_5_reg_1388_reg[31] ;
  input [30:0]\add_ln82_5_reg_1388_reg[31]_0 ;
  input [15:0]P;

  wire [31:0]D;
  wire I_RREADY29;
  wire [1:0]O;
  wire [15:0]P;
  wire [31:0]Q;
  wire [0:0]S;
  wire \add_ln82_5_reg_1388[11]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[11]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[11]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[11]_i_5_n_4 ;
  wire \add_ln82_5_reg_1388[11]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[11]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[11]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[11]_i_9_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_5_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[15]_i_9_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_5_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[19]_i_9_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_5_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[23]_i_9_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_5_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[27]_i_9_n_4 ;
  wire \add_ln82_5_reg_1388[31]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[31]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[31]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[31]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[31]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[31]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[3]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[3]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[3]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[3]_i_5_n_4 ;
  wire \add_ln82_5_reg_1388[3]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[3]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[3]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_2_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_3_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_4_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_5_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_6_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_7_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_8_n_4 ;
  wire \add_ln82_5_reg_1388[7]_i_9_n_4 ;
  wire \add_ln82_5_reg_1388_reg[11]_i_1_n_4 ;
  wire \add_ln82_5_reg_1388_reg[11]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[11]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[11]_i_1_n_7 ;
  wire \add_ln82_5_reg_1388_reg[15]_i_1_n_4 ;
  wire \add_ln82_5_reg_1388_reg[15]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[15]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[15]_i_1_n_7 ;
  wire \add_ln82_5_reg_1388_reg[19]_i_1_n_4 ;
  wire \add_ln82_5_reg_1388_reg[19]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[19]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[19]_i_1_n_7 ;
  wire \add_ln82_5_reg_1388_reg[23]_i_1_n_4 ;
  wire \add_ln82_5_reg_1388_reg[23]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[23]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[23]_i_1_n_7 ;
  wire \add_ln82_5_reg_1388_reg[27]_i_1_n_4 ;
  wire \add_ln82_5_reg_1388_reg[27]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[27]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[27]_i_1_n_7 ;
  wire [14:0]\add_ln82_5_reg_1388_reg[31] ;
  wire [30:0]\add_ln82_5_reg_1388_reg[31]_0 ;
  wire \add_ln82_5_reg_1388_reg[31]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[31]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[31]_i_1_n_7 ;
  wire \add_ln82_5_reg_1388_reg[3]_i_1_n_4 ;
  wire \add_ln82_5_reg_1388_reg[3]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[3]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[3]_i_1_n_7 ;
  wire \add_ln82_5_reg_1388_reg[7]_i_1_n_4 ;
  wire \add_ln82_5_reg_1388_reg[7]_i_1_n_5 ;
  wire \add_ln82_5_reg_1388_reg[7]_i_1_n_6 ;
  wire \add_ln82_5_reg_1388_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state37;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [29:16]dout__3;
  wire dout_carry__0_i_1__3_n_4;
  wire dout_carry__0_i_2__3_n_4;
  wire dout_carry__0_i_3__3_n_4;
  wire dout_carry__0_i_4__3_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__3_n_4;
  wire dout_carry__1_i_2__3_n_4;
  wire dout_carry__1_i_3__3_n_4;
  wire dout_carry__1_i_4__3_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__3_n_4;
  wire dout_carry__2_i_2__3_n_4;
  wire dout_carry__2_i_3__3_n_4;
  wire dout_carry__2_i_4__3_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__3_n_4;
  wire dout_carry_i_2__3_n_4;
  wire dout_carry_i_3__3_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_5_reg_1388_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[11]_i_2 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [10]),
        .O(\add_ln82_5_reg_1388[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[11]_i_3 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [9]),
        .O(\add_ln82_5_reg_1388[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[11]_i_4 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [8]),
        .O(\add_ln82_5_reg_1388[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[11]_i_5 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [7]),
        .O(\add_ln82_5_reg_1388[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[11]_i_6 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [11]),
        .I3(\add_ln82_5_reg_1388[11]_i_2_n_4 ),
        .O(\add_ln82_5_reg_1388[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[11]_i_7 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [10]),
        .I3(\add_ln82_5_reg_1388[11]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[11]_i_8 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [9]),
        .I3(\add_ln82_5_reg_1388[11]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[11]_i_9 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [8]),
        .I3(\add_ln82_5_reg_1388[11]_i_5_n_4 ),
        .O(\add_ln82_5_reg_1388[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[15]_i_2 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [14]),
        .O(\add_ln82_5_reg_1388[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[15]_i_3 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [13]),
        .O(\add_ln82_5_reg_1388[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[15]_i_4 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [12]),
        .O(\add_ln82_5_reg_1388[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[15]_i_5 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [11]),
        .O(\add_ln82_5_reg_1388[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[15]_i_6 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [15]),
        .I3(\add_ln82_5_reg_1388[15]_i_2_n_4 ),
        .O(\add_ln82_5_reg_1388[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[15]_i_7 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [14]),
        .I3(\add_ln82_5_reg_1388[15]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[15]_i_8 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [13]),
        .I3(\add_ln82_5_reg_1388[15]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[15]_i_9 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [12]),
        .I3(\add_ln82_5_reg_1388[15]_i_5_n_4 ),
        .O(\add_ln82_5_reg_1388[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[19]_i_2 
       (.I0(dout__3[18]),
        .I1(\add_ln82_5_reg_1388_reg[31] [2]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [18]),
        .O(\add_ln82_5_reg_1388[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[19]_i_3 
       (.I0(dout__3[17]),
        .I1(\add_ln82_5_reg_1388_reg[31] [1]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [17]),
        .O(\add_ln82_5_reg_1388[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[19]_i_4 
       (.I0(dout__3[16]),
        .I1(\add_ln82_5_reg_1388_reg[31] [0]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [16]),
        .O(\add_ln82_5_reg_1388[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[19]_i_5 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [15]),
        .O(\add_ln82_5_reg_1388[19]_i_5_n_4 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[19]_i_6 
       (.I0(dout__3[19]),
        .I1(\add_ln82_5_reg_1388_reg[31] [3]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [19]),
        .I3(\add_ln82_5_reg_1388[19]_i_2_n_4 ),
        .O(\add_ln82_5_reg_1388[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[19]_i_7 
       (.I0(dout__3[18]),
        .I1(\add_ln82_5_reg_1388_reg[31] [2]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [18]),
        .I3(\add_ln82_5_reg_1388[19]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[19]_i_8 
       (.I0(dout__3[17]),
        .I1(\add_ln82_5_reg_1388_reg[31] [1]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [17]),
        .I3(\add_ln82_5_reg_1388[19]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[19]_i_9 
       (.I0(dout__3[16]),
        .I1(\add_ln82_5_reg_1388_reg[31] [0]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [16]),
        .I3(\add_ln82_5_reg_1388[19]_i_5_n_4 ),
        .O(\add_ln82_5_reg_1388[19]_i_9_n_4 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[23]_i_2 
       (.I0(dout__3[22]),
        .I1(\add_ln82_5_reg_1388_reg[31] [6]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [22]),
        .O(\add_ln82_5_reg_1388[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[23]_i_3 
       (.I0(dout__3[21]),
        .I1(\add_ln82_5_reg_1388_reg[31] [5]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [21]),
        .O(\add_ln82_5_reg_1388[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[23]_i_4 
       (.I0(dout__3[20]),
        .I1(\add_ln82_5_reg_1388_reg[31] [4]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [20]),
        .O(\add_ln82_5_reg_1388[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[23]_i_5 
       (.I0(dout__3[19]),
        .I1(\add_ln82_5_reg_1388_reg[31] [3]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [19]),
        .O(\add_ln82_5_reg_1388[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[23]_i_6 
       (.I0(dout__3[23]),
        .I1(\add_ln82_5_reg_1388_reg[31] [7]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [23]),
        .I3(\add_ln82_5_reg_1388[23]_i_2_n_4 ),
        .O(\add_ln82_5_reg_1388[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[23]_i_7 
       (.I0(dout__3[22]),
        .I1(\add_ln82_5_reg_1388_reg[31] [6]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [22]),
        .I3(\add_ln82_5_reg_1388[23]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[23]_i_8 
       (.I0(dout__3[21]),
        .I1(\add_ln82_5_reg_1388_reg[31] [5]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [21]),
        .I3(\add_ln82_5_reg_1388[23]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[23]_i_9 
       (.I0(dout__3[20]),
        .I1(\add_ln82_5_reg_1388_reg[31] [4]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [20]),
        .I3(\add_ln82_5_reg_1388[23]_i_5_n_4 ),
        .O(\add_ln82_5_reg_1388[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[27]_i_2 
       (.I0(dout__3[26]),
        .I1(\add_ln82_5_reg_1388_reg[31] [10]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [26]),
        .O(\add_ln82_5_reg_1388[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[27]_i_3 
       (.I0(dout__3[25]),
        .I1(\add_ln82_5_reg_1388_reg[31] [9]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [25]),
        .O(\add_ln82_5_reg_1388[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[27]_i_4 
       (.I0(dout__3[24]),
        .I1(\add_ln82_5_reg_1388_reg[31] [8]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [24]),
        .O(\add_ln82_5_reg_1388[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[27]_i_5 
       (.I0(dout__3[23]),
        .I1(\add_ln82_5_reg_1388_reg[31] [7]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [23]),
        .O(\add_ln82_5_reg_1388[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[27]_i_6 
       (.I0(dout__3[27]),
        .I1(\add_ln82_5_reg_1388_reg[31] [11]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [27]),
        .I3(\add_ln82_5_reg_1388[27]_i_2_n_4 ),
        .O(\add_ln82_5_reg_1388[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[27]_i_7 
       (.I0(dout__3[26]),
        .I1(\add_ln82_5_reg_1388_reg[31] [10]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [26]),
        .I3(\add_ln82_5_reg_1388[27]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[27]_i_8 
       (.I0(dout__3[25]),
        .I1(\add_ln82_5_reg_1388_reg[31] [9]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [25]),
        .I3(\add_ln82_5_reg_1388[27]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[27]_i_9 
       (.I0(dout__3[24]),
        .I1(\add_ln82_5_reg_1388_reg[31] [8]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [24]),
        .I3(\add_ln82_5_reg_1388[27]_i_5_n_4 ),
        .O(\add_ln82_5_reg_1388[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[31]_i_2 
       (.I0(dout__3[29]),
        .I1(\add_ln82_5_reg_1388_reg[31] [13]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [29]),
        .O(\add_ln82_5_reg_1388[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[31]_i_3 
       (.I0(dout__3[28]),
        .I1(\add_ln82_5_reg_1388_reg[31] [12]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [28]),
        .O(\add_ln82_5_reg_1388[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[31]_i_4 
       (.I0(dout__3[27]),
        .I1(\add_ln82_5_reg_1388_reg[31] [11]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [27]),
        .O(\add_ln82_5_reg_1388[31]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[31]_i_6 
       (.I0(\add_ln82_5_reg_1388[31]_i_2_n_4 ),
        .I1(\add_ln82_5_reg_1388_reg[31] [14]),
        .I2(O[0]),
        .I3(\add_ln82_5_reg_1388_reg[31]_0 [30]),
        .O(\add_ln82_5_reg_1388[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[31]_i_7 
       (.I0(dout__3[29]),
        .I1(\add_ln82_5_reg_1388_reg[31] [13]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [29]),
        .I3(\add_ln82_5_reg_1388[31]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[31]_i_8 
       (.I0(dout__3[28]),
        .I1(\add_ln82_5_reg_1388_reg[31] [12]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [28]),
        .I3(\add_ln82_5_reg_1388[31]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[3]_i_2 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [2]),
        .O(\add_ln82_5_reg_1388[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[3]_i_3 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [1]),
        .O(\add_ln82_5_reg_1388[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[3]_i_4 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [0]),
        .O(\add_ln82_5_reg_1388[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[3]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [3]),
        .I3(\add_ln82_5_reg_1388[3]_i_2_n_4 ),
        .O(\add_ln82_5_reg_1388[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[3]_i_6 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [2]),
        .I3(\add_ln82_5_reg_1388[3]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[3]_i_7 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [1]),
        .I3(\add_ln82_5_reg_1388[3]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_5_reg_1388[3]_i_8 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [0]),
        .O(\add_ln82_5_reg_1388[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[7]_i_2 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [6]),
        .O(\add_ln82_5_reg_1388[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[7]_i_3 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [5]),
        .O(\add_ln82_5_reg_1388[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[7]_i_4 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [4]),
        .O(\add_ln82_5_reg_1388[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_5_reg_1388[7]_i_5 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [3]),
        .O(\add_ln82_5_reg_1388[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[7]_i_6 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [7]),
        .I3(\add_ln82_5_reg_1388[7]_i_2_n_4 ),
        .O(\add_ln82_5_reg_1388[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[7]_i_7 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [6]),
        .I3(\add_ln82_5_reg_1388[7]_i_3_n_4 ),
        .O(\add_ln82_5_reg_1388[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[7]_i_8 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [5]),
        .I3(\add_ln82_5_reg_1388[7]_i_4_n_4 ),
        .O(\add_ln82_5_reg_1388[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_5_reg_1388[7]_i_9 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .I2(\add_ln82_5_reg_1388_reg[31]_0 [4]),
        .I3(\add_ln82_5_reg_1388[7]_i_5_n_4 ),
        .O(\add_ln82_5_reg_1388[7]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[11]_i_1 
       (.CI(\add_ln82_5_reg_1388_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_5_reg_1388_reg[11]_i_1_n_4 ,\add_ln82_5_reg_1388_reg[11]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[11]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_5_reg_1388[11]_i_2_n_4 ,\add_ln82_5_reg_1388[11]_i_3_n_4 ,\add_ln82_5_reg_1388[11]_i_4_n_4 ,\add_ln82_5_reg_1388[11]_i_5_n_4 }),
        .O(D[11:8]),
        .S({\add_ln82_5_reg_1388[11]_i_6_n_4 ,\add_ln82_5_reg_1388[11]_i_7_n_4 ,\add_ln82_5_reg_1388[11]_i_8_n_4 ,\add_ln82_5_reg_1388[11]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[15]_i_1 
       (.CI(\add_ln82_5_reg_1388_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_5_reg_1388_reg[15]_i_1_n_4 ,\add_ln82_5_reg_1388_reg[15]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[15]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_5_reg_1388[15]_i_2_n_4 ,\add_ln82_5_reg_1388[15]_i_3_n_4 ,\add_ln82_5_reg_1388[15]_i_4_n_4 ,\add_ln82_5_reg_1388[15]_i_5_n_4 }),
        .O(D[15:12]),
        .S({\add_ln82_5_reg_1388[15]_i_6_n_4 ,\add_ln82_5_reg_1388[15]_i_7_n_4 ,\add_ln82_5_reg_1388[15]_i_8_n_4 ,\add_ln82_5_reg_1388[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[19]_i_1 
       (.CI(\add_ln82_5_reg_1388_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_5_reg_1388_reg[19]_i_1_n_4 ,\add_ln82_5_reg_1388_reg[19]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[19]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_5_reg_1388[19]_i_2_n_4 ,\add_ln82_5_reg_1388[19]_i_3_n_4 ,\add_ln82_5_reg_1388[19]_i_4_n_4 ,\add_ln82_5_reg_1388[19]_i_5_n_4 }),
        .O(D[19:16]),
        .S({\add_ln82_5_reg_1388[19]_i_6_n_4 ,\add_ln82_5_reg_1388[19]_i_7_n_4 ,\add_ln82_5_reg_1388[19]_i_8_n_4 ,\add_ln82_5_reg_1388[19]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[23]_i_1 
       (.CI(\add_ln82_5_reg_1388_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_5_reg_1388_reg[23]_i_1_n_4 ,\add_ln82_5_reg_1388_reg[23]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[23]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_5_reg_1388[23]_i_2_n_4 ,\add_ln82_5_reg_1388[23]_i_3_n_4 ,\add_ln82_5_reg_1388[23]_i_4_n_4 ,\add_ln82_5_reg_1388[23]_i_5_n_4 }),
        .O(D[23:20]),
        .S({\add_ln82_5_reg_1388[23]_i_6_n_4 ,\add_ln82_5_reg_1388[23]_i_7_n_4 ,\add_ln82_5_reg_1388[23]_i_8_n_4 ,\add_ln82_5_reg_1388[23]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[27]_i_1 
       (.CI(\add_ln82_5_reg_1388_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_5_reg_1388_reg[27]_i_1_n_4 ,\add_ln82_5_reg_1388_reg[27]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[27]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_5_reg_1388[27]_i_2_n_4 ,\add_ln82_5_reg_1388[27]_i_3_n_4 ,\add_ln82_5_reg_1388[27]_i_4_n_4 ,\add_ln82_5_reg_1388[27]_i_5_n_4 }),
        .O(D[27:24]),
        .S({\add_ln82_5_reg_1388[27]_i_6_n_4 ,\add_ln82_5_reg_1388[27]_i_7_n_4 ,\add_ln82_5_reg_1388[27]_i_8_n_4 ,\add_ln82_5_reg_1388[27]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[31]_i_1 
       (.CI(\add_ln82_5_reg_1388_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_5_reg_1388_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_5_reg_1388_reg[31]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[31]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_5_reg_1388[31]_i_2_n_4 ,\add_ln82_5_reg_1388[31]_i_3_n_4 ,\add_ln82_5_reg_1388[31]_i_4_n_4 }),
        .O(D[31:28]),
        .S({S,\add_ln82_5_reg_1388[31]_i_6_n_4 ,\add_ln82_5_reg_1388[31]_i_7_n_4 ,\add_ln82_5_reg_1388[31]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_5_reg_1388_reg[3]_i_1_n_4 ,\add_ln82_5_reg_1388_reg[3]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[3]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_5_reg_1388[3]_i_2_n_4 ,\add_ln82_5_reg_1388[3]_i_3_n_4 ,\add_ln82_5_reg_1388[3]_i_4_n_4 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln82_5_reg_1388[3]_i_5_n_4 ,\add_ln82_5_reg_1388[3]_i_6_n_4 ,\add_ln82_5_reg_1388[3]_i_7_n_4 ,\add_ln82_5_reg_1388[3]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_5_reg_1388_reg[7]_i_1 
       (.CI(\add_ln82_5_reg_1388_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_5_reg_1388_reg[7]_i_1_n_4 ,\add_ln82_5_reg_1388_reg[7]_i_1_n_5 ,\add_ln82_5_reg_1388_reg[7]_i_1_n_6 ,\add_ln82_5_reg_1388_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_5_reg_1388[7]_i_2_n_4 ,\add_ln82_5_reg_1388[7]_i_3_n_4 ,\add_ln82_5_reg_1388[7]_i_4_n_4 ,\add_ln82_5_reg_1388[7]_i_5_n_4 }),
        .O(D[7:4]),
        .S({\add_ln82_5_reg_1388[7]_i_6_n_4 ,\add_ln82_5_reg_1388[7]_i_7_n_4 ,\add_ln82_5_reg_1388[7]_i_8_n_4 ,\add_ln82_5_reg_1388[7]_i_9_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY29),
        .CEB2(ap_CS_fsm_state37),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY29),
        .CEA2(ap_CS_fsm_state37),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY29),
        .CEA2(ap_CS_fsm_state37),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__3_n_4,dout_carry_i_2__3_n_4,dout_carry_i_3__3_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__3_n_4,dout_carry__0_i_2__3_n_4,dout_carry__0_i_3__3_n_4,dout_carry__0_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__3
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__3
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__3
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__3
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__3_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__3_n_4,dout_carry__1_i_2__3_n_4,dout_carry__1_i_3__3_n_4,dout_carry__1_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__3
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__3
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__3
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__3
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__3_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({O,dout__3[29:28]}),
        .S({dout_carry__2_i_1__3_n_4,dout_carry__2_i_2__3_n_4,dout_carry__2_i_3__3_n_4,dout_carry__2_i_4__3_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__3
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__3
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__3
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__3
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__3
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__3
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__3
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__3_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_29
   (D,
    PCOUT,
    mul_ln79_1_reg_1399_reg__1,
    reg_2870,
    I_RREADY31,
    ap_CS_fsm_state39,
    ap_CS_fsm_state40,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_1_reg_1404[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln79_1_reg_1399_reg__1;
  input reg_2870;
  input I_RREADY31;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state40;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_1_reg_1404[19]_i_5 ;

  wire [16:0]D;
  wire I_RREADY31;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]\add_ln82_1_reg_1404[19]_i_5 ;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1__1_n_4;
  wire dout_carry__0_i_2__1_n_4;
  wire dout_carry__0_i_3__1_n_4;
  wire dout_carry__0_i_4__1_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__1_n_4;
  wire dout_carry__1_i_2__1_n_4;
  wire dout_carry__1_i_3__1_n_4;
  wire dout_carry__1_i_4__1_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__1_n_4;
  wire dout_carry__2_i_2__1_n_4;
  wire dout_carry__2_i_3__1_n_4;
  wire dout_carry__2_i_4__1_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__1_n_4;
  wire dout_carry_i_2__1_n_4;
  wire dout_carry_i_3__1_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_1_reg_1399_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY31),
        .CEB2(ap_CS_fsm_state39),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state40),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY31),
        .CEA2(ap_CS_fsm_state39),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln79_1_reg_1399_reg__1[3:0]),
        .S({dout_carry_i_1__1_n_4,dout_carry_i_2__1_n_4,dout_carry_i_3__1_n_4,\add_ln82_1_reg_1404[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_1_reg_1399_reg__1[7:4]),
        .S({dout_carry__0_i_1__1_n_4,dout_carry__0_i_2__1_n_4,dout_carry__0_i_3__1_n_4,dout_carry__0_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__1
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__1
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__1
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__1
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_1_reg_1399_reg__1[11:8]),
        .S({dout_carry__1_i_1__1_n_4,dout_carry__1_i_2__1_n_4,dout_carry__1_i_3__1_n_4,dout_carry__1_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__1
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__1
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__1
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__1
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln79_1_reg_1399_reg__1[15:12]),
        .S({dout_carry__2_i_1__1_n_4,dout_carry__2_i_2__1_n_4,dout_carry__2_i_3__1_n_4,dout_carry__2_i_4__1_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__1
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__1
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__1
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__1
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__1
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__1
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__1
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__1_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_3
   (D,
    PCOUT,
    mul_ln79_27_reg_1176_reg,
    \add_ln82_27_reg_1165_reg[29] ,
    reg_2870,
    I_RREADY5,
    ap_CS_fsm_state13,
    ap_CS_fsm_state14,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_28_reg_1181[19]_i_9 ,
    CO,
    DI,
    S,
    \add_ln82_28_reg_1181_reg[31] ,
    dout__3,
    \add_ln82_28_reg_1181_reg[31]_0 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [2:0]mul_ln79_27_reg_1176_reg;
  output [15:0]\add_ln82_27_reg_1165_reg[29] ;
  input reg_2870;
  input I_RREADY5;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state14;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_28_reg_1181[19]_i_9 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\add_ln82_28_reg_1181_reg[31] ;
  input [14:0]dout__3;
  input [14:0]\add_ln82_28_reg_1181_reg[31]_0 ;

  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]DI;
  wire I_RREADY5;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]S;
  wire [15:0]\add_ln82_27_reg_1165_reg[29] ;
  wire \add_ln82_28_reg_1181[19]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[19]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[19]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[19]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[19]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[19]_i_8_n_4 ;
  wire [0:0]\add_ln82_28_reg_1181[19]_i_9 ;
  wire \add_ln82_28_reg_1181[23]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[23]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[23]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[23]_i_5_n_4 ;
  wire \add_ln82_28_reg_1181[23]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[23]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[23]_i_8_n_4 ;
  wire \add_ln82_28_reg_1181[23]_i_9_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_5_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_8_n_4 ;
  wire \add_ln82_28_reg_1181[27]_i_9_n_4 ;
  wire \add_ln82_28_reg_1181[31]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[31]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[31]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[31]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[31]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[31]_i_8_n_4 ;
  wire \add_ln82_28_reg_1181_reg[19]_i_1_n_4 ;
  wire \add_ln82_28_reg_1181_reg[19]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[19]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[19]_i_1_n_7 ;
  wire \add_ln82_28_reg_1181_reg[23]_i_1_n_4 ;
  wire \add_ln82_28_reg_1181_reg[23]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[23]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[23]_i_1_n_7 ;
  wire \add_ln82_28_reg_1181_reg[27]_i_1_n_4 ;
  wire \add_ln82_28_reg_1181_reg[27]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[27]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[27]_i_1_n_7 ;
  wire [0:0]\add_ln82_28_reg_1181_reg[31] ;
  wire [14:0]\add_ln82_28_reg_1181_reg[31]_0 ;
  wire \add_ln82_28_reg_1181_reg[31]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[31]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[31]_i_1_n_7 ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire [14:0]dout__3;
  wire dout_carry__0_i_1__27_n_4;
  wire dout_carry__0_i_2__27_n_4;
  wire dout_carry__0_i_3__27_n_4;
  wire dout_carry__0_i_4__27_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__27_n_4;
  wire dout_carry__1_i_2__27_n_4;
  wire dout_carry__1_i_3__27_n_4;
  wire dout_carry__1_i_4__27_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__27_n_4;
  wire dout_carry__2_i_2__27_n_4;
  wire dout_carry__2_i_3__27_n_4;
  wire dout_carry__2_i_4__27_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__27_n_4;
  wire dout_carry_i_2__27_n_4;
  wire dout_carry_i_3__27_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [2:0]mul_ln79_27_reg_1176_reg;
  wire [29:17]mul_ln79_27_reg_1176_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_28_reg_1181_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* HLUTNM = "lutpair260" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[19]_i_2 
       (.I0(mul_ln79_27_reg_1176_reg__1[18]),
        .I1(dout__3[2]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [2]),
        .O(\add_ln82_28_reg_1181[19]_i_2_n_4 ));
  (* HLUTNM = "lutpair259" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[19]_i_3 
       (.I0(mul_ln79_27_reg_1176_reg__1[17]),
        .I1(dout__3[1]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [1]),
        .O(\add_ln82_28_reg_1181[19]_i_3_n_4 ));
  (* HLUTNM = "lutpair258" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[19]_i_4 
       (.I0(mul_ln79_27_reg_1176_reg[0]),
        .I1(dout__3[0]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [0]),
        .O(\add_ln82_28_reg_1181[19]_i_4_n_4 ));
  (* HLUTNM = "lutpair261" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[19]_i_6 
       (.I0(mul_ln79_27_reg_1176_reg__1[19]),
        .I1(dout__3[3]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [3]),
        .I3(\add_ln82_28_reg_1181[19]_i_2_n_4 ),
        .O(\add_ln82_28_reg_1181[19]_i_6_n_4 ));
  (* HLUTNM = "lutpair260" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[19]_i_7 
       (.I0(mul_ln79_27_reg_1176_reg__1[18]),
        .I1(dout__3[2]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [2]),
        .I3(\add_ln82_28_reg_1181[19]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[19]_i_7_n_4 ));
  (* HLUTNM = "lutpair259" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[19]_i_8 
       (.I0(mul_ln79_27_reg_1176_reg__1[17]),
        .I1(dout__3[1]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [1]),
        .I3(\add_ln82_28_reg_1181[19]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[19]_i_8_n_4 ));
  (* HLUTNM = "lutpair264" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[23]_i_2 
       (.I0(mul_ln79_27_reg_1176_reg__1[22]),
        .I1(dout__3[6]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [6]),
        .O(\add_ln82_28_reg_1181[23]_i_2_n_4 ));
  (* HLUTNM = "lutpair263" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[23]_i_3 
       (.I0(mul_ln79_27_reg_1176_reg__1[21]),
        .I1(dout__3[5]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [5]),
        .O(\add_ln82_28_reg_1181[23]_i_3_n_4 ));
  (* HLUTNM = "lutpair262" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[23]_i_4 
       (.I0(mul_ln79_27_reg_1176_reg__1[20]),
        .I1(dout__3[4]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [4]),
        .O(\add_ln82_28_reg_1181[23]_i_4_n_4 ));
  (* HLUTNM = "lutpair261" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[23]_i_5 
       (.I0(mul_ln79_27_reg_1176_reg__1[19]),
        .I1(dout__3[3]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [3]),
        .O(\add_ln82_28_reg_1181[23]_i_5_n_4 ));
  (* HLUTNM = "lutpair265" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[23]_i_6 
       (.I0(mul_ln79_27_reg_1176_reg__1[23]),
        .I1(dout__3[7]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [7]),
        .I3(\add_ln82_28_reg_1181[23]_i_2_n_4 ),
        .O(\add_ln82_28_reg_1181[23]_i_6_n_4 ));
  (* HLUTNM = "lutpair264" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[23]_i_7 
       (.I0(mul_ln79_27_reg_1176_reg__1[22]),
        .I1(dout__3[6]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [6]),
        .I3(\add_ln82_28_reg_1181[23]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[23]_i_7_n_4 ));
  (* HLUTNM = "lutpair263" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[23]_i_8 
       (.I0(mul_ln79_27_reg_1176_reg__1[21]),
        .I1(dout__3[5]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [5]),
        .I3(\add_ln82_28_reg_1181[23]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[23]_i_8_n_4 ));
  (* HLUTNM = "lutpair262" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[23]_i_9 
       (.I0(mul_ln79_27_reg_1176_reg__1[20]),
        .I1(dout__3[4]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [4]),
        .I3(\add_ln82_28_reg_1181[23]_i_5_n_4 ),
        .O(\add_ln82_28_reg_1181[23]_i_9_n_4 ));
  (* HLUTNM = "lutpair268" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[27]_i_2 
       (.I0(mul_ln79_27_reg_1176_reg__1[26]),
        .I1(dout__3[10]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [10]),
        .O(\add_ln82_28_reg_1181[27]_i_2_n_4 ));
  (* HLUTNM = "lutpair267" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[27]_i_3 
       (.I0(mul_ln79_27_reg_1176_reg__1[25]),
        .I1(dout__3[9]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [9]),
        .O(\add_ln82_28_reg_1181[27]_i_3_n_4 ));
  (* HLUTNM = "lutpair266" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[27]_i_4 
       (.I0(mul_ln79_27_reg_1176_reg__1[24]),
        .I1(dout__3[8]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [8]),
        .O(\add_ln82_28_reg_1181[27]_i_4_n_4 ));
  (* HLUTNM = "lutpair265" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[27]_i_5 
       (.I0(mul_ln79_27_reg_1176_reg__1[23]),
        .I1(dout__3[7]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [7]),
        .O(\add_ln82_28_reg_1181[27]_i_5_n_4 ));
  (* HLUTNM = "lutpair269" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[27]_i_6 
       (.I0(mul_ln79_27_reg_1176_reg__1[27]),
        .I1(dout__3[11]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [11]),
        .I3(\add_ln82_28_reg_1181[27]_i_2_n_4 ),
        .O(\add_ln82_28_reg_1181[27]_i_6_n_4 ));
  (* HLUTNM = "lutpair268" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[27]_i_7 
       (.I0(mul_ln79_27_reg_1176_reg__1[26]),
        .I1(dout__3[10]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [10]),
        .I3(\add_ln82_28_reg_1181[27]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[27]_i_7_n_4 ));
  (* HLUTNM = "lutpair267" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[27]_i_8 
       (.I0(mul_ln79_27_reg_1176_reg__1[25]),
        .I1(dout__3[9]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [9]),
        .I3(\add_ln82_28_reg_1181[27]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[27]_i_8_n_4 ));
  (* HLUTNM = "lutpair266" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[27]_i_9 
       (.I0(mul_ln79_27_reg_1176_reg__1[24]),
        .I1(dout__3[8]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [8]),
        .I3(\add_ln82_28_reg_1181[27]_i_5_n_4 ),
        .O(\add_ln82_28_reg_1181[27]_i_9_n_4 ));
  (* HLUTNM = "lutpair271" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[31]_i_2 
       (.I0(mul_ln79_27_reg_1176_reg__1[29]),
        .I1(dout__3[13]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [13]),
        .O(\add_ln82_28_reg_1181[31]_i_2_n_4 ));
  (* HLUTNM = "lutpair270" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[31]_i_3 
       (.I0(mul_ln79_27_reg_1176_reg__1[28]),
        .I1(dout__3[12]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [12]),
        .O(\add_ln82_28_reg_1181[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair269" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[31]_i_4 
       (.I0(mul_ln79_27_reg_1176_reg__1[27]),
        .I1(dout__3[11]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [11]),
        .O(\add_ln82_28_reg_1181[31]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[31]_i_6 
       (.I0(\add_ln82_28_reg_1181[31]_i_2_n_4 ),
        .I1(dout__3[14]),
        .I2(mul_ln79_27_reg_1176_reg[1]),
        .I3(\add_ln82_28_reg_1181_reg[31]_0 [14]),
        .O(\add_ln82_28_reg_1181[31]_i_6_n_4 ));
  (* HLUTNM = "lutpair271" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[31]_i_7 
       (.I0(mul_ln79_27_reg_1176_reg__1[29]),
        .I1(dout__3[13]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [13]),
        .I3(\add_ln82_28_reg_1181[31]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair270" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[31]_i_8 
       (.I0(mul_ln79_27_reg_1176_reg__1[28]),
        .I1(dout__3[12]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [12]),
        .I3(\add_ln82_28_reg_1181[31]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[31]_i_8_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[19]_i_1 
       (.CI(CO),
        .CO({\add_ln82_28_reg_1181_reg[19]_i_1_n_4 ,\add_ln82_28_reg_1181_reg[19]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[19]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_28_reg_1181[19]_i_2_n_4 ,\add_ln82_28_reg_1181[19]_i_3_n_4 ,\add_ln82_28_reg_1181[19]_i_4_n_4 ,DI}),
        .O(\add_ln82_27_reg_1165_reg[29] [3:0]),
        .S({\add_ln82_28_reg_1181[19]_i_6_n_4 ,\add_ln82_28_reg_1181[19]_i_7_n_4 ,\add_ln82_28_reg_1181[19]_i_8_n_4 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[23]_i_1 
       (.CI(\add_ln82_28_reg_1181_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_28_reg_1181_reg[23]_i_1_n_4 ,\add_ln82_28_reg_1181_reg[23]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[23]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_28_reg_1181[23]_i_2_n_4 ,\add_ln82_28_reg_1181[23]_i_3_n_4 ,\add_ln82_28_reg_1181[23]_i_4_n_4 ,\add_ln82_28_reg_1181[23]_i_5_n_4 }),
        .O(\add_ln82_27_reg_1165_reg[29] [7:4]),
        .S({\add_ln82_28_reg_1181[23]_i_6_n_4 ,\add_ln82_28_reg_1181[23]_i_7_n_4 ,\add_ln82_28_reg_1181[23]_i_8_n_4 ,\add_ln82_28_reg_1181[23]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[27]_i_1 
       (.CI(\add_ln82_28_reg_1181_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_28_reg_1181_reg[27]_i_1_n_4 ,\add_ln82_28_reg_1181_reg[27]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[27]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_28_reg_1181[27]_i_2_n_4 ,\add_ln82_28_reg_1181[27]_i_3_n_4 ,\add_ln82_28_reg_1181[27]_i_4_n_4 ,\add_ln82_28_reg_1181[27]_i_5_n_4 }),
        .O(\add_ln82_27_reg_1165_reg[29] [11:8]),
        .S({\add_ln82_28_reg_1181[27]_i_6_n_4 ,\add_ln82_28_reg_1181[27]_i_7_n_4 ,\add_ln82_28_reg_1181[27]_i_8_n_4 ,\add_ln82_28_reg_1181[27]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[31]_i_1 
       (.CI(\add_ln82_28_reg_1181_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_28_reg_1181_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_28_reg_1181_reg[31]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[31]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln82_28_reg_1181[31]_i_2_n_4 ,\add_ln82_28_reg_1181[31]_i_3_n_4 ,\add_ln82_28_reg_1181[31]_i_4_n_4 }),
        .O(\add_ln82_27_reg_1165_reg[29] [15:12]),
        .S({\add_ln82_28_reg_1181_reg[31] ,\add_ln82_28_reg_1181[31]_i_6_n_4 ,\add_ln82_28_reg_1181[31]_i_7_n_4 ,\add_ln82_28_reg_1181[31]_i_8_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY5),
        .CEB2(ap_CS_fsm_state13),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state14),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY5),
        .CEA2(ap_CS_fsm_state13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O({mul_ln79_27_reg_1176_reg__1[19:17],mul_ln79_27_reg_1176_reg[0]}),
        .S({dout_carry_i_1__27_n_4,dout_carry_i_2__27_n_4,dout_carry_i_3__27_n_4,\add_ln82_28_reg_1181[19]_i_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_27_reg_1176_reg__1[23:20]),
        .S({dout_carry__0_i_1__27_n_4,dout_carry__0_i_2__27_n_4,dout_carry__0_i_3__27_n_4,dout_carry__0_i_4__27_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__27
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__27
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__27
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__27
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__27_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_27_reg_1176_reg__1[27:24]),
        .S({dout_carry__1_i_1__27_n_4,dout_carry__1_i_2__27_n_4,dout_carry__1_i_3__27_n_4,dout_carry__1_i_4__27_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__27
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__27
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__27
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__27
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__27_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O({mul_ln79_27_reg_1176_reg[2:1],mul_ln79_27_reg_1176_reg__1[29:28]}),
        .S({dout_carry__2_i_1__27_n_4,dout_carry__2_i_2__27_n_4,dout_carry__2_i_3__27_n_4,dout_carry__2_i_4__27_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__27
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__27
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__27
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__27
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__27
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__27
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__27
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__27_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_30
   (D,
    reg_2870,
    I_RREADY32,
    ap_CS_fsm_state40,
    ap_clk,
    Q,
    dout,
    \add_ln82_1_reg_1404_reg[15] ,
    mul_ln79_1_reg_1399_reg__1);
  output [31:0]D;
  input reg_2870;
  input I_RREADY32;
  input ap_CS_fsm_state40;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]\add_ln82_1_reg_1404_reg[15] ;
  input [15:0]mul_ln79_1_reg_1399_reg__1;

  wire [31:0]D;
  wire I_RREADY32;
  wire [31:0]Q;
  wire \add_ln82_1_reg_1404[11]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[11]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[11]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[11]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404[15]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[15]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[15]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[15]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404[19]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[19]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[19]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[19]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404[23]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[23]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[23]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[23]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404[27]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[27]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[27]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[27]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404[31]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[31]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[31]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[31]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404[3]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[3]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[3]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[3]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404[7]_i_2_n_4 ;
  wire \add_ln82_1_reg_1404[7]_i_3_n_4 ;
  wire \add_ln82_1_reg_1404[7]_i_4_n_4 ;
  wire \add_ln82_1_reg_1404[7]_i_5_n_4 ;
  wire \add_ln82_1_reg_1404_reg[11]_i_1_n_4 ;
  wire \add_ln82_1_reg_1404_reg[11]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[11]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_1_reg_1404_reg[15] ;
  wire \add_ln82_1_reg_1404_reg[15]_i_1_n_4 ;
  wire \add_ln82_1_reg_1404_reg[15]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[15]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[15]_i_1_n_7 ;
  wire \add_ln82_1_reg_1404_reg[19]_i_1_n_4 ;
  wire \add_ln82_1_reg_1404_reg[19]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[19]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[19]_i_1_n_7 ;
  wire \add_ln82_1_reg_1404_reg[23]_i_1_n_4 ;
  wire \add_ln82_1_reg_1404_reg[23]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[23]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[23]_i_1_n_7 ;
  wire \add_ln82_1_reg_1404_reg[27]_i_1_n_4 ;
  wire \add_ln82_1_reg_1404_reg[27]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[27]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[27]_i_1_n_7 ;
  wire \add_ln82_1_reg_1404_reg[31]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[31]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[31]_i_1_n_7 ;
  wire \add_ln82_1_reg_1404_reg[3]_i_1_n_4 ;
  wire \add_ln82_1_reg_1404_reg[3]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[3]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[3]_i_1_n_7 ;
  wire \add_ln82_1_reg_1404_reg[7]_i_1_n_4 ;
  wire \add_ln82_1_reg_1404_reg[7]_i_1_n_5 ;
  wire \add_ln82_1_reg_1404_reg[7]_i_1_n_6 ;
  wire \add_ln82_1_reg_1404_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state40;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__2_n_4;
  wire dout_carry__0_i_2__2_n_4;
  wire dout_carry__0_i_3__2_n_4;
  wire dout_carry__0_i_4__2_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__2_n_4;
  wire dout_carry__1_i_2__2_n_4;
  wire dout_carry__1_i_3__2_n_4;
  wire dout_carry__1_i_4__2_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__2_n_4;
  wire dout_carry__2_i_2__2_n_4;
  wire dout_carry__2_i_3__2_n_4;
  wire dout_carry__2_i_4__2_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__2_n_4;
  wire dout_carry_i_2__2_n_4;
  wire dout_carry_i_3__2_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_1_reg_1399_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_1_reg_1404_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_1_reg_1404_reg[15] [11]),
        .O(\add_ln82_1_reg_1404[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_1_reg_1404_reg[15] [10]),
        .O(\add_ln82_1_reg_1404[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_1_reg_1404_reg[15] [9]),
        .O(\add_ln82_1_reg_1404[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_1_reg_1404_reg[15] [8]),
        .O(\add_ln82_1_reg_1404[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_1_reg_1404_reg[15] [15]),
        .O(\add_ln82_1_reg_1404[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_1_reg_1404_reg[15] [14]),
        .O(\add_ln82_1_reg_1404[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_1_reg_1404_reg[15] [13]),
        .O(\add_ln82_1_reg_1404[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_1_reg_1404_reg[15] [12]),
        .O(\add_ln82_1_reg_1404[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln79_1_reg_1399_reg__1[3]),
        .O(\add_ln82_1_reg_1404[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln79_1_reg_1399_reg__1[2]),
        .O(\add_ln82_1_reg_1404[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln79_1_reg_1399_reg__1[1]),
        .O(\add_ln82_1_reg_1404[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln79_1_reg_1399_reg__1[0]),
        .O(\add_ln82_1_reg_1404[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln79_1_reg_1399_reg__1[7]),
        .O(\add_ln82_1_reg_1404[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln79_1_reg_1399_reg__1[6]),
        .O(\add_ln82_1_reg_1404[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln79_1_reg_1399_reg__1[5]),
        .O(\add_ln82_1_reg_1404[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln79_1_reg_1399_reg__1[4]),
        .O(\add_ln82_1_reg_1404[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln79_1_reg_1399_reg__1[11]),
        .O(\add_ln82_1_reg_1404[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln79_1_reg_1399_reg__1[10]),
        .O(\add_ln82_1_reg_1404[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln79_1_reg_1399_reg__1[9]),
        .O(\add_ln82_1_reg_1404[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln79_1_reg_1399_reg__1[8]),
        .O(\add_ln82_1_reg_1404[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln79_1_reg_1399_reg__1[15]),
        .O(\add_ln82_1_reg_1404[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln79_1_reg_1399_reg__1[14]),
        .O(\add_ln82_1_reg_1404[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln79_1_reg_1399_reg__1[13]),
        .O(\add_ln82_1_reg_1404[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln79_1_reg_1399_reg__1[12]),
        .O(\add_ln82_1_reg_1404[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_1_reg_1404_reg[15] [3]),
        .O(\add_ln82_1_reg_1404[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_1_reg_1404_reg[15] [2]),
        .O(\add_ln82_1_reg_1404[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_1_reg_1404_reg[15] [1]),
        .O(\add_ln82_1_reg_1404[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_1_reg_1404_reg[15] [0]),
        .O(\add_ln82_1_reg_1404[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_1_reg_1404_reg[15] [7]),
        .O(\add_ln82_1_reg_1404[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_1_reg_1404_reg[15] [6]),
        .O(\add_ln82_1_reg_1404[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_1_reg_1404_reg[15] [5]),
        .O(\add_ln82_1_reg_1404[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_1_reg_1404[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_1_reg_1404_reg[15] [4]),
        .O(\add_ln82_1_reg_1404[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[11]_i_1 
       (.CI(\add_ln82_1_reg_1404_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_1_reg_1404_reg[11]_i_1_n_4 ,\add_ln82_1_reg_1404_reg[11]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[11]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_1_reg_1404[11]_i_2_n_4 ,\add_ln82_1_reg_1404[11]_i_3_n_4 ,\add_ln82_1_reg_1404[11]_i_4_n_4 ,\add_ln82_1_reg_1404[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[15]_i_1 
       (.CI(\add_ln82_1_reg_1404_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_1_reg_1404_reg[15]_i_1_n_4 ,\add_ln82_1_reg_1404_reg[15]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[15]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_1_reg_1404[15]_i_2_n_4 ,\add_ln82_1_reg_1404[15]_i_3_n_4 ,\add_ln82_1_reg_1404[15]_i_4_n_4 ,\add_ln82_1_reg_1404[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[19]_i_1 
       (.CI(\add_ln82_1_reg_1404_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_1_reg_1404_reg[19]_i_1_n_4 ,\add_ln82_1_reg_1404_reg[19]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[19]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_1_reg_1404[19]_i_2_n_4 ,\add_ln82_1_reg_1404[19]_i_3_n_4 ,\add_ln82_1_reg_1404[19]_i_4_n_4 ,\add_ln82_1_reg_1404[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[23]_i_1 
       (.CI(\add_ln82_1_reg_1404_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_1_reg_1404_reg[23]_i_1_n_4 ,\add_ln82_1_reg_1404_reg[23]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[23]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_1_reg_1404[23]_i_2_n_4 ,\add_ln82_1_reg_1404[23]_i_3_n_4 ,\add_ln82_1_reg_1404[23]_i_4_n_4 ,\add_ln82_1_reg_1404[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[27]_i_1 
       (.CI(\add_ln82_1_reg_1404_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_1_reg_1404_reg[27]_i_1_n_4 ,\add_ln82_1_reg_1404_reg[27]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[27]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_1_reg_1404[27]_i_2_n_4 ,\add_ln82_1_reg_1404[27]_i_3_n_4 ,\add_ln82_1_reg_1404[27]_i_4_n_4 ,\add_ln82_1_reg_1404[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[31]_i_1 
       (.CI(\add_ln82_1_reg_1404_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_1_reg_1404_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_1_reg_1404_reg[31]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[31]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_1_reg_1404[31]_i_2_n_4 ,\add_ln82_1_reg_1404[31]_i_3_n_4 ,\add_ln82_1_reg_1404[31]_i_4_n_4 ,\add_ln82_1_reg_1404[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_1_reg_1404_reg[3]_i_1_n_4 ,\add_ln82_1_reg_1404_reg[3]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[3]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_1_reg_1404[3]_i_2_n_4 ,\add_ln82_1_reg_1404[3]_i_3_n_4 ,\add_ln82_1_reg_1404[3]_i_4_n_4 ,\add_ln82_1_reg_1404[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_1_reg_1404_reg[7]_i_1 
       (.CI(\add_ln82_1_reg_1404_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_1_reg_1404_reg[7]_i_1_n_4 ,\add_ln82_1_reg_1404_reg[7]_i_1_n_5 ,\add_ln82_1_reg_1404_reg[7]_i_1_n_6 ,\add_ln82_1_reg_1404_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_1_reg_1404[7]_i_2_n_4 ,\add_ln82_1_reg_1404[7]_i_3_n_4 ,\add_ln82_1_reg_1404[7]_i_4_n_4 ,\add_ln82_1_reg_1404[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY32),
        .CEB2(ap_CS_fsm_state40),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY32),
        .CEA2(ap_CS_fsm_state40),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY32),
        .CEA2(ap_CS_fsm_state40),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__2_n_4,dout_carry_i_2__2_n_4,dout_carry_i_3__2_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__2_n_4,dout_carry__0_i_2__2_n_4,dout_carry__0_i_3__2_n_4,dout_carry__0_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__2
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__2
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__2
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__2
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__2_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__2_n_4,dout_carry__1_i_2__2_n_4,dout_carry__1_i_3__2_n_4,dout_carry__1_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__2
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__2
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__2
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__2
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__2_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__2_n_4,dout_carry__2_i_2__2_n_4,dout_carry__2_i_3__2_n_4,dout_carry__2_i_4__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__2
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__2
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__2
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__2
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__2
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__2
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__2
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__2_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_31
   (D,
    reg_2870,
    ap_CS_fsm_state40,
    Q,
    ap_clk,
    dout__0_0,
    dout,
    \add_ln82_reg_1409_reg[15] ,
    mul_ln82_reg_1149_reg__1);
  output [31:0]D;
  input reg_2870;
  input ap_CS_fsm_state40;
  input [0:0]Q;
  input ap_clk;
  input [31:0]dout__0_0;
  input [31:0]dout;
  input [15:0]\add_ln82_reg_1409_reg[15] ;
  input [15:0]mul_ln82_reg_1149_reg__1;

  wire [31:0]D;
  wire [0:0]Q;
  wire \add_ln82_reg_1409[11]_i_2_n_4 ;
  wire \add_ln82_reg_1409[11]_i_3_n_4 ;
  wire \add_ln82_reg_1409[11]_i_4_n_4 ;
  wire \add_ln82_reg_1409[11]_i_5_n_4 ;
  wire \add_ln82_reg_1409[15]_i_2_n_4 ;
  wire \add_ln82_reg_1409[15]_i_3_n_4 ;
  wire \add_ln82_reg_1409[15]_i_4_n_4 ;
  wire \add_ln82_reg_1409[15]_i_5_n_4 ;
  wire \add_ln82_reg_1409[19]_i_2_n_4 ;
  wire \add_ln82_reg_1409[19]_i_3_n_4 ;
  wire \add_ln82_reg_1409[19]_i_4_n_4 ;
  wire \add_ln82_reg_1409[19]_i_5_n_4 ;
  wire \add_ln82_reg_1409[23]_i_2_n_4 ;
  wire \add_ln82_reg_1409[23]_i_3_n_4 ;
  wire \add_ln82_reg_1409[23]_i_4_n_4 ;
  wire \add_ln82_reg_1409[23]_i_5_n_4 ;
  wire \add_ln82_reg_1409[27]_i_2_n_4 ;
  wire \add_ln82_reg_1409[27]_i_3_n_4 ;
  wire \add_ln82_reg_1409[27]_i_4_n_4 ;
  wire \add_ln82_reg_1409[27]_i_5_n_4 ;
  wire \add_ln82_reg_1409[31]_i_2_n_4 ;
  wire \add_ln82_reg_1409[31]_i_3_n_4 ;
  wire \add_ln82_reg_1409[31]_i_4_n_4 ;
  wire \add_ln82_reg_1409[31]_i_5_n_4 ;
  wire \add_ln82_reg_1409[3]_i_2_n_4 ;
  wire \add_ln82_reg_1409[3]_i_3_n_4 ;
  wire \add_ln82_reg_1409[3]_i_4_n_4 ;
  wire \add_ln82_reg_1409[3]_i_5_n_4 ;
  wire \add_ln82_reg_1409[7]_i_2_n_4 ;
  wire \add_ln82_reg_1409[7]_i_3_n_4 ;
  wire \add_ln82_reg_1409[7]_i_4_n_4 ;
  wire \add_ln82_reg_1409[7]_i_5_n_4 ;
  wire \add_ln82_reg_1409_reg[11]_i_1_n_4 ;
  wire \add_ln82_reg_1409_reg[11]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[11]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_reg_1409_reg[15] ;
  wire \add_ln82_reg_1409_reg[15]_i_1_n_4 ;
  wire \add_ln82_reg_1409_reg[15]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[15]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[15]_i_1_n_7 ;
  wire \add_ln82_reg_1409_reg[19]_i_1_n_4 ;
  wire \add_ln82_reg_1409_reg[19]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[19]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[19]_i_1_n_7 ;
  wire \add_ln82_reg_1409_reg[23]_i_1_n_4 ;
  wire \add_ln82_reg_1409_reg[23]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[23]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[23]_i_1_n_7 ;
  wire \add_ln82_reg_1409_reg[27]_i_1_n_4 ;
  wire \add_ln82_reg_1409_reg[27]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[27]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[27]_i_1_n_7 ;
  wire \add_ln82_reg_1409_reg[31]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[31]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[31]_i_1_n_7 ;
  wire \add_ln82_reg_1409_reg[3]_i_1_n_4 ;
  wire \add_ln82_reg_1409_reg[3]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[3]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[3]_i_1_n_7 ;
  wire \add_ln82_reg_1409_reg[7]_i_1_n_4 ;
  wire \add_ln82_reg_1409_reg[7]_i_1_n_5 ;
  wire \add_ln82_reg_1409_reg[7]_i_1_n_6 ;
  wire \add_ln82_reg_1409_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state40;
  wire ap_clk;
  wire [31:0]dout;
  wire [31:0]dout__0_0;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__0_n_4;
  wire dout_carry__0_i_2__0_n_4;
  wire dout_carry__0_i_3__0_n_4;
  wire dout_carry__0_i_4__0_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__0_n_4;
  wire dout_carry__1_i_2__0_n_4;
  wire dout_carry__1_i_3__0_n_4;
  wire dout_carry__1_i_4__0_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__0_n_4;
  wire dout_carry__2_i_2__0_n_4;
  wire dout_carry__2_i_3__0_n_4;
  wire dout_carry__2_i_4__0_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__0_n_4;
  wire dout_carry_i_2__0_n_4;
  wire dout_carry_i_3__0_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln82_reg_1149_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_reg_1409_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_reg_1409_reg[15] [11]),
        .O(\add_ln82_reg_1409[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_reg_1409_reg[15] [10]),
        .O(\add_ln82_reg_1409[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_reg_1409_reg[15] [9]),
        .O(\add_ln82_reg_1409[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_reg_1409_reg[15] [8]),
        .O(\add_ln82_reg_1409[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_reg_1409_reg[15] [15]),
        .O(\add_ln82_reg_1409[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_reg_1409_reg[15] [14]),
        .O(\add_ln82_reg_1409[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_reg_1409_reg[15] [13]),
        .O(\add_ln82_reg_1409[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_reg_1409_reg[15] [12]),
        .O(\add_ln82_reg_1409[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln82_reg_1149_reg__1[3]),
        .O(\add_ln82_reg_1409[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln82_reg_1149_reg__1[2]),
        .O(\add_ln82_reg_1409[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln82_reg_1149_reg__1[1]),
        .O(\add_ln82_reg_1409[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln82_reg_1149_reg__1[0]),
        .O(\add_ln82_reg_1409[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln82_reg_1149_reg__1[7]),
        .O(\add_ln82_reg_1409[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln82_reg_1149_reg__1[6]),
        .O(\add_ln82_reg_1409[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln82_reg_1149_reg__1[5]),
        .O(\add_ln82_reg_1409[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln82_reg_1149_reg__1[4]),
        .O(\add_ln82_reg_1409[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln82_reg_1149_reg__1[11]),
        .O(\add_ln82_reg_1409[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln82_reg_1149_reg__1[10]),
        .O(\add_ln82_reg_1409[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln82_reg_1149_reg__1[9]),
        .O(\add_ln82_reg_1409[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln82_reg_1149_reg__1[8]),
        .O(\add_ln82_reg_1409[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln82_reg_1149_reg__1[15]),
        .O(\add_ln82_reg_1409[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln82_reg_1149_reg__1[14]),
        .O(\add_ln82_reg_1409[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln82_reg_1149_reg__1[13]),
        .O(\add_ln82_reg_1409[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln82_reg_1149_reg__1[12]),
        .O(\add_ln82_reg_1409[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_reg_1409_reg[15] [3]),
        .O(\add_ln82_reg_1409[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_reg_1409_reg[15] [2]),
        .O(\add_ln82_reg_1409[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_reg_1409_reg[15] [1]),
        .O(\add_ln82_reg_1409[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_reg_1409_reg[15] [0]),
        .O(\add_ln82_reg_1409[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_reg_1409_reg[15] [7]),
        .O(\add_ln82_reg_1409[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_reg_1409_reg[15] [6]),
        .O(\add_ln82_reg_1409[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_reg_1409_reg[15] [5]),
        .O(\add_ln82_reg_1409[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1409[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_reg_1409_reg[15] [4]),
        .O(\add_ln82_reg_1409[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[11]_i_1 
       (.CI(\add_ln82_reg_1409_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_reg_1409_reg[11]_i_1_n_4 ,\add_ln82_reg_1409_reg[11]_i_1_n_5 ,\add_ln82_reg_1409_reg[11]_i_1_n_6 ,\add_ln82_reg_1409_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_reg_1409[11]_i_2_n_4 ,\add_ln82_reg_1409[11]_i_3_n_4 ,\add_ln82_reg_1409[11]_i_4_n_4 ,\add_ln82_reg_1409[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[15]_i_1 
       (.CI(\add_ln82_reg_1409_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_reg_1409_reg[15]_i_1_n_4 ,\add_ln82_reg_1409_reg[15]_i_1_n_5 ,\add_ln82_reg_1409_reg[15]_i_1_n_6 ,\add_ln82_reg_1409_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_reg_1409[15]_i_2_n_4 ,\add_ln82_reg_1409[15]_i_3_n_4 ,\add_ln82_reg_1409[15]_i_4_n_4 ,\add_ln82_reg_1409[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[19]_i_1 
       (.CI(\add_ln82_reg_1409_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_reg_1409_reg[19]_i_1_n_4 ,\add_ln82_reg_1409_reg[19]_i_1_n_5 ,\add_ln82_reg_1409_reg[19]_i_1_n_6 ,\add_ln82_reg_1409_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_reg_1409[19]_i_2_n_4 ,\add_ln82_reg_1409[19]_i_3_n_4 ,\add_ln82_reg_1409[19]_i_4_n_4 ,\add_ln82_reg_1409[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[23]_i_1 
       (.CI(\add_ln82_reg_1409_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_reg_1409_reg[23]_i_1_n_4 ,\add_ln82_reg_1409_reg[23]_i_1_n_5 ,\add_ln82_reg_1409_reg[23]_i_1_n_6 ,\add_ln82_reg_1409_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_reg_1409[23]_i_2_n_4 ,\add_ln82_reg_1409[23]_i_3_n_4 ,\add_ln82_reg_1409[23]_i_4_n_4 ,\add_ln82_reg_1409[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[27]_i_1 
       (.CI(\add_ln82_reg_1409_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_reg_1409_reg[27]_i_1_n_4 ,\add_ln82_reg_1409_reg[27]_i_1_n_5 ,\add_ln82_reg_1409_reg[27]_i_1_n_6 ,\add_ln82_reg_1409_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_reg_1409[27]_i_2_n_4 ,\add_ln82_reg_1409[27]_i_3_n_4 ,\add_ln82_reg_1409[27]_i_4_n_4 ,\add_ln82_reg_1409[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[31]_i_1 
       (.CI(\add_ln82_reg_1409_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_reg_1409_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_reg_1409_reg[31]_i_1_n_5 ,\add_ln82_reg_1409_reg[31]_i_1_n_6 ,\add_ln82_reg_1409_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_reg_1409[31]_i_2_n_4 ,\add_ln82_reg_1409[31]_i_3_n_4 ,\add_ln82_reg_1409[31]_i_4_n_4 ,\add_ln82_reg_1409[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_reg_1409_reg[3]_i_1_n_4 ,\add_ln82_reg_1409_reg[3]_i_1_n_5 ,\add_ln82_reg_1409_reg[3]_i_1_n_6 ,\add_ln82_reg_1409_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_reg_1409[3]_i_2_n_4 ,\add_ln82_reg_1409[3]_i_3_n_4 ,\add_ln82_reg_1409[3]_i_4_n_4 ,\add_ln82_reg_1409[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1409_reg[7]_i_1 
       (.CI(\add_ln82_reg_1409_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_reg_1409_reg[7]_i_1_n_4 ,\add_ln82_reg_1409_reg[7]_i_1_n_5 ,\add_ln82_reg_1409_reg[7]_i_1_n_6 ,\add_ln82_reg_1409_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_reg_1409[7]_i_2_n_4 ,\add_ln82_reg_1409[7]_i_3_n_4 ,\add_ln82_reg_1409[7]_i_4_n_4 ,\add_ln82_reg_1409[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[31],dout__0_0[31],dout__0_0[31],dout__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state40),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state40),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state40),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__0_n_4,dout_carry_i_2__0_n_4,dout_carry_i_3__0_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__0_n_4,dout_carry__0_i_2__0_n_4,dout_carry__0_i_3__0_n_4,dout_carry__0_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__0
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__0
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__0
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__0
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__0_n_4,dout_carry__1_i_2__0_n_4,dout_carry__1_i_3__0_n_4,dout_carry__1_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__0
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__0
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__0
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__0
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__0_n_4,dout_carry__2_i_2__0_n_4,dout_carry__2_i_3__0_n_4,dout_carry__2_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__0
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__0
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__0
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__0
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__0
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__0
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__0
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__0_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_4
   (dout__1_0,
    D,
    CO,
    \add_ln82_27_reg_1165_reg[30] ,
    DI,
    S,
    reg_2870,
    I_RREADY6,
    ap_CS_fsm_state14,
    ap_clk,
    Q,
    dout,
    \add_ln82_28_reg_1181_reg[31] ,
    \add_ln82_28_reg_1181_reg[31]_0 ,
    \add_ln82_28_reg_1181_reg[19] );
  output [14:0]dout__1_0;
  output [15:0]D;
  output [0:0]CO;
  output [0:0]\add_ln82_27_reg_1165_reg[30] ;
  output [0:0]DI;
  output [0:0]S;
  input reg_2870;
  input I_RREADY6;
  input ap_CS_fsm_state14;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [18:0]\add_ln82_28_reg_1181_reg[31] ;
  input [2:0]\add_ln82_28_reg_1181_reg[31]_0 ;
  input [15:0]\add_ln82_28_reg_1181_reg[19] ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire I_RREADY6;
  wire [31:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln82_27_reg_1165_reg[30] ;
  wire \add_ln82_28_reg_1181[11]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[11]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[11]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[11]_i_5_n_4 ;
  wire \add_ln82_28_reg_1181[11]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[11]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[11]_i_8_n_4 ;
  wire \add_ln82_28_reg_1181[11]_i_9_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_5_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_8_n_4 ;
  wire \add_ln82_28_reg_1181[15]_i_9_n_4 ;
  wire \add_ln82_28_reg_1181[3]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[3]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[3]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[3]_i_5_n_4 ;
  wire \add_ln82_28_reg_1181[3]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[3]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[3]_i_8_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_2_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_3_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_4_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_5_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_6_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_7_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_8_n_4 ;
  wire \add_ln82_28_reg_1181[7]_i_9_n_4 ;
  wire \add_ln82_28_reg_1181_reg[11]_i_1_n_4 ;
  wire \add_ln82_28_reg_1181_reg[11]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[11]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[11]_i_1_n_7 ;
  wire \add_ln82_28_reg_1181_reg[15]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[15]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[15]_i_1_n_7 ;
  wire [15:0]\add_ln82_28_reg_1181_reg[19] ;
  wire [18:0]\add_ln82_28_reg_1181_reg[31] ;
  wire [2:0]\add_ln82_28_reg_1181_reg[31]_0 ;
  wire \add_ln82_28_reg_1181_reg[3]_i_1_n_4 ;
  wire \add_ln82_28_reg_1181_reg[3]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[3]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[3]_i_1_n_7 ;
  wire \add_ln82_28_reg_1181_reg[7]_i_1_n_4 ;
  wire \add_ln82_28_reg_1181_reg[7]_i_1_n_5 ;
  wire \add_ln82_28_reg_1181_reg[7]_i_1_n_6 ;
  wire \add_ln82_28_reg_1181_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state14;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire [14:0]dout__1_0;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:31]dout__3;
  wire dout_carry__0_i_1__28_n_4;
  wire dout_carry__0_i_2__28_n_4;
  wire dout_carry__0_i_3__28_n_4;
  wire dout_carry__0_i_4__28_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__28_n_4;
  wire dout_carry__1_i_2__28_n_4;
  wire dout_carry__1_i_3__28_n_4;
  wire dout_carry__1_i_4__28_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__28_n_4;
  wire dout_carry__2_i_2__28_n_4;
  wire dout_carry__2_i_3__28_n_4;
  wire dout_carry__2_i_4__28_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__28_n_4;
  wire dout_carry_i_2__28_n_4;
  wire dout_carry_i_3__28_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* HLUTNM = "lutpair252" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[11]_i_2 
       (.I0(\add_ln82_28_reg_1181_reg[19] [10]),
        .I1(dout__0__0_n_99),
        .I2(\add_ln82_28_reg_1181_reg[31] [10]),
        .O(\add_ln82_28_reg_1181[11]_i_2_n_4 ));
  (* HLUTNM = "lutpair251" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[11]_i_3 
       (.I0(\add_ln82_28_reg_1181_reg[19] [9]),
        .I1(dout__0__0_n_100),
        .I2(\add_ln82_28_reg_1181_reg[31] [9]),
        .O(\add_ln82_28_reg_1181[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair250" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[11]_i_4 
       (.I0(\add_ln82_28_reg_1181_reg[19] [8]),
        .I1(dout__0__0_n_101),
        .I2(\add_ln82_28_reg_1181_reg[31] [8]),
        .O(\add_ln82_28_reg_1181[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair249" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[11]_i_5 
       (.I0(\add_ln82_28_reg_1181_reg[19] [7]),
        .I1(dout__0__0_n_102),
        .I2(\add_ln82_28_reg_1181_reg[31] [7]),
        .O(\add_ln82_28_reg_1181[11]_i_5_n_4 ));
  (* HLUTNM = "lutpair253" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[11]_i_6 
       (.I0(\add_ln82_28_reg_1181_reg[19] [11]),
        .I1(dout__0__0_n_98),
        .I2(\add_ln82_28_reg_1181_reg[31] [11]),
        .I3(\add_ln82_28_reg_1181[11]_i_2_n_4 ),
        .O(\add_ln82_28_reg_1181[11]_i_6_n_4 ));
  (* HLUTNM = "lutpair252" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[11]_i_7 
       (.I0(\add_ln82_28_reg_1181_reg[19] [10]),
        .I1(dout__0__0_n_99),
        .I2(\add_ln82_28_reg_1181_reg[31] [10]),
        .I3(\add_ln82_28_reg_1181[11]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[11]_i_7_n_4 ));
  (* HLUTNM = "lutpair251" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[11]_i_8 
       (.I0(\add_ln82_28_reg_1181_reg[19] [9]),
        .I1(dout__0__0_n_100),
        .I2(\add_ln82_28_reg_1181_reg[31] [9]),
        .I3(\add_ln82_28_reg_1181[11]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair250" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[11]_i_9 
       (.I0(\add_ln82_28_reg_1181_reg[19] [8]),
        .I1(dout__0__0_n_101),
        .I2(\add_ln82_28_reg_1181_reg[31] [8]),
        .I3(\add_ln82_28_reg_1181[11]_i_5_n_4 ),
        .O(\add_ln82_28_reg_1181[11]_i_9_n_4 ));
  (* HLUTNM = "lutpair256" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[15]_i_2 
       (.I0(\add_ln82_28_reg_1181_reg[19] [14]),
        .I1(dout__0__0_n_95),
        .I2(\add_ln82_28_reg_1181_reg[31] [14]),
        .O(\add_ln82_28_reg_1181[15]_i_2_n_4 ));
  (* HLUTNM = "lutpair255" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[15]_i_3 
       (.I0(\add_ln82_28_reg_1181_reg[19] [13]),
        .I1(dout__0__0_n_96),
        .I2(\add_ln82_28_reg_1181_reg[31] [13]),
        .O(\add_ln82_28_reg_1181[15]_i_3_n_4 ));
  (* HLUTNM = "lutpair254" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[15]_i_4 
       (.I0(\add_ln82_28_reg_1181_reg[19] [12]),
        .I1(dout__0__0_n_97),
        .I2(\add_ln82_28_reg_1181_reg[31] [12]),
        .O(\add_ln82_28_reg_1181[15]_i_4_n_4 ));
  (* HLUTNM = "lutpair253" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[15]_i_5 
       (.I0(\add_ln82_28_reg_1181_reg[19] [11]),
        .I1(dout__0__0_n_98),
        .I2(\add_ln82_28_reg_1181_reg[31] [11]),
        .O(\add_ln82_28_reg_1181[15]_i_5_n_4 ));
  (* HLUTNM = "lutpair257" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[15]_i_6 
       (.I0(\add_ln82_28_reg_1181_reg[19] [15]),
        .I1(dout__0__0_n_94),
        .I2(\add_ln82_28_reg_1181_reg[31] [15]),
        .I3(\add_ln82_28_reg_1181[15]_i_2_n_4 ),
        .O(\add_ln82_28_reg_1181[15]_i_6_n_4 ));
  (* HLUTNM = "lutpair256" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[15]_i_7 
       (.I0(\add_ln82_28_reg_1181_reg[19] [14]),
        .I1(dout__0__0_n_95),
        .I2(\add_ln82_28_reg_1181_reg[31] [14]),
        .I3(\add_ln82_28_reg_1181[15]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[15]_i_7_n_4 ));
  (* HLUTNM = "lutpair255" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[15]_i_8 
       (.I0(\add_ln82_28_reg_1181_reg[19] [13]),
        .I1(dout__0__0_n_96),
        .I2(\add_ln82_28_reg_1181_reg[31] [13]),
        .I3(\add_ln82_28_reg_1181[15]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[15]_i_8_n_4 ));
  (* HLUTNM = "lutpair254" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[15]_i_9 
       (.I0(\add_ln82_28_reg_1181_reg[19] [12]),
        .I1(dout__0__0_n_97),
        .I2(\add_ln82_28_reg_1181_reg[31] [12]),
        .I3(\add_ln82_28_reg_1181[15]_i_5_n_4 ),
        .O(\add_ln82_28_reg_1181[15]_i_9_n_4 ));
  (* HLUTNM = "lutpair257" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[19]_i_5 
       (.I0(\add_ln82_28_reg_1181_reg[19] [15]),
        .I1(dout__0__0_n_94),
        .I2(\add_ln82_28_reg_1181_reg[31] [15]),
        .O(DI));
  (* HLUTNM = "lutpair258" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[19]_i_9 
       (.I0(\add_ln82_28_reg_1181_reg[31]_0 [0]),
        .I1(dout__1_0[0]),
        .I2(\add_ln82_28_reg_1181_reg[31] [16]),
        .I3(DI),
        .O(S));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln82_28_reg_1181[31]_i_5 
       (.I0(\add_ln82_28_reg_1181_reg[31] [17]),
        .I1(dout__1_0[14]),
        .I2(\add_ln82_28_reg_1181_reg[31]_0 [1]),
        .I3(dout__3),
        .I4(\add_ln82_28_reg_1181_reg[31]_0 [2]),
        .I5(\add_ln82_28_reg_1181_reg[31] [18]),
        .O(\add_ln82_27_reg_1165_reg[30] ));
  (* HLUTNM = "lutpair244" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[3]_i_2 
       (.I0(\add_ln82_28_reg_1181_reg[19] [2]),
        .I1(dout__0__0_n_107),
        .I2(\add_ln82_28_reg_1181_reg[31] [2]),
        .O(\add_ln82_28_reg_1181[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair243" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[3]_i_3 
       (.I0(\add_ln82_28_reg_1181_reg[19] [1]),
        .I1(dout__0__0_n_108),
        .I2(\add_ln82_28_reg_1181_reg[31] [1]),
        .O(\add_ln82_28_reg_1181[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair242" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[3]_i_4 
       (.I0(\add_ln82_28_reg_1181_reg[19] [0]),
        .I1(dout__0__0_n_109),
        .I2(\add_ln82_28_reg_1181_reg[31] [0]),
        .O(\add_ln82_28_reg_1181[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair245" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[3]_i_5 
       (.I0(\add_ln82_28_reg_1181_reg[19] [3]),
        .I1(dout__0__0_n_106),
        .I2(\add_ln82_28_reg_1181_reg[31] [3]),
        .I3(\add_ln82_28_reg_1181[3]_i_2_n_4 ),
        .O(\add_ln82_28_reg_1181[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair244" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[3]_i_6 
       (.I0(\add_ln82_28_reg_1181_reg[19] [2]),
        .I1(dout__0__0_n_107),
        .I2(\add_ln82_28_reg_1181_reg[31] [2]),
        .I3(\add_ln82_28_reg_1181[3]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair243" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[3]_i_7 
       (.I0(\add_ln82_28_reg_1181_reg[19] [1]),
        .I1(dout__0__0_n_108),
        .I2(\add_ln82_28_reg_1181_reg[31] [1]),
        .I3(\add_ln82_28_reg_1181[3]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair242" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln82_28_reg_1181[3]_i_8 
       (.I0(\add_ln82_28_reg_1181_reg[19] [0]),
        .I1(dout__0__0_n_109),
        .I2(\add_ln82_28_reg_1181_reg[31] [0]),
        .O(\add_ln82_28_reg_1181[3]_i_8_n_4 ));
  (* HLUTNM = "lutpair248" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[7]_i_2 
       (.I0(\add_ln82_28_reg_1181_reg[19] [6]),
        .I1(dout__0__0_n_103),
        .I2(\add_ln82_28_reg_1181_reg[31] [6]),
        .O(\add_ln82_28_reg_1181[7]_i_2_n_4 ));
  (* HLUTNM = "lutpair247" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[7]_i_3 
       (.I0(\add_ln82_28_reg_1181_reg[19] [5]),
        .I1(dout__0__0_n_104),
        .I2(\add_ln82_28_reg_1181_reg[31] [5]),
        .O(\add_ln82_28_reg_1181[7]_i_3_n_4 ));
  (* HLUTNM = "lutpair246" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[7]_i_4 
       (.I0(\add_ln82_28_reg_1181_reg[19] [4]),
        .I1(dout__0__0_n_105),
        .I2(\add_ln82_28_reg_1181_reg[31] [4]),
        .O(\add_ln82_28_reg_1181[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair245" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln82_28_reg_1181[7]_i_5 
       (.I0(\add_ln82_28_reg_1181_reg[19] [3]),
        .I1(dout__0__0_n_106),
        .I2(\add_ln82_28_reg_1181_reg[31] [3]),
        .O(\add_ln82_28_reg_1181[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair249" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[7]_i_6 
       (.I0(\add_ln82_28_reg_1181_reg[19] [7]),
        .I1(dout__0__0_n_102),
        .I2(\add_ln82_28_reg_1181_reg[31] [7]),
        .I3(\add_ln82_28_reg_1181[7]_i_2_n_4 ),
        .O(\add_ln82_28_reg_1181[7]_i_6_n_4 ));
  (* HLUTNM = "lutpair248" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[7]_i_7 
       (.I0(\add_ln82_28_reg_1181_reg[19] [6]),
        .I1(dout__0__0_n_103),
        .I2(\add_ln82_28_reg_1181_reg[31] [6]),
        .I3(\add_ln82_28_reg_1181[7]_i_3_n_4 ),
        .O(\add_ln82_28_reg_1181[7]_i_7_n_4 ));
  (* HLUTNM = "lutpair247" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[7]_i_8 
       (.I0(\add_ln82_28_reg_1181_reg[19] [5]),
        .I1(dout__0__0_n_104),
        .I2(\add_ln82_28_reg_1181_reg[31] [5]),
        .I3(\add_ln82_28_reg_1181[7]_i_4_n_4 ),
        .O(\add_ln82_28_reg_1181[7]_i_8_n_4 ));
  (* HLUTNM = "lutpair246" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln82_28_reg_1181[7]_i_9 
       (.I0(\add_ln82_28_reg_1181_reg[19] [4]),
        .I1(dout__0__0_n_105),
        .I2(\add_ln82_28_reg_1181_reg[31] [4]),
        .I3(\add_ln82_28_reg_1181[7]_i_5_n_4 ),
        .O(\add_ln82_28_reg_1181[7]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[11]_i_1 
       (.CI(\add_ln82_28_reg_1181_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_28_reg_1181_reg[11]_i_1_n_4 ,\add_ln82_28_reg_1181_reg[11]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[11]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_28_reg_1181[11]_i_2_n_4 ,\add_ln82_28_reg_1181[11]_i_3_n_4 ,\add_ln82_28_reg_1181[11]_i_4_n_4 ,\add_ln82_28_reg_1181[11]_i_5_n_4 }),
        .O(D[11:8]),
        .S({\add_ln82_28_reg_1181[11]_i_6_n_4 ,\add_ln82_28_reg_1181[11]_i_7_n_4 ,\add_ln82_28_reg_1181[11]_i_8_n_4 ,\add_ln82_28_reg_1181[11]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[15]_i_1 
       (.CI(\add_ln82_28_reg_1181_reg[11]_i_1_n_4 ),
        .CO({CO,\add_ln82_28_reg_1181_reg[15]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[15]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_28_reg_1181[15]_i_2_n_4 ,\add_ln82_28_reg_1181[15]_i_3_n_4 ,\add_ln82_28_reg_1181[15]_i_4_n_4 ,\add_ln82_28_reg_1181[15]_i_5_n_4 }),
        .O(D[15:12]),
        .S({\add_ln82_28_reg_1181[15]_i_6_n_4 ,\add_ln82_28_reg_1181[15]_i_7_n_4 ,\add_ln82_28_reg_1181[15]_i_8_n_4 ,\add_ln82_28_reg_1181[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_28_reg_1181_reg[3]_i_1_n_4 ,\add_ln82_28_reg_1181_reg[3]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[3]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_28_reg_1181[3]_i_2_n_4 ,\add_ln82_28_reg_1181[3]_i_3_n_4 ,\add_ln82_28_reg_1181[3]_i_4_n_4 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln82_28_reg_1181[3]_i_5_n_4 ,\add_ln82_28_reg_1181[3]_i_6_n_4 ,\add_ln82_28_reg_1181[3]_i_7_n_4 ,\add_ln82_28_reg_1181[3]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_28_reg_1181_reg[7]_i_1 
       (.CI(\add_ln82_28_reg_1181_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_28_reg_1181_reg[7]_i_1_n_4 ,\add_ln82_28_reg_1181_reg[7]_i_1_n_5 ,\add_ln82_28_reg_1181_reg[7]_i_1_n_6 ,\add_ln82_28_reg_1181_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln82_28_reg_1181[7]_i_2_n_4 ,\add_ln82_28_reg_1181[7]_i_3_n_4 ,\add_ln82_28_reg_1181[7]_i_4_n_4 ,\add_ln82_28_reg_1181[7]_i_5_n_4 }),
        .O(D[7:4]),
        .S({\add_ln82_28_reg_1181[7]_i_6_n_4 ,\add_ln82_28_reg_1181[7]_i_7_n_4 ,\add_ln82_28_reg_1181[7]_i_8_n_4 ,\add_ln82_28_reg_1181[7]_i_9_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY6),
        .CEB2(ap_CS_fsm_state14),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY6),
        .CEA2(ap_CS_fsm_state14),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY6),
        .CEA2(ap_CS_fsm_state14),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__1_0[3:0]),
        .S({dout_carry_i_1__28_n_4,dout_carry_i_2__28_n_4,dout_carry_i_3__28_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__1_0[7:4]),
        .S({dout_carry__0_i_1__28_n_4,dout_carry__0_i_2__28_n_4,dout_carry__0_i_3__28_n_4,dout_carry__0_i_4__28_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__28
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__28
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__28
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__28
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__28_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__1_0[11:8]),
        .S({dout_carry__1_i_1__28_n_4,dout_carry__1_i_2__28_n_4,dout_carry__1_i_3__28_n_4,dout_carry__1_i_4__28_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__28
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__28
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__28
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__28
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__28_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O({dout__3,dout__1_0[14:12]}),
        .S({dout_carry__2_i_1__28_n_4,dout_carry__2_i_2__28_n_4,dout_carry__2_i_3__28_n_4,dout_carry__2_i_4__28_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__28
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__28
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__28
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__28
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__28
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__28
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__28
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__28_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_5
   (D,
    reg_2910,
    I_RREADY9,
    ap_clk,
    Q,
    dout,
    P,
    dout__3);
  output [31:0]D;
  input reg_2910;
  input I_RREADY9;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]P;
  input [15:0]dout__3;

  wire [31:0]D;
  wire I_RREADY9;
  wire [15:0]P;
  wire [31:0]Q;
  wire \add_ln82_23_reg_1192[11]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[11]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[11]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[11]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192[15]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[15]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[15]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[15]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192[19]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[19]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[19]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[19]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192[23]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[23]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[23]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[23]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192[27]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[27]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[27]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[27]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192[31]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[31]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[31]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[31]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192[3]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[3]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[3]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[3]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192[7]_i_2_n_4 ;
  wire \add_ln82_23_reg_1192[7]_i_3_n_4 ;
  wire \add_ln82_23_reg_1192[7]_i_4_n_4 ;
  wire \add_ln82_23_reg_1192[7]_i_5_n_4 ;
  wire \add_ln82_23_reg_1192_reg[11]_i_1_n_4 ;
  wire \add_ln82_23_reg_1192_reg[11]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[11]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[11]_i_1_n_7 ;
  wire \add_ln82_23_reg_1192_reg[15]_i_1_n_4 ;
  wire \add_ln82_23_reg_1192_reg[15]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[15]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[15]_i_1_n_7 ;
  wire \add_ln82_23_reg_1192_reg[19]_i_1_n_4 ;
  wire \add_ln82_23_reg_1192_reg[19]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[19]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[19]_i_1_n_7 ;
  wire \add_ln82_23_reg_1192_reg[23]_i_1_n_4 ;
  wire \add_ln82_23_reg_1192_reg[23]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[23]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[23]_i_1_n_7 ;
  wire \add_ln82_23_reg_1192_reg[27]_i_1_n_4 ;
  wire \add_ln82_23_reg_1192_reg[27]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[27]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[27]_i_1_n_7 ;
  wire \add_ln82_23_reg_1192_reg[31]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[31]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[31]_i_1_n_7 ;
  wire \add_ln82_23_reg_1192_reg[3]_i_1_n_4 ;
  wire \add_ln82_23_reg_1192_reg[3]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[3]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[3]_i_1_n_7 ;
  wire \add_ln82_23_reg_1192_reg[7]_i_1_n_4 ;
  wire \add_ln82_23_reg_1192_reg[7]_i_1_n_5 ;
  wire \add_ln82_23_reg_1192_reg[7]_i_1_n_6 ;
  wire \add_ln82_23_reg_1192_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [15:0]dout__3;
  wire [31:16]dout__3_0;
  wire dout_carry__0_i_1__26_n_4;
  wire dout_carry__0_i_2__26_n_4;
  wire dout_carry__0_i_3__26_n_4;
  wire dout_carry__0_i_4__26_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__26_n_4;
  wire dout_carry__1_i_2__26_n_4;
  wire dout_carry__1_i_3__26_n_4;
  wire dout_carry__1_i_4__26_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__26_n_4;
  wire dout_carry__2_i_2__26_n_4;
  wire dout_carry__2_i_3__26_n_4;
  wire dout_carry__2_i_4__26_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__26_n_4;
  wire dout_carry_i_2__26_n_4;
  wire dout_carry_i_3__26_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2910;
  wire [3:3]\NLW_add_ln82_23_reg_1192_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .O(\add_ln82_23_reg_1192[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .O(\add_ln82_23_reg_1192[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .O(\add_ln82_23_reg_1192[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .O(\add_ln82_23_reg_1192[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .O(\add_ln82_23_reg_1192[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .O(\add_ln82_23_reg_1192[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .O(\add_ln82_23_reg_1192[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .O(\add_ln82_23_reg_1192[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[19]_i_2 
       (.I0(dout__3_0[19]),
        .I1(dout__3[3]),
        .O(\add_ln82_23_reg_1192[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[19]_i_3 
       (.I0(dout__3_0[18]),
        .I1(dout__3[2]),
        .O(\add_ln82_23_reg_1192[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[19]_i_4 
       (.I0(dout__3_0[17]),
        .I1(dout__3[1]),
        .O(\add_ln82_23_reg_1192[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[19]_i_5 
       (.I0(dout__3_0[16]),
        .I1(dout__3[0]),
        .O(\add_ln82_23_reg_1192[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[23]_i_2 
       (.I0(dout__3_0[23]),
        .I1(dout__3[7]),
        .O(\add_ln82_23_reg_1192[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[23]_i_3 
       (.I0(dout__3_0[22]),
        .I1(dout__3[6]),
        .O(\add_ln82_23_reg_1192[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[23]_i_4 
       (.I0(dout__3_0[21]),
        .I1(dout__3[5]),
        .O(\add_ln82_23_reg_1192[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[23]_i_5 
       (.I0(dout__3_0[20]),
        .I1(dout__3[4]),
        .O(\add_ln82_23_reg_1192[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[27]_i_2 
       (.I0(dout__3_0[27]),
        .I1(dout__3[11]),
        .O(\add_ln82_23_reg_1192[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[27]_i_3 
       (.I0(dout__3_0[26]),
        .I1(dout__3[10]),
        .O(\add_ln82_23_reg_1192[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[27]_i_4 
       (.I0(dout__3_0[25]),
        .I1(dout__3[9]),
        .O(\add_ln82_23_reg_1192[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[27]_i_5 
       (.I0(dout__3_0[24]),
        .I1(dout__3[8]),
        .O(\add_ln82_23_reg_1192[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[31]_i_2 
       (.I0(dout__3_0[31]),
        .I1(dout__3[15]),
        .O(\add_ln82_23_reg_1192[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[31]_i_3 
       (.I0(dout__3_0[30]),
        .I1(dout__3[14]),
        .O(\add_ln82_23_reg_1192[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[31]_i_4 
       (.I0(dout__3_0[29]),
        .I1(dout__3[13]),
        .O(\add_ln82_23_reg_1192[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[31]_i_5 
       (.I0(dout__3_0[28]),
        .I1(dout__3[12]),
        .O(\add_ln82_23_reg_1192[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .O(\add_ln82_23_reg_1192[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .O(\add_ln82_23_reg_1192[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .O(\add_ln82_23_reg_1192[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .O(\add_ln82_23_reg_1192[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .O(\add_ln82_23_reg_1192[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .O(\add_ln82_23_reg_1192[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .O(\add_ln82_23_reg_1192[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_23_reg_1192[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .O(\add_ln82_23_reg_1192[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[11]_i_1 
       (.CI(\add_ln82_23_reg_1192_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_23_reg_1192_reg[11]_i_1_n_4 ,\add_ln82_23_reg_1192_reg[11]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[11]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_23_reg_1192[11]_i_2_n_4 ,\add_ln82_23_reg_1192[11]_i_3_n_4 ,\add_ln82_23_reg_1192[11]_i_4_n_4 ,\add_ln82_23_reg_1192[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[15]_i_1 
       (.CI(\add_ln82_23_reg_1192_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_23_reg_1192_reg[15]_i_1_n_4 ,\add_ln82_23_reg_1192_reg[15]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[15]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_23_reg_1192[15]_i_2_n_4 ,\add_ln82_23_reg_1192[15]_i_3_n_4 ,\add_ln82_23_reg_1192[15]_i_4_n_4 ,\add_ln82_23_reg_1192[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[19]_i_1 
       (.CI(\add_ln82_23_reg_1192_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_23_reg_1192_reg[19]_i_1_n_4 ,\add_ln82_23_reg_1192_reg[19]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[19]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3_0[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_23_reg_1192[19]_i_2_n_4 ,\add_ln82_23_reg_1192[19]_i_3_n_4 ,\add_ln82_23_reg_1192[19]_i_4_n_4 ,\add_ln82_23_reg_1192[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[23]_i_1 
       (.CI(\add_ln82_23_reg_1192_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_23_reg_1192_reg[23]_i_1_n_4 ,\add_ln82_23_reg_1192_reg[23]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[23]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3_0[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_23_reg_1192[23]_i_2_n_4 ,\add_ln82_23_reg_1192[23]_i_3_n_4 ,\add_ln82_23_reg_1192[23]_i_4_n_4 ,\add_ln82_23_reg_1192[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[27]_i_1 
       (.CI(\add_ln82_23_reg_1192_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_23_reg_1192_reg[27]_i_1_n_4 ,\add_ln82_23_reg_1192_reg[27]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[27]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3_0[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_23_reg_1192[27]_i_2_n_4 ,\add_ln82_23_reg_1192[27]_i_3_n_4 ,\add_ln82_23_reg_1192[27]_i_4_n_4 ,\add_ln82_23_reg_1192[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[31]_i_1 
       (.CI(\add_ln82_23_reg_1192_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_23_reg_1192_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_23_reg_1192_reg[31]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[31]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3_0[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_23_reg_1192[31]_i_2_n_4 ,\add_ln82_23_reg_1192[31]_i_3_n_4 ,\add_ln82_23_reg_1192[31]_i_4_n_4 ,\add_ln82_23_reg_1192[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_23_reg_1192_reg[3]_i_1_n_4 ,\add_ln82_23_reg_1192_reg[3]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[3]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_23_reg_1192[3]_i_2_n_4 ,\add_ln82_23_reg_1192[3]_i_3_n_4 ,\add_ln82_23_reg_1192[3]_i_4_n_4 ,\add_ln82_23_reg_1192[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_23_reg_1192_reg[7]_i_1 
       (.CI(\add_ln82_23_reg_1192_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_23_reg_1192_reg[7]_i_1_n_4 ,\add_ln82_23_reg_1192_reg[7]_i_1_n_5 ,\add_ln82_23_reg_1192_reg[7]_i_1_n_6 ,\add_ln82_23_reg_1192_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_23_reg_1192[7]_i_2_n_4 ,\add_ln82_23_reg_1192[7]_i_3_n_4 ,\add_ln82_23_reg_1192[7]_i_4_n_4 ,\add_ln82_23_reg_1192[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2910),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY9),
        .CEB2(I_RREADY9),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY9),
        .CEA2(I_RREADY9),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY9),
        .CEA2(I_RREADY9),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3_0[19:16]),
        .S({dout_carry_i_1__26_n_4,dout_carry_i_2__26_n_4,dout_carry_i_3__26_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3_0[23:20]),
        .S({dout_carry__0_i_1__26_n_4,dout_carry__0_i_2__26_n_4,dout_carry__0_i_3__26_n_4,dout_carry__0_i_4__26_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__26
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__26
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__26
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__26
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__26_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3_0[27:24]),
        .S({dout_carry__1_i_1__26_n_4,dout_carry__1_i_2__26_n_4,dout_carry__1_i_3__26_n_4,dout_carry__1_i_4__26_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__26
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__26
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__26
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__26
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__26_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3_0[31:28]),
        .S({dout_carry__2_i_1__26_n_4,dout_carry__2_i_2__26_n_4,dout_carry__2_i_3__26_n_4,dout_carry__2_i_4__26_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__26
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__26
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__26
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__26
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__26
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__26
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__26
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__26_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_6
   (P,
    dout__3,
    reg_2870,
    ap_CS_fsm_state14,
    I_RREADY9,
    ap_clk,
    Q,
    dout);
  output [15:0]P;
  output [15:0]dout__3;
  input reg_2870;
  input ap_CS_fsm_state14;
  input I_RREADY9;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;

  wire I_RREADY9;
  wire [15:0]P;
  wire [31:0]Q;
  wire ap_CS_fsm_state14;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [15:0]dout__3;
  wire dout_carry__0_i_1__25_n_4;
  wire dout_carry__0_i_2__25_n_4;
  wire dout_carry__0_i_3__25_n_4;
  wire dout_carry__0_i_4__25_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__25_n_4;
  wire dout_carry__1_i_2__25_n_4;
  wire dout_carry__1_i_3__25_n_4;
  wire dout_carry__1_i_4__25_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__25_n_4;
  wire dout_carry__2_i_2__25_n_4;
  wire dout_carry__2_i_3__25_n_4;
  wire dout_carry__2_i_4__25_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__25_n_4;
  wire dout_carry_i_2__25_n_4;
  wire dout_carry_i_3__25_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state14),
        .CEB2(I_RREADY9),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state14),
        .CEA2(I_RREADY9),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,P}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state14),
        .CEA2(I_RREADY9),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[3:0]),
        .S({dout_carry_i_1__25_n_4,dout_carry_i_2__25_n_4,dout_carry_i_3__25_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[7:4]),
        .S({dout_carry__0_i_1__25_n_4,dout_carry__0_i_2__25_n_4,dout_carry__0_i_3__25_n_4,dout_carry__0_i_4__25_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__25
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__25
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__25
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__25
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__25_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[11:8]),
        .S({dout_carry__1_i_1__25_n_4,dout_carry__1_i_2__25_n_4,dout_carry__1_i_3__25_n_4,dout_carry__1_i_4__25_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__25
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__25
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__25
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__25
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__25_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[15:12]),
        .S({dout_carry__2_i_1__25_n_4,dout_carry__2_i_2__25_n_4,dout_carry__2_i_3__25_n_4,dout_carry__2_i_4__25_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__25
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__25
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__25
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__25
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__25
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__25
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__25
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__25_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_7
   (D,
    PCOUT,
    mul_ln79_23_reg_1203_reg__1,
    reg_2870,
    I_RREADY9,
    ap_CS_fsm_state17,
    ap_CS_fsm_state18,
    ap_clk,
    Q,
    dout,
    P,
    \add_ln82_22_reg_1214[19]_i_5 );
  output [16:0]D;
  output [47:0]PCOUT;
  output [15:0]mul_ln79_23_reg_1203_reg__1;
  input reg_2870;
  input I_RREADY9;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state18;
  input ap_clk;
  input [31:0]Q;
  input [16:0]dout;
  input [14:0]P;
  input [0:0]\add_ln82_22_reg_1214[19]_i_5 ;

  wire [16:0]D;
  wire I_RREADY9;
  wire [14:0]P;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire [0:0]\add_ln82_22_reg_1214[19]_i_5 ;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_clk;
  wire [16:0]dout;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1__23_n_4;
  wire dout_carry__0_i_2__23_n_4;
  wire dout_carry__0_i_3__23_n_4;
  wire dout_carry__0_i_4__23_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__23_n_4;
  wire dout_carry__1_i_2__23_n_4;
  wire dout_carry__1_i_3__23_n_4;
  wire dout_carry__1_i_4__23_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__23_n_4;
  wire dout_carry__2_i_2__23_n_4;
  wire dout_carry__2_i_3__23_n_4;
  wire dout_carry__2_i_4__23_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__23_n_4;
  wire dout_carry_i_2__23_n_4;
  wire dout_carry_i_3__23_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_23_reg_1203_reg__1;
  wire reg_2870;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY9),
        .CEB2(ap_CS_fsm_state17),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state18),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY9),
        .CEA2(ap_CS_fsm_state17),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,D}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({P[2:0],1'b0}),
        .O(mul_ln79_23_reg_1203_reg__1[3:0]),
        .S({dout_carry_i_1__23_n_4,dout_carry_i_2__23_n_4,dout_carry_i_3__23_n_4,\add_ln82_22_reg_1214[19]_i_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(P[6:3]),
        .O(mul_ln79_23_reg_1203_reg__1[7:4]),
        .S({dout_carry__0_i_1__23_n_4,dout_carry__0_i_2__23_n_4,dout_carry__0_i_3__23_n_4,dout_carry__0_i_4__23_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__23
       (.I0(P[6]),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__23
       (.I0(P[5]),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__23
       (.I0(P[4]),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__23
       (.I0(P[3]),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__23_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(P[10:7]),
        .O(mul_ln79_23_reg_1203_reg__1[11:8]),
        .S({dout_carry__1_i_1__23_n_4,dout_carry__1_i_2__23_n_4,dout_carry__1_i_3__23_n_4,dout_carry__1_i_4__23_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__23
       (.I0(P[10]),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__23
       (.I0(P[9]),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__23
       (.I0(P[8]),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__23
       (.I0(P[7]),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__23_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,P[13:11]}),
        .O(mul_ln79_23_reg_1203_reg__1[15:12]),
        .S({dout_carry__2_i_1__23_n_4,dout_carry__2_i_2__23_n_4,dout_carry__2_i_3__23_n_4,dout_carry__2_i_4__23_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__23
       (.I0(P[14]),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__23
       (.I0(P[13]),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__23
       (.I0(P[12]),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__23
       (.I0(P[11]),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__23
       (.I0(P[2]),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__23
       (.I0(P[1]),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__23
       (.I0(P[0]),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__23_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_8
   (D,
    reg_2870,
    I_RREADY10,
    ap_CS_fsm_state18,
    ap_clk,
    Q,
    dout,
    \add_ln82_22_reg_1214_reg[15] ,
    mul_ln79_23_reg_1203_reg__1);
  output [31:0]D;
  input reg_2870;
  input I_RREADY10;
  input ap_CS_fsm_state18;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]\add_ln82_22_reg_1214_reg[15] ;
  input [15:0]mul_ln79_23_reg_1203_reg__1;

  wire [31:0]D;
  wire I_RREADY10;
  wire [31:0]Q;
  wire \add_ln82_22_reg_1214[11]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[11]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[11]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[11]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214[15]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[15]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[15]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[15]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214[19]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[19]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[19]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[19]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214[23]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[23]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[23]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[23]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214[27]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[27]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[27]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[27]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214[31]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[31]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[31]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[31]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214[3]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[3]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[3]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[3]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214[7]_i_2_n_4 ;
  wire \add_ln82_22_reg_1214[7]_i_3_n_4 ;
  wire \add_ln82_22_reg_1214[7]_i_4_n_4 ;
  wire \add_ln82_22_reg_1214[7]_i_5_n_4 ;
  wire \add_ln82_22_reg_1214_reg[11]_i_1_n_4 ;
  wire \add_ln82_22_reg_1214_reg[11]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[11]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[11]_i_1_n_7 ;
  wire [15:0]\add_ln82_22_reg_1214_reg[15] ;
  wire \add_ln82_22_reg_1214_reg[15]_i_1_n_4 ;
  wire \add_ln82_22_reg_1214_reg[15]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[15]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[15]_i_1_n_7 ;
  wire \add_ln82_22_reg_1214_reg[19]_i_1_n_4 ;
  wire \add_ln82_22_reg_1214_reg[19]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[19]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[19]_i_1_n_7 ;
  wire \add_ln82_22_reg_1214_reg[23]_i_1_n_4 ;
  wire \add_ln82_22_reg_1214_reg[23]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[23]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[23]_i_1_n_7 ;
  wire \add_ln82_22_reg_1214_reg[27]_i_1_n_4 ;
  wire \add_ln82_22_reg_1214_reg[27]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[27]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[27]_i_1_n_7 ;
  wire \add_ln82_22_reg_1214_reg[31]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[31]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[31]_i_1_n_7 ;
  wire \add_ln82_22_reg_1214_reg[3]_i_1_n_4 ;
  wire \add_ln82_22_reg_1214_reg[3]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[3]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[3]_i_1_n_7 ;
  wire \add_ln82_22_reg_1214_reg[7]_i_1_n_4 ;
  wire \add_ln82_22_reg_1214_reg[7]_i_1_n_5 ;
  wire \add_ln82_22_reg_1214_reg[7]_i_1_n_6 ;
  wire \add_ln82_22_reg_1214_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state18;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [31:16]dout__3;
  wire dout_carry__0_i_1__24_n_4;
  wire dout_carry__0_i_2__24_n_4;
  wire dout_carry__0_i_3__24_n_4;
  wire dout_carry__0_i_4__24_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__24_n_4;
  wire dout_carry__1_i_2__24_n_4;
  wire dout_carry__1_i_3__24_n_4;
  wire dout_carry__1_i_4__24_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__24_n_4;
  wire dout_carry__2_i_2__24_n_4;
  wire dout_carry__2_i_3__24_n_4;
  wire dout_carry__2_i_4__24_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__24_n_4;
  wire dout_carry_i_2__24_n_4;
  wire dout_carry_i_3__24_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire [15:0]mul_ln79_23_reg_1203_reg__1;
  wire reg_2870;
  wire [3:3]\NLW_add_ln82_22_reg_1214_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(\add_ln82_22_reg_1214_reg[15] [11]),
        .O(\add_ln82_22_reg_1214[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(\add_ln82_22_reg_1214_reg[15] [10]),
        .O(\add_ln82_22_reg_1214[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(\add_ln82_22_reg_1214_reg[15] [9]),
        .O(\add_ln82_22_reg_1214[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(\add_ln82_22_reg_1214_reg[15] [8]),
        .O(\add_ln82_22_reg_1214[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(\add_ln82_22_reg_1214_reg[15] [15]),
        .O(\add_ln82_22_reg_1214[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(\add_ln82_22_reg_1214_reg[15] [14]),
        .O(\add_ln82_22_reg_1214[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(\add_ln82_22_reg_1214_reg[15] [13]),
        .O(\add_ln82_22_reg_1214[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(\add_ln82_22_reg_1214_reg[15] [12]),
        .O(\add_ln82_22_reg_1214[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[19]_i_2 
       (.I0(dout__3[19]),
        .I1(mul_ln79_23_reg_1203_reg__1[3]),
        .O(\add_ln82_22_reg_1214[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[19]_i_3 
       (.I0(dout__3[18]),
        .I1(mul_ln79_23_reg_1203_reg__1[2]),
        .O(\add_ln82_22_reg_1214[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[19]_i_4 
       (.I0(dout__3[17]),
        .I1(mul_ln79_23_reg_1203_reg__1[1]),
        .O(\add_ln82_22_reg_1214[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[19]_i_5 
       (.I0(dout__3[16]),
        .I1(mul_ln79_23_reg_1203_reg__1[0]),
        .O(\add_ln82_22_reg_1214[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[23]_i_2 
       (.I0(dout__3[23]),
        .I1(mul_ln79_23_reg_1203_reg__1[7]),
        .O(\add_ln82_22_reg_1214[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[23]_i_3 
       (.I0(dout__3[22]),
        .I1(mul_ln79_23_reg_1203_reg__1[6]),
        .O(\add_ln82_22_reg_1214[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[23]_i_4 
       (.I0(dout__3[21]),
        .I1(mul_ln79_23_reg_1203_reg__1[5]),
        .O(\add_ln82_22_reg_1214[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[23]_i_5 
       (.I0(dout__3[20]),
        .I1(mul_ln79_23_reg_1203_reg__1[4]),
        .O(\add_ln82_22_reg_1214[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[27]_i_2 
       (.I0(dout__3[27]),
        .I1(mul_ln79_23_reg_1203_reg__1[11]),
        .O(\add_ln82_22_reg_1214[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[27]_i_3 
       (.I0(dout__3[26]),
        .I1(mul_ln79_23_reg_1203_reg__1[10]),
        .O(\add_ln82_22_reg_1214[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[27]_i_4 
       (.I0(dout__3[25]),
        .I1(mul_ln79_23_reg_1203_reg__1[9]),
        .O(\add_ln82_22_reg_1214[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[27]_i_5 
       (.I0(dout__3[24]),
        .I1(mul_ln79_23_reg_1203_reg__1[8]),
        .O(\add_ln82_22_reg_1214[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[31]_i_2 
       (.I0(dout__3[31]),
        .I1(mul_ln79_23_reg_1203_reg__1[15]),
        .O(\add_ln82_22_reg_1214[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[31]_i_3 
       (.I0(dout__3[30]),
        .I1(mul_ln79_23_reg_1203_reg__1[14]),
        .O(\add_ln82_22_reg_1214[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[31]_i_4 
       (.I0(dout__3[29]),
        .I1(mul_ln79_23_reg_1203_reg__1[13]),
        .O(\add_ln82_22_reg_1214[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[31]_i_5 
       (.I0(dout__3[28]),
        .I1(mul_ln79_23_reg_1203_reg__1[12]),
        .O(\add_ln82_22_reg_1214[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(\add_ln82_22_reg_1214_reg[15] [3]),
        .O(\add_ln82_22_reg_1214[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(\add_ln82_22_reg_1214_reg[15] [2]),
        .O(\add_ln82_22_reg_1214[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(\add_ln82_22_reg_1214_reg[15] [1]),
        .O(\add_ln82_22_reg_1214[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(\add_ln82_22_reg_1214_reg[15] [0]),
        .O(\add_ln82_22_reg_1214[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(\add_ln82_22_reg_1214_reg[15] [7]),
        .O(\add_ln82_22_reg_1214[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(\add_ln82_22_reg_1214_reg[15] [6]),
        .O(\add_ln82_22_reg_1214[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(\add_ln82_22_reg_1214_reg[15] [5]),
        .O(\add_ln82_22_reg_1214[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_22_reg_1214[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(\add_ln82_22_reg_1214_reg[15] [4]),
        .O(\add_ln82_22_reg_1214[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[11]_i_1 
       (.CI(\add_ln82_22_reg_1214_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_22_reg_1214_reg[11]_i_1_n_4 ,\add_ln82_22_reg_1214_reg[11]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[11]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_22_reg_1214[11]_i_2_n_4 ,\add_ln82_22_reg_1214[11]_i_3_n_4 ,\add_ln82_22_reg_1214[11]_i_4_n_4 ,\add_ln82_22_reg_1214[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[15]_i_1 
       (.CI(\add_ln82_22_reg_1214_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_22_reg_1214_reg[15]_i_1_n_4 ,\add_ln82_22_reg_1214_reg[15]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[15]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_22_reg_1214[15]_i_2_n_4 ,\add_ln82_22_reg_1214[15]_i_3_n_4 ,\add_ln82_22_reg_1214[15]_i_4_n_4 ,\add_ln82_22_reg_1214[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[19]_i_1 
       (.CI(\add_ln82_22_reg_1214_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_22_reg_1214_reg[19]_i_1_n_4 ,\add_ln82_22_reg_1214_reg[19]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[19]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_22_reg_1214[19]_i_2_n_4 ,\add_ln82_22_reg_1214[19]_i_3_n_4 ,\add_ln82_22_reg_1214[19]_i_4_n_4 ,\add_ln82_22_reg_1214[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[23]_i_1 
       (.CI(\add_ln82_22_reg_1214_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_22_reg_1214_reg[23]_i_1_n_4 ,\add_ln82_22_reg_1214_reg[23]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[23]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_22_reg_1214[23]_i_2_n_4 ,\add_ln82_22_reg_1214[23]_i_3_n_4 ,\add_ln82_22_reg_1214[23]_i_4_n_4 ,\add_ln82_22_reg_1214[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[27]_i_1 
       (.CI(\add_ln82_22_reg_1214_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_22_reg_1214_reg[27]_i_1_n_4 ,\add_ln82_22_reg_1214_reg[27]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[27]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_22_reg_1214[27]_i_2_n_4 ,\add_ln82_22_reg_1214[27]_i_3_n_4 ,\add_ln82_22_reg_1214[27]_i_4_n_4 ,\add_ln82_22_reg_1214[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[31]_i_1 
       (.CI(\add_ln82_22_reg_1214_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_22_reg_1214_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_22_reg_1214_reg[31]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[31]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_22_reg_1214[31]_i_2_n_4 ,\add_ln82_22_reg_1214[31]_i_3_n_4 ,\add_ln82_22_reg_1214[31]_i_4_n_4 ,\add_ln82_22_reg_1214[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_22_reg_1214_reg[3]_i_1_n_4 ,\add_ln82_22_reg_1214_reg[3]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[3]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_22_reg_1214[3]_i_2_n_4 ,\add_ln82_22_reg_1214[3]_i_3_n_4 ,\add_ln82_22_reg_1214[3]_i_4_n_4 ,\add_ln82_22_reg_1214[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_22_reg_1214_reg[7]_i_1 
       (.CI(\add_ln82_22_reg_1214_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_22_reg_1214_reg[7]_i_1_n_4 ,\add_ln82_22_reg_1214_reg[7]_i_1_n_5 ,\add_ln82_22_reg_1214_reg[7]_i_1_n_6 ,\add_ln82_22_reg_1214_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_22_reg_1214[7]_i_2_n_4 ,\add_ln82_22_reg_1214[7]_i_3_n_4 ,\add_ln82_22_reg_1214[7]_i_4_n_4 ,\add_ln82_22_reg_1214[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(I_RREADY10),
        .CEB2(ap_CS_fsm_state18),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY10),
        .CEA2(ap_CS_fsm_state18),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(I_RREADY10),
        .CEA2(ap_CS_fsm_state18),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2870),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3[19:16]),
        .S({dout_carry_i_1__24_n_4,dout_carry_i_2__24_n_4,dout_carry_i_3__24_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3[23:20]),
        .S({dout_carry__0_i_1__24_n_4,dout_carry__0_i_2__24_n_4,dout_carry__0_i_3__24_n_4,dout_carry__0_i_4__24_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__24
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__24
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__24
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__24
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__24_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3[27:24]),
        .S({dout_carry__1_i_1__24_n_4,dout_carry__1_i_2__24_n_4,dout_carry__1_i_3__24_n_4,dout_carry__1_i_4__24_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__24
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__24
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__24
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__24
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__24_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3[31:28]),
        .S({dout_carry__2_i_1__24_n_4,dout_carry__2_i_2__24_n_4,dout_carry__2_i_3__24_n_4,dout_carry__2_i_4__24_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__24
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__24
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__24
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__24
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__24
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__24
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__24
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__24_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_mul_32s_32s_32_1_1" *) 
module equalizer_equalizer_0_1_equalizer_mul_32s_32s_32_1_1_9
   (D,
    reg_2910,
    ap_CS_fsm_state19,
    I_RREADY13,
    ap_clk,
    Q,
    dout,
    P,
    dout__3);
  output [31:0]D;
  input reg_2910;
  input ap_CS_fsm_state19;
  input I_RREADY13;
  input ap_clk;
  input [31:0]Q;
  input [31:0]dout;
  input [15:0]P;
  input [15:0]dout__3;

  wire [31:0]D;
  wire I_RREADY13;
  wire [15:0]P;
  wire [31:0]Q;
  wire \add_ln82_19_reg_1230[11]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[11]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[11]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[11]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230[15]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[15]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[15]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[15]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230[19]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[19]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[19]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[19]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230[23]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[23]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[23]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[23]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230[27]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[27]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[27]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[27]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230[31]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[31]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[31]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[31]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230[3]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[3]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[3]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[3]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230[7]_i_2_n_4 ;
  wire \add_ln82_19_reg_1230[7]_i_3_n_4 ;
  wire \add_ln82_19_reg_1230[7]_i_4_n_4 ;
  wire \add_ln82_19_reg_1230[7]_i_5_n_4 ;
  wire \add_ln82_19_reg_1230_reg[11]_i_1_n_4 ;
  wire \add_ln82_19_reg_1230_reg[11]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[11]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[11]_i_1_n_7 ;
  wire \add_ln82_19_reg_1230_reg[15]_i_1_n_4 ;
  wire \add_ln82_19_reg_1230_reg[15]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[15]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[15]_i_1_n_7 ;
  wire \add_ln82_19_reg_1230_reg[19]_i_1_n_4 ;
  wire \add_ln82_19_reg_1230_reg[19]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[19]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[19]_i_1_n_7 ;
  wire \add_ln82_19_reg_1230_reg[23]_i_1_n_4 ;
  wire \add_ln82_19_reg_1230_reg[23]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[23]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[23]_i_1_n_7 ;
  wire \add_ln82_19_reg_1230_reg[27]_i_1_n_4 ;
  wire \add_ln82_19_reg_1230_reg[27]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[27]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[27]_i_1_n_7 ;
  wire \add_ln82_19_reg_1230_reg[31]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[31]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[31]_i_1_n_7 ;
  wire \add_ln82_19_reg_1230_reg[3]_i_1_n_4 ;
  wire \add_ln82_19_reg_1230_reg[3]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[3]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[3]_i_1_n_7 ;
  wire \add_ln82_19_reg_1230_reg[7]_i_1_n_4 ;
  wire \add_ln82_19_reg_1230_reg[7]_i_1_n_5 ;
  wire \add_ln82_19_reg_1230_reg[7]_i_1_n_6 ;
  wire \add_ln82_19_reg_1230_reg[7]_i_1_n_7 ;
  wire ap_CS_fsm_state19;
  wire ap_clk;
  wire [31:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_106;
  wire dout__0__0_n_107;
  wire dout__0__0_n_108;
  wire dout__0__0_n_109;
  wire dout__0__0_n_110;
  wire dout__0__0_n_111;
  wire dout__0__0_n_112;
  wire dout__0__0_n_113;
  wire dout__0__0_n_114;
  wire dout__0__0_n_115;
  wire dout__0__0_n_116;
  wire dout__0__0_n_117;
  wire dout__0__0_n_118;
  wire dout__0__0_n_119;
  wire dout__0__0_n_120;
  wire dout__0__0_n_121;
  wire dout__0__0_n_122;
  wire dout__0__0_n_123;
  wire dout__0__0_n_124;
  wire dout__0__0_n_125;
  wire dout__0__0_n_126;
  wire dout__0__0_n_127;
  wire dout__0__0_n_128;
  wire dout__0__0_n_129;
  wire dout__0__0_n_130;
  wire dout__0__0_n_131;
  wire dout__0__0_n_132;
  wire dout__0__0_n_133;
  wire dout__0__0_n_134;
  wire dout__0__0_n_135;
  wire dout__0__0_n_136;
  wire dout__0__0_n_137;
  wire dout__0__0_n_138;
  wire dout__0__0_n_139;
  wire dout__0__0_n_140;
  wire dout__0__0_n_141;
  wire dout__0__0_n_142;
  wire dout__0__0_n_143;
  wire dout__0__0_n_144;
  wire dout__0__0_n_145;
  wire dout__0__0_n_146;
  wire dout__0__0_n_147;
  wire dout__0__0_n_148;
  wire dout__0__0_n_149;
  wire dout__0__0_n_150;
  wire dout__0__0_n_151;
  wire dout__0__0_n_152;
  wire dout__0__0_n_153;
  wire dout__0__0_n_154;
  wire dout__0__0_n_155;
  wire dout__0__0_n_156;
  wire dout__0__0_n_157;
  wire dout__0__0_n_62;
  wire dout__0__0_n_63;
  wire dout__0__0_n_64;
  wire dout__0__0_n_65;
  wire dout__0__0_n_66;
  wire dout__0__0_n_67;
  wire dout__0__0_n_68;
  wire dout__0__0_n_69;
  wire dout__0__0_n_70;
  wire dout__0__0_n_71;
  wire dout__0__0_n_72;
  wire dout__0__0_n_73;
  wire dout__0__0_n_74;
  wire dout__0__0_n_75;
  wire dout__0__0_n_76;
  wire dout__0__0_n_77;
  wire dout__0__0_n_78;
  wire dout__0__0_n_79;
  wire dout__0__0_n_80;
  wire dout__0__0_n_81;
  wire dout__0__0_n_82;
  wire dout__0__0_n_83;
  wire dout__0__0_n_84;
  wire dout__0__0_n_85;
  wire dout__0__0_n_86;
  wire dout__0__0_n_87;
  wire dout__0__0_n_88;
  wire dout__0__0_n_89;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_154;
  wire dout__0_n_155;
  wire dout__0_n_156;
  wire dout__0_n_157;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire [15:0]dout__3;
  wire [31:16]dout__3_0;
  wire dout_carry__0_i_1__22_n_4;
  wire dout_carry__0_i_2__22_n_4;
  wire dout_carry__0_i_3__22_n_4;
  wire dout_carry__0_i_4__22_n_4;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire dout_carry__1_i_1__22_n_4;
  wire dout_carry__1_i_2__22_n_4;
  wire dout_carry__1_i_3__22_n_4;
  wire dout_carry__1_i_4__22_n_4;
  wire dout_carry__1_n_4;
  wire dout_carry__1_n_5;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry__2_i_1__22_n_4;
  wire dout_carry__2_i_2__22_n_4;
  wire dout_carry__2_i_3__22_n_4;
  wire dout_carry__2_i_4__22_n_4;
  wire dout_carry__2_n_5;
  wire dout_carry__2_n_6;
  wire dout_carry__2_n_7;
  wire dout_carry_i_1__22_n_4;
  wire dout_carry_i_2__22_n_4;
  wire dout_carry_i_3__22_n_4;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire reg_2910;
  wire [3:3]\NLW_add_ln82_19_reg_1230_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dout_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[11]_i_2 
       (.I0(dout__0__0_n_98),
        .I1(P[11]),
        .O(\add_ln82_19_reg_1230[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[11]_i_3 
       (.I0(dout__0__0_n_99),
        .I1(P[10]),
        .O(\add_ln82_19_reg_1230[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[11]_i_4 
       (.I0(dout__0__0_n_100),
        .I1(P[9]),
        .O(\add_ln82_19_reg_1230[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[11]_i_5 
       (.I0(dout__0__0_n_101),
        .I1(P[8]),
        .O(\add_ln82_19_reg_1230[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[15]_i_2 
       (.I0(dout__0__0_n_94),
        .I1(P[15]),
        .O(\add_ln82_19_reg_1230[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[15]_i_3 
       (.I0(dout__0__0_n_95),
        .I1(P[14]),
        .O(\add_ln82_19_reg_1230[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[15]_i_4 
       (.I0(dout__0__0_n_96),
        .I1(P[13]),
        .O(\add_ln82_19_reg_1230[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[15]_i_5 
       (.I0(dout__0__0_n_97),
        .I1(P[12]),
        .O(\add_ln82_19_reg_1230[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[19]_i_2 
       (.I0(dout__3_0[19]),
        .I1(dout__3[3]),
        .O(\add_ln82_19_reg_1230[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[19]_i_3 
       (.I0(dout__3_0[18]),
        .I1(dout__3[2]),
        .O(\add_ln82_19_reg_1230[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[19]_i_4 
       (.I0(dout__3_0[17]),
        .I1(dout__3[1]),
        .O(\add_ln82_19_reg_1230[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[19]_i_5 
       (.I0(dout__3_0[16]),
        .I1(dout__3[0]),
        .O(\add_ln82_19_reg_1230[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[23]_i_2 
       (.I0(dout__3_0[23]),
        .I1(dout__3[7]),
        .O(\add_ln82_19_reg_1230[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[23]_i_3 
       (.I0(dout__3_0[22]),
        .I1(dout__3[6]),
        .O(\add_ln82_19_reg_1230[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[23]_i_4 
       (.I0(dout__3_0[21]),
        .I1(dout__3[5]),
        .O(\add_ln82_19_reg_1230[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[23]_i_5 
       (.I0(dout__3_0[20]),
        .I1(dout__3[4]),
        .O(\add_ln82_19_reg_1230[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[27]_i_2 
       (.I0(dout__3_0[27]),
        .I1(dout__3[11]),
        .O(\add_ln82_19_reg_1230[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[27]_i_3 
       (.I0(dout__3_0[26]),
        .I1(dout__3[10]),
        .O(\add_ln82_19_reg_1230[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[27]_i_4 
       (.I0(dout__3_0[25]),
        .I1(dout__3[9]),
        .O(\add_ln82_19_reg_1230[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[27]_i_5 
       (.I0(dout__3_0[24]),
        .I1(dout__3[8]),
        .O(\add_ln82_19_reg_1230[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[31]_i_2 
       (.I0(dout__3_0[31]),
        .I1(dout__3[15]),
        .O(\add_ln82_19_reg_1230[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[31]_i_3 
       (.I0(dout__3_0[30]),
        .I1(dout__3[14]),
        .O(\add_ln82_19_reg_1230[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[31]_i_4 
       (.I0(dout__3_0[29]),
        .I1(dout__3[13]),
        .O(\add_ln82_19_reg_1230[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[31]_i_5 
       (.I0(dout__3_0[28]),
        .I1(dout__3[12]),
        .O(\add_ln82_19_reg_1230[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[3]_i_2 
       (.I0(dout__0__0_n_106),
        .I1(P[3]),
        .O(\add_ln82_19_reg_1230[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[3]_i_3 
       (.I0(dout__0__0_n_107),
        .I1(P[2]),
        .O(\add_ln82_19_reg_1230[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[3]_i_4 
       (.I0(dout__0__0_n_108),
        .I1(P[1]),
        .O(\add_ln82_19_reg_1230[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[3]_i_5 
       (.I0(dout__0__0_n_109),
        .I1(P[0]),
        .O(\add_ln82_19_reg_1230[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[7]_i_2 
       (.I0(dout__0__0_n_102),
        .I1(P[7]),
        .O(\add_ln82_19_reg_1230[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[7]_i_3 
       (.I0(dout__0__0_n_103),
        .I1(P[6]),
        .O(\add_ln82_19_reg_1230[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[7]_i_4 
       (.I0(dout__0__0_n_104),
        .I1(P[5]),
        .O(\add_ln82_19_reg_1230[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_19_reg_1230[7]_i_5 
       (.I0(dout__0__0_n_105),
        .I1(P[4]),
        .O(\add_ln82_19_reg_1230[7]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[11]_i_1 
       (.CI(\add_ln82_19_reg_1230_reg[7]_i_1_n_4 ),
        .CO({\add_ln82_19_reg_1230_reg[11]_i_1_n_4 ,\add_ln82_19_reg_1230_reg[11]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[11]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101}),
        .O(D[11:8]),
        .S({\add_ln82_19_reg_1230[11]_i_2_n_4 ,\add_ln82_19_reg_1230[11]_i_3_n_4 ,\add_ln82_19_reg_1230[11]_i_4_n_4 ,\add_ln82_19_reg_1230[11]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[15]_i_1 
       (.CI(\add_ln82_19_reg_1230_reg[11]_i_1_n_4 ),
        .CO({\add_ln82_19_reg_1230_reg[15]_i_1_n_4 ,\add_ln82_19_reg_1230_reg[15]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[15]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97}),
        .O(D[15:12]),
        .S({\add_ln82_19_reg_1230[15]_i_2_n_4 ,\add_ln82_19_reg_1230[15]_i_3_n_4 ,\add_ln82_19_reg_1230[15]_i_4_n_4 ,\add_ln82_19_reg_1230[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[19]_i_1 
       (.CI(\add_ln82_19_reg_1230_reg[15]_i_1_n_4 ),
        .CO({\add_ln82_19_reg_1230_reg[19]_i_1_n_4 ,\add_ln82_19_reg_1230_reg[19]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[19]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3_0[19:16]),
        .O(D[19:16]),
        .S({\add_ln82_19_reg_1230[19]_i_2_n_4 ,\add_ln82_19_reg_1230[19]_i_3_n_4 ,\add_ln82_19_reg_1230[19]_i_4_n_4 ,\add_ln82_19_reg_1230[19]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[23]_i_1 
       (.CI(\add_ln82_19_reg_1230_reg[19]_i_1_n_4 ),
        .CO({\add_ln82_19_reg_1230_reg[23]_i_1_n_4 ,\add_ln82_19_reg_1230_reg[23]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[23]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3_0[23:20]),
        .O(D[23:20]),
        .S({\add_ln82_19_reg_1230[23]_i_2_n_4 ,\add_ln82_19_reg_1230[23]_i_3_n_4 ,\add_ln82_19_reg_1230[23]_i_4_n_4 ,\add_ln82_19_reg_1230[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[27]_i_1 
       (.CI(\add_ln82_19_reg_1230_reg[23]_i_1_n_4 ),
        .CO({\add_ln82_19_reg_1230_reg[27]_i_1_n_4 ,\add_ln82_19_reg_1230_reg[27]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[27]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(dout__3_0[27:24]),
        .O(D[27:24]),
        .S({\add_ln82_19_reg_1230[27]_i_2_n_4 ,\add_ln82_19_reg_1230[27]_i_3_n_4 ,\add_ln82_19_reg_1230[27]_i_4_n_4 ,\add_ln82_19_reg_1230[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[31]_i_1 
       (.CI(\add_ln82_19_reg_1230_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln82_19_reg_1230_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln82_19_reg_1230_reg[31]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[31]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout__3_0[30:28]}),
        .O(D[31:28]),
        .S({\add_ln82_19_reg_1230[31]_i_2_n_4 ,\add_ln82_19_reg_1230[31]_i_3_n_4 ,\add_ln82_19_reg_1230[31]_i_4_n_4 ,\add_ln82_19_reg_1230[31]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_19_reg_1230_reg[3]_i_1_n_4 ,\add_ln82_19_reg_1230_reg[3]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[3]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .O(D[3:0]),
        .S({\add_ln82_19_reg_1230[3]_i_2_n_4 ,\add_ln82_19_reg_1230[3]_i_3_n_4 ,\add_ln82_19_reg_1230[3]_i_4_n_4 ,\add_ln82_19_reg_1230[3]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_19_reg_1230_reg[7]_i_1 
       (.CI(\add_ln82_19_reg_1230_reg[3]_i_1_n_4 ),
        .CO({\add_ln82_19_reg_1230_reg[7]_i_1_n_4 ,\add_ln82_19_reg_1230_reg[7]_i_1_n_5 ,\add_ln82_19_reg_1230_reg[7]_i_1_n_6 ,\add_ln82_19_reg_1230_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .O(D[7:4]),
        .S({\add_ln82_19_reg_1230[7]_i_2_n_4 ,\add_ln82_19_reg_1230[7]_i_3_n_4 ,\add_ln82_19_reg_1230[7]_i_4_n_4 ,\add_ln82_19_reg_1230[7]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2910),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state19),
        .CEB2(I_RREADY13),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153,dout__0_n_154,dout__0_n_155,dout__0_n_156,dout__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state19),
        .CEA2(I_RREADY13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({dout__0__0_n_62,dout__0__0_n_63,dout__0__0_n_64,dout__0__0_n_65,dout__0__0_n_66,dout__0__0_n_67,dout__0__0_n_68,dout__0__0_n_69,dout__0__0_n_70,dout__0__0_n_71,dout__0__0_n_72,dout__0__0_n_73,dout__0__0_n_74,dout__0__0_n_75,dout__0__0_n_76,dout__0__0_n_77,dout__0__0_n_78,dout__0__0_n_79,dout__0__0_n_80,dout__0__0_n_81,dout__0__0_n_82,dout__0__0_n_83,dout__0__0_n_84,dout__0__0_n_85,dout__0__0_n_86,dout__0__0_n_87,dout__0__0_n_88,dout__0__0_n_89,dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105,dout__0__0_n_106,dout__0__0_n_107,dout__0__0_n_108,dout__0__0_n_109}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout[31],dout[31],dout[31],dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state19),
        .CEA2(I_RREADY13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_2910),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0__0_n_110,dout__0__0_n_111,dout__0__0_n_112,dout__0__0_n_113,dout__0__0_n_114,dout__0__0_n_115,dout__0__0_n_116,dout__0__0_n_117,dout__0__0_n_118,dout__0__0_n_119,dout__0__0_n_120,dout__0__0_n_121,dout__0__0_n_122,dout__0__0_n_123,dout__0__0_n_124,dout__0__0_n_125,dout__0__0_n_126,dout__0__0_n_127,dout__0__0_n_128,dout__0__0_n_129,dout__0__0_n_130,dout__0__0_n_131,dout__0__0_n_132,dout__0__0_n_133,dout__0__0_n_134,dout__0__0_n_135,dout__0__0_n_136,dout__0__0_n_137,dout__0__0_n_138,dout__0__0_n_139,dout__0__0_n_140,dout__0__0_n_141,dout__0__0_n_142,dout__0__0_n_143,dout__0__0_n_144,dout__0__0_n_145,dout__0__0_n_146,dout__0__0_n_147,dout__0__0_n_148,dout__0__0_n_149,dout__0__0_n_150,dout__0__0_n_151,dout__0__0_n_152,dout__0__0_n_153,dout__0__0_n_154,dout__0__0_n_155,dout__0__0_n_156,dout__0__0_n_157}),
        .PCOUT(NLW_dout__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_107,dout__1_n_108,dout__1_n_109,1'b0}),
        .O(dout__3_0[19:16]),
        .S({dout_carry_i_1__22_n_4,dout_carry_i_2__22_n_4,dout_carry_i_3__22_n_4,dout__0__0_n_93}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_4),
        .CO({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_103,dout__1_n_104,dout__1_n_105,dout__1_n_106}),
        .O(dout__3_0[23:20]),
        .S({dout_carry__0_i_1__22_n_4,dout_carry__0_i_2__22_n_4,dout_carry__0_i_3__22_n_4,dout_carry__0_i_4__22_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1__22
       (.I0(dout__1_n_103),
        .I1(dout__0_n_103),
        .O(dout_carry__0_i_1__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2__22
       (.I0(dout__1_n_104),
        .I1(dout__0_n_104),
        .O(dout_carry__0_i_2__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3__22
       (.I0(dout__1_n_105),
        .I1(dout__0_n_105),
        .O(dout_carry__0_i_3__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4__22
       (.I0(dout__1_n_106),
        .I1(dout__0_n_106),
        .O(dout_carry__0_i_4__22_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_4),
        .CO({dout_carry__1_n_4,dout_carry__1_n_5,dout_carry__1_n_6,dout_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102}),
        .O(dout__3_0[27:24]),
        .S({dout_carry__1_i_1__22_n_4,dout_carry__1_i_2__22_n_4,dout_carry__1_i_3__22_n_4,dout_carry__1_i_4__22_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1__22
       (.I0(dout__1_n_99),
        .I1(dout__0_n_99),
        .O(dout_carry__1_i_1__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2__22
       (.I0(dout__1_n_100),
        .I1(dout__0_n_100),
        .O(dout_carry__1_i_2__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3__22
       (.I0(dout__1_n_101),
        .I1(dout__0_n_101),
        .O(dout_carry__1_i_3__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4__22
       (.I0(dout__1_n_102),
        .I1(dout__0_n_102),
        .O(dout_carry__1_i_4__22_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_4),
        .CO({NLW_dout_carry__2_CO_UNCONNECTED[3],dout_carry__2_n_5,dout_carry__2_n_6,dout_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__1_n_96,dout__1_n_97,dout__1_n_98}),
        .O(dout__3_0[31:28]),
        .S({dout_carry__2_i_1__22_n_4,dout_carry__2_i_2__22_n_4,dout_carry__2_i_3__22_n_4,dout_carry__2_i_4__22_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1__22
       (.I0(dout__1_n_95),
        .I1(dout__0_n_95),
        .O(dout_carry__2_i_1__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2__22
       (.I0(dout__1_n_96),
        .I1(dout__0_n_96),
        .O(dout_carry__2_i_2__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3__22
       (.I0(dout__1_n_97),
        .I1(dout__0_n_97),
        .O(dout_carry__2_i_3__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4__22
       (.I0(dout__1_n_98),
        .I1(dout__0_n_98),
        .O(dout_carry__2_i_4__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1__22
       (.I0(dout__1_n_107),
        .I1(dout__0_n_107),
        .O(dout_carry_i_1__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2__22
       (.I0(dout__1_n_108),
        .I1(dout__0_n_108),
        .O(dout_carry_i_2__22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3__22
       (.I0(dout__1_n_109),
        .I1(dout__0_n_109),
        .O(dout_carry_i_3__22_n_4));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both
   (D,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_NS_fsm,
    input_r_TDATA_int_regslice,
    input_r_TVALID_int_regslice,
    \state_fu_172_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    O,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    \B_V_data_1_state_reg[0]_4 ,
    \B_V_data_1_state_reg[0]_5 ,
    \B_V_data_1_state_reg[0]_6 ,
    \B_V_data_1_state_reg[0]_7 ,
    \B_V_data_1_state_reg[0]_8 ,
    ack_in,
    Q,
    ap_loop_init_int,
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg,
    \ap_CS_fsm_reg[1] ,
    \state_fu_172_reg[0]_0 ,
    ap_CS_fsm_state85,
    state_fu_172,
    \i_fu_176_reg[0] ,
    \ap_CS_fsm_reg[1]_0 ,
    gmem_ARREADY,
    \i_fu_176_reg[31] ,
    S,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_r_TDATA,
    ap_rst_n);
  output [31:0]D;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output [2:0]ap_NS_fsm;
  output [31:0]input_r_TDATA_int_regslice;
  output input_r_TVALID_int_regslice;
  output \state_fu_172_reg[0] ;
  output \B_V_data_1_state_reg[0]_1 ;
  output [3:0]O;
  output [3:0]\B_V_data_1_state_reg[0]_2 ;
  output [3:0]\B_V_data_1_state_reg[0]_3 ;
  output [3:0]\B_V_data_1_state_reg[0]_4 ;
  output [3:0]\B_V_data_1_state_reg[0]_5 ;
  output [3:0]\B_V_data_1_state_reg[0]_6 ;
  output [3:0]\B_V_data_1_state_reg[0]_7 ;
  output [3:0]\B_V_data_1_state_reg[0]_8 ;
  output ack_in;
  input [31:0]Q;
  input ap_loop_init_int;
  input grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input \state_fu_172_reg[0]_0 ;
  input ap_CS_fsm_state85;
  input [1:0]state_fu_172;
  input \i_fu_176_reg[0] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input gmem_ARREADY;
  input [30:0]\i_fu_176_reg[31] ;
  input [0:0]S;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]input_r_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__0_n_4 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_4;
  wire \B_V_data_1_state[0]_i_1__6_n_4 ;
  wire \B_V_data_1_state[1]_i_1__2_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [3:0]\B_V_data_1_state_reg[0]_2 ;
  wire [3:0]\B_V_data_1_state_reg[0]_3 ;
  wire [3:0]\B_V_data_1_state_reg[0]_4 ;
  wire [3:0]\B_V_data_1_state_reg[0]_5 ;
  wire [3:0]\B_V_data_1_state_reg[0]_6 ;
  wire [3:0]\B_V_data_1_state_reg[0]_7 ;
  wire [3:0]\B_V_data_1_state_reg[0]_8 ;
  wire [31:0]D;
  wire [3:0]O;
  wire [31:0]Q;
  wire [0:0]S;
  wire ack_in;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state85;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_ARREADY;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg;
  wire i_fu_1761;
  wire \i_fu_176[0]_i_10_n_4 ;
  wire \i_fu_176[0]_i_5_n_4 ;
  wire \i_fu_176[0]_i_6_n_4 ;
  wire \i_fu_176[0]_i_7_n_4 ;
  wire \i_fu_176[0]_i_8_n_4 ;
  wire \i_fu_176[0]_i_9_n_4 ;
  wire \i_fu_176[12]_i_2_n_4 ;
  wire \i_fu_176[12]_i_3_n_4 ;
  wire \i_fu_176[12]_i_4_n_4 ;
  wire \i_fu_176[12]_i_5_n_4 ;
  wire \i_fu_176[12]_i_6_n_4 ;
  wire \i_fu_176[12]_i_7_n_4 ;
  wire \i_fu_176[12]_i_8_n_4 ;
  wire \i_fu_176[12]_i_9_n_4 ;
  wire \i_fu_176[16]_i_2_n_4 ;
  wire \i_fu_176[16]_i_3_n_4 ;
  wire \i_fu_176[16]_i_4_n_4 ;
  wire \i_fu_176[16]_i_5_n_4 ;
  wire \i_fu_176[16]_i_6_n_4 ;
  wire \i_fu_176[16]_i_7_n_4 ;
  wire \i_fu_176[16]_i_8_n_4 ;
  wire \i_fu_176[16]_i_9_n_4 ;
  wire \i_fu_176[20]_i_2_n_4 ;
  wire \i_fu_176[20]_i_3_n_4 ;
  wire \i_fu_176[20]_i_4_n_4 ;
  wire \i_fu_176[20]_i_5_n_4 ;
  wire \i_fu_176[20]_i_6_n_4 ;
  wire \i_fu_176[20]_i_7_n_4 ;
  wire \i_fu_176[20]_i_8_n_4 ;
  wire \i_fu_176[20]_i_9_n_4 ;
  wire \i_fu_176[24]_i_2_n_4 ;
  wire \i_fu_176[24]_i_3_n_4 ;
  wire \i_fu_176[24]_i_4_n_4 ;
  wire \i_fu_176[24]_i_5_n_4 ;
  wire \i_fu_176[24]_i_6_n_4 ;
  wire \i_fu_176[24]_i_7_n_4 ;
  wire \i_fu_176[24]_i_8_n_4 ;
  wire \i_fu_176[24]_i_9_n_4 ;
  wire \i_fu_176[28]_i_2_n_4 ;
  wire \i_fu_176[28]_i_3_n_4 ;
  wire \i_fu_176[28]_i_4_n_4 ;
  wire \i_fu_176[28]_i_5_n_4 ;
  wire \i_fu_176[28]_i_6_n_4 ;
  wire \i_fu_176[28]_i_7_n_4 ;
  wire \i_fu_176[28]_i_8_n_4 ;
  wire \i_fu_176[4]_i_2_n_4 ;
  wire \i_fu_176[4]_i_3_n_4 ;
  wire \i_fu_176[4]_i_4_n_4 ;
  wire \i_fu_176[4]_i_5_n_4 ;
  wire \i_fu_176[4]_i_6_n_4 ;
  wire \i_fu_176[4]_i_7_n_4 ;
  wire \i_fu_176[4]_i_8_n_4 ;
  wire \i_fu_176[4]_i_9_n_4 ;
  wire \i_fu_176[8]_i_2_n_4 ;
  wire \i_fu_176[8]_i_3_n_4 ;
  wire \i_fu_176[8]_i_4_n_4 ;
  wire \i_fu_176[8]_i_5_n_4 ;
  wire \i_fu_176[8]_i_6_n_4 ;
  wire \i_fu_176[8]_i_7_n_4 ;
  wire \i_fu_176[8]_i_8_n_4 ;
  wire \i_fu_176[8]_i_9_n_4 ;
  wire \i_fu_176_reg[0] ;
  wire \i_fu_176_reg[0]_i_3_n_4 ;
  wire \i_fu_176_reg[0]_i_3_n_5 ;
  wire \i_fu_176_reg[0]_i_3_n_6 ;
  wire \i_fu_176_reg[0]_i_3_n_7 ;
  wire \i_fu_176_reg[12]_i_1_n_4 ;
  wire \i_fu_176_reg[12]_i_1_n_5 ;
  wire \i_fu_176_reg[12]_i_1_n_6 ;
  wire \i_fu_176_reg[12]_i_1_n_7 ;
  wire \i_fu_176_reg[16]_i_1_n_4 ;
  wire \i_fu_176_reg[16]_i_1_n_5 ;
  wire \i_fu_176_reg[16]_i_1_n_6 ;
  wire \i_fu_176_reg[16]_i_1_n_7 ;
  wire \i_fu_176_reg[20]_i_1_n_4 ;
  wire \i_fu_176_reg[20]_i_1_n_5 ;
  wire \i_fu_176_reg[20]_i_1_n_6 ;
  wire \i_fu_176_reg[20]_i_1_n_7 ;
  wire \i_fu_176_reg[24]_i_1_n_4 ;
  wire \i_fu_176_reg[24]_i_1_n_5 ;
  wire \i_fu_176_reg[24]_i_1_n_6 ;
  wire \i_fu_176_reg[24]_i_1_n_7 ;
  wire \i_fu_176_reg[28]_i_1_n_5 ;
  wire \i_fu_176_reg[28]_i_1_n_6 ;
  wire \i_fu_176_reg[28]_i_1_n_7 ;
  wire [30:0]\i_fu_176_reg[31] ;
  wire \i_fu_176_reg[4]_i_1_n_4 ;
  wire \i_fu_176_reg[4]_i_1_n_5 ;
  wire \i_fu_176_reg[4]_i_1_n_6 ;
  wire \i_fu_176_reg[4]_i_1_n_7 ;
  wire \i_fu_176_reg[8]_i_1_n_4 ;
  wire \i_fu_176_reg[8]_i_1_n_5 ;
  wire \i_fu_176_reg[8]_i_1_n_6 ;
  wire \i_fu_176_reg[8]_i_1_n_7 ;
  wire [31:0]input_r_TDATA;
  wire [31:0]input_r_TDATA_int_regslice;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire [1:0]state_fu_172;
  wire \state_fu_172[0]_i_10_n_4 ;
  wire \state_fu_172[0]_i_2_n_4 ;
  wire \state_fu_172[0]_i_3_n_4 ;
  wire \state_fu_172[0]_i_4_n_4 ;
  wire \state_fu_172[0]_i_5_n_4 ;
  wire \state_fu_172[0]_i_6_n_4 ;
  wire \state_fu_172[0]_i_7_n_4 ;
  wire \state_fu_172[0]_i_8_n_4 ;
  wire \state_fu_172[0]_i_9_n_4 ;
  wire \state_fu_172_reg[0] ;
  wire \state_fu_172_reg[0]_0 ;
  wire [3:3]\NLW_i_fu_176_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(input_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_4 ),
        .D(input_r_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(input_r_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(input_r_TREADY_int_regslice),
        .I1(input_r_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(input_r_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(ack_in),
        .I4(input_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(input_r_TREADY_int_regslice),
        .I1(input_r_TVALID_int_regslice),
        .I2(ack_in),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_4 ),
        .Q(input_r_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_4 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [2]),
        .I1(\ap_CS_fsm[1]_i_2_n_4 ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\i_fu_176_reg[0] ),
        .I5(\ap_CS_fsm_reg[1] [0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h5575)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(state_fu_172[0]),
        .I2(state_fu_172[1]),
        .I3(gmem_ARREADY),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h00006FFF)) 
    \ap_CS_fsm[43]_i_3 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(ap_CS_fsm_state85),
        .O(\state_fu_172_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[0]),
        .I3(state_fu_172[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2_i_1 
       (.I0(input_r_TVALID_int_regslice),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(state_fu_172[1]),
        .I4(state_fu_172[0]),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[0]_i_10 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [0]),
        .O(\i_fu_176[0]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h74)) 
    \i_fu_176[0]_i_2 
       (.I0(\state_fu_172[0]_i_2_n_4 ),
        .I1(i_fu_1761),
        .I2(\i_fu_176_reg[0] ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[0]_i_5 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[0]_i_6 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[0]_i_7 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[0]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [2]),
        .O(\i_fu_176[0]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[0]_i_9 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [1]),
        .O(\i_fu_176[0]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[12]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[12]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[12]_i_4 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[12]_i_5 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[12]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[12]_i_6 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [14]),
        .O(\i_fu_176[12]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[12]_i_7 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [13]),
        .O(\i_fu_176[12]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[12]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [12]),
        .O(\i_fu_176[12]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[12]_i_9 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [11]),
        .O(\i_fu_176[12]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[16]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[16]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[16]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[16]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[16]_i_4 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[16]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[16]_i_5 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[16]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[16]_i_6 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [18]),
        .O(\i_fu_176[16]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[16]_i_7 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [17]),
        .O(\i_fu_176[16]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[16]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [16]),
        .O(\i_fu_176[16]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[16]_i_9 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [15]),
        .O(\i_fu_176[16]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[20]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[20]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[20]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[20]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[20]_i_4 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[20]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[20]_i_5 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[20]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[20]_i_6 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [22]),
        .O(\i_fu_176[20]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[20]_i_7 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [21]),
        .O(\i_fu_176[20]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[20]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [20]),
        .O(\i_fu_176[20]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[20]_i_9 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [19]),
        .O(\i_fu_176[20]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[24]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[24]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[24]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[24]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[24]_i_4 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[24]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[24]_i_5 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[24]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[24]_i_6 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [26]),
        .O(\i_fu_176[24]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[24]_i_7 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [25]),
        .O(\i_fu_176[24]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[24]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [24]),
        .O(\i_fu_176[24]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[24]_i_9 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [23]),
        .O(\i_fu_176[24]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[28]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[28]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[28]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[28]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[28]_i_4 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[28]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hA9AAAAAA)) 
    \i_fu_176[28]_i_5 
       (.I0(\i_fu_176_reg[31] [30]),
        .I1(state_fu_172[0]),
        .I2(state_fu_172[1]),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(input_r_TVALID_int_regslice),
        .O(\i_fu_176[28]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[28]_i_6 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [29]),
        .O(\i_fu_176[28]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[28]_i_7 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [28]),
        .O(\i_fu_176[28]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[28]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [27]),
        .O(\i_fu_176[28]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[4]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[4]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[4]_i_4 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[4]_i_5 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[4]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[4]_i_6 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [6]),
        .O(\i_fu_176[4]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[4]_i_7 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [5]),
        .O(\i_fu_176[4]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[4]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [4]),
        .O(\i_fu_176[4]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[4]_i_9 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [3]),
        .O(\i_fu_176[4]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[8]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[8]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[8]_i_4 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_176[8]_i_5 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\i_fu_176[8]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[8]_i_6 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [10]),
        .O(\i_fu_176[8]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[8]_i_7 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [9]),
        .O(\i_fu_176[8]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[8]_i_8 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [8]),
        .O(\i_fu_176[8]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \i_fu_176[8]_i_9 
       (.I0(state_fu_172[0]),
        .I1(state_fu_172[1]),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(input_r_TVALID_int_regslice),
        .I4(\i_fu_176_reg[31] [7]),
        .O(\i_fu_176[8]_i_9_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_176_reg[0]_i_3_n_4 ,\i_fu_176_reg[0]_i_3_n_5 ,\i_fu_176_reg[0]_i_3_n_6 ,\i_fu_176_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_176[0]_i_5_n_4 ,\i_fu_176[0]_i_6_n_4 ,\i_fu_176[0]_i_7_n_4 ,1'b1}),
        .O(O),
        .S({\i_fu_176[0]_i_8_n_4 ,\i_fu_176[0]_i_9_n_4 ,\i_fu_176[0]_i_10_n_4 ,S}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[12]_i_1 
       (.CI(\i_fu_176_reg[8]_i_1_n_4 ),
        .CO({\i_fu_176_reg[12]_i_1_n_4 ,\i_fu_176_reg[12]_i_1_n_5 ,\i_fu_176_reg[12]_i_1_n_6 ,\i_fu_176_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_176[12]_i_2_n_4 ,\i_fu_176[12]_i_3_n_4 ,\i_fu_176[12]_i_4_n_4 ,\i_fu_176[12]_i_5_n_4 }),
        .O(\B_V_data_1_state_reg[0]_4 ),
        .S({\i_fu_176[12]_i_6_n_4 ,\i_fu_176[12]_i_7_n_4 ,\i_fu_176[12]_i_8_n_4 ,\i_fu_176[12]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[16]_i_1 
       (.CI(\i_fu_176_reg[12]_i_1_n_4 ),
        .CO({\i_fu_176_reg[16]_i_1_n_4 ,\i_fu_176_reg[16]_i_1_n_5 ,\i_fu_176_reg[16]_i_1_n_6 ,\i_fu_176_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_176[16]_i_2_n_4 ,\i_fu_176[16]_i_3_n_4 ,\i_fu_176[16]_i_4_n_4 ,\i_fu_176[16]_i_5_n_4 }),
        .O(\B_V_data_1_state_reg[0]_5 ),
        .S({\i_fu_176[16]_i_6_n_4 ,\i_fu_176[16]_i_7_n_4 ,\i_fu_176[16]_i_8_n_4 ,\i_fu_176[16]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[20]_i_1 
       (.CI(\i_fu_176_reg[16]_i_1_n_4 ),
        .CO({\i_fu_176_reg[20]_i_1_n_4 ,\i_fu_176_reg[20]_i_1_n_5 ,\i_fu_176_reg[20]_i_1_n_6 ,\i_fu_176_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_176[20]_i_2_n_4 ,\i_fu_176[20]_i_3_n_4 ,\i_fu_176[20]_i_4_n_4 ,\i_fu_176[20]_i_5_n_4 }),
        .O(\B_V_data_1_state_reg[0]_6 ),
        .S({\i_fu_176[20]_i_6_n_4 ,\i_fu_176[20]_i_7_n_4 ,\i_fu_176[20]_i_8_n_4 ,\i_fu_176[20]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[24]_i_1 
       (.CI(\i_fu_176_reg[20]_i_1_n_4 ),
        .CO({\i_fu_176_reg[24]_i_1_n_4 ,\i_fu_176_reg[24]_i_1_n_5 ,\i_fu_176_reg[24]_i_1_n_6 ,\i_fu_176_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_176[24]_i_2_n_4 ,\i_fu_176[24]_i_3_n_4 ,\i_fu_176[24]_i_4_n_4 ,\i_fu_176[24]_i_5_n_4 }),
        .O(\B_V_data_1_state_reg[0]_7 ),
        .S({\i_fu_176[24]_i_6_n_4 ,\i_fu_176[24]_i_7_n_4 ,\i_fu_176[24]_i_8_n_4 ,\i_fu_176[24]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[28]_i_1 
       (.CI(\i_fu_176_reg[24]_i_1_n_4 ),
        .CO({\NLW_i_fu_176_reg[28]_i_1_CO_UNCONNECTED [3],\i_fu_176_reg[28]_i_1_n_5 ,\i_fu_176_reg[28]_i_1_n_6 ,\i_fu_176_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\i_fu_176[28]_i_2_n_4 ,\i_fu_176[28]_i_3_n_4 ,\i_fu_176[28]_i_4_n_4 }),
        .O(\B_V_data_1_state_reg[0]_8 ),
        .S({\i_fu_176[28]_i_5_n_4 ,\i_fu_176[28]_i_6_n_4 ,\i_fu_176[28]_i_7_n_4 ,\i_fu_176[28]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[4]_i_1 
       (.CI(\i_fu_176_reg[0]_i_3_n_4 ),
        .CO({\i_fu_176_reg[4]_i_1_n_4 ,\i_fu_176_reg[4]_i_1_n_5 ,\i_fu_176_reg[4]_i_1_n_6 ,\i_fu_176_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_176[4]_i_2_n_4 ,\i_fu_176[4]_i_3_n_4 ,\i_fu_176[4]_i_4_n_4 ,\i_fu_176[4]_i_5_n_4 }),
        .O(\B_V_data_1_state_reg[0]_2 ),
        .S({\i_fu_176[4]_i_6_n_4 ,\i_fu_176[4]_i_7_n_4 ,\i_fu_176[4]_i_8_n_4 ,\i_fu_176[4]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_176_reg[8]_i_1 
       (.CI(\i_fu_176_reg[4]_i_1_n_4 ),
        .CO({\i_fu_176_reg[8]_i_1_n_4 ,\i_fu_176_reg[8]_i_1_n_5 ,\i_fu_176_reg[8]_i_1_n_6 ,\i_fu_176_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_fu_176[8]_i_2_n_4 ,\i_fu_176[8]_i_3_n_4 ,\i_fu_176[8]_i_4_n_4 ,\i_fu_176[8]_i_5_n_4 }),
        .O(\B_V_data_1_state_reg[0]_3 ),
        .S({\i_fu_176[8]_i_6_n_4 ,\i_fu_176[8]_i_7_n_4 ,\i_fu_176[8]_i_8_n_4 ,\i_fu_176[8]_i_9_n_4 }));
  LUT6 #(
    .INIT(64'h0404040704040404)) 
    \state_fu_172[0]_i_1 
       (.I0(\state_fu_172[0]_i_2_n_4 ),
        .I1(i_fu_1761),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\state_fu_172_reg[0]_0 ),
        .I4(ap_CS_fsm_state85),
        .I5(state_fu_172[0]),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000011050000)) 
    \state_fu_172[0]_i_10 
       (.I0(input_r_TDATA_int_regslice[24]),
        .I1(B_V_data_1_payload_B[21]),
        .I2(B_V_data_1_payload_A[21]),
        .I3(B_V_data_1_sel),
        .I4(input_r_TDATA_int_regslice[7]),
        .I5(input_r_TDATA_int_regslice[16]),
        .O(\state_fu_172[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \state_fu_172[0]_i_2 
       (.I0(\state_fu_172[0]_i_3_n_4 ),
        .I1(\state_fu_172[0]_i_4_n_4 ),
        .I2(\state_fu_172[0]_i_5_n_4 ),
        .I3(\state_fu_172[0]_i_6_n_4 ),
        .I4(\state_fu_172[0]_i_7_n_4 ),
        .I5(\state_fu_172[0]_i_8_n_4 ),
        .O(\state_fu_172[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \state_fu_172[0]_i_3 
       (.I0(\state_fu_172[0]_i_9_n_4 ),
        .I1(input_r_TDATA_int_regslice[3]),
        .I2(input_r_TDATA_int_regslice[12]),
        .I3(input_r_TDATA_int_regslice[13]),
        .I4(input_r_TDATA_int_regslice[15]),
        .O(\state_fu_172[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDF5)) 
    \state_fu_172[0]_i_4 
       (.I0(input_r_TDATA_int_regslice[0]),
        .I1(B_V_data_1_payload_B[26]),
        .I2(B_V_data_1_payload_A[26]),
        .I3(B_V_data_1_sel),
        .I4(input_r_TDATA_int_regslice[20]),
        .I5(input_r_TDATA_int_regslice[17]),
        .O(\state_fu_172[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hDDF5FFFFFFFFFFFF)) 
    \state_fu_172[0]_i_5 
       (.I0(input_r_TDATA_int_regslice[9]),
        .I1(B_V_data_1_payload_B[23]),
        .I2(B_V_data_1_payload_A[23]),
        .I3(B_V_data_1_sel),
        .I4(input_r_TDATA_int_regslice[11]),
        .I5(input_r_TDATA_int_regslice[1]),
        .O(\state_fu_172[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFACFFFF)) 
    \state_fu_172[0]_i_6 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(input_r_TDATA_int_regslice[4]),
        .I4(input_r_TDATA_int_regslice[2]),
        .I5(input_r_TDATA_int_regslice[28]),
        .O(\state_fu_172[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \state_fu_172[0]_i_7 
       (.I0(input_r_TDATA_int_regslice[30]),
        .I1(B_V_data_1_payload_B[27]),
        .I2(B_V_data_1_payload_A[27]),
        .I3(B_V_data_1_sel),
        .I4(input_r_TDATA_int_regslice[29]),
        .I5(input_r_TDATA_int_regslice[25]),
        .O(\state_fu_172[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \state_fu_172[0]_i_8 
       (.I0(\state_fu_172[0]_i_10_n_4 ),
        .I1(input_r_TDATA_int_regslice[31]),
        .I2(input_r_TDATA_int_regslice[6]),
        .I3(input_r_TDATA_int_regslice[8]),
        .I4(input_r_TDATA_int_regslice[10]),
        .O(\state_fu_172[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFAFFFF)) 
    \state_fu_172[0]_i_9 
       (.I0(input_r_TDATA_int_regslice[18]),
        .I1(B_V_data_1_payload_B[19]),
        .I2(B_V_data_1_payload_A[19]),
        .I3(B_V_data_1_sel),
        .I4(input_r_TDATA_int_regslice[5]),
        .I5(input_r_TDATA_int_regslice[14]),
        .O(\state_fu_172[0]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h11111110)) 
    \state_fu_172[12]_i_1 
       (.I0(i_fu_1761),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(\state_fu_172_reg[0]_0 ),
        .I3(ap_CS_fsm_state85),
        .I4(state_fu_172[1]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \state_fu_172[12]_i_2 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(i_fu_1761));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[0]),
        .I4(B_V_data_1_payload_A[0]),
        .I5(B_V_data_1_sel),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[10]_i_1 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[10]),
        .I4(B_V_data_1_payload_A[10]),
        .I5(B_V_data_1_sel),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[11]_i_1 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[11]),
        .I4(B_V_data_1_payload_A[11]),
        .I5(B_V_data_1_sel),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[12]_i_1 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[12]),
        .I4(B_V_data_1_payload_A[12]),
        .I5(B_V_data_1_sel),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[13]_i_1 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[13]),
        .I4(B_V_data_1_payload_A[13]),
        .I5(B_V_data_1_sel),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[14]_i_1 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[14]),
        .I4(B_V_data_1_payload_A[14]),
        .I5(B_V_data_1_sel),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[15]_i_1 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[15]),
        .I4(B_V_data_1_payload_A[15]),
        .I5(B_V_data_1_sel),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[16]_i_1 
       (.I0(Q[16]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[16]),
        .I4(B_V_data_1_payload_A[16]),
        .I5(B_V_data_1_sel),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[17]_i_1 
       (.I0(Q[17]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[17]),
        .I4(B_V_data_1_payload_A[17]),
        .I5(B_V_data_1_sel),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[18]_i_1 
       (.I0(Q[18]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[18]),
        .I4(B_V_data_1_payload_A[18]),
        .I5(B_V_data_1_sel),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[19]_i_1 
       (.I0(Q[19]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[19]),
        .I4(B_V_data_1_payload_A[19]),
        .I5(B_V_data_1_sel),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[1]),
        .I4(B_V_data_1_payload_A[1]),
        .I5(B_V_data_1_sel),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[20]_i_1 
       (.I0(Q[20]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[20]),
        .I4(B_V_data_1_payload_A[20]),
        .I5(B_V_data_1_sel),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[21]_i_1 
       (.I0(Q[21]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[21]),
        .I4(B_V_data_1_payload_A[21]),
        .I5(B_V_data_1_sel),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[22]_i_1 
       (.I0(Q[22]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[22]),
        .I4(B_V_data_1_payload_A[22]),
        .I5(B_V_data_1_sel),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[23]_i_1 
       (.I0(Q[23]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[23]),
        .I4(B_V_data_1_payload_A[23]),
        .I5(B_V_data_1_sel),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[24]_i_1 
       (.I0(Q[24]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[24]),
        .I4(B_V_data_1_payload_A[24]),
        .I5(B_V_data_1_sel),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[25]_i_1 
       (.I0(Q[25]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[25]),
        .I4(B_V_data_1_payload_A[25]),
        .I5(B_V_data_1_sel),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[26]_i_1 
       (.I0(Q[26]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[26]),
        .I4(B_V_data_1_payload_A[26]),
        .I5(B_V_data_1_sel),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[27]_i_1 
       (.I0(Q[27]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[27]),
        .I4(B_V_data_1_payload_A[27]),
        .I5(B_V_data_1_sel),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[28]_i_1 
       (.I0(Q[28]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[28]),
        .I4(B_V_data_1_payload_A[28]),
        .I5(B_V_data_1_sel),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[29]_i_1 
       (.I0(Q[29]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[29]),
        .I4(B_V_data_1_payload_A[29]),
        .I5(B_V_data_1_sel),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[2]),
        .I4(B_V_data_1_payload_A[2]),
        .I5(B_V_data_1_sel),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[30]_i_1 
       (.I0(Q[30]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[30]),
        .I4(B_V_data_1_payload_A[30]),
        .I5(B_V_data_1_sel),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[31]_i_2 
       (.I0(Q[31]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[31]),
        .I4(B_V_data_1_payload_A[31]),
        .I5(B_V_data_1_sel),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[3]),
        .I4(B_V_data_1_payload_A[3]),
        .I5(B_V_data_1_sel),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[4]),
        .I4(B_V_data_1_payload_A[4]),
        .I5(B_V_data_1_sel),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[5]),
        .I4(B_V_data_1_payload_A[5]),
        .I5(B_V_data_1_sel),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[6]),
        .I4(B_V_data_1_payload_A[6]),
        .I5(B_V_data_1_sel),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[7]),
        .I4(B_V_data_1_payload_A[7]),
        .I5(B_V_data_1_sel),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[8]_i_1 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[8]),
        .I4(B_V_data_1_payload_A[8]),
        .I5(B_V_data_1_sel),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBF80BF80BFBF8080)) 
    \tmp_data_V_1_fu_90[9]_i_1 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg),
        .I3(B_V_data_1_payload_B[9]),
        .I4(B_V_data_1_payload_A[9]),
        .I5(B_V_data_1_sel),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1108[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(input_r_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h7FF7)) 
    \tmp_last_V_3_reg_245[0]_i_3 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .O(\B_V_data_1_state_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both_36
   (i_fu_176,
    \state_load_reg_1104_reg[0] ,
    D,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    ack_in,
    output_r_TDATA,
    Q,
    O,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[15]_0 ,
    \B_V_data_1_payload_B_reg[19]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \B_V_data_1_payload_B_reg[27]_0 ,
    \B_V_data_1_payload_B_reg[31]_1 ,
    \i_fu_176_reg[0] ,
    state_fu_172,
    \i_fu_176_reg[0]_0 ,
    tmp_last_V_reg_1130,
    \ap_CS_fsm_reg[0] ,
    tmp_last_V_3_reg_245,
    output_r_TREADY,
    \ap_CS_fsm_reg[43] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output i_fu_176;
  output \state_load_reg_1104_reg[0] ;
  output [2:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output ack_in;
  output [31:0]output_r_TDATA;
  input [31:0]Q;
  input [3:0]O;
  input [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input [3:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input [3:0]\B_V_data_1_payload_B_reg[11]_0 ;
  input [3:0]\B_V_data_1_payload_B_reg[15]_0 ;
  input [3:0]\B_V_data_1_payload_B_reg[19]_0 ;
  input [3:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input [3:0]\B_V_data_1_payload_B_reg[27]_0 ;
  input [3:0]\B_V_data_1_payload_B_reg[31]_1 ;
  input \i_fu_176_reg[0] ;
  input [1:0]state_fu_172;
  input [4:0]\i_fu_176_reg[0]_0 ;
  input tmp_last_V_reg_1130;
  input [1:0]\ap_CS_fsm_reg[0] ;
  input tmp_last_V_3_reg_245;
  input output_r_TREADY;
  input \ap_CS_fsm_reg[43] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[11]_i_2_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[11]_i_9_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_2_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[15]_i_9_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_2_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[19]_i_9_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_2_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[23]_i_9_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_2_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[27]_i_9_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_1_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[31]_i_9_n_4 ;
  wire \B_V_data_1_payload_A[3]_i_2_n_4 ;
  wire \B_V_data_1_payload_A[3]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[3]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[3]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[3]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[3]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[3]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_2_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_3_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_4_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_5_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_6_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_7_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_8_n_4 ;
  wire \B_V_data_1_payload_A[7]_i_9_n_4 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[11]_i_1_n_7 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[15]_i_1_n_7 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[19]_i_1_n_7 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[23]_i_1_n_7 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[27]_i_1_n_7 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_6 ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_7 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[3]_i_1_n_7 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_7 ;
  wire [31:0]B_V_data_1_payload_B;
  wire [3:0]\B_V_data_1_payload_B_reg[11]_0 ;
  wire [3:0]\B_V_data_1_payload_B_reg[15]_0 ;
  wire [3:0]\B_V_data_1_payload_B_reg[19]_0 ;
  wire [3:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire [3:0]\B_V_data_1_payload_B_reg[27]_0 ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire [3:0]\B_V_data_1_payload_B_reg[31]_1 ;
  wire [3:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_4;
  wire \B_V_data_1_state[0]_i_1_n_4 ;
  wire \B_V_data_1_state[1]_i_1__6_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [2:0]D;
  wire [3:0]O;
  wire [31:0]Q;
  wire ack_in;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_fu_176;
  wire \i_fu_176_reg[0] ;
  wire [4:0]\i_fu_176_reg[0]_0 ;
  wire [31:0]output_r_TDATA;
  wire [31:0]output_r_TDATA_int_regslice;
  wire output_r_TREADY;
  wire [1:0]state_fu_172;
  wire \state_load_reg_1104_reg[0] ;
  wire tmp_last_V_3_reg_245;
  wire tmp_last_V_reg_1130;
  wire [3:3]\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [2]),
        .I1(Q[10]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [10]),
        .O(\B_V_data_1_payload_A[11]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_3 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [1]),
        .I1(Q[9]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [9]),
        .O(\B_V_data_1_payload_A[11]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_4 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [0]),
        .I1(Q[8]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [8]),
        .O(\B_V_data_1_payload_A[11]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[11]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [3]),
        .I1(Q[7]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .O(\B_V_data_1_payload_A[11]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [3]),
        .I1(Q[11]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [11]),
        .I3(\B_V_data_1_payload_A[11]_i_2_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [2]),
        .I1(Q[10]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [10]),
        .I3(\B_V_data_1_payload_A[11]_i_3_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [1]),
        .I1(Q[9]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [9]),
        .I3(\B_V_data_1_payload_A[11]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[11]_i_9 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [0]),
        .I1(Q[8]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [8]),
        .I3(\B_V_data_1_payload_A[11]_i_5_n_4 ),
        .O(\B_V_data_1_payload_A[11]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [2]),
        .I1(Q[14]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [14]),
        .O(\B_V_data_1_payload_A[15]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_3 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [1]),
        .I1(Q[13]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [13]),
        .O(\B_V_data_1_payload_A[15]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_4 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [0]),
        .I1(Q[12]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [12]),
        .O(\B_V_data_1_payload_A[15]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[15]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[15]_0 [3]),
        .I1(Q[11]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [11]),
        .O(\B_V_data_1_payload_A[15]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [3]),
        .I1(Q[15]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [15]),
        .I3(\B_V_data_1_payload_A[15]_i_2_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [2]),
        .I1(Q[14]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [14]),
        .I3(\B_V_data_1_payload_A[15]_i_3_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [1]),
        .I1(Q[13]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [13]),
        .I3(\B_V_data_1_payload_A[15]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[15]_i_9 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [0]),
        .I1(Q[12]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [12]),
        .I3(\B_V_data_1_payload_A[15]_i_5_n_4 ),
        .O(\B_V_data_1_payload_A[15]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .I1(Q[18]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [18]),
        .O(\B_V_data_1_payload_A[19]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_3 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .I1(Q[17]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [17]),
        .O(\B_V_data_1_payload_A[19]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_4 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .I1(Q[16]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [16]),
        .O(\B_V_data_1_payload_A[19]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[19]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[19]_0 [3]),
        .I1(Q[15]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [15]),
        .O(\B_V_data_1_payload_A[19]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .I1(Q[19]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [19]),
        .I3(\B_V_data_1_payload_A[19]_i_2_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .I1(Q[18]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [18]),
        .I3(\B_V_data_1_payload_A[19]_i_3_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .I1(Q[17]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [17]),
        .I3(\B_V_data_1_payload_A[19]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[19]_i_9 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .I1(Q[16]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [16]),
        .I3(\B_V_data_1_payload_A[19]_i_5_n_4 ),
        .O(\B_V_data_1_payload_A[19]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [2]),
        .I1(Q[22]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [22]),
        .O(\B_V_data_1_payload_A[23]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_3 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [1]),
        .I1(Q[21]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [21]),
        .O(\B_V_data_1_payload_A[23]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_4 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [0]),
        .I1(Q[20]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [20]),
        .O(\B_V_data_1_payload_A[23]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[23]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .I1(Q[19]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [19]),
        .O(\B_V_data_1_payload_A[23]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [3]),
        .I1(Q[23]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [23]),
        .I3(\B_V_data_1_payload_A[23]_i_2_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [2]),
        .I1(Q[22]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [22]),
        .I3(\B_V_data_1_payload_A[23]_i_3_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [1]),
        .I1(Q[21]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [21]),
        .I3(\B_V_data_1_payload_A[23]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[23]_i_9 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [0]),
        .I1(Q[20]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [20]),
        .I3(\B_V_data_1_payload_A[23]_i_5_n_4 ),
        .O(\B_V_data_1_payload_A[23]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [2]),
        .I1(Q[26]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [26]),
        .O(\B_V_data_1_payload_A[27]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_3 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [1]),
        .I1(Q[25]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [25]),
        .O(\B_V_data_1_payload_A[27]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_4 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [0]),
        .I1(Q[24]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [24]),
        .O(\B_V_data_1_payload_A[27]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[27]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[27]_0 [3]),
        .I1(Q[23]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [23]),
        .O(\B_V_data_1_payload_A[27]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [3]),
        .I1(Q[27]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [27]),
        .I3(\B_V_data_1_payload_A[27]_i_2_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [2]),
        .I1(Q[26]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [26]),
        .I3(\B_V_data_1_payload_A[27]_i_3_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [1]),
        .I1(Q[25]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [25]),
        .I3(\B_V_data_1_payload_A[27]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[27]_i_9 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [0]),
        .I1(Q[24]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [24]),
        .I3(\B_V_data_1_payload_A[27]_i_5_n_4 ),
        .O(\B_V_data_1_payload_A[27]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_4 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_3 
       (.I0(O[1]),
        .I1(Q[29]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [29]),
        .O(\B_V_data_1_payload_A[31]_i_3_n_4 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_4 
       (.I0(O[0]),
        .I1(Q[28]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [28]),
        .O(\B_V_data_1_payload_A[31]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[31]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[31]_1 [3]),
        .I1(Q[27]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [27]),
        .O(\B_V_data_1_payload_A[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[31]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [30]),
        .I1(Q[30]),
        .I2(O[2]),
        .I3(Q[31]),
        .I4(O[3]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [31]),
        .O(\B_V_data_1_payload_A[31]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_7 
       (.I0(\B_V_data_1_payload_A[31]_i_3_n_4 ),
        .I1(Q[30]),
        .I2(O[2]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [30]),
        .O(\B_V_data_1_payload_A[31]_i_7_n_4 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_8 
       (.I0(O[1]),
        .I1(Q[29]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [29]),
        .I3(\B_V_data_1_payload_A[31]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[31]_i_9 
       (.I0(O[0]),
        .I1(Q[28]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [28]),
        .I3(\B_V_data_1_payload_A[31]_i_5_n_4 ),
        .O(\B_V_data_1_payload_A[31]_i_9_n_4 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[3]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .O(\B_V_data_1_payload_A[3]_i_2_n_4 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[3]_i_3 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .I1(Q[1]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .O(\B_V_data_1_payload_A[3]_i_3_n_4 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[3]_i_4 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .I1(Q[0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .O(\B_V_data_1_payload_A[3]_i_4_n_4 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[3]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .I3(\B_V_data_1_payload_A[3]_i_2_n_4 ),
        .O(\B_V_data_1_payload_A[3]_i_5_n_4 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[3]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .I3(\B_V_data_1_payload_A[3]_i_3_n_4 ),
        .O(\B_V_data_1_payload_A[3]_i_6_n_4 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[3]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .I1(Q[1]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .I3(\B_V_data_1_payload_A[3]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[3]_i_7_n_4 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[3]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .I1(Q[0]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .O(\B_V_data_1_payload_A[3]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [2]),
        .I1(Q[6]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .O(\B_V_data_1_payload_A[7]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_3 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [1]),
        .I1(Q[5]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .O(\B_V_data_1_payload_A[7]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_4 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [0]),
        .I1(Q[4]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .O(\B_V_data_1_payload_A[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[7]_i_5 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .I1(Q[3]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .O(\B_V_data_1_payload_A[7]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_6 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [3]),
        .I1(Q[7]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .I3(\B_V_data_1_payload_A[7]_i_2_n_4 ),
        .O(\B_V_data_1_payload_A[7]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_7 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [2]),
        .I1(Q[6]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .I3(\B_V_data_1_payload_A[7]_i_3_n_4 ),
        .O(\B_V_data_1_payload_A[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_8 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [1]),
        .I1(Q[5]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .I3(\B_V_data_1_payload_A[7]_i_4_n_4 ),
        .O(\B_V_data_1_payload_A[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_9 
       (.I0(\B_V_data_1_payload_B_reg[11]_0 [0]),
        .I1(Q[4]),
        .I2(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .I3(\B_V_data_1_payload_A[7]_i_5_n_4 ),
        .O(\B_V_data_1_payload_A[7]_i_9_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[11]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_1_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[11]_i_1_n_4 ,\B_V_data_1_payload_A_reg[11]_i_1_n_5 ,\B_V_data_1_payload_A_reg[11]_i_1_n_6 ,\B_V_data_1_payload_A_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[11]_i_2_n_4 ,\B_V_data_1_payload_A[11]_i_3_n_4 ,\B_V_data_1_payload_A[11]_i_4_n_4 ,\B_V_data_1_payload_A[11]_i_5_n_4 }),
        .O(output_r_TDATA_int_regslice[11:8]),
        .S({\B_V_data_1_payload_A[11]_i_6_n_4 ,\B_V_data_1_payload_A[11]_i_7_n_4 ,\B_V_data_1_payload_A[11]_i_8_n_4 ,\B_V_data_1_payload_A[11]_i_9_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[11]_i_1_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[15]_i_1_n_4 ,\B_V_data_1_payload_A_reg[15]_i_1_n_5 ,\B_V_data_1_payload_A_reg[15]_i_1_n_6 ,\B_V_data_1_payload_A_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[15]_i_2_n_4 ,\B_V_data_1_payload_A[15]_i_3_n_4 ,\B_V_data_1_payload_A[15]_i_4_n_4 ,\B_V_data_1_payload_A[15]_i_5_n_4 }),
        .O(output_r_TDATA_int_regslice[15:12]),
        .S({\B_V_data_1_payload_A[15]_i_6_n_4 ,\B_V_data_1_payload_A[15]_i_7_n_4 ,\B_V_data_1_payload_A[15]_i_8_n_4 ,\B_V_data_1_payload_A[15]_i_9_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[19]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[15]_i_1_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[19]_i_1_n_4 ,\B_V_data_1_payload_A_reg[19]_i_1_n_5 ,\B_V_data_1_payload_A_reg[19]_i_1_n_6 ,\B_V_data_1_payload_A_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[19]_i_2_n_4 ,\B_V_data_1_payload_A[19]_i_3_n_4 ,\B_V_data_1_payload_A[19]_i_4_n_4 ,\B_V_data_1_payload_A[19]_i_5_n_4 }),
        .O(output_r_TDATA_int_regslice[19:16]),
        .S({\B_V_data_1_payload_A[19]_i_6_n_4 ,\B_V_data_1_payload_A[19]_i_7_n_4 ,\B_V_data_1_payload_A[19]_i_8_n_4 ,\B_V_data_1_payload_A[19]_i_9_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[23]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[19]_i_1_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[23]_i_1_n_4 ,\B_V_data_1_payload_A_reg[23]_i_1_n_5 ,\B_V_data_1_payload_A_reg[23]_i_1_n_6 ,\B_V_data_1_payload_A_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[23]_i_2_n_4 ,\B_V_data_1_payload_A[23]_i_3_n_4 ,\B_V_data_1_payload_A[23]_i_4_n_4 ,\B_V_data_1_payload_A[23]_i_5_n_4 }),
        .O(output_r_TDATA_int_regslice[23:20]),
        .S({\B_V_data_1_payload_A[23]_i_6_n_4 ,\B_V_data_1_payload_A[23]_i_7_n_4 ,\B_V_data_1_payload_A[23]_i_8_n_4 ,\B_V_data_1_payload_A[23]_i_9_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[27]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[23]_i_1_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[27]_i_1_n_4 ,\B_V_data_1_payload_A_reg[27]_i_1_n_5 ,\B_V_data_1_payload_A_reg[27]_i_1_n_6 ,\B_V_data_1_payload_A_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[27]_i_2_n_4 ,\B_V_data_1_payload_A[27]_i_3_n_4 ,\B_V_data_1_payload_A[27]_i_4_n_4 ,\B_V_data_1_payload_A[27]_i_5_n_4 }),
        .O(output_r_TDATA_int_regslice[27:24]),
        .S({\B_V_data_1_payload_A[27]_i_6_n_4 ,\B_V_data_1_payload_A[27]_i_7_n_4 ,\B_V_data_1_payload_A[27]_i_8_n_4 ,\B_V_data_1_payload_A[27]_i_9_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_2 
       (.CI(\B_V_data_1_payload_A_reg[27]_i_1_n_4 ),
        .CO({\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED [3],\B_V_data_1_payload_A_reg[31]_i_2_n_5 ,\B_V_data_1_payload_A_reg[31]_i_2_n_6 ,\B_V_data_1_payload_A_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\B_V_data_1_payload_A[31]_i_3_n_4 ,\B_V_data_1_payload_A[31]_i_4_n_4 ,\B_V_data_1_payload_A[31]_i_5_n_4 }),
        .O(output_r_TDATA_int_regslice[31:28]),
        .S({\B_V_data_1_payload_A[31]_i_6_n_4 ,\B_V_data_1_payload_A[31]_i_7_n_4 ,\B_V_data_1_payload_A[31]_i_8_n_4 ,\B_V_data_1_payload_A[31]_i_9_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\B_V_data_1_payload_A_reg[3]_i_1_n_4 ,\B_V_data_1_payload_A_reg[3]_i_1_n_5 ,\B_V_data_1_payload_A_reg[3]_i_1_n_6 ,\B_V_data_1_payload_A_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[3]_i_2_n_4 ,\B_V_data_1_payload_A[3]_i_3_n_4 ,\B_V_data_1_payload_A[3]_i_4_n_4 ,1'b0}),
        .O(output_r_TDATA_int_regslice[3:0]),
        .S({\B_V_data_1_payload_A[3]_i_5_n_4 ,\B_V_data_1_payload_A[3]_i_6_n_4 ,\B_V_data_1_payload_A[3]_i_7_n_4 ,\B_V_data_1_payload_A[3]_i_8_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \B_V_data_1_payload_A_reg[7]_i_1 
       (.CI(\B_V_data_1_payload_A_reg[3]_i_1_n_4 ),
        .CO({\B_V_data_1_payload_A_reg[7]_i_1_n_4 ,\B_V_data_1_payload_A_reg[7]_i_1_n_5 ,\B_V_data_1_payload_A_reg[7]_i_1_n_6 ,\B_V_data_1_payload_A_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[7]_i_2_n_4 ,\B_V_data_1_payload_A[7]_i_3_n_4 ,\B_V_data_1_payload_A[7]_i_4_n_4 ,\B_V_data_1_payload_A[7]_i_5_n_4 }),
        .O(output_r_TDATA_int_regslice[7:4]),
        .S({\B_V_data_1_payload_A[7]_i_6_n_4 ,\B_V_data_1_payload_A[7]_i_7_n_4 ,\B_V_data_1_payload_A[7]_i_8_n_4 ,\B_V_data_1_payload_A[7]_i_9_n_4 }));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_4 ),
        .D(output_r_TDATA_int_regslice[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(output_r_TDATA_int_regslice[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\i_fu_176_reg[0]_0 [2]),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(\i_fu_176_reg[0]_0 [2]),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg[0]_1 ),
        .O(\B_V_data_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(ack_in),
        .I3(\i_fu_176_reg[0]_0 [2]),
        .O(\B_V_data_1_state[1]_i_1__6_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_1 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_4 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\state_load_reg_1104_reg[0] ),
        .I1(tmp_last_V_reg_1130),
        .I2(\i_fu_176_reg[0]_0 [3]),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(\ap_CS_fsm_reg[0] [1]),
        .I5(tmp_last_V_3_reg_245),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(\i_fu_176_reg[0]_0 [1]),
        .I1(ack_in),
        .I2(\i_fu_176_reg[0]_0 [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h54445555)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(\state_load_reg_1104_reg[0] ),
        .I1(\i_fu_176_reg[0]_0 [3]),
        .I2(ack_in),
        .I3(\i_fu_176_reg[0]_0 [2]),
        .I4(\ap_CS_fsm_reg[43] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0000000F0F0B0B0)) 
    \ap_CS_fsm[43]_i_2 
       (.I0(\ap_CS_fsm_reg[0] [0]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(\i_fu_176_reg[0]_0 [3]),
        .I3(output_r_TREADY),
        .I4(ack_in),
        .I5(\B_V_data_1_state_reg[0]_1 ),
        .O(\state_load_reg_1104_reg[0] ));
  LUT6 #(
    .INIT(64'h5551555155510040)) 
    \i_fu_176[0]_i_1 
       (.I0(\state_load_reg_1104_reg[0] ),
        .I1(\i_fu_176_reg[0] ),
        .I2(state_fu_172[1]),
        .I3(state_fu_172[0]),
        .I4(\i_fu_176_reg[0]_0 [4]),
        .I5(\i_fu_176_reg[0]_0 [0]),
        .O(i_fu_176));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[9]));
  LUT6 #(
    .INIT(64'h00000000C4000000)) 
    \state_fu_172[12]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ack_in),
        .I2(output_r_TREADY),
        .I3(\i_fu_176_reg[0]_0 [3]),
        .I4(\ap_CS_fsm_reg[0] [1]),
        .I5(\ap_CS_fsm_reg[0] [0]),
        .O(\B_V_data_1_state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0
   (D,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_r_TKEEP,
    ap_rst_n);
  output [3:0]D;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]input_r_TKEEP;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__1_n_4 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_4;
  wire \B_V_data_1_state[0]_i_1__7_n_4 ;
  wire \B_V_data_1_state[1]_i_1_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]input_r_TKEEP;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_4 ),
        .D(input_r_TKEEP[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_4 ),
        .D(input_r_TKEEP[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_4 ),
        .D(input_r_TKEEP[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__1_n_4 ),
        .D(input_r_TKEEP[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TKEEP[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1115[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1115[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1115[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1115[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0_34
   (D,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    input_r_TSTRB,
    ap_rst_n);
  output [3:0]D;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]input_r_TSTRB;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__2_n_4 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_4;
  wire \B_V_data_1_state[0]_i_1__8_n_4 ;
  wire \B_V_data_1_state[1]_i_1__5_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [3:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire input_r_TREADY_int_regslice;
  wire [3:0]input_r_TSTRB;
  wire input_r_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_4 ),
        .D(input_r_TSTRB[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_4 ),
        .D(input_r_TSTRB[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_4 ),
        .D(input_r_TSTRB[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__2_n_4 ),
        .D(input_r_TSTRB[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TSTRB[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__5_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1120[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1120[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1120[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_reg_1120[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0_39
   (output_r_TKEEP,
    output_r_TREADY,
    ack_in,
    Q,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[3]_0 ,
    ap_rst_n);
  output [3:0]output_r_TKEEP;
  input output_r_TREADY;
  input ack_in;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1_n_4 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_4;
  wire \B_V_data_1_state[0]_i_1__0_n_4 ;
  wire \B_V_data_1_state[1]_i_1__7_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]output_r_TKEEP;
  wire output_r_TREADY;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(Q),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg_n_4_[1] ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(ack_in),
        .I4(Q),
        .O(\B_V_data_1_state[1]_i_1__7_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_r_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_r_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(output_r_TKEEP[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TKEEP[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(output_r_TKEEP[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized0_41
   (output_r_TSTRB,
    output_r_TREADY,
    ack_in,
    Q,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[3]_0 ,
    ap_rst_n);
  output [3:0]output_r_TSTRB;
  input output_r_TREADY;
  input ack_in;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1__0_n_4 ;
  wire [3:0]\B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_4;
  wire \B_V_data_1_state[0]_i_1__1_n_4 ;
  wire \B_V_data_1_state[1]_i_1__8_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire output_r_TREADY;
  wire [3:0]output_r_TSTRB;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[3]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(Q),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg_n_4_[1] ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_4 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(ack_in),
        .I4(Q),
        .O(\B_V_data_1_state[1]_i_1__8_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__8_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_r_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_r_TSTRB[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(output_r_TSTRB[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TSTRB[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(output_r_TSTRB[3]));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1
   (input_r_TDEST_int_regslice,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TDEST);
  output input_r_TDEST_int_regslice;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TDEST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__6_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__6_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__12_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__12_n_4;
  wire \B_V_data_1_state[0]_i_1__12_n_4 ;
  wire \B_V_data_1_state[1]_i_1__3_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]input_r_TDEST;
  wire input_r_TDEST_int_regslice;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__6 
       (.I0(input_r_TDEST),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__6_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__6_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__6 
       (.I0(input_r_TDEST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__6_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__6_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__12
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__12_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__12_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__12
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__12_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__12_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__12 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__3_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__12_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_1144[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TDEST_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_32
   (input_r_TID_int_regslice,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TID);
  output input_r_TID_int_regslice;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TID;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__5_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__5_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__11_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__11_n_4;
  wire \B_V_data_1_state[0]_i_1__11_n_4 ;
  wire \B_V_data_1_state[1]_i_1__1_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]input_r_TID;
  wire input_r_TID_int_regslice;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__5 
       (.I0(input_r_TID),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__5_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__5_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__5 
       (.I0(input_r_TID),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__5_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__5_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__11
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__11_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__11_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__11
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__11_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__11_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__11_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_1139[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TID_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_33
   (\B_V_data_1_payload_B_reg[0]_0 ,
    \tmp_last_V_1_loc_fu_180_reg[0] ,
    input_r_TLAST_int_regslice,
    grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY,
    tmp_last_V_2_reg_294,
    tmp_last_V_reg_1130,
    \tmp_last_V_3_reg_245_reg[0] ,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    tmp_last_V_1_loc_fu_180,
    ap_CS_fsm_state85,
    \tmp_last_V_3_reg_245_reg[0]_0 ,
    \tmp_last_V_3_reg_245_reg[0]_1 ,
    tmp_last_V_3_reg_245,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TLAST);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \tmp_last_V_1_loc_fu_180_reg[0] ;
  output input_r_TLAST_int_regslice;
  input grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY;
  input tmp_last_V_2_reg_294;
  input tmp_last_V_reg_1130;
  input \tmp_last_V_3_reg_245_reg[0] ;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input tmp_last_V_1_loc_fu_180;
  input ap_CS_fsm_state85;
  input \tmp_last_V_3_reg_245_reg[0]_0 ;
  input \tmp_last_V_3_reg_245_reg[0]_1 ;
  input tmp_last_V_3_reg_245;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__4_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__4_n_4 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_4;
  wire \B_V_data_1_state[0]_i_1__10_n_4 ;
  wire \B_V_data_1_state[1]_i_1__4_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_CS_fsm_state85;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY;
  wire [0:0]input_r_TLAST;
  wire input_r_TLAST_int_regslice;
  wire input_r_TREADY_int_regslice;
  wire input_r_TVALID;
  wire tmp_last_V_1_loc_fu_180;
  wire \tmp_last_V_1_loc_fu_180_reg[0] ;
  wire tmp_last_V_2_reg_294;
  wire tmp_last_V_3_reg_245;
  wire \tmp_last_V_3_reg_245[0]_i_2_n_4 ;
  wire \tmp_last_V_3_reg_245_reg[0] ;
  wire \tmp_last_V_3_reg_245_reg[0]_0 ;
  wire \tmp_last_V_3_reg_245_reg[0]_1 ;
  wire tmp_last_V_reg_1130;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__4 
       (.I0(input_r_TLAST),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__4_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__4_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__4 
       (.I0(input_r_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__4_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__4_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__4_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_last_V_2_reg_294[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_input_r_TREADY),
        .I4(tmp_last_V_2_reg_294),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \tmp_last_V_3_reg_245[0]_i_1 
       (.I0(tmp_last_V_1_loc_fu_180),
        .I1(ap_CS_fsm_state85),
        .I2(\tmp_last_V_3_reg_245[0]_i_2_n_4 ),
        .I3(\tmp_last_V_3_reg_245_reg[0]_0 ),
        .I4(\tmp_last_V_3_reg_245_reg[0]_1 ),
        .I5(tmp_last_V_3_reg_245),
        .O(\tmp_last_V_1_loc_fu_180_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_last_V_3_reg_245[0]_i_2 
       (.I0(tmp_last_V_reg_1130),
        .I1(\tmp_last_V_3_reg_245_reg[0] ),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\tmp_last_V_3_reg_245[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_1130[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_35
   (input_r_TUSER_int_regslice,
    input_r_TREADY_int_regslice,
    input_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    input_r_TUSER);
  output input_r_TUSER_int_regslice;
  input input_r_TREADY_int_regslice;
  input input_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]input_r_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__3_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_4;
  wire \B_V_data_1_state[0]_i_1__9_n_4 ;
  wire \B_V_data_1_state[1]_i_1__0_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire input_r_TREADY_int_regslice;
  wire [0:0]input_r_TUSER;
  wire input_r_TUSER_int_regslice;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(input_r_TUSER),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__3 
       (.I0(input_r_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__3_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__3_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(ap_rst_n),
        .I1(input_r_TREADY_int_regslice),
        .I2(input_r_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(input_r_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(input_r_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_1125[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(input_r_TUSER_int_regslice));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_37
   (output_r_TDEST,
    output_r_TREADY,
    ack_in,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    tmp_dest_V_reg_1144);
  output [0:0]output_r_TDEST;
  input output_r_TREADY;
  input ack_in;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input tmp_dest_V_reg_1144;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_4;
  wire \B_V_data_1_state[0]_i_1__5_n_4 ;
  wire \B_V_data_1_state[1]_i_1__12_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]output_r_TDEST;
  wire output_r_TREADY;
  wire tmp_dest_V_reg_1144;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(tmp_dest_V_reg_1144),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(tmp_dest_V_reg_1144),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(Q),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg_n_4_[1] ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__5_n_4 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__12 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(ack_in),
        .I4(Q),
        .O(\B_V_data_1_state[1]_i_1__12_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__12_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TDEST));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_38
   (output_r_TID,
    output_r_TREADY,
    ack_in,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    tmp_id_V_reg_1139);
  output [0:0]output_r_TID;
  input output_r_TREADY;
  input ack_in;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input tmp_id_V_reg_1139;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_4;
  wire \B_V_data_1_state[0]_i_1__4_n_4 ;
  wire \B_V_data_1_state[1]_i_1__11_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]output_r_TID;
  wire output_r_TREADY;
  wire tmp_id_V_reg_1139;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(tmp_id_V_reg_1139),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(tmp_id_V_reg_1139),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(Q),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg_n_4_[1] ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_4 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(ack_in),
        .I4(Q),
        .O(\B_V_data_1_state[1]_i_1__11_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__11_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TID));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_40
   (output_r_TLAST,
    output_r_TREADY,
    ack_in,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    tmp_last_V_reg_1130);
  output [0:0]output_r_TLAST;
  input output_r_TREADY;
  input ack_in;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input tmp_last_V_reg_1130;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_4;
  wire \B_V_data_1_state[0]_i_1__3_n_4 ;
  wire \B_V_data_1_state[1]_i_1__10_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire tmp_last_V_reg_1130;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(tmp_last_V_reg_1130),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(tmp_last_V_reg_1130),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(Q),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg_n_4_[1] ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(ack_in),
        .I4(Q),
        .O(\B_V_data_1_state[1]_i_1__10_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__10_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TLAST));
endmodule

(* ORIG_REF_NAME = "equalizer_regslice_both" *) 
module equalizer_equalizer_0_1_equalizer_regslice_both__parameterized1_42
   (output_r_TUSER,
    output_r_TREADY,
    ack_in,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    tmp_user_V_reg_1125);
  output [0:0]output_r_TUSER;
  input output_r_TREADY;
  input ack_in;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input tmp_user_V_reg_1125;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_4;
  wire \B_V_data_1_state[0]_i_1__2_n_4 ;
  wire \B_V_data_1_state[1]_i_1__9_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire output_r_TREADY;
  wire [0:0]output_r_TUSER;
  wire tmp_user_V_reg_1125;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_reg_1125),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_reg_1125),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(Q),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA222AAAAA0000000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY),
        .I2(Q),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg_n_4_[1] ),
        .I5(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_4 ));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(ack_in),
        .I4(Q),
        .O(\B_V_data_1_state[1]_i_1__9_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__9_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_r_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_r_TUSER));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
