{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535481147190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535481147192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 28 15:32:27 2018 " "Processing started: Tue Aug 28 15:32:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535481147192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535481147192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULAVV -c ULAVV " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULAVV -c ULAVV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535481147193 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535481147476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doSUB-behv " "Found design unit 1: doSUB-behv" {  } { { "Sub.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/Sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148004 ""} { "Info" "ISGN_ENTITY_NAME" "1 doSUB " "Found entity 1: doSUB" {  } { { "Sub.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/Sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535481148004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doSUM-behv " "Found design unit 1: doSUM-behv" {  } { { "Soma.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/Soma.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148006 ""} { "Info" "ISGN_ENTITY_NAME" "1 doSUM " "Found entity 1: doSUM" {  } { { "Soma.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/Soma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535481148006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doOR-behv " "Found design unit 1: doOR-behv" {  } { { "Or.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/Or.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148006 ""} { "Info" "ISGN_ENTITY_NAME" "1 doOR " "Found entity 1: doOR" {  } { { "Or.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/Or.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535481148006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "And.vhd 2 1 " "Found 2 design units, including 1 entities, in source file And.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 doAND-behv " "Found design unit 1: doAND-behv" {  } { { "And.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/And.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148007 ""} { "Info" "ISGN_ENTITY_NAME" "1 doAND " "Found entity 1: doAND" {  } { { "And.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/And.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535481148007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behv " "Found design unit 1: ULA-behv" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148008 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535481148008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY-ARCH " "Found design unit 1: DISPLAY-ARCH" {  } { { "display.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148009 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY " "Found entity 1: DISPLAY" {  } { { "display.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535481148009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535481148009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535481148084 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DISPLAY_1 ula.vhd(13) " "VHDL Signal Declaration warning at ula.vhd(13): used implicit default value for signal \"DISPLAY_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1535481148087 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DISPLAY_2 ula.vhd(13) " "VHDL Signal Declaration warning at ula.vhd(13): used implicit default value for signal \"DISPLAY_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1535481148087 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DISPLAY_3 ula.vhd(13) " "VHDL Signal Declaration warning at ula.vhd(13): used implicit default value for signal \"DISPLAY_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1535481148087 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outAdd ula.vhd(37) " "VHDL Process Statement warning at ula.vhd(37): signal \"outAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535481148087 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outSub ula.vhd(39) " "VHDL Process Statement warning at ula.vhd(39): signal \"outSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535481148088 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outAnd ula.vhd(41) " "VHDL Process Statement warning at ula.vhd(41): signal \"outAnd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535481148088 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outOr ula.vhd(43) " "VHDL Process Statement warning at ula.vhd(43): signal \"outOr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535481148088 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outAdd ula.vhd(53) " "VHDL Process Statement warning at ula.vhd(53): signal \"outAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535481148088 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Res ula.vhd(71) " "VHDL Process Statement warning at ula.vhd(71): signal \"Res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535481148088 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doSUM doSUM:ADDER " "Elaborating entity \"doSUM\" for hierarchy \"doSUM:ADDER\"" {  } { { "ula.vhd" "ADDER" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535481148091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doSUB doSUB:SUBBER " "Elaborating entity \"doSUB\" for hierarchy \"doSUB:SUBBER\"" {  } { { "ula.vhd" "SUBBER" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535481148094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doAND doAND:ANDER " "Elaborating entity \"doAND\" for hierarchy \"doAND:ANDER\"" {  } { { "ula.vhd" "ANDER" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535481148095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY DISPLAY:DISPLAYER " "Elaborating entity \"DISPLAY\" for hierarchy \"DISPLAY:DISPLAYER\"" {  } { { "ula.vhd" "DISPLAYER" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535481148097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_1\[0\] GND " "Pin \"DISPLAY_1\[0\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_1\[1\] GND " "Pin \"DISPLAY_1\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_1\[2\] GND " "Pin \"DISPLAY_1\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_1\[3\] GND " "Pin \"DISPLAY_1\[3\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_1\[4\] GND " "Pin \"DISPLAY_1\[4\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_1\[5\] GND " "Pin \"DISPLAY_1\[5\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_1\[6\] GND " "Pin \"DISPLAY_1\[6\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_2\[0\] GND " "Pin \"DISPLAY_2\[0\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_2\[1\] GND " "Pin \"DISPLAY_2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_2\[2\] GND " "Pin \"DISPLAY_2\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_2\[3\] GND " "Pin \"DISPLAY_2\[3\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_2\[4\] GND " "Pin \"DISPLAY_2\[4\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_2\[5\] GND " "Pin \"DISPLAY_2\[5\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_2\[6\] GND " "Pin \"DISPLAY_2\[6\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_3\[0\] GND " "Pin \"DISPLAY_3\[0\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_3\[1\] GND " "Pin \"DISPLAY_3\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_3\[2\] GND " "Pin \"DISPLAY_3\[2\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_3\[3\] GND " "Pin \"DISPLAY_3\[3\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_3\[4\] GND " "Pin \"DISPLAY_3\[4\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_3\[5\] GND " "Pin \"DISPLAY_3\[5\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_3\[6\] GND " "Pin \"DISPLAY_3\[6\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/vangasse/Documents/ECOM/Sistemas Digitais/ULA-VHDL/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535481148595 "|ULA|DISPLAY_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1535481148595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535481149710 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535481149710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535481149783 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535481149783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535481149783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535481149783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535481149793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 28 15:32:29 2018 " "Processing ended: Tue Aug 28 15:32:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535481149793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535481149793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535481149793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535481149793 ""}
