Info: Importing module test_top
Info: Rule checker, verifying imported design
Info: Checksum: 0xa4ebd0f3

Info: constrained 'i_clk' to bel 'X0/Y8/io1'
Info: constrained 'i_Switch_1' to bel 'X13/Y4/io1'
Info: constrained 'i_Switch_2' to bel 'X13/Y3/io1'
Info: constrained 'i_Switch_3' to bel 'X13/Y6/io0'
Info: constrained 'i_Switch_4' to bel 'X13/Y4/io0'
Info: constrained 'o_Segment1_A' to bel 'X0/Y13/io1'
Info: constrained 'o_Segment1_B' to bel 'X0/Y13/io0'
Info: constrained 'o_Segment1_C' to bel 'X5/Y17/io1'
Info: constrained 'o_Segment1_D' to bel 'X6/Y17/io0'
Info: constrained 'o_Segment1_E' to bel 'X6/Y17/io1'
Info: constrained 'o_Segment1_F' to bel 'X0/Y14/io1'
Info: constrained 'o_Segment1_G' to bel 'X0/Y14/io0'
Info: constrained 'o_Segment2_A' to bel 'X1/Y17/io1'
Info: constrained 'o_Segment2_B' to bel 'X2/Y17/io1'
Info: constrained 'o_Segment2_C' to bel 'X3/Y17/io1'
Info: constrained 'o_Segment2_D' to bel 'X4/Y17/io1'
Info: constrained 'o_Segment2_E' to bel 'X5/Y17/io0'
Info: constrained 'o_Segment2_F' to bel 'X0/Y12/io0'
Info: constrained 'o_Segment2_G' to bel 'X4/Y17/io0'
Info: constrained 'o_LED_1' to bel 'X13/Y6/io1'
Info: constrained 'o_LED_2' to bel 'X13/Y7/io0'
Info: constrained 'o_LED_3' to bel 'X13/Y7/io1'
Info: constrained 'o_LED_4' to bel 'X13/Y8/io0'
Info: constrained 'io_PMOD_1' to bel 'X13/Y11/io1'
Info: constrained 'io_PMOD_2' to bel 'X13/Y11/io0'
Info: constrained 'io_PMOD_3' to bel 'X13/Y9/io0'
Info: constrained 'io_PMOD_4' to bel 'X13/Y8/io1'
Info: constrained 'io_PMOD_7' to bel 'X12/Y17/io1'
Info: constrained 'io_PMOD_8' to bel 'X12/Y17/io0'
Info: constrained 'io_PMOD_9' to bel 'X11/Y17/io1'
Info: constrained 'io_PMOD_10' to bel 'X10/Y17/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      179 LCs used as LUT4 only
Info:       91 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        5 LCs used as DFF only
Info: Packing carries..
Info:       69 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting i_clk$SB_IO_IN (fanout 96)
Info: promoting it_but_1.rg_dbn_rdy_SB_LUT4_I3_O [reset] (fanout 57)
Info: Constraining chains...
Info:       16 LCs used to legalise carry chains.
Info: Checksum: 0x52130c3e

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x8b7e7b98

Info: Device utilisation:
Info: 	         ICESTORM_LC:   362/ 1280    28%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:    31/  112    27%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 31 cells based on constraints.
Info: Creating initial analytic placement for 220 cells, random placement wirelen = 3662.
Info:     at initial placer iter 0, wirelen = 374
Info:     at initial placer iter 1, wirelen = 348
Info:     at initial placer iter 2, wirelen = 347
Info:     at initial placer iter 3, wirelen = 343
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 344, spread = 1005, legal = 1063; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 370, spread = 959, legal = 1086; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 364, spread = 866, legal = 1052; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 368, spread = 892, legal = 992; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 367, spread = 892, legal = 1029; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 395, spread = 838, legal = 937; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 397, spread = 818, legal = 1004; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 378, spread = 886, legal = 995; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 449, spread = 850, legal = 1114; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 447, spread = 831, legal = 979; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 463, spread = 860, legal = 1019; time = 0.02s
Info: HeAP Placer Time: 0.23s
Info:   of which solving equations: 0.17s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 56, wirelen = 937
Info:   at iteration #5: temp = 0.000000, timing cost = 47, wirelen = 738
Info:   at iteration #10: temp = 0.000000, timing cost = 54, wirelen = 652
Info:   at iteration #15: temp = 0.000000, timing cost = 46, wirelen = 632
Info:   at iteration #18: temp = 0.000000, timing cost = 34, wirelen = 630 
Info: SA placement time 0.27s

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 108.70 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge i_clk$SB_IO_IN_$glb_clk: 4.08 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 3.13 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 74133,  74520) |**** 
Info: [ 74520,  74907) |*************** 
Info: [ 74907,  75294) |******************* 
Info: [ 75294,  75681) |* 
Info: [ 75681,  76068) |****************** 
Info: [ 76068,  76455) | 
Info: [ 76455,  76842) | 
Info: [ 76842,  77229) |* 
Info: [ 77229,  77616) |**************************************** 
Info: [ 77616,  78003) |******************************************* 
Info: [ 78003,  78390) |******************* 
Info: [ 78390,  78777) |************************** 
Info: [ 78777,  79164) |**************************************** 
Info: [ 79164,  79551) |*********************** 
Info: [ 79551,  79938) |******************* 
Info: [ 79938,  80325) |****************************************** 
Info: [ 80325,  80712) |********************************* 
Info: [ 80712,  81099) |******************* 
Info: [ 81099,  81486) |************************************************** 
Info: [ 81486,  81873) |*********************************** 
Info: Checksum: 0xed5049eb

Info: Routing..
Info: Setting up routing queue.
Info: Routing 952 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:        984 |       17        967 |   17   967 |         0
Info: Routing complete.
Info: Route time 0.14s
Info: Checksum: 0xb524f043

Info: Critical path report for clock 'i_clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source it_but_2.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net it_but_2.cnt_cks[1] budget 0.000000 ns (4,6) -> (4,6)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1_SB_LUT4_O_LC.I3
Info:  0.3  1.4  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1_SB_LUT4_O_LC.O
Info:  1.3  2.8    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 budget 0.000000 ns (4,6) -> (1,7)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.I2
Info:  0.2  3.0  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  3.0    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[2] budget 0.000000 ns (1,7) -> (1,7)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1  3.1  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  3.1    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[3] budget 0.000000 ns (1,7) -> (1,7)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.CIN
Info:  0.1  3.3  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  3.3    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[4] budget 0.000000 ns (1,7) -> (1,7)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:  0.1  3.4  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  3.4    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5] budget 0.000000 ns (1,7) -> (1,7)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:  0.1  3.5  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  3.5    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[6] budget 0.000000 ns (1,7) -> (1,7)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:  0.1  3.6  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  3.6    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[7] budget 0.000000 ns (1,7) -> (1,7)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:  0.1  3.8  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.2  4.0    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[8] budget 0.190000 ns (1,7) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:  0.1  4.1  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  4.1    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[9] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:  0.1  4.2  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  4.2    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[10] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:  0.1  4.3  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0  4.3    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[11] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1  4.5  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0  4.5    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[12] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1  4.6  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  4.6    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[13] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1  4.7  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  4.7    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[14] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1  4.8  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  4.8    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[15] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1  5.0  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11$CARRY.COUT
Info:  0.2  5.2    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[16] budget 0.190000 ns (1,8) -> (1,9)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1  5.3  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  5.3    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[17] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1  5.4  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0  5.4    Net i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[18] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO$CARRY.CIN
Info:  0.1  5.5  Source i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO$CARRY.COUT
Info:  0.3  5.8    Net $nextpnr_ICESTORM_LC_11$I3 budget 0.260000 ns (1,9) -> (1,9)
Info:                Sink $nextpnr_ICESTORM_LC_11.I3
Info:  0.3  6.1  Source $nextpnr_ICESTORM_LC_11.O
Info:  1.0  7.1    Net i_Switch_2_SB_LUT4_I2_1_I1 budget 37.519001 ns (1,9) -> (1,6)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_LC.I1
Info:  0.4  7.5  Source i_Switch_2_SB_LUT4_I2_1_LC.O
Info:  1.0  8.4    Net i_Switch_2_SB_LUT4_I2_1_O budget 37.306999 ns (1,6) -> (2,9)
Info:                Sink it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_LC.I2
Info:  0.4  8.8  Setup it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_LC.I2
Info: 4.3 ns logic, 4.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge i_clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source i_Switch_2$sb_io.D_IN_0
Info:  1.9  1.9    Net i_Switch_2$SB_IO_IN budget 41.109001 ns (13,3) -> (1,6)
Info:                Sink i_Switch_2_SB_LUT4_I2_1_LC.I2
Info:  0.4  2.3  Source i_Switch_2_SB_LUT4_I2_1_LC.O
Info:  1.0  3.2    Net i_Switch_2_SB_LUT4_I2_1_O budget 37.306999 ns (1,6) -> (2,9)
Info:                Sink it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_LC.I2
Info:  0.4  3.6  Setup it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_LC.I2
Info: 0.8 ns logic, 2.9 ns routing

Info: Critical path report for cross-domain path 'posedge i_clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source show_clock_SB_LUT4_I3_LC.O
Info:  1.6  2.1    Net o_LED_1$SB_IO_OUT budget 41.208000 ns (5,10) -> (12,11)
Info:                Sink io_PMOD_1_SB_LUT4_O_LC.I2
Info:  0.4  2.5  Source io_PMOD_1_SB_LUT4_O_LC.O
Info:  0.6  3.1    Net io_PMOD_1$SB_IO_OUT budget 40.689999 ns (12,11) -> (13,11)
Info:                Sink io_PMOD_1$sb_io.D_OUT_0
Info: 0.9 ns logic, 2.2 ns routing

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 113.29 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge i_clk$SB_IO_IN_$glb_clk: 3.64 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 3.10 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 74506,  74875) |***+
Info: [ 74875,  75244) |*******+
Info: [ 75244,  75613) |***********+
Info: [ 75613,  75982) |**********+
Info: [ 75982,  76351) | 
Info: [ 76351,  76720) | 
Info: [ 76720,  77089) |+
Info: [ 77089,  77458) |****+
Info: [ 77458,  77827) |*********+
Info: [ 77827,  78196) |****+
Info: [ 78196,  78565) |***********+
Info: [ 78565,  78934) |*******************+
Info: [ 78934,  79303) |************************************************************ 
Info: [ 79303,  79672) |******+
Info: [ 79672,  80041) |*********+
Info: [ 80041,  80410) |***********************************+
Info: [ 80410,  80779) |*****+
Info: [ 80779,  81148) |****************+
Info: [ 81148,  81517) |**********************+
Info: [ 81517,  81886) |********************+
