ARM GAS  /tmp/ccQ33nPj.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"bridgeif_fdb.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.bridgeif_fdb_update_src,"ax",%progbits
  18              		.align	1
  19              		.global	bridgeif_fdb_update_src
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	bridgeif_fdb_update_src:
  27              	.LFB137:
  28              		.file 1 "Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c"
   1:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
   2:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * lwIP netif implementing an FDB for IEEE 802.1D MAC Bridge
   4:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
   5:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
   6:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /*
   7:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Copyright (c) 2017 Simon Goldschmidt.
   8:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * All rights reserved.
   9:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  10:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Redistribution and use in source and binary forms, with or without modification,
  11:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * are permitted provided that the following conditions are met:
  12:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  13:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  14:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    this list of conditions and the following disclaimer.
  15:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  16:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    this list of conditions and the following disclaimer in the documentation
  17:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    and/or other materials provided with the distribution.
  18:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 3. The name of the author may not be used to endorse or promote products
  19:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    derived from this software without specific prior written permission.
  20:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  21:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  22:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  23:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  24:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  25:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  26:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  29:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  30:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * OF SUCH DAMAGE.
ARM GAS  /tmp/ccQ33nPj.s 			page 2


  31:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  32:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * This file is part of the lwIP TCP/IP stack.
  33:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  34:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Author: Simon Goldschmidt <goldsimon@gmx.de>
  35:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  36:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  37:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  38:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
  39:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @defgroup bridgeif_fdb FDB example code
  40:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif
  41:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * This file implements an example for an FDB (Forwarding DataBase)
  42:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  43:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  44:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "netif/bridgeif.h"
  45:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/sys.h"
  46:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/mem.h"
  47:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/timeouts.h"
  48:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include <string.h>
  49:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  50:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #define BRIDGEIF_AGE_TIMER_MS 1000
  51:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  52:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #define BR_FDB_TIMEOUT_SEC  (60*5) /* 5 minutes FDB timeout */
  53:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  54:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** typedef struct bridgeif_dfdb_entry_s {
  55:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u8_t used;
  56:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u8_t port;
  57:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u32_t ts;
  58:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   struct eth_addr addr;
  59:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** } bridgeif_dfdb_entry_t;
  60:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  61:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** typedef struct bridgeif_dfdb_s {
  62:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u16_t max_fdb_entries;
  63:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_entry_t *fdb;
  64:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** } bridgeif_dfdb_t;
  65:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  66:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
  67:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
  68:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * A real simple and slow implementation of an auto-learning forwarding database that
  69:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * remembers known src mac addresses to know which port to send frames destined for that
  70:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * mac address.
  71:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  72:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * ATTENTION: This is meant as an example only, in real-world use, you should 
  73:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * provide a better implementation :-)
  74:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  75:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** void
  76:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_update_src(void *fdb_ptr, struct eth_addr *src_addr, u8_t port_idx)
  77:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
  29              		.loc 1 77 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
ARM GAS  /tmp/ccQ33nPj.s 			page 3


  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 F860     		str	r0, [r7, #12]
  45 0008 B960     		str	r1, [r7, #8]
  46 000a 1346     		mov	r3, r2
  47 000c FB71     		strb	r3, [r7, #7]
  78:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
  79:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
  48              		.loc 1 79 20
  49 000e FB68     		ldr	r3, [r7, #12]
  50 0010 BB61     		str	r3, [r7, #24]
  80:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
  81:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
  51              		.loc 1 82 10
  52 0012 0023     		movs	r3, #0
  53 0014 FB61     		str	r3, [r7, #28]
  54              		.loc 1 82 3
  55 0016 22E0     		b	.L2
  56              	.L5:
  57              	.LBB2:
  83:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  58              		.loc 1 83 36
  59 0018 BB69     		ldr	r3, [r7, #24]
  60 001a 5A68     		ldr	r2, [r3, #4]
  61              		.loc 1 83 41
  62 001c FB69     		ldr	r3, [r7, #28]
  63 001e 1B01     		lsls	r3, r3, #4
  64              		.loc 1 83 28
  65 0020 1344     		add	r3, r3, r2
  66 0022 7B61     		str	r3, [r7, #20]
  84:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
  67              		.loc 1 84 10
  68 0024 7B69     		ldr	r3, [r7, #20]
  69 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  70              		.loc 1 84 8
  71 0028 002B     		cmp	r3, #0
  72 002a 15D0     		beq	.L3
  73              		.loc 1 84 21 discriminator 1
  74 002c 7B69     		ldr	r3, [r7, #20]
  75 002e 5B68     		ldr	r3, [r3, #4]
  76              		.loc 1 84 17 discriminator 1
  77 0030 002B     		cmp	r3, #0
  78 0032 11D0     		beq	.L3
  85:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
  79              		.loc 1 85 19
  80 0034 7B69     		ldr	r3, [r7, #20]
  81 0036 0833     		adds	r3, r3, #8
  82              		.loc 1 85 12
  83 0038 0622     		movs	r2, #6
  84 003a B968     		ldr	r1, [r7, #8]
  85 003c 1846     		mov	r0, r3
  86 003e FFF7FEFF 		bl	memcmp
  87 0042 0346     		mov	r3, r0
ARM GAS  /tmp/ccQ33nPj.s 			page 4


  88              		.loc 1 85 10
  89 0044 002B     		cmp	r3, #0
  90 0046 07D1     		bne	.L3
  86:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
  87:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          src_addr->addr[0], src_addr->addr[1], src_addr->addr[2], s
  88:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          port_idx, i));
  89:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_PROTECT(lev);
  90:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
  91              		.loc 1 90 15
  92 0048 7B69     		ldr	r3, [r7, #20]
  93 004a 4FF49672 		mov	r2, #300
  94 004e 5A60     		str	r2, [r3, #4]
  91:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
  95              		.loc 1 91 17
  96 0050 7B69     		ldr	r3, [r7, #20]
  97 0052 FA79     		ldrb	r2, [r7, #7]
  98 0054 5A70     		strb	r2, [r3, #1]
  92:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
  93:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
  94:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
  99              		.loc 1 94 9
 100 0056 3CE0     		b	.L1
 101              	.L3:
 102              	.LBE2:
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 103              		.loc 1 82 42 discriminator 2
 104 0058 FB69     		ldr	r3, [r7, #28]
 105 005a 0133     		adds	r3, r3, #1
 106 005c FB61     		str	r3, [r7, #28]
 107              	.L2:
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 108              		.loc 1 82 22 discriminator 1
 109 005e BB69     		ldr	r3, [r7, #24]
 110 0060 1B88     		ldrh	r3, [r3]
 111 0062 1A46     		mov	r2, r3
  82:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 112              		.loc 1 82 3 discriminator 1
 113 0064 FB69     		ldr	r3, [r7, #28]
 114 0066 9342     		cmp	r3, r2
 115 0068 D6DB     		blt	.L5
  95:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
  96:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
  97:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
  98:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   /* not found, allocate new entry from free */
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 116              		.loc 1 99 10
 117 006a 0023     		movs	r3, #0
 118 006c FB61     		str	r3, [r7, #28]
 119              		.loc 1 99 3
 120 006e 2AE0     		b	.L6
 121              	.L10:
 122              	.LBB3:
 100:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 123              		.loc 1 100 36
 124 0070 BB69     		ldr	r3, [r7, #24]
 125 0072 5A68     		ldr	r2, [r3, #4]
 126              		.loc 1 100 41
ARM GAS  /tmp/ccQ33nPj.s 			page 5


 127 0074 FB69     		ldr	r3, [r7, #28]
 128 0076 1B01     		lsls	r3, r3, #4
 129              		.loc 1 100 28
 130 0078 1344     		add	r3, r3, r2
 131 007a 3B61     		str	r3, [r7, #16]
 101:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 132              		.loc 1 101 11
 133 007c 3B69     		ldr	r3, [r7, #16]
 134 007e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 135              		.loc 1 101 8
 136 0080 002B     		cmp	r3, #0
 137 0082 03D0     		beq	.L7
 138              		.loc 1 101 23 discriminator 1
 139 0084 3B69     		ldr	r3, [r7, #16]
 140 0086 5B68     		ldr	r3, [r3, #4]
 141              		.loc 1 101 18 discriminator 1
 142 0088 002B     		cmp	r3, #0
 143 008a 19D1     		bne	.L8
 144              	.L7:
 102:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 103:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 104:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!e->used || !e->ts) {
 145              		.loc 1 104 13
 146 008c 3B69     		ldr	r3, [r7, #16]
 147 008e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 148              		.loc 1 104 10
 149 0090 002B     		cmp	r3, #0
 150 0092 03D0     		beq	.L9
 151              		.loc 1 104 25 discriminator 1
 152 0094 3B69     		ldr	r3, [r7, #16]
 153 0096 5B68     		ldr	r3, [r3, #4]
 154              		.loc 1 104 20 discriminator 1
 155 0098 002B     		cmp	r3, #0
 156 009a 11D1     		bne	.L8
 157              	.L9:
 105:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 106:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          src_addr->addr[0], src_addr->addr[1], src_addr->addr[2], s
 107:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          port_idx, i));
 108:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         memcpy(&e->addr, src_addr, sizeof(struct eth_addr));
 158              		.loc 1 108 16
 159 009c 3B69     		ldr	r3, [r7, #16]
 160 009e 0833     		adds	r3, r3, #8
 161              		.loc 1 108 9
 162 00a0 0622     		movs	r2, #6
 163 00a2 B968     		ldr	r1, [r7, #8]
 164 00a4 1846     		mov	r0, r3
 165 00a6 FFF7FEFF 		bl	memcpy
 109:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 166              		.loc 1 109 15
 167 00aa 3B69     		ldr	r3, [r7, #16]
 168 00ac 4FF49672 		mov	r2, #300
 169 00b0 5A60     		str	r2, [r3, #4]
 110:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 170              		.loc 1 110 17
 171 00b2 3B69     		ldr	r3, [r7, #16]
 172 00b4 FA79     		ldrb	r2, [r7, #7]
 173 00b6 5A70     		strb	r2, [r3, #1]
ARM GAS  /tmp/ccQ33nPj.s 			page 6


 111:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->used = 1;
 174              		.loc 1 111 17
 175 00b8 3B69     		ldr	r3, [r7, #16]
 176 00ba 0122     		movs	r2, #1
 177 00bc 1A70     		strb	r2, [r3]
 112:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 113:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 114:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
 178              		.loc 1 114 9
 179 00be 08E0     		b	.L1
 180              	.L8:
 181              	.LBE3:
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 182              		.loc 1 99 42 discriminator 2
 183 00c0 FB69     		ldr	r3, [r7, #28]
 184 00c2 0133     		adds	r3, r3, #1
 185 00c4 FB61     		str	r3, [r7, #28]
 186              	.L6:
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 187              		.loc 1 99 22 discriminator 1
 188 00c6 BB69     		ldr	r3, [r7, #24]
 189 00c8 1B88     		ldrh	r3, [r3]
 190 00ca 1A46     		mov	r2, r3
  99:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 191              		.loc 1 99 3 discriminator 1
 192 00cc FB69     		ldr	r3, [r7, #28]
 193 00ce 9342     		cmp	r3, r2
 194 00d0 CEDB     		blt	.L10
 195              	.L1:
 115:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 116:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_UNPROTECT(lev);
 117:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 118:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 119:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
 120:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   /* not found, no free entry -> flood */
 121:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 196              		.loc 1 121 1
 197 00d2 2037     		adds	r7, r7, #32
 198              	.LCFI3:
 199              		.cfi_def_cfa_offset 8
 200 00d4 BD46     		mov	sp, r7
 201              	.LCFI4:
 202              		.cfi_def_cfa_register 13
 203              		@ sp needed
 204 00d6 80BD     		pop	{r7, pc}
 205              		.cfi_endproc
 206              	.LFE137:
 208              		.section	.text.bridgeif_fdb_get_dst_ports,"ax",%progbits
 209              		.align	1
 210              		.global	bridgeif_fdb_get_dst_ports
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	bridgeif_fdb_get_dst_ports:
 217              	.LFB138:
 122:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
ARM GAS  /tmp/ccQ33nPj.s 			page 7


 123:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /** 
 124:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 125:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Walk our list of auto-learnt fdb entries and return a port to forward or BR_FLOOD if unknown 
 126:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 127:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_portmask_t
 128:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_get_dst_ports(void *fdb_ptr, struct eth_addr *dst_addr)
 129:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 218              		.loc 1 129 1
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 24
 221              		@ frame_needed = 1, uses_anonymous_args = 0
 222 0000 80B5     		push	{r7, lr}
 223              	.LCFI5:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 7, -8
 226              		.cfi_offset 14, -4
 227 0002 86B0     		sub	sp, sp, #24
 228              	.LCFI6:
 229              		.cfi_def_cfa_offset 32
 230 0004 00AF     		add	r7, sp, #0
 231              	.LCFI7:
 232              		.cfi_def_cfa_register 7
 233 0006 7860     		str	r0, [r7, #4]
 234 0008 3960     		str	r1, [r7]
 130:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 131:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
 235              		.loc 1 131 20
 236 000a 7B68     		ldr	r3, [r7, #4]
 237 000c 3B61     		str	r3, [r7, #16]
 132:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 133:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 238              		.loc 1 134 10
 239 000e 0023     		movs	r3, #0
 240 0010 7B61     		str	r3, [r7, #20]
 241              		.loc 1 134 3
 242 0012 22E0     		b	.L12
 243              	.L15:
 244              	.LBB4:
 135:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 245              		.loc 1 135 36
 246 0014 3B69     		ldr	r3, [r7, #16]
 247 0016 5A68     		ldr	r2, [r3, #4]
 248              		.loc 1 135 41
 249 0018 7B69     		ldr	r3, [r7, #20]
 250 001a 1B01     		lsls	r3, r3, #4
 251              		.loc 1 135 28
 252 001c 1344     		add	r3, r3, r2
 253 001e FB60     		str	r3, [r7, #12]
 136:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 254              		.loc 1 136 10
 255 0020 FB68     		ldr	r3, [r7, #12]
 256 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 257              		.loc 1 136 8
 258 0024 002B     		cmp	r3, #0
 259 0026 15D0     		beq	.L13
 260              		.loc 1 136 21 discriminator 1
ARM GAS  /tmp/ccQ33nPj.s 			page 8


 261 0028 FB68     		ldr	r3, [r7, #12]
 262 002a 5B68     		ldr	r3, [r3, #4]
 263              		.loc 1 136 17 discriminator 1
 264 002c 002B     		cmp	r3, #0
 265 002e 11D0     		beq	.L13
 137:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 266              		.loc 1 137 19
 267 0030 FB68     		ldr	r3, [r7, #12]
 268 0032 0833     		adds	r3, r3, #8
 269              		.loc 1 137 12
 270 0034 0622     		movs	r2, #6
 271 0036 3968     		ldr	r1, [r7]
 272 0038 1846     		mov	r0, r3
 273 003a FFF7FEFF 		bl	memcmp
 274 003e 0346     		mov	r3, r0
 275              		.loc 1 137 10
 276 0040 002B     		cmp	r3, #0
 277 0042 07D1     		bne	.L13
 278              	.LBB5:
 138:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 279              		.loc 1 138 63
 280 0044 FB68     		ldr	r3, [r7, #12]
 281 0046 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 282 0048 1A46     		mov	r2, r3
 283              		.loc 1 138 59
 284 004a 0123     		movs	r3, #1
 285 004c 9340     		lsls	r3, r3, r2
 286              		.loc 1 138 29
 287 004e FB72     		strb	r3, [r7, #11]
 139:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 140:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return ret;
 288              		.loc 1 140 16
 289 0050 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 290 0052 09E0     		b	.L14
 291              	.L13:
 292              	.LBE5:
 293              	.LBE4:
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 294              		.loc 1 134 42 discriminator 2
 295 0054 7B69     		ldr	r3, [r7, #20]
 296 0056 0133     		adds	r3, r3, #1
 297 0058 7B61     		str	r3, [r7, #20]
 298              	.L12:
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 299              		.loc 1 134 22 discriminator 1
 300 005a 3B69     		ldr	r3, [r7, #16]
 301 005c 1B88     		ldrh	r3, [r3]
 302 005e 1A46     		mov	r2, r3
 134:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 303              		.loc 1 134 3 discriminator 1
 304 0060 7B69     		ldr	r3, [r7, #20]
 305 0062 9342     		cmp	r3, r2
 306 0064 D6DB     		blt	.L15
 141:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 142:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 143:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 144:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
ARM GAS  /tmp/ccQ33nPj.s 			page 9


 145:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   return BR_FLOOD;
 307              		.loc 1 145 10
 308 0066 FF23     		movs	r3, #255
 309              	.L14:
 146:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 310              		.loc 1 146 1
 311 0068 1846     		mov	r0, r3
 312 006a 1837     		adds	r7, r7, #24
 313              	.LCFI8:
 314              		.cfi_def_cfa_offset 8
 315 006c BD46     		mov	sp, r7
 316              	.LCFI9:
 317              		.cfi_def_cfa_register 13
 318              		@ sp needed
 319 006e 80BD     		pop	{r7, pc}
 320              		.cfi_endproc
 321              	.LFE138:
 323              		.section	.text.bridgeif_fdb_age_one_second,"ax",%progbits
 324              		.align	1
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 328              		.fpu fpv4-sp-d16
 330              	bridgeif_fdb_age_one_second:
 331              	.LFB139:
 147:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 148:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
 149:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 150:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Aging implementation of our simple fdb
 151:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 152:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** static void
 153:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_age_one_second(void *fdb_ptr)
 154:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 332              		.loc 1 154 1
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 24
 335              		@ frame_needed = 1, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 337 0000 80B4     		push	{r7}
 338              	.LCFI10:
 339              		.cfi_def_cfa_offset 4
 340              		.cfi_offset 7, -4
 341 0002 87B0     		sub	sp, sp, #28
 342              	.LCFI11:
 343              		.cfi_def_cfa_offset 32
 344 0004 00AF     		add	r7, sp, #0
 345              	.LCFI12:
 346              		.cfi_def_cfa_register 7
 347 0006 7860     		str	r0, [r7, #4]
 155:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 156:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb;
 157:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 158:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 159:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb = (bridgeif_dfdb_t *)fdb_ptr;
 348              		.loc 1 159 7
 349 0008 7B68     		ldr	r3, [r7, #4]
 350 000a 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/ccQ33nPj.s 			page 10


 160:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
 161:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 351              		.loc 1 162 10
 352 000c 0023     		movs	r3, #0
 353 000e 7B61     		str	r3, [r7, #20]
 354              		.loc 1 162 3
 355 0010 24E0     		b	.L17
 356              	.L19:
 357              	.LBB6:
 163:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 358              		.loc 1 163 36
 359 0012 3B69     		ldr	r3, [r7, #16]
 360 0014 5A68     		ldr	r2, [r3, #4]
 361              		.loc 1 163 41
 362 0016 7B69     		ldr	r3, [r7, #20]
 363 0018 1B01     		lsls	r3, r3, #4
 364              		.loc 1 163 28
 365 001a 1344     		add	r3, r3, r2
 366 001c FB60     		str	r3, [r7, #12]
 164:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 367              		.loc 1 164 10
 368 001e FB68     		ldr	r3, [r7, #12]
 369 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 370              		.loc 1 164 8
 371 0022 002B     		cmp	r3, #0
 372 0024 17D0     		beq	.L18
 373              		.loc 1 164 21 discriminator 1
 374 0026 FB68     		ldr	r3, [r7, #12]
 375 0028 5B68     		ldr	r3, [r3, #4]
 376              		.loc 1 164 17 discriminator 1
 377 002a 002B     		cmp	r3, #0
 378 002c 13D0     		beq	.L18
 165:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 166:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 167:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (e->used && e->ts) {
 379              		.loc 1 167 12
 380 002e FB68     		ldr	r3, [r7, #12]
 381 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 382              		.loc 1 167 10
 383 0032 002B     		cmp	r3, #0
 384 0034 0FD0     		beq	.L18
 385              		.loc 1 167 23 discriminator 1
 386 0036 FB68     		ldr	r3, [r7, #12]
 387 0038 5B68     		ldr	r3, [r3, #4]
 388              		.loc 1 167 19 discriminator 1
 389 003a 002B     		cmp	r3, #0
 390 003c 0BD0     		beq	.L18
 168:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         if (--e->ts == 0) {
 391              		.loc 1 168 16
 392 003e FB68     		ldr	r3, [r7, #12]
 393 0040 5B68     		ldr	r3, [r3, #4]
 394              		.loc 1 168 13
 395 0042 5A1E     		subs	r2, r3, #1
 396              		.loc 1 168 12
 397 0044 FB68     		ldr	r3, [r7, #12]
 398 0046 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccQ33nPj.s 			page 11


 399              		.loc 1 168 16
 400 0048 FB68     		ldr	r3, [r7, #12]
 401 004a 5B68     		ldr	r3, [r3, #4]
 402              		.loc 1 168 12
 403 004c 002B     		cmp	r3, #0
 404 004e 02D1     		bne	.L18
 169:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
 405              		.loc 1 169 19
 406 0050 FB68     		ldr	r3, [r7, #12]
 407 0052 0022     		movs	r2, #0
 408 0054 1A70     		strb	r2, [r3]
 409              	.L18:
 410              	.LBE6:
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 411              		.loc 1 162 42 discriminator 2
 412 0056 7B69     		ldr	r3, [r7, #20]
 413 0058 0133     		adds	r3, r3, #1
 414 005a 7B61     		str	r3, [r7, #20]
 415              	.L17:
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 416              		.loc 1 162 22 discriminator 1
 417 005c 3B69     		ldr	r3, [r7, #16]
 418 005e 1B88     		ldrh	r3, [r3]
 419 0060 1A46     		mov	r2, r3
 162:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 420              		.loc 1 162 3 discriminator 1
 421 0062 7B69     		ldr	r3, [r7, #20]
 422 0064 9342     		cmp	r3, r2
 423 0066 D4DB     		blt	.L19
 170:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 171:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 172:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_UNPROTECT(lev);
 173:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 174:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 175:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
 176:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 424              		.loc 1 176 1
 425 0068 00BF     		nop
 426 006a 1C37     		adds	r7, r7, #28
 427              	.LCFI13:
 428              		.cfi_def_cfa_offset 4
 429 006c BD46     		mov	sp, r7
 430              	.LCFI14:
 431              		.cfi_def_cfa_register 13
 432              		@ sp needed
 433 006e 5DF8047B 		ldr	r7, [sp], #4
 434              	.LCFI15:
 435              		.cfi_restore 7
 436              		.cfi_def_cfa_offset 0
 437 0072 7047     		bx	lr
 438              		.cfi_endproc
 439              	.LFE139:
 441              		.section	.rodata
 442              		.align	2
 443              	.LC0:
 444 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb"
 444      6C657761 
ARM GAS  /tmp/ccQ33nPj.s 			page 12


 444      7265732F 
 444      54686972 
 444      645F5061 
 445 0033 2E6300   		.ascii	".c\000"
 446 0036 0000     		.align	2
 447              	.LC1:
 448 0038 696E7661 		.ascii	"invalid arg\000"
 448      6C696420 
 448      61726700 
 449              		.align	2
 450              	.LC2:
 451 0044 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 451      7274696F 
 451      6E202225 
 451      73222066 
 451      61696C65 
 452              		.section	.text.bridgeif_age_tmr,"ax",%progbits
 453              		.align	1
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu fpv4-sp-d16
 459              	bridgeif_age_tmr:
 460              	.LFB140:
 177:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 178:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /** Timer callback for fdb aging, called once per second */
 179:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** static void
 180:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_age_tmr(void *arg)
 181:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 461              		.loc 1 181 1
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 16
 464              		@ frame_needed = 1, uses_anonymous_args = 0
 465 0000 80B5     		push	{r7, lr}
 466              	.LCFI16:
 467              		.cfi_def_cfa_offset 8
 468              		.cfi_offset 7, -8
 469              		.cfi_offset 14, -4
 470 0002 84B0     		sub	sp, sp, #16
 471              	.LCFI17:
 472              		.cfi_def_cfa_offset 24
 473 0004 00AF     		add	r7, sp, #0
 474              	.LCFI18:
 475              		.cfi_def_cfa_register 7
 476 0006 7860     		str	r0, [r7, #4]
 182:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)arg;
 477              		.loc 1 182 20
 478 0008 7B68     		ldr	r3, [r7, #4]
 479 000a FB60     		str	r3, [r7, #12]
 183:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 184:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_ASSERT("invalid arg", arg != NULL);
 480              		.loc 1 184 3
 481 000c 7B68     		ldr	r3, [r7, #4]
 482 000e 002B     		cmp	r3, #0
 483 0010 05D1     		bne	.L21
 484              		.loc 1 184 3 is_stmt 0 discriminator 1
 485 0012 094B     		ldr	r3, .L22
ARM GAS  /tmp/ccQ33nPj.s 			page 13


 486 0014 B822     		movs	r2, #184
 487 0016 0949     		ldr	r1, .L22+4
 488 0018 0948     		ldr	r0, .L22+8
 489 001a FFF7FEFF 		bl	printf
 490              	.L21:
 185:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 186:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_fdb_age_one_second(fdb);
 491              		.loc 1 186 3 is_stmt 1
 492 001e F868     		ldr	r0, [r7, #12]
 493 0020 FFF7FEFF 		bl	bridgeif_fdb_age_one_second
 187:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   sys_timeout(BRIDGEIF_AGE_TIMER_MS, bridgeif_age_tmr, arg);
 494              		.loc 1 187 3
 495 0024 7A68     		ldr	r2, [r7, #4]
 496 0026 0749     		ldr	r1, .L22+12
 497 0028 4FF47A70 		mov	r0, #1000
 498 002c FFF7FEFF 		bl	sys_timeout
 188:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 499              		.loc 1 188 1
 500 0030 00BF     		nop
 501 0032 1037     		adds	r7, r7, #16
 502              	.LCFI19:
 503              		.cfi_def_cfa_offset 8
 504 0034 BD46     		mov	sp, r7
 505              	.LCFI20:
 506              		.cfi_def_cfa_register 13
 507              		@ sp needed
 508 0036 80BD     		pop	{r7, pc}
 509              	.L23:
 510              		.align	2
 511              	.L22:
 512 0038 00000000 		.word	.LC0
 513 003c 38000000 		.word	.LC1
 514 0040 44000000 		.word	.LC2
 515 0044 00000000 		.word	bridgeif_age_tmr
 516              		.cfi_endproc
 517              	.LFE140:
 519              		.section	.rodata
 520              		.align	2
 521              	.LC3:
 522 006c 616C6C6F 		.ascii	"alloc_len == alloc_len_sizet\000"
 522      635F6C65 
 522      6E203D3D 
 522      20616C6C 
 522      6F635F6C 
 523              		.section	.text.bridgeif_fdb_init,"ax",%progbits
 524              		.align	1
 525              		.global	bridgeif_fdb_init
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 529              		.fpu fpv4-sp-d16
 531              	bridgeif_fdb_init:
 532              	.LFB141:
 189:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 190:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
 191:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 192:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Init our simple fdb list
ARM GAS  /tmp/ccQ33nPj.s 			page 14


 193:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 194:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** void *
 195:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_init(u16_t max_fdb_entries)
 196:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 533              		.loc 1 196 1
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 24
 536              		@ frame_needed = 1, uses_anonymous_args = 0
 537 0000 80B5     		push	{r7, lr}
 538              	.LCFI21:
 539              		.cfi_def_cfa_offset 8
 540              		.cfi_offset 7, -8
 541              		.cfi_offset 14, -4
 542 0002 86B0     		sub	sp, sp, #24
 543              	.LCFI22:
 544              		.cfi_def_cfa_offset 32
 545 0004 00AF     		add	r7, sp, #0
 546              	.LCFI23:
 547              		.cfi_def_cfa_register 7
 548 0006 0346     		mov	r3, r0
 549 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 197:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb;
 198:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   size_t alloc_len_sizet = sizeof(bridgeif_dfdb_t) + (max_fdb_entries * sizeof(bridgeif_dfdb_entry_
 550              		.loc 1 198 71
 551 000a FB88     		ldrh	r3, [r7, #6]
 552 000c 1B01     		lsls	r3, r3, #4
 553              		.loc 1 198 10
 554 000e 0833     		adds	r3, r3, #8
 555 0010 7B61     		str	r3, [r7, #20]
 199:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   mem_size_t alloc_len = (mem_size_t)alloc_len_sizet;
 556              		.loc 1 199 14
 557 0012 7B69     		ldr	r3, [r7, #20]
 558 0014 7B82     		strh	r3, [r7, #18]	@ movhi
 200:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_ASSERT("alloc_len == alloc_len_sizet", alloc_len == alloc_len_sizet);
 559              		.loc 1 200 3
 560 0016 7B8A     		ldrh	r3, [r7, #18]
 561 0018 7A69     		ldr	r2, [r7, #20]
 562 001a 9A42     		cmp	r2, r3
 563 001c 05D0     		beq	.L25
 564              		.loc 1 200 3 is_stmt 0 discriminator 1
 565 001e 124B     		ldr	r3, .L28
 566 0020 C822     		movs	r2, #200
 567 0022 1249     		ldr	r1, .L28+4
 568 0024 1248     		ldr	r0, .L28+8
 569 0026 FFF7FEFF 		bl	printf
 570              	.L25:
 201:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 202:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb = (bridgeif_dfdb_t *)mem_calloc(1, alloc_len);
 571              		.loc 1 202 28 is_stmt 1
 572 002a 7B8A     		ldrh	r3, [r7, #18]
 573 002c 1946     		mov	r1, r3
 574 002e 0120     		movs	r0, #1
 575 0030 FFF7FEFF 		bl	mem_calloc
 576 0034 F860     		str	r0, [r7, #12]
 203:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   if (fdb == NULL) {
 577              		.loc 1 203 6
 578 0036 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccQ33nPj.s 			page 15


 579 0038 002B     		cmp	r3, #0
 580 003a 01D1     		bne	.L26
 204:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     return NULL;
 581              		.loc 1 204 12
 582 003c 0023     		movs	r3, #0
 583 003e 0EE0     		b	.L27
 584              	.L26:
 205:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 206:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb->max_fdb_entries = max_fdb_entries;
 585              		.loc 1 206 24
 586 0040 FB68     		ldr	r3, [r7, #12]
 587 0042 FA88     		ldrh	r2, [r7, #6]	@ movhi
 588 0044 1A80     		strh	r2, [r3]	@ movhi
 207:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb->fdb = (bridgeif_dfdb_entry_t *)(fdb + 1);
 589              		.loc 1 207 44
 590 0046 FB68     		ldr	r3, [r7, #12]
 591 0048 03F10802 		add	r2, r3, #8
 592              		.loc 1 207 12
 593 004c FB68     		ldr	r3, [r7, #12]
 594 004e 5A60     		str	r2, [r3, #4]
 208:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 209:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   sys_timeout(BRIDGEIF_AGE_TIMER_MS, bridgeif_age_tmr, fdb);
 595              		.loc 1 209 3
 596 0050 FA68     		ldr	r2, [r7, #12]
 597 0052 0849     		ldr	r1, .L28+12
 598 0054 4FF47A70 		mov	r0, #1000
 599 0058 FFF7FEFF 		bl	sys_timeout
 210:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 211:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   return fdb;
 600              		.loc 1 211 10
 601 005c FB68     		ldr	r3, [r7, #12]
 602              	.L27:
 212:Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 603              		.loc 1 212 1
 604 005e 1846     		mov	r0, r3
 605 0060 1837     		adds	r7, r7, #24
 606              	.LCFI24:
 607              		.cfi_def_cfa_offset 8
 608 0062 BD46     		mov	sp, r7
 609              	.LCFI25:
 610              		.cfi_def_cfa_register 13
 611              		@ sp needed
 612 0064 80BD     		pop	{r7, pc}
 613              	.L29:
 614 0066 00BF     		.align	2
 615              	.L28:
 616 0068 00000000 		.word	.LC0
 617 006c 6C000000 		.word	.LC3
 618 0070 44000000 		.word	.LC2
 619 0074 00000000 		.word	bridgeif_age_tmr
 620              		.cfi_endproc
 621              	.LFE141:
 623              		.text
 624              	.Letext0:
 625              		.file 2 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/machine/_default_typ
 626              		.file 3 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/_stdint.h"
 627              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /tmp/ccQ33nPj.s 			page 16


 628              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 629              		.file 6 "/home/mego-ros2/microros_ws/firmware/toolchain/lib/gcc/arm-none-eabi/8.3.1/include/stddef
 630              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 631              		.file 8 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/_types.h"
 632              		.file 9 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/reent.h"
 633              		.file 10 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/lock.h"
 634              		.file 11 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/stdlib.h"
 635              		.file 12 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 636              		.file 13 "/home/mego-ros2/microros_ws/firmware/toolchain/arm-none-eabi/include/ctype.h"
 637              		.file 14 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 638              		.file 15 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/ethernet.h"
 639              		.file 16 "Middlewares/Third_Party/LwIP/src/include/netif/bridgeif.h"
 640              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 641              		.file 18 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 642              		.file 19 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 643              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 644              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 645              		.file 22 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 646              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/mem.h"
 647              		.file 24 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 648              		.file 25 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 649              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 650              		.file 27 "Middlewares/Third_Party/LwIP/src/include/lwip/tcpip.h"
ARM GAS  /tmp/ccQ33nPj.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bridgeif_fdb.c
     /tmp/ccQ33nPj.s:18     .text.bridgeif_fdb_update_src:0000000000000000 $t
     /tmp/ccQ33nPj.s:26     .text.bridgeif_fdb_update_src:0000000000000000 bridgeif_fdb_update_src
     /tmp/ccQ33nPj.s:209    .text.bridgeif_fdb_get_dst_ports:0000000000000000 $t
     /tmp/ccQ33nPj.s:216    .text.bridgeif_fdb_get_dst_ports:0000000000000000 bridgeif_fdb_get_dst_ports
     /tmp/ccQ33nPj.s:324    .text.bridgeif_fdb_age_one_second:0000000000000000 $t
     /tmp/ccQ33nPj.s:330    .text.bridgeif_fdb_age_one_second:0000000000000000 bridgeif_fdb_age_one_second
     /tmp/ccQ33nPj.s:442    .rodata:0000000000000000 $d
     /tmp/ccQ33nPj.s:453    .text.bridgeif_age_tmr:0000000000000000 $t
     /tmp/ccQ33nPj.s:459    .text.bridgeif_age_tmr:0000000000000000 bridgeif_age_tmr
     /tmp/ccQ33nPj.s:512    .text.bridgeif_age_tmr:0000000000000038 $d
     /tmp/ccQ33nPj.s:524    .text.bridgeif_fdb_init:0000000000000000 $t
     /tmp/ccQ33nPj.s:531    .text.bridgeif_fdb_init:0000000000000000 bridgeif_fdb_init
     /tmp/ccQ33nPj.s:616    .text.bridgeif_fdb_init:0000000000000068 $d

UNDEFINED SYMBOLS
memcmp
memcpy
printf
sys_timeout
mem_calloc
