{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 01:35:26 2020 " "Info: Processing started: Sat Nov 21 01:35:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EA4163 -c EA4163 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EA4163 -c EA4163" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "I_CLK_32M " "Info: Assuming node \"I_CLK_32M\" is an undefined clock" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_CLK_32M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I_CLK_32M register R_ADDR\[12\] register R_INTMSK\[8\] 149.25 MHz 6.7 ns Internal " "Info: Clock \"I_CLK_32M\" has Internal fmax of 149.25 MHz between source register \"R_ADDR\[12\]\" and destination register \"R_INTMSK\[8\]\" (period= 6.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns + Longest register register " "Info: + Longest register to register delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_ADDR\[12\] 1 REG LC1_F34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F34; Fanout = 1; REG Node = 'R_ADDR\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_ADDR[12] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 0.800 ns vmeds:vmeds\|Equal0~8 2 COMB LC2_F34 1 " "Info: 2: + IC(0.100 ns) + CELL(0.700 ns) = 0.800 ns; Loc. = LC2_F34; Fanout = 1; COMB Node = 'vmeds:vmeds\|Equal0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { R_ADDR[12] vmeds:vmeds|Equal0~8 } "NODE_NAME" } } { "VME/vmeds.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmeds.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.800 ns vmeds:vmeds\|Equal0~5 3 COMB LC3_F34 5 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 1.800 ns; Loc. = LC3_F34; Fanout = 5; COMB Node = 'vmeds:vmeds\|Equal0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vmeds:vmeds|Equal0~8 vmeds:vmeds|Equal0~5 } "NODE_NAME" } } { "VME/vmeds.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmeds.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.900 ns) 3.400 ns always4~8 4 COMB LC6_F33 1 " "Info: 4: + IC(0.700 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC6_F33; Fanout = 1; COMB Node = 'always4~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { vmeds:vmeds|Equal0~5 always4~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.900 ns) 4.400 ns always4~5 5 COMB LC4_F33 16 " "Info: 5: + IC(0.100 ns) + CELL(0.900 ns) = 4.400 ns; Loc. = LC4_F33; Fanout = 16; COMB Node = 'always4~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { always4~8 always4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.600 ns) 5.800 ns R_INTMSK\[8\] 6 REG LC7_F31 1 " "Info: 6: + IC(0.800 ns) + CELL(0.600 ns) = 5.800 ns; Loc. = LC7_F31; Fanout = 1; REG Node = 'R_INTMSK\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { always4~5 R_INTMSK[8] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 70.69 % ) " "Info: Total cell delay = 4.100 ns ( 70.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 29.31 % ) " "Info: Total interconnect delay = 1.700 ns ( 29.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { R_ADDR[12] vmeds:vmeds|Equal0~8 vmeds:vmeds|Equal0~5 always4~8 always4~5 R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { R_ADDR[12] {} vmeds:vmeds|Equal0~8 {} vmeds:vmeds|Equal0~5 {} always4~8 {} always4~5 {} R_INTMSK[8] {} } { 0.000ns 0.100ns 0.000ns 0.700ns 0.100ns 0.800ns } { 0.000ns 0.700ns 1.000ns 0.900ns 0.900ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M destination 1.600 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK_32M\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 67 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 67; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_INTMSK\[8\] 2 REG LC7_F31 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC7_F31; Fanout = 1; REG Node = 'R_INTMSK\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_INTMSK[8] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_INTMSK[8] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M source 1.600 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK_32M\" to source register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 67 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 67; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_ADDR\[12\] 2 REG LC1_F34 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC1_F34; Fanout = 1; REG Node = 'R_ADDR\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_ADDR[12] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[12] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_INTMSK[8] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[12] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { R_ADDR[12] vmeds:vmeds|Equal0~8 vmeds:vmeds|Equal0~5 always4~8 always4~5 R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { R_ADDR[12] {} vmeds:vmeds|Equal0~8 {} vmeds:vmeds|Equal0~5 {} always4~8 {} always4~5 {} R_INTMSK[8] {} } { 0.000ns 0.100ns 0.000ns 0.700ns 0.100ns 0.800ns } { 0.000ns 0.700ns 1.000ns 0.900ns 0.900ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_INTMSK[8] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[12] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "R_INTMSK\[8\] I_VME_AM\[3\] I_CLK_32M 11.300 ns register " "Info: tsu for register \"R_INTMSK\[8\]\" (data pin = \"I_VME_AM\[3\]\", clock pin = \"I_CLK_32M\") is 11.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.500 ns + Longest pin register " "Info: + Longest pin to register delay is 12.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.700 ns) 0.700 ns I_VME_AM\[3\] 1 PIN PIN_149 1 " "Info: 1: + IC(0.000 ns) + CELL(0.700 ns) = 0.700 ns; Loc. = PIN_149; Fanout = 1; PIN Node = 'I_VME_AM\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_AM[3] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.600 ns) 5.400 ns always0~12 2 COMB LC4_N50 1 " "Info: 2: + IC(4.100 ns) + CELL(0.600 ns) = 5.400 ns; Loc. = LC4_N50; Fanout = 1; COMB Node = 'always0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { I_VME_AM[3] always0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.400 ns always0~9 3 COMB LC5_N50 20 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 6.400 ns; Loc. = LC5_N50; Fanout = 20; COMB Node = 'always0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { always0~12 always0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.000 ns) 10.100 ns always4~8 4 COMB LC6_F33 1 " "Info: 4: + IC(2.700 ns) + CELL(1.000 ns) = 10.100 ns; Loc. = LC6_F33; Fanout = 1; COMB Node = 'always4~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { always0~9 always4~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.900 ns) 11.100 ns always4~5 5 COMB LC4_F33 16 " "Info: 5: + IC(0.100 ns) + CELL(0.900 ns) = 11.100 ns; Loc. = LC4_F33; Fanout = 16; COMB Node = 'always4~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { always4~8 always4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.600 ns) 12.500 ns R_INTMSK\[8\] 6 REG LC7_F31 1 " "Info: 6: + IC(0.800 ns) + CELL(0.600 ns) = 12.500 ns; Loc. = LC7_F31; Fanout = 1; REG Node = 'R_INTMSK\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { always4~5 R_INTMSK[8] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 38.40 % ) " "Info: Total cell delay = 4.800 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 61.60 % ) " "Info: Total interconnect delay = 7.700 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.500 ns" { I_VME_AM[3] always0~12 always0~9 always4~8 always4~5 R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.500 ns" { I_VME_AM[3] {} I_VME_AM[3]~out {} always0~12 {} always0~9 {} always4~8 {} always4~5 {} R_INTMSK[8] {} } { 0.000ns 0.000ns 4.100ns 0.000ns 2.700ns 0.100ns 0.800ns } { 0.000ns 0.700ns 0.600ns 1.000ns 1.000ns 0.900ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M destination 1.600 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK_32M\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 67 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 67; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_INTMSK\[8\] 2 REG LC7_F31 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC7_F31; Fanout = 1; REG Node = 'R_INTMSK\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_INTMSK[8] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_INTMSK[8] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.500 ns" { I_VME_AM[3] always0~12 always0~9 always4~8 always4~5 R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.500 ns" { I_VME_AM[3] {} I_VME_AM[3]~out {} always0~12 {} always0~9 {} always4~8 {} always4~5 {} R_INTMSK[8] {} } { 0.000ns 0.000ns 4.100ns 0.000ns 2.700ns 0.100ns 0.800ns } { 0.000ns 0.700ns 0.600ns 1.000ns 1.000ns 0.900ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_INTMSK[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_INTMSK[8] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "I_CLK_32M VME_D\[7\] R_ADDR\[12\] 16.100 ns register " "Info: tco from clock \"I_CLK_32M\" to destination pin \"VME_D\[7\]\" through register \"R_ADDR\[12\]\" is 16.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M source 1.600 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_32M\" to source register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 67 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 67; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_ADDR\[12\] 2 REG LC1_F34 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC1_F34; Fanout = 1; REG Node = 'R_ADDR\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_ADDR[12] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[12] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns + Longest register pin " "Info: + Longest register to pin delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_ADDR\[12\] 1 REG LC1_F34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F34; Fanout = 1; REG Node = 'R_ADDR\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_ADDR[12] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 0.800 ns vmeds:vmeds\|Equal0~8 2 COMB LC2_F34 1 " "Info: 2: + IC(0.100 ns) + CELL(0.700 ns) = 0.800 ns; Loc. = LC2_F34; Fanout = 1; COMB Node = 'vmeds:vmeds\|Equal0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { R_ADDR[12] vmeds:vmeds|Equal0~8 } "NODE_NAME" } } { "VME/vmeds.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmeds.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.800 ns vmeds:vmeds\|Equal0~5 3 COMB LC3_F34 5 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 1.800 ns; Loc. = LC3_F34; Fanout = 5; COMB Node = 'vmeds:vmeds\|Equal0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vmeds:vmeds|Equal0~8 vmeds:vmeds|Equal0~5 } "NODE_NAME" } } { "VME/vmeds.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmeds.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.800 ns) 3.400 ns VME_D~37 4 COMB LC1_F35 32 " "Info: 4: + IC(0.800 ns) + CELL(0.800 ns) = 3.400 ns; Loc. = LC1_F35; Fanout = 32; COMB Node = 'VME_D~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { vmeds:vmeds|Equal0~5 VME_D~37 } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(5.300 ns) 14.000 ns VME_D\[7\] 5 PIN PIN_86 0 " "Info: 5: + IC(5.300 ns) + CELL(5.300 ns) = 14.000 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'VME_D\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { VME_D~37 VME_D[7] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 55.71 % ) " "Info: Total cell delay = 7.800 ns ( 55.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 44.29 % ) " "Info: Total interconnect delay = 6.200 ns ( 44.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { R_ADDR[12] vmeds:vmeds|Equal0~8 vmeds:vmeds|Equal0~5 VME_D~37 VME_D[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { R_ADDR[12] {} vmeds:vmeds|Equal0~8 {} vmeds:vmeds|Equal0~5 {} VME_D~37 {} VME_D[7] {} } { 0.000ns 0.100ns 0.000ns 0.800ns 5.300ns } { 0.000ns 0.700ns 1.000ns 0.800ns 5.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[12] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { R_ADDR[12] vmeds:vmeds|Equal0~8 vmeds:vmeds|Equal0~5 VME_D~37 VME_D[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { R_ADDR[12] {} vmeds:vmeds|Equal0~8 {} vmeds:vmeds|Equal0~5 {} VME_D~37 {} VME_D[7] {} } { 0.000ns 0.100ns 0.000ns 0.800ns 5.300ns } { 0.000ns 0.700ns 1.000ns 0.800ns 5.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "I_VME_AM\[3\] VME_D\[7\] 20.600 ns Longest " "Info: Longest tpd from source pin \"I_VME_AM\[3\]\" to destination pin \"VME_D\[7\]\" is 20.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.700 ns) 0.700 ns I_VME_AM\[3\] 1 PIN PIN_149 1 " "Info: 1: + IC(0.000 ns) + CELL(0.700 ns) = 0.700 ns; Loc. = PIN_149; Fanout = 1; PIN Node = 'I_VME_AM\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_AM[3] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.600 ns) 5.400 ns always0~12 2 COMB LC4_N50 1 " "Info: 2: + IC(4.100 ns) + CELL(0.600 ns) = 5.400 ns; Loc. = LC4_N50; Fanout = 1; COMB Node = 'always0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { I_VME_AM[3] always0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.400 ns always0~9 3 COMB LC5_N50 20 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 6.400 ns; Loc. = LC5_N50; Fanout = 20; COMB Node = 'always0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { always0~12 always0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.900 ns) 10.000 ns VME_D~37 4 COMB LC1_F35 32 " "Info: 4: + IC(2.700 ns) + CELL(0.900 ns) = 10.000 ns; Loc. = LC1_F35; Fanout = 32; COMB Node = 'VME_D~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { always0~9 VME_D~37 } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(5.300 ns) 20.600 ns VME_D\[7\] 5 PIN PIN_86 0 " "Info: 5: + IC(5.300 ns) + CELL(5.300 ns) = 20.600 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'VME_D\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { VME_D~37 VME_D[7] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 41.26 % ) " "Info: Total cell delay = 8.500 ns ( 41.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 58.74 % ) " "Info: Total interconnect delay = 12.100 ns ( 58.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { I_VME_AM[3] always0~12 always0~9 VME_D~37 VME_D[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { I_VME_AM[3] {} I_VME_AM[3]~out {} always0~12 {} always0~9 {} VME_D~37 {} VME_D[7] {} } { 0.000ns 0.000ns 4.100ns 0.000ns 2.700ns 5.300ns } { 0.000ns 0.700ns 0.600ns 1.000ns 0.900ns 5.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "R_INTMSK\[5\] VME_D\[5\] I_CLK_32M -0.500 ns register " "Info: th for register \"R_INTMSK\[5\]\" (data pin = \"VME_D\[5\]\", clock pin = \"I_CLK_32M\") is -0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M destination 1.600 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_32M\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 67 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 67; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_INTMSK\[5\] 2 REG LC4_F32 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC4_F32; Fanout = 1; REG Node = 'R_INTMSK\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_INTMSK[5] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_INTMSK[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_INTMSK[5] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.000 ns + " "Info: + Micro hold delay of destination is 1.000 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VME_D\[5\] 1 PIN PIN_214 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_214; Fanout = 1; PIN Node = 'VME_D\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VME_D[5] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.700 ns) 0.700 ns VME_D\[5\]~26 2 COMB IOC_214 2 " "Info: 2: + IC(0.000 ns) + CELL(0.700 ns) = 0.700 ns; Loc. = IOC_214; Fanout = 2; COMB Node = 'VME_D\[5\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { VME_D[5] VME_D[5]~26 } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.500 ns) 3.100 ns R_INTMSK\[5\] 3 REG LC4_F32 1 " "Info: 3: + IC(1.900 ns) + CELL(0.500 ns) = 3.100 ns; Loc. = LC4_F32; Fanout = 1; REG Node = 'R_INTMSK\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { VME_D[5]~26 R_INTMSK[5] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 38.71 % ) " "Info: Total cell delay = 1.200 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 61.29 % ) " "Info: Total interconnect delay = 1.900 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { VME_D[5] VME_D[5]~26 R_INTMSK[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { VME_D[5] {} VME_D[5]~26 {} R_INTMSK[5] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.700ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_INTMSK[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_INTMSK[5] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { VME_D[5] VME_D[5]~26 R_INTMSK[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { VME_D[5] {} VME_D[5]~26 {} R_INTMSK[5] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.700ns 0.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 01:35:26 2020 " "Info: Processing ended: Sat Nov 21 01:35:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
