<def f='tvm/src/tir/ir/buffer.cc' l='621' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/ir/expr.cc' l='117' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/ir/index_map.cc' l='276' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/ir/stmt.cc' l='60' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/schedule/instruction.cc' l='96' macro='1' type='::tvm::ReflectionVTable::Registry'/>
