// Seed: 141904182
module module_0 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5
);
  initial id_1 = 1;
  wor   id_7;
  uwire id_8 = 1'b0;
  assign id_2 = 1'b0 !== id_7;
  assign module_1.id_8 = 0;
  assign id_7 = 1;
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    input wand id_8
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_8,
      id_0,
      id_3
  );
endmodule
