// Seed: 745545032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_16 = id_7;
  assign module_1.id_3 = 0;
  always $display(1);
  wire id_19;
  supply1 id_20, id_21, id_22, id_23 = 1;
  initial $display(1, 1);
endmodule
module module_1;
  bit id_1, id_2, id_3;
  wire id_4;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign (highz1, strong0) id_1 = 1'h0 == -1;
  parameter id_5 = -1'b0;
  wire id_6, id_7, id_8, id_9 = 1;
  initial begin : LABEL_0
    id_2 <= #1 id_3;
  end
endmodule
