Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Apr 19 12:22:37 2024
| Host         : muxen2-104.ad.liu.se running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   234 |
|    Minimum number of control sets                        |   234 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   703 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   234 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |   117 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             177 |           61 |
| No           | No                    | Yes                    |              56 |           15 |
| No           | Yes                   | No                     |             218 |           89 |
| Yes          | No                    | No                     |           14454 |         3782 |
| Yes          | No                    | Yes                    |              80 |           17 |
| Yes          | Yes                   | No                     |            2304 |          636 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/we                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/we_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rs_rdata/re                                                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/we                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rs_rdata/re                                                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/re_1                                                                                                                                                                               | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                                | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.raddr[3]_i_1__0_n_0                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.raddr[3]_i_1__5_n_0                                                                                                                                               | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.raddr[3]_i_1_n_0                                                                                                                                                                              | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.raddr[3]_i_1__4_n_0                                                                                                                                                | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/WEBWE[0]                                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/buff_rdata/E[0]                                                                                                                                                                                                      | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP1_LOOP2_fu_242/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/flow_control_loop_pipe_sequential_init_U/i_fu_128                                                                                                                                                  | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/sel                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/WVALID_Dummy_reg[0]                                                                                                                                     | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/user_resp/empty_n                                                                                                                                                                                                   | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/fifo_wreq/empty_n_0                                                                                                                                                                                                 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/load_unit/fifo_rreq/empty_n_0                                                                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/waddr                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/fifo_rreq/empty_n_0                                                                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                             | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/empty_n                                                                                                                                                                        | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/fifo_burst/fifo_depth_gt1_gen.empty_n_i_1__1_n_0                                                                                                                                                                      | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/empty_n                                                                                                                                                                         | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/buff_wdata/empty_n                                                                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                               | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/fifo_rctl/fifo_depth_gt1_gen.empty_n_i_1__6_n_0                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/fifo_resp/empty_n                                                                                                                                                                                                    | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/fifo_burst/fifo_depth_gt1_gen.empty_n_i_1__5_n_0                                                                                                                                                                      | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/fifo_rctl/fifo_depth_gt1_gen.empty_n_i_1__2_n_0                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                               | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                         | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                          | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/E[0]                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/ap_rst_n_0[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/WEBWE[0]                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/WEBWE[0]                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                          | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U70/ap_block_pp0_stage0_subdone_0                                                                                                                                    | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/flow_control_loop_pipe_sequential_init_U/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284_ap_start_reg_reg_2                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                        | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                        | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                                   | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                                   | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/flow_control_loop_pipe_sequential_init_U/i_fu_128                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP1_LOOP2_fu_242/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_168                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                               | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U73/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U71/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                           |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U72/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U74/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U90/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U76/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U88/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U87/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U86/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U82/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U81/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U80/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U79/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U78/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U77/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U85/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U75/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U70/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U70/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U97/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U95/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U94/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U91/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U92/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U93/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U89/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U98/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U70/ce_r                                                                                                                                                             | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U69/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U96/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U84/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U83/mmult_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                            |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                          | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                           | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/int_C_offset                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/int_C_offset23_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/int_B_offset19_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/int_B_offset                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/int_A_offset15_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/int_A_offset                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/control_s_axi_U/ar_hs                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/dout_vld_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/load_p1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP1_LOOP2_fu_242/flow_control_loop_pipe_sequential_init_U/we                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                                  | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.full_n_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.full_n_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               14 |             37 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                      | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                7 |             39 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                       |                7 |             39 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                        | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                        | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             45 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                        | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                                                                                        | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                 |               15 |             65 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             65 |         5.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             65 |         5.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                 |               14 |             65 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               16 |             65 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                      | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               16 |             65 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               20 |             65 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U70/ap_block_pp0_stage0_subdone_0                                                                                                                                    | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               34 |             72 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/A_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                       | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               19 |             73 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                      | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               19 |             82 |         4.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/B_m_axi_U/load_unit/buff_rdata/ap_block_pp0_stage0_subdone                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             83 |         5.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/ap_CS_fsm_state1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               26 |            105 |         4.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/mmult_0/U0/C_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0                                                                                                                                                                                                     |               55 |            136 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               62 |            178 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U70/ce_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               63 |            220 |         3.49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/zext_ln42_1_reg_2073_pp0_iter53_reg_reg[5]_srl9_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               61 |            670 |        10.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              428 |           1416 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              518 |           1725 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fadd_32ns_32ns_32_5_full_dsp_1_U38/ce_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              908 |           2940 |         3.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mmult_0/U0/grp_mmult_Pipeline_LOOP3_LOOP4_fu_284/fmul_32ns_32ns_32_4_max_dsp_1_U70/ap_block_pp0_stage0_subdone_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |             1442 |           6278 |         4.35 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


