m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/quartus_prj/EXP_code/digital_recognition_of_fpga/recognition/verilog/edge_detection_sim
vrectangle
!s110 1528621809
!i10b 1
!s100 H1nLo?<521inDP6cTjNUn1
IMUz^?H4>7NHOX6DSVmSY]0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dE:/quartus_prj/EXP_code/digital_recognition_of_fpga/recognition/verilog/rectangle_sim
w1528527208
8E:/quartus_prj/EXP_code/digital_recognition_of_fpga/recognition/verilog/rectangle_sim/rectangle.v
FE:/quartus_prj/EXP_code/digital_recognition_of_fpga/recognition/verilog/rectangle_sim/rectangle.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1528621808.000000
!s107 E:/quartus_prj/EXP_code/digital_recognition_of_fpga/recognition/verilog/rectangle_sim/rectangle.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/quartus_prj/EXP_code/digital_recognition_of_fpga/recognition/verilog/rectangle_sim/rectangle.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vrectangle_TB
!s110 1528622153
!i10b 1
!s100 ]hJRjhZgjY[HZLUC_EJlY2
I;PPlleSAFiZ;P<09AV]3L0
R0
R1
w1528622145
8E:\quartus_prj\EXP_code\digital_recognition_of_fpga\recognition\verilog\rectangle_sim\rectangle_TB.v
FE:\quartus_prj\EXP_code\digital_recognition_of_fpga\recognition\verilog\rectangle_sim\rectangle_TB.v
L0 2
R2
r1
!s85 0
31
!s108 1528622153.000000
!s107 E:\quartus_prj\EXP_code\digital_recognition_of_fpga\recognition\verilog\rectangle_sim\rectangle_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:\quartus_prj\EXP_code\digital_recognition_of_fpga\recognition\verilog\rectangle_sim\rectangle_TB.v|
!i113 1
R3
R4
nrectangle_@t@b
