{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672420694476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672420694489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 19:18:14 2022 " "Processing started: Fri Dec 30 19:18:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672420694489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420694489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420694489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672420695183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672420695183 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" adder_normalizer.v(179) " "Verilog HDL syntax error at adder_normalizer.v(179) near end of file ;  expecting \"endmodule\"" {  } { { "adder_normalizer.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder_normalizer.v" 179 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_normalizer.v 0 0 " "Found 0 design units, including 0 entities, in source file adder_normalizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706555 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \"<=\", or \"=\" adder.v(165) " "Verilog HDL syntax error at adder.v(165) near text: \"#\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672420706558 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" adder.v(165) " "Verilog HDL syntax error at adder.v(165) near text: \",\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672420706558 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inst\";  expecting \";\" adder.v(165) " "Verilog HDL syntax error at adder.v(165) near text: \"inst\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672420706559 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" adder.v(167) " "Verilog HDL syntax error at adder.v(167) near text: \"always\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 167 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672420706559 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"endmodule\" adder.v(283) " "Verilog HDL syntax error at adder.v(283) near text: \"else\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 283 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672420706559 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier adder.v(283) " "Verilog HDL syntax error at adder.v(283) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 283 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672420706559 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  adder.v(290) " "Verilog HDL syntax error at adder.v(290) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 290 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1672420706559 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" adder.v(298) " "Verilog HDL syntax error at adder.v(298) near end of file ;  expecting \"endmodule\"" {  } { { "adder.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder.v" 298 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 0 0 " "Found 0 design units, including 0 entities, in source file adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_tb " "Found entity 1: fp_tb" {  } { { "fp_tb.sv" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/fp_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420706564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/adder_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420706568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420706572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goldschmidt.v 1 1 " "Found 1 design units, including 1 entities, in source file goldschmidt.v" { { "Info" "ISGN_ENTITY_NAME" "1 goldschmidt " "Found entity 1: goldschmidt" {  } { { "goldschmidt.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420706575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goldschmidt_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file goldschmidt_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 goldschmidt_tb " "Found entity 1: goldschmidt_tb" {  } { { "goldschmidt_tb.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidt_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420706579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706579 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 goldschmidtSV_tb.sv(19) " "Verilog HDL Expression warning at goldschmidtSV_tb.sv(19): truncated literal to match 32 bits" {  } { { "goldschmidtSV_tb.sv" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtSV_tb.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672420706582 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 goldschmidtSV_tb.sv(20) " "Verilog HDL Expression warning at goldschmidtSV_tb.sv(20): truncated literal to match 32 bits" {  } { { "goldschmidtSV_tb.sv" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtSV_tb.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672420706582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goldschmidtsv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file goldschmidtsv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 goldschmidtSV_tb " "Found entity 1: goldschmidtSV_tb" {  } { { "goldschmidtSV_tb.sv" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtSV_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420706583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goldschmidtversion2.v 1 1 " "Found 1 design units, including 1 entities, in source file goldschmidtversion2.v" { { "Info" "ISGN_ENTITY_NAME" "1 goldschmidtVersion2 " "Found entity 1: goldschmidtVersion2" {  } { { "goldschmidtVersion2.v" "" { Text "D:/DriveFiles/Shared_Folder/Floating-Point-Unit/goldschmidtVersion2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420706587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706587 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672420706658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 30 19:18:26 2022 " "Processing ended: Fri Dec 30 19:18:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672420706658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672420706658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672420706658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420706658 ""}
