==39210== Cachegrind, a cache and branch-prediction profiler
==39210== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39210== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39210== Command: ./sift .
==39210== 
--39210-- warning: L3 cache found, using its data for the LL simulation.
--39210-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39210-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39210== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39210== (see section Limitations in user manual)
==39210== NOTE: further instances of this message will not be shown
==39210== 
==39210== I   refs:      3,167,698,658
==39210== I1  misses:            1,822
==39210== LLi misses:            1,817
==39210== I1  miss rate:          0.00%
==39210== LLi miss rate:          0.00%
==39210== 
==39210== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39210== D1  misses:        5,336,703  (  3,181,245 rd   +   2,155,458 wr)
==39210== LLd misses:        4,270,685  (  2,279,605 rd   +   1,991,080 wr)
==39210== D1  miss rate:           0.5% (        0.5%     +         0.7%  )
==39210== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39210== 
==39210== LL refs:           5,338,525  (  3,183,067 rd   +   2,155,458 wr)
==39210== LL misses:         4,272,502  (  2,281,422 rd   +   1,991,080 wr)
==39210== LL miss rate:            0.1% (        0.1%     +         0.7%  )
