Timothy J. Bergfeld , Dirk Niggemeyer , Elizabeth M. Rudnick, Diagnostic testing of embedded memories using BIST, Proceedings of the conference on Design, automation and test in Europe, p.305-311, March 27-30, 2000, Paris, France[doi>10.1145/343647.343786]
Dilip K. Bhavsar, An Algorithm for Row-Column Self-Repair of RAMs and Its Implementation in the Alpha 21264, Proceedings of the 1999 IEEE International Test Conference, p.311, September 28-30, 1999
M.-F. Chang , W. K. Fuchs , J. H. Patel, Diagnosis and Repair of Memory with Coupling Faults, IEEE Transactions on Computers, v.38 n.4, p.493-500, April 1989[doi>10.1109/12.21142]
Dekker, R., Beenker, F., and Koomen, J. 1988. Fault modeling and test algorithm development for static random access memories: Theory and practice. In Proceedings of the IEEE International Test Conference. IEEE Computer Society Press, Los Alamitos, Calif., 343--352.
Dreielbis, J., Barth, J., Kalter, H., and Kho, R. 1998. Processor-based built-in self-test for embedded DRAM. IEEE J. Solid-State Circ. 33, 11, 1731--1740.
Tomoya Kawagoe , Jun Ohtani , Mitsutaka Niiro , Tukas Ooishi , Mitsuhiro Hamada , Hideto Hidaka, A Built-In Self-Repair Analyzer (CRESTA) for embedded DRAMs, Proceedings of the 2000 IEEE International Test Conference, p.567, October 03-05, 2000
Ilyoung Kim , Yervant Zorian , Goh Komoriya , Hai Pham , Frank P. Higgins , Jim L. Lewandowski, Built in self repair for embedded high density SRAM, Proceedings of the 1998 IEEE International Test Conference, p.1112-1119, October 18-22, 1998
Kim, K., Hwang, C.-G., and Lee, J. G. 1998b. DRAM technology perspective for gigabit era. IEEE Trans. Elect. Dev. 45, 3, 598--608.
Von-Kyoung Kim , T. Chen, SRAM yield estimation in the early stage of the design cycle, Proceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing, p.21, August 11-12, 1997
Mazumder, P. and Patel, J. H. 1987. An efficient built-in self-testing for random access memories. In Proceedings of the IEEE International Test Conference. IEEE Computer Society Press, Los Alamitos, Calif., 1072--1077.
Shigeru Nakahara , Keiichi Higeta , Masaki Kohno , Toshiaki Kawamura , Keizo Kakitani, Built-In Self-Test for GHz Embbedded SRAMS Using Flexible Pattern Generator And New Repair Algorithm, Proceedings of the 1999 IEEE International Test Conference, p.301, September 28-30, 1999
Niggemeyer, D. 2002. Generation of diagnostic memory tests and on-chip test application with special consideration of embedded memories in systems-on-chips. Ph.D. dissertation, University of Hanover.
Dirk Niggemeyer , Elizabeth M. Rudnick, Automatic Generation of Diagnostic March Tests, Proceedings of the 19th IEEE VLSI Test Symposium, p.299, March 29-April 03, 2001
Ivo Schanstra , Dharmajaya Lukita , A. J. van de Goor , Kees Veelenturf , Paul J. van Wijnen, Semiconductor manufacturing process monitoring using built-in self-test for embedded memories, Proceedings of the 1998 IEEE International Test Conference, p.872, October 18-22, 1998
Synopsys, Inc. 2000. Synopsys Design Compiler 2000.05. Synopsys, Inc. www.synopsys.com.
A. J. van de Goor, Testing semiconductor memories: theory and practice, John Wiley & Sons, Inc., New York, NY, 1991
Ad J. van de Goor , Alexander Paalvast, Industrial Evaluation of DRAM SIMM Tests, Proceedings of the 2000 IEEE International Test Conference, p.426, October 03-05, 2000
Yarmolik, V. N., Klimets, Y. V., and van de Goor, A. J. 1997. Diagnostic RAM tests. Automat. Cont. Comput. Sci. 31, 2, 11--16.
Lynn Youngs , Siva Paramanandam, Mapping and Repairing Embedded-Memory Defects, IEEE Design & Test, v.14 n.1, p.18-24, January 1997[doi>10.1109/54.573354]
