
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: div_i[2] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002606    0.008183    0.004085    1.004085 v div_i[2] (in)
                                                         div_i[2] (net)
                      0.008183    0.000000    1.004085 v input4/A (sky130_fd_sc_hd__buf_1)
     4    0.008982    0.058803    0.100515    1.104599 v input4/X (sky130_fd_sc_hd__buf_1)
                                                         net4 (net)
                      0.058803    0.000035    1.104634 v _182_/A (sky130_fd_sc_hd__or2_1)
     1    0.002551    0.047674    0.223062    1.327697 v _182_/X (sky130_fd_sc_hd__or2_1)
                                                         _035_ (net)
                      0.047674    0.000004    1.327701 v _186_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.001827    0.047596    0.298329    1.626030 v _186_/X (sky130_fd_sc_hd__a221o_1)
                                                         _039_ (net)
                      0.047596    0.000004    1.626034 v _194_/A (sky130_fd_sc_hd__or4_1)
     2    0.007129    0.111229    0.554070    2.180104 v _194_/X (sky130_fd_sc_hd__or4_1)
                                                         _047_ (net)
                      0.111229    0.000095    2.180200 v _196_/A (sky130_fd_sc_hd__nor2_1)
     1    0.003011    0.083752    0.123521    2.303721 ^ _196_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _049_ (net)
                      0.083752    0.000007    2.303728 ^ _197_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.002612    0.045242    0.141781    2.445509 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.045242    0.000011    2.445520 ^ output23/A (sky130_fd_sc_hd__buf_2)
     1    0.034464    0.171038    0.199017    2.644538 ^ output23/X (sky130_fd_sc_hd__buf_2)
                                                         div_ready_o (net)
                      0.171038    0.000226    2.644764 ^ div_ready_o (out)
                                              2.644764   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.644764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.105236   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 25 unclocked register/latch pins.
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/GATE
Warning: There are 33 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  cycl_count_o[4]
  cycl_count_o[5]
  cycl_count_o[6]
  cycl_count_o[7]
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
