$date
	Mon Jan 12 13:54:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module MUX_UUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1"
#30
1#
#40
0!
1$
0#
0"
#50
1!
1#
#60
0!
0#
1"
#70
1!
1#
#80
