INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:26:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 buffer23/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer9/dataReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.812ns (24.441%)  route 2.510ns (75.559%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=897, unset)          0.508     0.508    buffer23/clk
    SLICE_X78Y123        FDRE                                         r  buffer23/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y123        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer23/outs_reg[3]/Q
                         net (fo=5, routed)           0.349     1.111    buffer23/control/dataReg_reg[5][3]
    SLICE_X77Y123        LUT2 (Prop_lut2_I0_O)        0.043     1.154 r  buffer23/control/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.154    cmpi1/S[1]
    SLICE_X77Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.411 r  cmpi1/result0_carry/CO[3]
                         net (fo=22, routed)          0.689     2.100    fork17/generateBlocks[0].regblock/CO[0]
    SLICE_X67Y123        LUT6 (Prop_lut6_I1_O)        0.043     2.143 r  fork17/generateBlocks[0].regblock/transmitValue_i_5/O
                         net (fo=2, routed)           0.219     2.362    fork16/control/generateBlocks[3].regblock/transmitValue_reg_3
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.043     2.405 f  fork16/control/generateBlocks[3].regblock/transmitValue_i_2__15/O
                         net (fo=4, routed)           0.269     2.675    buffer22/control/transmitValue_reg_2
    SLICE_X68Y121        LUT5 (Prop_lut5_I2_O)        0.043     2.718 r  buffer22/control/transmitValue_i_6/O
                         net (fo=2, routed)           0.414     3.132    control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_i_5_1
    SLICE_X71Y123        LUT6 (Prop_lut6_I3_O)        0.043     3.175 f  control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_i_8/O
                         net (fo=1, routed)           0.165     3.340    buffer20/fifo/transmitValue_reg_1
    SLICE_X68Y123        LUT6 (Prop_lut6_I3_O)        0.043     3.383 r  buffer20/fifo/fullReg_i_5/O
                         net (fo=7, routed)           0.214     3.597    buffer6/control/fullReg_reg_1
    SLICE_X69Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.640 r  buffer6/control/dataReg[5]_i_1/O
                         net (fo=6, routed)           0.190     3.830    buffer9/E[0]
    SLICE_X67Y123        FDRE                                         r  buffer9/dataReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=897, unset)          0.483     4.183    buffer9/clk
    SLICE_X67Y123        FDRE                                         r  buffer9/dataReg_reg[3]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X67Y123        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer9/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  0.123    




