

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon Apr 15 19:12:34 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  849905|  849905|  849905|  849905|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  849904|  849904|       439|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |     432|     432|         8|          -|          -|    54|    no    |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    462|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        2|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        -|      -|     262|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      7|     715|   1611|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4eOg_U4  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_4eOg_U5  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U     |conv_conv_bias     |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_U  |conv_conv_weights  |        2|   0|   0|    0|   864|   32|     1|        27648|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                   |        2|  32|   8|    0|   880|   64|     2|        28160|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_662_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln18_1_fu_445_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln18_fu_509_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln21_fu_643_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln26_1_fu_568_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_2_fu_600_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln26_4_fu_624_p2     |     +    |      0|  0|  11|           7|           7|
    |add_ln26_5_fu_638_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_712_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln26_fu_434_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_419_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln8_fu_312_p2        |     +    |      0|  0|  13|          11|           1|
    |c_fu_368_p2              |     +    |      0|  0|  13|           4|           1|
    |ch_fu_723_p2             |     +    |      0|  0|  12|           3|           1|
    |f_fu_657_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_318_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_532_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_451_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_594_p2     |     -    |      0|  0|  11|           7|           7|
    |sub_ln26_2_fu_699_p2     |     -    |      0|  0|  11|          11|          11|
    |sub_ln26_fu_495_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln18_fu_526_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_763_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_362_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_324_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln14_fu_356_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_439_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln21_fu_457_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln24_fu_520_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln34_1_fu_751_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_745_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_306_p2       |   icmp   |      0|  0|  13|          11|           8|
    |or_ln21_fu_538_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_757_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_374_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_668_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln18_1_fu_471_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_2_fu_605_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln18_fu_463_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln21_1_fu_556_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln21_2_fu_612_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln21_3_fu_649_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln21_fu_544_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln35_1_fu_338_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_380_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_388_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_330_p3    |  select  |      0|  0|   4|           1|           1|
    |xor_ln18_fu_514_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_350_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 462|         212|         210|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         16|    1|         16|
    |c_0_reg_199               |   9|          2|    4|          8|
    |ch_0_reg_277              |   9|          2|    3|          6|
    |f_0_reg_210               |   9|          2|    5|         10|
    |grp_fu_288_p1             |  15|          3|   32|         96|
    |indvar_flatten21_reg_221  |   9|          2|    6|         12|
    |indvar_flatten29_reg_187  |   9|          2|    9|         18|
    |indvar_flatten43_reg_165  |   9|          2|   11|         22|
    |indvar_flatten_reg_243    |   9|          2|    5|         10|
    |r_0_reg_176               |   9|          2|    4|          8|
    |w_sum_2_reg_265           |   9|          2|   32|         64|
    |wc_0_reg_254              |   9|          2|    2|          4|
    |wr_0_reg_232              |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 179|         41|  116|        278|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_846        |   6|   0|    6|          0|
    |add_ln18_reg_856          |   4|   0|    4|          0|
    |add_ln26_5_reg_877        |  11|   0|   11|          0|
    |add_ln8_reg_799           |  11|   0|   11|          0|
    |ap_CS_fsm                 |  15|   0|   15|          0|
    |c_0_reg_199               |   4|   0|    4|          0|
    |ch_0_reg_277              |   3|   0|    3|          0|
    |ch_reg_912                |   3|   0|    3|          0|
    |conv_out_addr_reg_838     |  11|   0|   11|          0|
    |f_0_reg_210               |   5|   0|    5|          0|
    |f_reg_892                 |   5|   0|    5|          0|
    |icmp_ln11_reg_804         |   1|   0|    1|          0|
    |indvar_flatten21_reg_221  |   6|   0|    6|          0|
    |indvar_flatten29_reg_187  |   9|   0|    9|          0|
    |indvar_flatten43_reg_165  |  11|   0|   11|          0|
    |indvar_flatten_reg_243    |   5|   0|    5|          0|
    |r_0_reg_176               |   4|   0|    4|          0|
    |select_ln11_reg_897       |   9|   0|    9|          0|
    |select_ln18_1_reg_851     |   2|   0|    2|          0|
    |select_ln21_1_reg_867     |   2|   0|    2|          0|
    |select_ln21_2_reg_872     |   4|   0|    4|          0|
    |select_ln21_3_reg_882     |   5|   0|    5|          0|
    |select_ln21_reg_861       |   3|   0|    3|          0|
    |select_ln35_1_reg_809     |   4|   0|    4|          0|
    |select_ln35_2_reg_815     |   5|   0|    5|          0|
    |select_ln35_3_reg_820     |   4|   0|    4|          0|
    |tmp_1_reg_927             |  32|   0|   32|          0|
    |w_sum_2_reg_265           |  32|   0|   32|          0|
    |w_sum_reg_942             |  32|   0|   32|          0|
    |wc_0_reg_254              |   2|   0|    2|          0|
    |wr_0_reg_232              |   2|   0|    2|          0|
    |zext_ln26_reg_828         |   5|   0|   64|         59|
    |zext_ln35_2_reg_833       |   5|   0|   11|          6|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 262|   0|  327|         65|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

