Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Warning: Design 'arm' has '14' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : arm
Version: J-2014.09-SP4
Date   : Fri Mar 24 19:37:16 2017
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                          164
Number of nets:                           221
Number of cells:                            2
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:               4661.255135
Buf/Inv area:                      475.757572
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:            2184.482709

Total cell area:                  4661.255135
Total area:                       6845.737844

Information: This design contains black box (unknown) components. (RPT-8)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -------------
arm                               4661.2551    100.0     0.0000     0.0000  0.0000  arm
c                                   55.1492      1.2     0.0000     0.0000  0.0000  controller
c/cd                                55.1492      1.2    14.2321     0.0000  0.0000  condlogic
c/cd/cc                             40.9172      0.9    40.9172     0.0000  0.0000  condcheck
dp                                4606.1059     98.8     6.0995     0.0000  0.0000  datapath
dp/alu                            1478.8639     31.7  1478.8639     0.0000  0.0000  alu
dp/pcadd1                          158.0776      3.4   158.0776     0.0000  0.0000  adder_WIDTH32
dp/shftr                          2963.0649     63.6  2963.0649     0.0000  0.0000  shifter
--------------------------------  ---------  -------  ---------  ---------  ------  -------------
Total                                                 4661.2551     0.0000  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                             Estimated  Perc. of
  Module     Implem.  Count       Area cell area
  ---------- -------  ----- ---------- ---------
  DW01_add   apparch      2   305.9893      6.6%
  DW01_sub   apparch      3   589.3599     12.6%
  DW_leftsh     astr      1   536.7517     11.5%
  DW_rightsh    astr      1   430.5201      9.2%
  ---------- -------  ----- ---------- ---------
  Total:                  7  1862.6210     40.0%

Total synthetic cell area:              1862.6210  40.0%  (estimated)

1
