<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: doc-pci-host.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>doc-pci-host.h</h1><a href="doc-pci-host_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start************************************</span>
<a name="l00002"></a>00002 <span class="comment"> * OCTEON SDK</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2007 Cavium Inc.. All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This file, which is part of the OCTEON SDK from Cavium Inc.,</span>
<a name="l00007"></a>00007 <span class="comment"> * contains proprietary and confidential information of Cavium Inc. and</span>
<a name="l00008"></a>00008 <span class="comment"> * its suppliers.</span>
<a name="l00009"></a>00009 <span class="comment"> * Contact Cavium Inc. at info@cavium.com for more information.</span>
<a name="l00010"></a>00010 <span class="comment"> **********************license end**************************************/</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">/**</span>
<a name="l00013"></a>00013 <span class="comment"> * @file</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * @ref pci_host</span>
<a name="l00016"></a>00016 <span class="comment"> */</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment">/**</span>
<a name="l00019"></a>00019 <span class="comment"> @page pci_host OCTEON as a PCI host</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">@section pci_host_intro 1. Introduction</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment">    PCI host mode refers to when OCTEON is configured as the PCI bus arbiter</span>
<a name="l00024"></a>00024 <span class="comment">    controlling access to other devices. In this mode, OCTEON most closely</span>
<a name="l00025"></a>00025 <span class="comment">    resembles a desktop PC or a rack mount server. This document provides</span>
<a name="l00026"></a>00026 <span class="comment">    detailed information on the following aspects of OCTEON as a PCI host:</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment">    - @ref pci_host_intro</span>
<a name="l00029"></a>00029 <span class="comment">    - @ref pci_host_hw_coverage</span>
<a name="l00030"></a>00030 <span class="comment">    - @ref pci_host_32bit</span>
<a name="l00031"></a>00031 <span class="comment">    - @ref pci_host_reset</span>
<a name="l00032"></a>00032 <span class="comment">    - @ref pci_host_config_space</span>
<a name="l00033"></a>00033 <span class="comment">    - @ref pci_host_io_space</span>
<a name="l00034"></a>00034 <span class="comment">    - @ref pci_host_memory_space</span>
<a name="l00035"></a>00035 <span class="comment">    - @ref pci_host_dma</span>
<a name="l00036"></a>00036 <span class="comment">    - @ref pci_host_interrupts</span>
<a name="l00037"></a>00037 <span class="comment">    - @ref pci_host_linux_config</span>
<a name="l00038"></a>00038 <span class="comment">    - @ref pci_host_tested_drivers</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">@section pci_host_hw_coverage 2. Hardware Coverage of this Document</span>
<a name="l00041"></a>00041 <span class="comment"></span>
<a name="l00042"></a>00042 <span class="comment">    This document does not cover all of the modes and registers available</span>
<a name="l00043"></a>00043 <span class="comment">    for the OCTEON PCI block. Only the most common setup used for host mode</span>
<a name="l00044"></a>00044 <span class="comment">    is described. For a complete PCI block reference, refer to the</span>
<a name="l00045"></a>00045 <span class="comment">    &lt;b&gt;OCTEON Hardware Manual&lt;/b&gt;.</span>
<a name="l00046"></a>00046 <span class="comment"></span>
<a name="l00047"></a>00047 <span class="comment">@section pci_host_32bit 3. 32bit PCI Device Limitations</span>
<a name="l00048"></a>00048 <span class="comment"></span>
<a name="l00049"></a>00049 <span class="comment">    Most PCI devices implement 32bit memory addressing and don&apos;t support full</span>
<a name="l00050"></a>00050 <span class="comment">    64bit accesses. This greatly constrains the address space available to</span>
<a name="l00051"></a>00051 <span class="comment">    OCTEON. Normally OCTEON can map devices to any 64bit address, but 32bit</span>
<a name="l00052"></a>00052 <span class="comment">    addresses must be mapped below 4GB. Adding this limitation to the fact</span>
<a name="l00053"></a>00053 <span class="comment">    that all BAR registers must not overlap (including OCTEON&apos;s), limits memory</span>
<a name="l00054"></a>00054 <span class="comment">    accesses to OCTEON through BAR1 only. BAR1 covers a 128MB range, divided</span>
<a name="l00055"></a>00055 <span class="comment">    into 32 4MB entries. Each entry may be mapped to an arbitrary OCTEON memory</span>
<a name="l00056"></a>00056 <span class="comment">    address. By convention, memory mapped through BAR1 is visible to PCI devices</span>
<a name="l00057"></a>00057 <span class="comment">    as the lower 128MB address region.</span>
<a name="l00058"></a>00058 <span class="comment"></span>
<a name="l00059"></a>00059 <span class="comment">    -# OCTEON&apos;s BAR2 can&apos;t be used by 32bit devices. Since BAR2 is 39bits wide,</span>
<a name="l00060"></a>00060 <span class="comment">        it overlaps with all possible 32bit addresses when mapped at 0. The</span>
<a name="l00061"></a>00061 <span class="comment">        next possible mapping (1&lt;&lt;39) is outside of the 32bit address region.</span>
<a name="l00062"></a>00062 <span class="comment">    -# BAR1 entries are dynamically allocated as needed by calls to</span>
<a name="l00063"></a>00063 <span class="comment">        dma_map_single(). Overlapping regions are merged. If more than 32</span>
<a name="l00064"></a>00064 <span class="comment">        regions are needed, the kernel will panic.</span>
<a name="l00065"></a>00065 <span class="comment">    -# 64bit devices can use OCTEON&apos;s BAR2 to access all of memory. BAR2 must</span>
<a name="l00066"></a>00066 <span class="comment">        be mapped outside of the 32bit region.</span>
<a name="l00067"></a>00067 <span class="comment"></span>
<a name="l00068"></a>00068 <span class="comment">@section pci_host_reset 4. PCI Host Bus Reset and Initialization</span>
<a name="l00069"></a>00069 <span class="comment"></span>
<a name="l00070"></a>00070 <span class="comment">    The recommended host mode PCI reset and initialization sequence requires</span>
<a name="l00071"></a>00071 <span class="comment">    quite a few register setups and strict timing constraints. Refer to</span>
<a name="l00072"></a>00072 <span class="comment">    &lt;b&gt;linux/kernel/linux/arch/mips/cavium-octeon/pci.c&lt;/b&gt; for the exact</span>
<a name="l00073"></a>00073 <span class="comment">    code for PCI initialization. Below are the general steps for reference, but</span>
<a name="l00074"></a>00074 <span class="comment">    please use &lt;b&gt;pci.c&lt;/b&gt; as the definitive reference.</span>
<a name="l00075"></a>00075 <span class="comment"></span>
<a name="l00076"></a>00076 <span class="comment">    -# Reset the bus using CIU_SOFT_PRST</span>
<a name="l00077"></a>00077 <span class="comment">    -# Delay for 2ms</span>
<a name="l00078"></a>00078 <span class="comment">    -# Set the max write combining to 1 using NPI_CTL_STATUS</span>
<a name="l00079"></a>00079 <span class="comment">    -# Deassert PCI reset and advertize PCX Host Mode Device Capability</span>
<a name="l00080"></a>00080 <span class="comment">    -# Wait 2 ms after deasserting PCI reset</span>
<a name="l00081"></a>00081 <span class="comment">    -# Setup NPI_PCI_CTL_STATUS_2</span>
<a name="l00082"></a>00082 <span class="comment">    -# Wait 2 ms before doing PCI reads</span>
<a name="l00083"></a>00083 <span class="comment">    -# Read NPI_PCI_CTL_STATUS_2 to determine the PCI mode (64/32, PCI-X/PCI)</span>
<a name="l00084"></a>00084 <span class="comment">    -# Setup NPI_PCI_CFG01</span>
<a name="l00085"></a>00085 <span class="comment">        -# Memory Space Access Enable</span>
<a name="l00086"></a>00086 <span class="comment">        -# Master Enable</span>
<a name="l00087"></a>00087 <span class="comment">        -# PERR# Enable</span>
<a name="l00088"></a>00088 <span class="comment">        -# System Error Enable</span>
<a name="l00089"></a>00089 <span class="comment">        -# Fast Back to Back Transaction Enable</span>
<a name="l00090"></a>00090 <span class="comment">    -# Enable the internal arbiter using NPI_PCI_INT_ARB_CFG</span>
<a name="l00091"></a>00091 <span class="comment">    -# Disable the Master Latency Timer using NPI_PCI_CFG16</span>
<a name="l00092"></a>00092 <span class="comment">    -# Setup NPI_PCI_CFG22</span>
<a name="l00093"></a>00093 <span class="comment">        -# Master Retry Value [1..255] and 0=infinite</span>
<a name="l00094"></a>00094 <span class="comment">        -# AM_DO_FLUSH_I control</span>
<a name="l00095"></a>00095 <span class="comment">    -# Setup NPI_PCI_CFG56</span>
<a name="l00096"></a>00096 <span class="comment">        -# Data Parity Error Recovery Enable</span>
<a name="l00097"></a>00097 <span class="comment">        -# Relaxed Ordering Enable</span>
<a name="l00098"></a>00098 <span class="comment">        -# Maximum Memory Byte Count 1024B</span>
<a name="l00099"></a>00099 <span class="comment">        -# Maximum outstanding Split transactions to 3</span>
<a name="l00100"></a>00100 <span class="comment">    -# Setup OCTEON BARs for best performance</span>
<a name="l00101"></a>00101 <span class="comment">        -# NPI_PCI_READ_CMD_6 = 0x22</span>
<a name="l00102"></a>00102 <span class="comment">        -# NPI_PCI_READ_CMD_C = 0x33</span>
<a name="l00103"></a>00103 <span class="comment">        -# NPI_PCI_READ_CMD_E = 0x33</span>
<a name="l00104"></a>00104 <span class="comment">    -# Setup PCI memory accesses from OCTEON using NPI_MEM_ACCESS_SUBID3</span>
<a name="l00105"></a>00105 <span class="comment">        -# Endian-Swap on read.</span>
<a name="l00106"></a>00106 <span class="comment">        -# Endian-Swap on write.</span>
<a name="l00107"></a>00107 <span class="comment">        -# No-Snoop on read.</span>
<a name="l00108"></a>00108 <span class="comment">        -# No-Snoop on write.</span>
<a name="l00109"></a>00109 <span class="comment">        -# Relax Read on read.</span>
<a name="l00110"></a>00110 <span class="comment">        -# Relax Order on write.</span>
<a name="l00111"></a>00111 <span class="comment">    -# Remap the OCTEON BAR 0 to disable it.</span>
<a name="l00112"></a>00112 <span class="comment">    -# Remap the OCTEON BAR 1 to map 0-128MB</span>
<a name="l00113"></a>00113 <span class="comment">        -# Put in L2 cache.</span>
<a name="l00114"></a>00114 <span class="comment">        -# Byte swapping</span>
<a name="l00115"></a>00115 <span class="comment">    -# Remap the OCTEON BAR 2 to disable it.</span>
<a name="l00116"></a>00116 <span class="comment"></span>
<a name="l00117"></a>00117 <span class="comment">@section pci_host_config_space 5. PCI config space addressing</span>
<a name="l00118"></a>00118 <span class="comment"></span>
<a name="l00119"></a>00119 <span class="comment">    PCI configuration space is accessed through OCTEON DID 3, SUBDID 1. The</span>
<a name="l00120"></a>00120 <span class="comment">    recommended method of referencing PCI configuration space is by</span>
<a name="l00121"></a>00121 <span class="comment">    constructing an OCTEON IO space address from the needed bus, device,</span>
<a name="l00122"></a>00122 <span class="comment">    function, and register. The following structure defines the format for the</span>
<a name="l00123"></a>00123 <span class="comment">    IO address.</span>
<a name="l00124"></a>00124 <span class="comment"></span>
<a name="l00125"></a>00125 <span class="comment">@code</span>
<a name="l00126"></a>00126 <span class="comment">    typedef union</span>
<a name="l00127"></a>00127 <span class="comment">    {</span>
<a name="l00128"></a>00128 <span class="comment">        uint64_t    u64;</span>
<a name="l00129"></a>00129 <span class="comment">        uint64_t *  u64_ptr;</span>
<a name="l00130"></a>00130 <span class="comment">        uint32_t *  u32_ptr;</span>
<a name="l00131"></a>00131 <span class="comment">        uint16_t *  u16_ptr;</span>
<a name="l00132"></a>00132 <span class="comment">        uint8_t *   u8_ptr;</span>
<a name="l00133"></a>00133 <span class="comment">        struct</span>
<a name="l00134"></a>00134 <span class="comment">        {</span>
<a name="l00135"></a>00135 <span class="comment">            uint64_t    upper       : 2;</span>
<a name="l00136"></a>00136 <span class="comment">            uint64_t    reserved    : 13;</span>
<a name="l00137"></a>00137 <span class="comment">            uint64_t    io          : 1;</span>
<a name="l00138"></a>00138 <span class="comment">            uint64_t    did         : 5;</span>
<a name="l00139"></a>00139 <span class="comment">            uint64_t    subdid      : 3;</span>
<a name="l00140"></a>00140 <span class="comment">            uint64_t    reserved2   : 4;</span>
<a name="l00141"></a>00141 <span class="comment">            uint64_t    endian_swap : 2;</span>
<a name="l00142"></a>00142 <span class="comment">            uint64_t    reserved3   : 10;</span>
<a name="l00143"></a>00143 <span class="comment">            uint64_t    bus         : 8;</span>
<a name="l00144"></a>00144 <span class="comment">            uint64_t    dev         : 5;</span>
<a name="l00145"></a>00145 <span class="comment">            uint64_t    func        : 3;</span>
<a name="l00146"></a>00146 <span class="comment">            uint64_t    reg         : 8;</span>
<a name="l00147"></a>00147 <span class="comment">        } s;</span>
<a name="l00148"></a>00148 <span class="comment">    } octeon_pci_address_t;</span>
<a name="l00149"></a>00149 <span class="comment">@endcode</span>
<a name="l00150"></a>00150 <span class="comment"></span>
<a name="l00151"></a>00151 <span class="comment">    To access a PCI device, set the fields of the address:</span>
<a name="l00152"></a>00152 <span class="comment">@code</span>
<a name="l00153"></a>00153 <span class="comment">    octeon_pci_address_t pci_addr;</span>
<a name="l00154"></a>00154 <span class="comment">    pci_addr.u64 = 0;</span>
<a name="l00155"></a>00155 <span class="comment">    pci_addr.s.upper = 2;</span>
<a name="l00156"></a>00156 <span class="comment">    pci_addr.s.io = 1;</span>
<a name="l00157"></a>00157 <span class="comment">    pci_addr.s.did = 3;</span>
<a name="l00158"></a>00158 <span class="comment">    pci_addr.s.subdid = 1;</span>
<a name="l00159"></a>00159 <span class="comment">    pci_addr.s.endian_swap = 1;</span>
<a name="l00160"></a>00160 <span class="comment">    pci_addr.s.bus = bus_number;</span>
<a name="l00161"></a>00161 <span class="comment">    pci_addr.s.dev = device;</span>
<a name="l00162"></a>00162 <span class="comment">    pci_addr.s.func = function;</span>
<a name="l00163"></a>00163 <span class="comment">    pci_addr.s.reg = register;</span>
<a name="l00164"></a>00164 <span class="comment">@endcode</span>
<a name="l00165"></a>00165 <span class="comment"></span>
<a name="l00166"></a>00166 <span class="comment">    A read or write can then be performed using the *_ptr union members.</span>
<a name="l00167"></a>00167 <span class="comment"></span>
<a name="l00168"></a>00168 <span class="comment">    @note PCI configuration space is in little endian format. All accesses</span>
<a name="l00169"></a>00169 <span class="comment">    need to be byte swapped before a store and after a load.</span>
<a name="l00170"></a>00170 <span class="comment"></span>
<a name="l00171"></a>00171 <span class="comment">@section pci_host_io_space 6. PCI port IO addressing</span>
<a name="l00172"></a>00172 <span class="comment"></span>
<a name="l00173"></a>00173 <span class="comment">    All PCI IO port addressing is based at 0x00011a0400000000. To reference</span>
<a name="l00174"></a>00174 <span class="comment">    a PCI IO at 0x1234, you must read and write to 0x00011a0400001234.</span>
<a name="l00175"></a>00175 <span class="comment"></span>
<a name="l00176"></a>00176 <span class="comment">    @subsection pci_host_io_space_1 Endian swapping</span>
<a name="l00177"></a>00177 <span class="comment"></span>
<a name="l00178"></a>00178 <span class="comment">        OCTEON supports multiple swapping modes across the PCI bus. For host</span>
<a name="l00179"></a>00179 <span class="comment">        mode development, only mode 1 is useful.</span>
<a name="l00180"></a>00180 <span class="comment"></span>
<a name="l00181"></a>00181 <span class="comment">    @subsection pci_host_io_space_2 Legacy ISA Devices</span>
<a name="l00182"></a>00182 <span class="comment"></span>
<a name="l00183"></a>00183 <span class="comment">        Legacy PC devices, such as floppy controllers and CMOS RTCs, use IO</span>
<a name="l00184"></a>00184 <span class="comment">        ports below 0x1000. These ports are treated special by PCI bridges.</span>
<a name="l00185"></a>00185 <span class="comment">        In PCI bridge poweron defaults, these ports are normally blocked</span>
<a name="l00186"></a>00186 <span class="comment">        completely. If your board has a legacy PC device, such as a south</span>
<a name="l00187"></a>00187 <span class="comment">        bridge or video card behind a PCI bridge, the bridge must be specially</span>
<a name="l00188"></a>00188 <span class="comment">        configured. The bridge must be configured to pass all IO addresses</span>
<a name="l00189"></a>00189 <span class="comment">        0x0 to 0x1000 without any alias filtering. This is done in the Linux</span>
<a name="l00190"></a>00190 <span class="comment">        kernel for Intel and PLX bridge chips. This must be changed if your</span>
<a name="l00191"></a>00191 <span class="comment">        board uses multiple bridge chips or a different brand. The code for</span>
<a name="l00192"></a>00192 <span class="comment">        this can be found in &lt;b&gt;pci_chips.c&lt;/b&gt;.</span>
<a name="l00193"></a>00193 <span class="comment"></span>
<a name="l00194"></a>00194 <span class="comment">        Here is configuration changes made by Linux:</span>
<a name="l00195"></a>00195 <span class="comment">        -# 2 bytes at PCI config space 0x3e</span>
<a name="l00196"></a>00196 <span class="comment">            -# Disable bit 2, ISA port filtering</span>
<a name="l00197"></a>00197 <span class="comment">            -# Enable bit 3, VGA</span>
<a name="l00198"></a>00198 <span class="comment">            -# Enable bit 4, VGA Alias Filter</span>
<a name="l00199"></a>00199 <span class="comment">        -# 1 byte at PCI config space 0x1c and 0x30 to set the IO base to 0</span>
<a name="l00200"></a>00200 <span class="comment"></span>
<a name="l00201"></a>00201 <span class="comment">    @subsubsection pci_host_io_space_3 VIA South Bridge</span>
<a name="l00202"></a>00202 <span class="comment"></span>
<a name="l00203"></a>00203 <span class="comment">        The Via 686 series of south bridges, common on OCTEON motherboards,</span>
<a name="l00204"></a>00204 <span class="comment">        have an IO address limitation. These devices require that the IO</span>
<a name="l00205"></a>00205 <span class="comment">        ports be below 0x10000 for the PCI devices embedded in the chip.</span>
<a name="l00206"></a>00206 <span class="comment">        The recommended way of doing this is to start allocation IO ports</span>
<a name="l00207"></a>00207 <span class="comment">        at 0x4000. Keep in mind there are ISA emulated devices using the</span>
<a name="l00208"></a>00208 <span class="comment">        port number below 0x1000 inside these chips.</span>
<a name="l00209"></a>00209 <span class="comment"></span>
<a name="l00210"></a>00210 <span class="comment">@section pci_host_memory_space 7. PCI memory IO addressing</span>
<a name="l00211"></a>00211 <span class="comment"></span>
<a name="l00212"></a>00212 <span class="comment">    OCTEON&apos;s PCI controller uses did=3, subdid=3,4,5 for PCI memory. In normal</span>
<a name="l00213"></a>00213 <span class="comment">    usage a single subdid is enough for all devices (0x00011b0000000000). It is</span>
<a name="l00214"></a>00214 <span class="comment">    important the PCI devices don&apos;t overlap with the OCTEON BAR registers. It</span>
<a name="l00215"></a>00215 <span class="comment">    is recommended that PCI devices start at 0x8000000, right after the 0-128MB</span>
<a name="l00216"></a>00216 <span class="comment">    BAR1 mapping.</span>
<a name="l00217"></a>00217 <span class="comment"></span>
<a name="l00218"></a>00218 <span class="comment">    @subsection pci_host_memory_space_1 Endian swapping</span>
<a name="l00219"></a>00219 <span class="comment"></span>
<a name="l00220"></a>00220 <span class="comment">        OCTEON supports multiple swapping modes across the PCI bus. For host</span>
<a name="l00221"></a>00221 <span class="comment">        mode development, only mode 1 is useful.</span>
<a name="l00222"></a>00222 <span class="comment"></span>
<a name="l00223"></a>00223 <span class="comment">    @subsection pci_host_memory_space_2 OCTEON BAR setup</span>
<a name="l00224"></a>00224 <span class="comment"></span>
<a name="l00225"></a>00225 <span class="comment">    The following code sets the OCTEON BAR registers in the recommended setup</span>
<a name="l00226"></a>00226 <span class="comment">    for PCI host mode.</span>
<a name="l00227"></a>00227 <span class="comment"></span>
<a name="l00228"></a>00228 <span class="comment">@code</span>
<a name="l00229"></a>00229 <span class="comment">    typedef union</span>
<a name="l00230"></a>00230 <span class="comment">    {</span>
<a name="l00231"></a>00231 <span class="comment">        uint32_t u32;</span>
<a name="l00232"></a>00232 <span class="comment">        struct</span>
<a name="l00233"></a>00233 <span class="comment">        {</span>
<a name="l00234"></a>00234 <span class="comment">            uint64_t reserved                : 14;      // Reserved</span>
<a name="l00235"></a>00235 <span class="comment">            uint64_t addr_idx                : 14;      // Address bits [35:22] sent to L2C</span>
<a name="l00236"></a>00236 <span class="comment">            uint64_t ca                      : 1;       // Set &apos;1&apos; when access is to be cached in L2.</span>
<a name="l00237"></a>00237 <span class="comment">            uint64_t end_swp                 : 2;       // Endian Swap Mode</span>
<a name="l00238"></a>00238 <span class="comment">            uint64_t addr_v                  : 1;       // Set &apos;1&apos; when the selected address range is valid.</span>
<a name="l00239"></a>00239 <span class="comment">        } s;</span>
<a name="l00240"></a>00240 <span class="comment">    } octeon_pci_bar1_indexx_t;</span>
<a name="l00241"></a>00241 <span class="comment"></span>
<a name="l00242"></a>00242 <span class="comment">    // Write a 32bit value to the OCTEON NPI register space</span>
<a name="l00243"></a>00243 <span class="comment">    static void npi_write32(uint64_t address, uint32_t val)</span>
<a name="l00244"></a>00244 <span class="comment">    {</span>
<a name="l00245"></a>00245 <span class="comment">        volatile uint32_t *ptr = (volatile uint32_t *)(address ^ 4);</span>
<a name="l00246"></a>00246 <span class="comment">        *ptr = val;</span>
<a name="l00247"></a>00247 <span class="comment">    }</span>
<a name="l00248"></a>00248 <span class="comment"></span>
<a name="l00249"></a>00249 <span class="comment"></span>
<a name="l00250"></a>00250 <span class="comment">    // Read a 32bit value from the OCTEON NPI register space</span>
<a name="l00251"></a>00251 <span class="comment">    static uint32_t npi_read32(uint64_t address)</span>
<a name="l00252"></a>00252 <span class="comment">    {</span>
<a name="l00253"></a>00253 <span class="comment">        volatile uint32_t *ptr = (volatile uint32_t *)(address ^ 4);</span>
<a name="l00254"></a>00254 <span class="comment">        return *ptr;</span>
<a name="l00255"></a>00255 <span class="comment">    }</span>
<a name="l00256"></a>00256 <span class="comment"></span>
<a name="l00257"></a>00257 <span class="comment">    // Remap the OCTEON BAR 0 to disable it. We&apos;ll map to to the highest possible address</span>
<a name="l00258"></a>00258 <span class="comment">    npi_write32(OCTEON_NPI_PCI_CFG04, 0xffffffff);</span>
<a name="l00259"></a>00259 <span class="comment">    npi_write32(OCTEON_NPI_PCI_CFG05, 0xffffffff);</span>
<a name="l00260"></a>00260 <span class="comment"></span>
<a name="l00261"></a>00261 <span class="comment">    // Remap the OCTEON BAR 1 to map 0-128MB</span>
<a name="l00262"></a>00262 <span class="comment">    octeon_pci_bar1_indexx_t bar1_index;</span>
<a name="l00263"></a>00263 <span class="comment">    int index;</span>
<a name="l00264"></a>00264 <span class="comment">    bar1_index.u32 = 0;</span>
<a name="l00265"></a>00265 <span class="comment">    bar1_index.s.ca = 1;            // 1 = Put in L2 cache</span>
<a name="l00266"></a>00266 <span class="comment">    bar1_index.s.end_swp = 1;       // 1 = Byte swapping</span>
<a name="l00267"></a>00267 <span class="comment">    bar1_index.s.addr_v = 1;        // This entry is valid</span>
<a name="l00268"></a>00268 <span class="comment">    for (index=0; index&lt;32; index++)</span>
<a name="l00269"></a>00269 <span class="comment">    {</span>
<a name="l00270"></a>00270 <span class="comment">        bar1_index.s.addr_idx = index;</span>
<a name="l00271"></a>00271 <span class="comment">        npi_write32(OCTEON_NPI_PCI_BAR1_INDEXX(index), bar1_index.u32);</span>
<a name="l00272"></a>00272 <span class="comment">    }</span>
<a name="l00273"></a>00273 <span class="comment">    npi_write32(OCTEON_NPI_PCI_CFG06, 0);</span>
<a name="l00274"></a>00274 <span class="comment">    npi_write32(OCTEON_NPI_PCI_CFG07, 0);</span>
<a name="l00275"></a>00275 <span class="comment"></span>
<a name="l00276"></a>00276 <span class="comment">    // Remap the OCTEON BAR 2 to disable it. We&apos;ll map to to the highest possible address</span>
<a name="l00277"></a>00277 <span class="comment">    npi_write32(OCTEON_NPI_PCI_CFG08, 0xffffffff);</span>
<a name="l00278"></a>00278 <span class="comment">    npi_write32(OCTEON_NPI_PCI_CFG09, 0xffffffff);</span>
<a name="l00279"></a>00279 <span class="comment">@endcode</span>
<a name="l00280"></a>00280 <span class="comment"></span>
<a name="l00281"></a>00281 <span class="comment">@section pci_host_dma 8. DMA Memory Coherency</span>
<a name="l00282"></a>00282 <span class="comment"></span>
<a name="l00283"></a>00283 <span class="comment">    PCI DMA accesses go through the OCTEON&apos;s L2 cache just like any other</span>
<a name="l00284"></a>00284 <span class="comment">    memory access. The L2 performs all core invalidates necessary to make sure</span>
<a name="l00285"></a>00285 <span class="comment">    memory is always coherent. This means that drivers don&apos;t need to worry about</span>
<a name="l00286"></a>00286 <span class="comment">    cache coherency.</span>
<a name="l00287"></a>00287 <span class="comment"></span>
<a name="l00288"></a>00288 <span class="comment">@section pci_host_interrupts 9. PCI Interrupts</span>
<a name="l00289"></a>00289 <span class="comment"></span>
<a name="l00290"></a>00290 <span class="comment">    The PCI INT-A,B,C,D interrupt lines route to CIU_INTX_EN0 bits 36-39. The</span>
<a name="l00291"></a>00291 <span class="comment">    status of these lines can be monitored using CIU_INTX_SUM0. Depending</span>
<a name="l00292"></a>00292 <span class="comment">    on the setup of CIU_INTX_EN0, these will be routed to Mips interrupt 2 or 3.</span>
<a name="l00293"></a>00293 <span class="comment">    Under Linux, these are always mapped to Mips interrupt 2, which is then</span>
<a name="l00294"></a>00294 <span class="comment">    decoded into Linux IRQ 44-47 based on the status of CIU_INTX_SUM0.</span>
<a name="l00295"></a>00295 <span class="comment"></span>
<a name="l00296"></a>00296 <span class="comment">    @note PCI interrupts are &lt;b&gt;level triggered active low&lt;/b&gt;. Don&apos;t connect</span>
<a name="l00297"></a>00297 <span class="comment">        active high or edge triggered devices to the PCI interrupts. Use GPIO</span>
<a name="l00298"></a>00298 <span class="comment">        pins for these devices.</span>
<a name="l00299"></a>00299 <span class="comment"></span>
<a name="l00300"></a>00300 <span class="comment">    @subsection pci_host_interrupts_1 Interrupt routing</span>
<a name="l00301"></a>00301 <span class="comment"></span>
<a name="l00302"></a>00302 <span class="comment">        To determine the interrupt line used for each device, you must consult</span>
<a name="l00303"></a>00303 <span class="comment">        with the board schematic. Unfortunately most designers do not follow</span>
<a name="l00304"></a>00304 <span class="comment">        the PCI spec guidelines for choosing interrupt lines. This means the</span>
<a name="l00305"></a>00305 <span class="comment">        only way to determine where each interrupt line goes is through the</span>
<a name="l00306"></a>00306 <span class="comment">        board schematic. This board specific setup is performed for Linux in</span>
<a name="l00307"></a>00307 <span class="comment">        @b pcibios_map_irq and @b octeon_get_pci_interrupts</span>
<a name="l00308"></a>00308 <span class="comment">        (linux/kernel/linux/arch/mips/cavium-octeon/{pci.c, hal.c}).</span>
<a name="l00309"></a>00309 <span class="comment"></span>
<a name="l00310"></a>00310 <span class="comment">    @subsection pci_host_interrupts_2 GPIO Interrupts</span>
<a name="l00311"></a>00311 <span class="comment"></span>
<a name="l00312"></a>00312 <span class="comment">        The GPIO pins should be used for interrupts from any devices that do</span>
<a name="l00313"></a>00313 <span class="comment">        not follow the PCI specification for interrupt generation. Each GPIO</span>
<a name="l00314"></a>00314 <span class="comment">        pin can be independently configured for edge / level triggered as well</span>
<a name="l00315"></a>00315 <span class="comment">        as active high/low. In addition, these pins have configurable debouce</span>
<a name="l00316"></a>00316 <span class="comment">        logic per pin. It is recommended that devices be hooked to GPIO 15,</span>
<a name="l00317"></a>00317 <span class="comment">        then 14, and so on. This allows boards to work properly with OCTEON</span>
<a name="l00318"></a>00318 <span class="comment">        Pass 1 as well as newer chips.</span>
<a name="l00319"></a>00319 <span class="comment"></span>
<a name="l00320"></a>00320 <span class="comment">    @subsection pci_host_interrupts_3 VIA South Bridge Interrupts</span>
<a name="l00321"></a>00321 <span class="comment"></span>
<a name="l00322"></a>00322 <span class="comment">        The Via 686 series of south bridges are designed to be directly</span>
<a name="l00323"></a>00323 <span class="comment">        connected to x86 processors. These devices do not create standard</span>
<a name="l00324"></a>00324 <span class="comment">        PCI interrupts. &lt;b&gt;The 686 interrupts are active high&lt;/b&gt;. This</span>
<a name="l00325"></a>00325 <span class="comment">        interrupt line must be connected to an OCTEON GPIO register, preferably</span>
<a name="l00326"></a>00326 <span class="comment">        GPIO15. Inside the 686 chip, the original PC 8259 dual interrupt</span>
<a name="l00327"></a>00327 <span class="comment">        controllers is emulated. In order for interrupts from the 686 chip</span>
<a name="l00328"></a>00328 <span class="comment">        to work, both the master and slave 8259s must be programmed. Refer</span>
<a name="l00329"></a>00329 <span class="comment">        to &lt;b&gt;linux/arch/mips/cavium-octeon/i8259.c&lt;/b&gt; for details.</span>
<a name="l00330"></a>00330 <span class="comment"></span>
<a name="l00331"></a>00331 <span class="comment">    @subsection pci_host_interrupts_4 Interrupt Affinity</span>
<a name="l00332"></a>00332 <span class="comment"></span>
<a name="l00333"></a>00333 <span class="comment">        Interrupts are normally handled by the cpu that loads the driver. This is</span>
<a name="l00334"></a>00334 <span class="comment">        normally cpu 0. This can be changed through the &lt;b&gt;/proc/irq&lt;/b&gt; interface.</span>
<a name="l00335"></a>00335 <span class="comment">        Writing a cpumask to &lt;b&gt;/proc/irq/#/smp_affinity&lt;/b&gt; will route an interrupt</span>
<a name="l00336"></a>00336 <span class="comment">        to the cores in the mask.</span>
<a name="l00337"></a>00337 <span class="comment"></span>
<a name="l00338"></a>00338 <span class="comment">        For example, lets say this is what &quot;cat /proc/interrupts&quot; shows:</span>
<a name="l00339"></a>00339 <span class="comment">@verbatim</span>
<a name="l00340"></a>00340 <span class="comment">                  CPU00      CPU01</span>
<a name="l00341"></a>00341 <span class="comment">          3:        215        277          Octeon  IPC</span>
<a name="l00342"></a>00342 <span class="comment">          7:     404782     404029          Octeon  timer, Perfcounter</span>
<a name="l00343"></a>00343 <span class="comment">         23:      15242      15203          Octeon  Ethernet</span>
<a name="l00344"></a>00344 <span class="comment">         42:          0        143          Octeon  serial</span>
<a name="l00345"></a>00345 <span class="comment">         45:     987869          0          Octeon  eth0</span>
<a name="l00346"></a>00346 <span class="comment">         54:          0          0          Octeon  ECC</span>
<a name="l00347"></a>00347 <span class="comment">         64:          0          0          Octeon  dwc_otg, dwc_otg_pcd, dwc_otg_hcd:usb1</span>
<a name="l00348"></a>00348 <span class="comment">@endverbatim</span>
<a name="l00349"></a>00349 <span class="comment"></span>
<a name="l00350"></a>00350 <span class="comment">        To switch the interrupts for eth0 to the second core:</span>
<a name="l00351"></a>00351 <span class="comment">@verbatim</span>
<a name="l00352"></a>00352 <span class="comment">        echo 2 &gt; /proc/irq/45/smp_affinity</span>
<a name="l00353"></a>00353 <span class="comment">@endverbatim</span>
<a name="l00354"></a>00354 <span class="comment"></span>
<a name="l00355"></a>00355 <span class="comment">        To have both cores process the interrupt:</span>
<a name="l00356"></a>00356 <span class="comment">@verbatim</span>
<a name="l00357"></a>00357 <span class="comment">        echo 3 &gt; /proc/irq/45/smp_affinity</span>
<a name="l00358"></a>00358 <span class="comment">@endverbatim</span>
<a name="l00359"></a>00359 <span class="comment"></span>
<a name="l00360"></a>00360 <span class="comment">@section pci_host_linux_config 10. Configuring Linux for PCI Host</span>
<a name="l00361"></a>00361 <span class="comment"></span>
<a name="l00362"></a>00362 <span class="comment">    Linux uses the bootloader flag CVMX_BOOTINFO_CFG_FLAG_PCI_HOST to</span>
<a name="l00363"></a>00363 <span class="comment">    determine if the board supports PCI in host mode. If this bit is set in</span>
<a name="l00364"></a>00364 <span class="comment">    the config_flags field, PCI is setup and enumerated. If it isn&apos;t set,</span>
<a name="l00365"></a>00365 <span class="comment">    Linux doesn&apos;t configure PCI.</span>
<a name="l00366"></a>00366 <span class="comment"></span>
<a name="l00367"></a>00367 <span class="comment">@section pci_host_tested_drivers 11. Tested Linux Device Drivers</span>
<a name="l00368"></a>00368 <span class="comment"></span>
<a name="l00369"></a>00369 <span class="comment">    The following Linux device drivers are known to work with OCTEON in host</span>
<a name="l00370"></a>00370 <span class="comment">    mode. Many other drivers should work without modification, but only these</span>
<a name="l00371"></a>00371 <span class="comment">    have been tested so far.</span>
<a name="l00372"></a>00372 <span class="comment"></span>
<a name="l00373"></a>00373 <span class="comment">    - Via Rhine II 100Mbps Ethernet</span>
<a name="l00374"></a>00374 <span class="comment">    - Realtech 8139D 100Mbps Ethernet</span>
<a name="l00375"></a>00375 <span class="comment">    - NEC D720100 USB 2.0</span>
<a name="l00376"></a>00376 <span class="comment">    - Intel E1000 1Gbps Ethernet (Wired and Fiber)</span>
<a name="l00377"></a>00377 <span class="comment">    - CMD640 Parallel IDE Controller</span>
<a name="l00378"></a>00378 <span class="comment">    - Silicon Motion SATA controller</span>
<a name="l00379"></a>00379 <span class="comment">    - AirLink AWILL3026/NA USB 802.11b/g</span>
<a name="l00380"></a>00380 <span class="comment">    - USB Mass storage devices</span>
<a name="l00381"></a>00381 <span class="comment"></span>
<a name="l00382"></a>00382 <span class="comment">*/</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
