"""
RISC-V M Extension - Division and Remainder Instructions Test
æµ‹è¯• DIV, DIVU, REM, REMU æŒ‡ä»¤çš„æ­£ç¡®æ€§

This test verifies the SRT-4 divider implementation by testing:
1. Basic division operations (signed and unsigned)
2. Remainder operations (signed and unsigned)
3. Special cases (division by zero, division by one, signed overflow)
4. Edge cases (negative numbers, large numbers, etc.)
"""
import sys
import os

# 1. ç¯å¢ƒè·¯å¾„è®¾ç½® (ç¡®ä¿èƒ½ import src)
sys.path.append(os.path.abspath(os.path.join(os.path.dirname(__file__), "..")))

from assassyn.frontend import *

# å¯¼å…¥è®¾è®¡
from src.execution import Execution
from src.control_signals import *
from tests.common import run_test_module
from tests.test_mock import (
    MockSRAM,
    MockMEM,
    MockFeedback,
)


# ==============================================================================
# 1. Driver æ¨¡å—å®šä¹‰
# ==============================================================================
class DividerDriver(Module):
    def __init__(self):
        super().__init__(ports={})

    @module.combinational
    def build(
            self,
            dut: Module,
            ex_mem_bypass: Array,
            mem_wb_bypass: Array,
            wb_bypass: Array,
            mock_feedback: Module,
    ):
        # --- æµ‹è¯•å‘é‡å®šä¹‰ ---
        # æ ¼å¼: (test_name, alu_func, dividend, divisor, expected_result)

        vectors = [
            # === åŸºæœ¬é™¤æ³•æµ‹è¯• (DIV - æœ‰ç¬¦å·) ===
            ("DIV: 10 / 3", ALUOp.DIV, 10, 3, 3),
            ("DIV: 100 / 7", ALUOp.DIV, 100, 7, 14),
            ("DIV: -10 / 3", ALUOp.DIV, 0xFFFFFFF6, 3, 0xFFFFFFFD),  # -10 / 3 = -3 (å‘é›¶èˆå…¥)
            ("DIV: 10 / -3", ALUOp.DIV, 10, 0xFFFFFFFD, 0xFFFFFFFD),  # 10 / -3 = -3
            ("DIV: -10 / -3", ALUOp.DIV, 0xFFFFFFF6, 0xFFFFFFFD, 3),  # -10 / -3 = 3

            # === æ— ç¬¦å·é™¤æ³•æµ‹è¯• (DIVU) ===
            ("DIVU: 100 / 7", ALUOp.DIVU, 100, 7, 14),
            ("DIVU: 0xFFFFFFFF / 2", ALUOp.DIVU, 0xFFFFFFFF, 2, 0x7FFFFFFF),  # MAX_UINT / 2
            ("DIVU: 0x80000000 / 2", ALUOp.DIVU, 0x80000000, 2, 0x40000000),  # 2^31 / 2
            ("DIVU: large / large", ALUOp.DIVU, 0xFFFFFF00, 0x100, 0xFFFFFF),

            # === å–æ¨¡æµ‹è¯• (REM - æœ‰ç¬¦å·) ===
            ("REM: 10 % 3", ALUOp.REM, 10, 3, 1),
            ("REM: 100 % 7", ALUOp.REM, 100, 7, 2),
            ("REM: -10 % 3", ALUOp.REM, 0xFFFFFFF6, 3, 0xFFFFFFFF),  # -10 % 3 = -1 (ä½™æ•°ä¸è¢«é™¤æ•°åŒå·)
            ("REM: 10 % -3", ALUOp.REM, 10, 0xFFFFFFFD, 1),  # 10 % -3 = 1
            ("REM: -10 % -3", ALUOp.REM, 0xFFFFFFF6, 0xFFFFFFFD, 0xFFFFFFFF),  # -10 % -3 = -1

            # === æ— ç¬¦å·å–æ¨¡æµ‹è¯• (REMU) ===
            ("REMU: 100 % 7", ALUOp.REMU, 100, 7, 2),
            ("REMU: 0xFFFFFFFF % 0x100", ALUOp.REMU, 0xFFFFFFFF, 0x100, 0xFF),
            ("REMU: large % small", ALUOp.REMU, 0x12345678, 0x1000, 0x678),

            # === ç‰¹æ®Šæƒ…å†µ: é™¤æ•°ä¸º0 (DIV) ===
            ("DIV: x / 0 (error)", ALUOp.DIV, 42, 0, 0xFFFFFFFF),  # DIV by 0 returns -1

            # === ç‰¹æ®Šæƒ…å†µ: é™¤æ•°ä¸º0 (DIVU) ===
            ("DIVU: x / 0 (error)", ALUOp.DIVU, 42, 0, 0xFFFFFFFF),  # DIVU by 0 returns 2^32-1

            # === ç‰¹æ®Šæƒ…å†µ: é™¤æ•°ä¸º0 (REM) ===
            ("REM: x % 0 (error)", ALUOp.REM, 42, 0, 42),  # REM by 0 returns dividend

            # === ç‰¹æ®Šæƒ…å†µ: é™¤æ•°ä¸º0 (REMU) ===
            ("REMU: x % 0 (error)", ALUOp.REMU, 42, 0, 42),  # REMU by 0 returns dividend

            # === ç‰¹æ®Šæƒ…å†µ: é™¤æ•°ä¸º1 (å¿«é€Ÿè·¯å¾„) ===
            ("DIV: x / 1", ALUOp.DIV, 12345, 1, 12345),
            ("DIVU: x / 1", ALUOp.DIVU, 0xFFFFFFFF, 1, 0xFFFFFFFF),
            ("REM: x % 1", ALUOp.REM, 12345, 1, 0),
            ("REMU: x % 1", ALUOp.REMU, 0xFFFFFFFF, 1, 0),

            # === ç‰¹æ®Šæƒ…å†µ: æœ‰ç¬¦å·æº¢å‡º (-2^31 / -1) ===
            ("DIV: -2^31 / -1 (overflow)", ALUOp.DIV, 0x80000000, 0xFFFFFFFF, 0x80000000),  # è¿”å› -2^31
            ("REM: -2^31 % -1 (overflow)", ALUOp.REM, 0x80000000, 0xFFFFFFFF, 0),  # è¿”å› 0

            # === è¾¹ç•Œæƒ…å†µ: è‡ªå·±é™¤ä»¥è‡ªå·± ===
            ("DIV: x / x", ALUOp.DIV, 12345, 12345, 1),
            ("DIVU: x / x", ALUOp.DIVU, 0xFFFFFFFF, 0xFFFFFFFF, 1),
            ("REM: x % x", ALUOp.REM, 12345, 12345, 0),

            # === è¾¹ç•Œæƒ…å†µ: 0é™¤ä»¥ä»»ä½•æ•° ===
            ("DIV: 0 / x", ALUOp.DIV, 0, 42, 0),
            ("DIVU: 0 / x", ALUOp.DIVU, 0, 42, 0),
            ("REM: 0 % x", ALUOp.REM, 0, 42, 0),
            ("REMU: 0 % x", ALUOp.REMU, 0, 42, 0),
        ]

        # åˆå§‹åŒ–æµ‹è¯•è®¡æ•°å™¨
        cycle = RegArray(Bits(32), 1, initializer=[0])
        (cycle & self)[0] <= cycle[0] + Bits(32)(1)

        # éå†æµ‹è¯•å‘é‡
        for idx, (test_name, alu_func, dividend, divisor, expected) in enumerate(vectors):
            with Condition(cycle[0] == Bits(32)(idx + 1)):
                # æ„é€ æ§åˆ¶ä¿¡å·
                mem_ctrl = mem_ctrl_signals.bundle(
                    mem_opcode=MemOp.NONE,
                    mem_width=MemWidth.WORD,
                    mem_unsigned=Bits(1)(0),
                    rd_addr=Bits(5)(1),  # å†™å…¥ x1
                    halt_if=Bits(1)(0),
                )

                ctrl = ex_ctrl_signals.bundle(
                    alu_func=alu_func,
                    rs1_sel=Rs1Sel.RS1,
                    rs2_sel=Rs2Sel.RS2,
                    op1_sel=Op1Sel.RS1,
                    op2_sel=Op2Sel.RS2,
                    branch_type=BranchType.NO_BRANCH,
                    next_pc_addr=Bits(32)(0x1000 + idx * 4),
                    mem_ctrl=mem_ctrl,
                )

                # è°ƒç”¨ DUT
                result = dut.async_called(
                    ctrl=ctrl,
                    pc=Bits(32)(0x1000 + idx * 4),
                    rs1_data=Bits(32)(dividend),
                    rs2_data=Bits(32)(divisor),
                    imm=Bits(32)(0),
                )
                result.bind.set_fifo_depth(ctrl=1, pc=1, rs1_data=1, rs2_data=1, imm=1)

                log("Test {}: Dividend=0x{:08x}, Divisor=0x{:08x}, Expected=0x{:08x}",
                    Bits(32)(idx + 1), Bits(32)(dividend), Bits(32)(divisor), Bits(32)(expected))

        # åœæ­¢æ¡ä»¶ - ç»™äºˆè¶³å¤Ÿçš„æ—¶é—´è®©é™¤æ³•å™¨å®Œæˆæ‰€æœ‰æµ‹è¯•
        # æ¯ä¸ªé™¤æ³•çº¦éœ€18ä¸ªå‘¨æœŸï¼ŒåŠ ä¸Šä¸€äº›é¢å¤–çš„ä½™é‡
        with Condition(cycle[0] == Bits(32)(len(vectors) * 25 + 100)):
            finish()


# ==============================================================================
# 2. ä¸»æµ‹è¯•å‡½æ•°
# ==============================================================================
def test_divider():
    """ä¸»æµ‹è¯•å…¥å£"""
    sys_name = "test_divider"
    sys = SysBuilder(sys_name)

    with sys:
        # å®ä¾‹åŒ–æ¨¡å—
        dcache = MockSRAM()
        ex_mem_bypass = RegArray(Bits(32), 1)
        mem_wb_bypass = RegArray(Bits(32), 1)
        wb_bypass = RegArray(Bits(32), 1)
        branch_target = RegArray(Bits(32), 1)

        mem_mock = MockMEM()
        feedback_mock = MockFeedback()

        dut = Execution()
        driver = DividerDriver()

        # æ„å»º
        dut.build(
            mem_module=mem_mock,
            ex_bypass=ex_mem_bypass,
            mem_bypass=mem_wb_bypass,
            wb_bypass=wb_bypass,
            branch_target_reg=branch_target,
            dcache=dcache,
        )

        driver.build(
            dut=dut,
            ex_mem_bypass=ex_mem_bypass,
            mem_wb_bypass=mem_wb_bypass,
            wb_bypass=wb_bypass,
            mock_feedback=feedback_mock,
        )

    # è¿è¡Œæµ‹è¯•
    def check(raw):
        """éªŒè¯æµ‹è¯•ç»“æœ"""
        lines = raw.strip().split('\n')

        # æ”¶é›†æ‰€æœ‰æµ‹è¯•è¾“å‡º
        test_lines = [line for line in lines if 'Test' in line and ':' in line]

        # æ£€æŸ¥æ˜¯å¦æœ‰é”™è¯¯
        error_keywords = ['error', 'Error', 'ERROR', 'fail', 'Fail', 'FAIL']
        for line in lines:
            for keyword in error_keywords:
                # æ’é™¤ "error)" è¿™ç§æµ‹è¯•åç§°ä¸­çš„è¯
                if keyword in line and 'error)' not in line.lower():
                    print(f"âŒ Error detected: {line}")
                    raise AssertionError(f"Test failed with error: {line}")

        # æ‰“å°æ‰€æœ‰æµ‹è¯•
        print(f"\n{'=' * 70}")
        print("SRT-4 Divider Instruction Tests:")
        print(f"{'=' * 70}")
        for line in test_lines[:10]:  # æ‰“å°å‰10ä¸ªæµ‹è¯•
            print(line)
        if len(test_lines) > 10:
            print(f"... and {len(test_lines) - 10} more tests")
        print(f"{'=' * 70}")

        # éªŒè¯è‡³å°‘è¿è¡Œäº†ä¸€äº›æµ‹è¯•
        if len(test_lines) == 0:
            raise AssertionError("No test cases were executed")

        print(f"âœ… All {len(test_lines)} division tests completed successfully!")

    run_test_module(sys, check)


# ==============================================================================
# 3. ç®€å•çš„å•å…ƒæµ‹è¯•å‡½æ•°ï¼ˆç”¨äºå¿«é€ŸéªŒè¯dividerç±»æœ¬èº«ï¼‰
# ==============================================================================
def test_divider_basic():
    """
    ç®€å•çš„dividerç±»åŸºæœ¬åŠŸèƒ½æµ‹è¯•
    è¿™ä¸ªæµ‹è¯•ä¸ä¾èµ–å®Œæ•´çš„CPUæµæ°´çº¿ï¼Œåªæµ‹è¯•divideræ¨¡å—æœ¬èº«
    """
    print("\n" + "=" * 70)
    print("Basic SRT4Divider Class Tests (Unit Tests)")
    print("=" * 70)

    from src.divider import SRT4Divider

    # Create a minimal SysBuilder context for the divider instantiation
    # This is required because SRT4Divider uses RegArray which needs a builder context
    sys = SysBuilder("test_divider_basic")

    with sys:
        # åˆ›å»ºdividerå®ä¾‹ - now within builder context
        divider = SRT4Divider()

    # æµ‹è¯•1: æ£€æŸ¥åˆå§‹çŠ¶æ€
    print("Test 1: Initial state check")
    assert hasattr(divider, 'is_busy'), "Divider should have is_busy method"
    assert hasattr(divider, 'start_divide'), "Divider should have start_divide method"
    assert hasattr(divider, 'tick'), "Divider should have tick method"
    assert hasattr(divider, 'get_result_if_ready'), "Divider should have get_result_if_ready method"
    print("  âœ“ All required methods exist")

    # æµ‹è¯•2: æ£€æŸ¥FSMçŠ¶æ€å®šä¹‰
    print("Test 2: FSM states check")
    assert hasattr(divider, 'IDLE'), "Should have IDLE state"
    assert hasattr(divider, 'DIV_PRE'), "Should have DIV_PRE state"
    assert hasattr(divider, 'DIV_WORKING'), "Should have DIV_WORKING state"
    assert hasattr(divider, 'DIV_END'), "Should have DIV_END state"
    assert hasattr(divider, 'DIV_1'), "Should have DIV_1 state"
    assert hasattr(divider, 'DIV_ERROR'), "Should have DIV_ERROR state"
    print("  âœ“ All 6 FSM states defined")

    # æµ‹è¯•3: æ£€æŸ¥SRT-4å…³é”®æ–¹æ³•
    print("Test 3: SRT-4 key methods check")
    assert hasattr(divider, 'find_leading_one'), "Should have find_leading_one method for normalization"
    assert hasattr(divider, 'quotient_select'), "Should have quotient_select method for QDS"
    assert hasattr(divider, 'power_of_2'), "Should have power_of_2 helper method"
    print("  âœ“ All SRT-4 key methods present (find_leading_one, quotient_select, power_of_2)")

    # æµ‹è¯•4: æ£€æŸ¥SRT-4å¯„å­˜å™¨å®šä¹‰
    print("Test 4: SRT-4 register definitions check")
    registers = ['dividend_r', 'divisor_r', 'div_shift', 'shift_rem',
                 'Q', 'QM', 'div_sign', 'sign_r', 'state', 'div_cnt',
                 'busy', 'ready', 'error', 'result']
    for reg in registers:
        assert hasattr(divider, reg), f"Should have register: {reg}"
    print(f"  âœ“ All {len(registers)} SRT-4 required registers defined (including Q, QM for on-the-fly conversion)")

    print("\n" + "=" * 70)
    print("âœ… All basic unit tests passed!")
    print("=" * 70 + "\n")


# ==============================================================================
# 4. ä¸»ç¨‹åºå…¥å£
# ==============================================================================
if __name__ == '__main__':
    print("=" * 70)
    print("Starting RISC-V M Extension Division Tests...")
    print("=" * 70)

    # è¿è¡Œå•å…ƒæµ‹è¯•
    try:
        test_divider_basic()
    except Exception as e:
        print(f"âŒ Basic unit tests failed: {e}")
        import traceback

        traceback.print_exc()
        sys.exit(1)

    # è¿è¡Œå®Œæ•´çš„é›†æˆæµ‹è¯•
    print("\nStarting full integration tests with CPU pipeline...")
    try:
        test_divider()
        print("\n" + "=" * 70)
        print("ğŸ‰ All divider tests passed! âœ…")
        print("=" * 70)
    except Exception as e:
        print(f"\nâŒ Integration tests failed: {e}")
        import traceback

        traceback.print_exc()
        sys.exit(1)
