design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/kise/chip/git/rvcore_chip1/openlane/user_proj_example,user_proj_example,22_09_05_10_37,flow completed,0h26m42s0ms,0h15m12s0ms,-2.0,0.9,-1,38.69,5187.96,-1,0,0,0,0,0,0,0,99,0,-1,-1,2128588,292103,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,1472910876.0,0.0,69.16,60.68,42.12,37.77,-1,11342,19956,437,8715,0,0,0,17435,258,38,210,158,980,617,102,7110,6296,6186,21,644,12312,0,12956,868544.2304,0.0191,0.00753,0.000258,0.024,0.00969,3.43e-07,0.0276,0.0115,4.51e-07,7.74,21.0,47.61904761904762,20,AREA 0,5,50,1,153.6,153.18,0.40,0.3,sky130_fd_sc_hd,4,4
