{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670269828178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670269828190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  5 13:50:27 2022 " "Processing started: Mon Dec  5 13:50:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670269828190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670269828190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestingDecrementer -c TestingDecrementer " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestingDecrementer -c TestingDecrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670269828190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670269828650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670269828650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testingdecrementer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testingdecrementer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestingDecrementer " "Found entity 1: TestingDecrementer" {  } { { "TestingDecrementer.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/TestingDecrementer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269833432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670269833432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestingDecrementer " "Elaborating entity \"TestingDecrementer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670269834490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d.bdf 1 1 " "Using design file b_to_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D " "Found entity 1: B_to_D" {  } { { "b_to_d.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/b_to_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269835294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269835294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D B_to_D:inst2 " "Elaborating entity \"B_to_D\" for hierarchy \"B_to_D:inst2\"" {  } { { "TestingDecrementer.bdf" "inst2" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/TestingDecrementer.bdf" { { 216 992 1088 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269835294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_hundredsplace.v 1 1 " "Using design file b_to_d_hundredsplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_HundredsPlace " "Found entity 1: B_to_D_HundredsPlace" {  } { { "b_to_d_hundredsplace.v" "" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269836453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269836453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_HundredsPlace B_to_D:inst2\|B_to_D_HundredsPlace:inst " "Elaborating entity \"B_to_D_HundredsPlace\" for hierarchy \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\"" {  } { { "b_to_d.bdf" "inst" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/b_to_d.bdf" { { 16 528 648 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269836456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_tensplace.v 1 1 " "Using design file b_to_d_tensplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_TensPlace " "Found entity 1: B_to_D_TensPlace" {  } { { "b_to_d_tensplace.v" "" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269837688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269837688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_TensPlace B_to_D:inst2\|B_to_D_TensPlace:inst3 " "Elaborating entity \"B_to_D_TensPlace\" for hierarchy \"B_to_D:inst2\|B_to_D_TensPlace:inst3\"" {  } { { "b_to_d.bdf" "inst3" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/b_to_d.bdf" { { 192 528 648 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269837690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_onesplace.v 1 1 " "Using design file b_to_d_onesplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_OnesPlace " "Found entity 1: B_to_D_OnesPlace" {  } { { "b_to_d_onesplace.v" "" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269838824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269838824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_OnesPlace B_to_D:inst2\|B_to_D_OnesPlace:inst2 " "Elaborating entity \"B_to_D_OnesPlace\" for hierarchy \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\"" {  } { { "b_to_d.bdf" "inst2" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/b_to_d.bdf" { { 368 528 648 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269838825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bit_parallel_access_register.bdf 1 1 " "Using design file 8_bit_parallel_access_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_Bit_Parallel_Access_Register " "Found entity 1: 8_Bit_Parallel_Access_Register" {  } { { "8_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/8_bit_parallel_access_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269839816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269839816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_Bit_Parallel_Access_Register 8_Bit_Parallel_Access_Register:inst3 " "Elaborating entity \"8_Bit_Parallel_Access_Register\" for hierarchy \"8_Bit_Parallel_Access_Register:inst3\"" {  } { { "TestingDecrementer.bdf" "inst3" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/TestingDecrementer.bdf" { { 216 680 800 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269839818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1mux.bdf 1 1 " "Using design file 2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Found entity 1: 2to1Mux" {  } { { "2to1mux.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269840182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269840182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux 8_Bit_Parallel_Access_Register:inst3\|2to1Mux:mux0 " "Elaborating entity \"2to1Mux\" for hierarchy \"8_Bit_Parallel_Access_Register:inst3\|2to1Mux:mux0\"" {  } { { "8_bit_parallel_access_register.bdf" "mux0" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/8_bit_parallel_access_register.bdf" { { 176 -152 -56 272 "mux0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269840182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "converter_50mhz_to_1hz.v 1 1 " "Using design file converter_50mhz_to_1hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Converter_50mHz_To_1Hz " "Found entity 1: Converter_50mHz_To_1Hz" {  } { { "converter_50mhz_to_1hz.v" "" { Text "U:/CPRE281/Final Project/TestingDecrementer/converter_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269840299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269840299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter_50mHz_To_1Hz Converter_50mHz_To_1Hz:inst " "Elaborating entity \"Converter_50mHz_To_1Hz\" for hierarchy \"Converter_50mHz_To_1Hz:inst\"" {  } { { "TestingDecrementer.bdf" "inst" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/TestingDecrementer.bdf" { { 216 256 424 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269840299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8muxes.bdf 1 1 " "Using design file 8muxes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8Muxes " "Found entity 1: 8Muxes" {  } { { "8muxes.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/8muxes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269841047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269841047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8Muxes 8Muxes:inst1 " "Elaborating entity \"8Muxes\" for hierarchy \"8Muxes:inst1\"" {  } { { "TestingDecrementer.bdf" "inst1" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/TestingDecrementer.bdf" { { 264 552 648 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269841047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrementer_nr.bdf 1 1 " "Using design file decrementer_nr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementer_NR " "Found entity 1: Decrementer_NR" {  } { { "decrementer_nr.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/decrementer_nr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269841911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269841911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementer_NR Decrementer_NR:inst9 " "Elaborating entity \"Decrementer_NR\" for hierarchy \"Decrementer_NR:inst9\"" {  } { { "TestingDecrementer.bdf" "inst9" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/TestingDecrementer.bdf" { { 104 808 1000 200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269841911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrementer.bdf 1 1 " "Using design file decrementer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementer " "Found entity 1: Decrementer" {  } { { "decrementer.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/decrementer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269842769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269842769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementer Decrementer_NR:inst9\|Decrementer:inst " "Elaborating entity \"Decrementer\" for hierarchy \"Decrementer_NR:inst9\|Decrementer:inst\"" {  } { { "decrementer_nr.bdf" "inst" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/decrementer_nr.bdf" { { 200 536 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269842769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "U:/CPRE281/Final Project/TestingDecrementer/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670269843072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670269843072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Decrementer_NR:inst9\|Decrementer:inst\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"Decrementer_NR:inst9\|Decrementer:inst\|FA:inst\"" {  } { { "decrementer.bdf" "inst" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/decrementer.bdf" { { 56 192 328 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269843073 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "21 " "Found 21 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram0 " "RAM logic \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram0" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram1 " "RAM logic \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram1" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram2 " "RAM logic \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram2" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram3 " "RAM logic \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram3" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram4 " "RAM logic \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram4" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram5 " "RAM logic \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram5" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram6 " "RAM logic \"B_to_D:inst2\|B_to_D_HundredsPlace:inst\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram6" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram0 " "RAM logic \"B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram0" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram1 " "RAM logic \"B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram1" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram2 " "RAM logic \"B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram2" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram3 " "RAM logic \"B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram3" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram4 " "RAM logic \"B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram4" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram5 " "RAM logic \"B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram5" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram6 " "RAM logic \"B_to_D:inst2\|B_to_D_TensPlace:inst3\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram6" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram0 " "RAM logic \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram0" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram1 " "RAM logic \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram1" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram2 " "RAM logic \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram2" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram3 " "RAM logic \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram3" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram4 " "RAM logic \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram4" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram5 " "RAM logic \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram5" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram6 " "RAM logic \"B_to_D:inst2\|B_to_D_OnesPlace:inst2\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram6" { Text "U:/CPRE281/Final Project/TestingDecrementer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670269843460 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670269843460 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "TestingDecrementer.bdf" "" { Schematic "U:/CPRE281/Final Project/TestingDecrementer/TestingDecrementer.bdf" { { 256 1088 1264 272 "B2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670269844111 "|TestingDecrementer|B2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670269844111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670269844158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670269845169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670269845169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670269845549 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670269845549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670269845549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670269845549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670269845659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  5 13:50:45 2022 " "Processing ended: Mon Dec  5 13:50:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670269845659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670269845659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670269845659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670269845659 ""}
