

# compile verilog/system verilog design source files
verilog work  --include "../hdl/acc" --include "./" \
".ip_user_files/ip/axi_ic/sim/axi_ic.v" \
".ip_user_files/ipstatic/hdl/axi_interconnect_v1_7_vl_rfs.v" \
".ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \
".ip_user_files/ip/rdbuf16k/sim/rdbuf16k.v" \
".ip_user_files/ip/rdbuf2k/sim/rdbuf2k.v" \
".ip_user_files/ip/rdbuf32k/sim/rdbuf32k.v" \
".ip_user_files/ip/rdbuf4k/sim/rdbuf4k.v" \
".ip_user_files/ip/rdbuf8k/sim/rdbuf8k.v" \
"../syn/.ip_user_files/ip/ila_0/sim/ila_0.v" \
"sync_fifo.v" \

sv work  --include "../hdl/acc" --include "./" \
"axi_slave_bfm.sv" \
"../hdl/acc/input_arb.sv" \
"../hdl/acc/input_cache.sv" \
"../hdl/acc/output_arb.sv" \
"../hdl/acc/output_cache.sv" \
"../hdl/acc/rd_cache_nk.sv" \
"../hdl/acc/tfacc_core.sv" \
"../hdl/tfacc_memif.sv" \
"../hdl/acc/u8adrgen.sv" \
"../hdl/acc/i8mac.sv" \
"../hdl/acc/rv_axi_port.sv" \
"../hdl/acc/rv_cache.sv" \
"../hdl/acc/adrtag.sv" \
"../hdl/acc/dpram10m.sv" \
"tb_tfacc_core.sv" \

# compile glbl module
verilog work $XILINX_VIVADO/data/verilog/src/glbl.v

# Do not sort compile order
nosort



