---
description: 本节内容：1.lec18, lec19, Datapath的小结
---

# 19.7-Single-Cycle CPU Datapath Summary

{% embed url="https://youtu.be/1WTP44UAtp4?si=FSeUc9tmQdro-qzM" %}
Lecture Video Address
{% endembed %}

## Complete RV32I Datapath!

到现在，我们已经实现了所有的6种格式的指令

![image-20240615145151767](.image/image-20240615145151767.png)

这能够使我们执行任何可以编译为RISC-V汇编语言的C程序

## Complete RV32I ISA!

![image-20240614135652483](../lec18-single-cycle-cpu-datapath-i/.image/image-20240614135652483.png)

## Review

We have designed a complete datapath

- Capable of executing all RISC-V instructions in one cycle each
- Not all units (hardware) used by all instructions（之前在点亮Datapath的时候，可以看到不是所有的路线都点亮了）

5 Phases of execution

- IF, ID, EX, MEM, WB
- Not all instructions are active in all phases

Controller specifies how to execute instructions

- We still need to design it
