#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Jan 14 16:23:25 2026
# Process ID         : 40808
# Current directory  : C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1
# Command line       : vivado.exe -log lab1_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab1_top.tcl
# Log file           : C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1/lab1_top.vds
# Journal file       : C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1\vivado.jou
# Running On         : Dell-14-Premium
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 7 255H
# CPU Frequency      : 3686 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 16
# Host memory        : 33777 MB
# Swap memory        : 15032 MB
# Total Virtual      : 48809 MB
# Available Virtual  : 18038 MB
#-----------------------------------------------------------
source lab1_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 527.625 ; gain = 220.109
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hskas/Downloads/lab1-main/lab1-main/hdmi_tx_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: synth_design -top lab1_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.160 ; gain = 539.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1_top' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1/.Xil/Vivado-40808-Dell-14-Premium/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1/.Xil/Vivado-40808-Dell-14-Premium/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1/.Xil/Vivado-40808-Dell-14-Premium/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1/.Xil/Vivado-40808-Dell-14-Premium/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'verifier' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/verifier.v:1]
INFO: [Synth 8-6157] synthesizing module 'length_finder' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/length_finder.v:1]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/arbiter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/arbiter.v:1]
INFO: [Synth 8-6157] synthesizing module 'encoder' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'length_finder' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/length_finder.v:1]
INFO: [Synth 8-6157] synthesizing module 'hasher' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hasher.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rotator' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/rotator.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotator' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/rotator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hash_round' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized0' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized0' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized1' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized1' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized2' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized2' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized3' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized3' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized4' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized4' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized5' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized5' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized6' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
	Parameter ROUND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized6' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'rotator__parameterized0' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/rotator.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DISTANCE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotator__parameterized0' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/rotator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hasher' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hasher.v:1]
INFO: [Synth 8-6157] synthesizing module 'cam' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/cam.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cam' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/cam.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_rom' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_rom.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_rom.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hash_rom' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/hash_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'verifier' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/verifier.v:1]
INFO: [Synth 8-6157] synthesizing module 'lab1_interface' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_interface.v:13]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:3]
	Parameter WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:3]
INFO: [Synth 8-6157] synthesizing module 'button_press_unit' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/button_press_unit.v:6]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'brute_force_synchronizer' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brute_force_synchronizer' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/debouncer.v:9]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffr' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:16]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:16]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized0' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:16]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized0' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:16]
INFO: [Synth 8-226] default block is never used [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/debouncer.v:48]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/debouncer.v:9]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/one_pulse.v:7]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized1' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized1' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/one_pulse.v:7]
INFO: [Synth 8-6155] done synthesizing module 'button_press_unit' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/button_press_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'input_box' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/input_box.v:3]
INFO: [Synth 8-6157] synthesizing module 'tcgrom' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/tcgrom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tcgrom' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/tcgrom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'input_box' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/input_box.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (11) of module 'input_box' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_interface.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (10) of module 'input_box' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_interface.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (11) of module 'input_box' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_interface.v:152]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (10) of module 'input_box' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_interface.v:153]
INFO: [Synth 8-638] synthesizing module 'vga_controller_800x480_60' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/vga_controller_800x480_60.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_800x480_60' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/vga_controller_800x480_60.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:3]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'q' does not match port width (11) of module 'dff__parameterized1' [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_interface.v:310]
INFO: [Synth 8-6155] done synthesizing module 'lab1_interface' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_interface.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lab1_top' (0#1) [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/lab1_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.801 ; gain = 666.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.801 ; gain = 666.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1443.801 ; gain = 666.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1443.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hskas/Documents/EE108/Lab1/Lab1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [c:/Users/hskas/Documents/EE108/Lab1/Lab1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'U3'
Parsing XDC File [c:/Users/hskas/Documents/EE108/Lab1/Lab1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [c:/Users/hskas/Documents/EE108/Lab1/Lab1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Parsing XDC File [C:/Users/hskas/Downloads/lab1_starter_files/lab1starterfiles/lab1.xdc]
Finished Parsing XDC File [C:/Users/hskas/Downloads/lab1_starter_files/lab1starterfiles/lab1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hskas/Downloads/lab1_starter_files/lab1starterfiles/lab1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1516.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1516.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1516.828 ; gain = 739.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1516.828 ; gain = 739.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1516.828 ; gain = 739.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1516.828 ; gain = 739.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 3     
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 14    
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'y_dff/q_reg' and it is trimmed from '11' to '10' bits. [C:/Users/hskas/Documents/EE108/Lab1/Lab1.srcs/sources_1/imports/lab1starterfiles/ff_lib.v:10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.051 ; gain = 802.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|tcgrom      | data          | 512x8         | LUT            | 
|input_box   | char_rom/data | 512x8         | LUT            | 
|input_box   | char_rom/data | 512x8         | LUT            | 
|tcgrom      | data          | 512x8         | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1667.461 ; gain = 890.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1756.133 ; gain = 979.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1756.137 ; gain = 979.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |hdmi_tx |     1|
|3     |CARRY4  |   122|
|4     |LUT1    |    25|
|5     |LUT2    |    85|
|6     |LUT3    |   322|
|7     |LUT4    |   216|
|8     |LUT5    |   116|
|9     |LUT6    |   612|
|10    |MUXF7   |    86|
|11    |MUXF8   |     2|
|12    |FDRE    |   440|
|13    |IBUF    |     6|
|14    |OBUF    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1938.973 ; gain = 1088.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1938.973 ; gain = 1161.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1948.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7e2e6796
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1951.770 ; gain = 1408.223
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1951.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hskas/Documents/EE108/Lab1/Lab1.runs/synth_1/lab1_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab1_top_utilization_synth.rpt -pb lab1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 14 16:24:31 2026...
