                                                                                             NIST SP 800-140                                                            FIPS 140-3 DERIVED TEST
                                                                                                                                                                           REQUIREMENTS (DTR)

                                                                                             plaintext/ciphertext buffers, control buffers, key storage, working memory, and program
                                                                                             memory.

                                                                                             TE02.15.11 The tester shall verify that the block diagram indicates all significant
                                                                                             interconnections and data flow among major components of the module, and between the module
                                                                                             and outside equipment. In particular, each line on the block diagram indicating an
                                                                                             interconnection must be labeled with the type of information it transmits.

                                                                                             TE02.15.12 The tester shall verify that the block diagram indicates the cryptographic boundary
                                                                                             for the cryptographic module, as required under this assertion.

                                                                                             TE02.15.13 The tester shall verify that, for each processor, the vendor has identified the software
                                                                                             or firmware code modules executed by that processor, the services performed by that processor
This publication is available free of charge from: https://doi.org/10.6028/NIST.SP.800-140




                                                                                             and associated code, and the memory devices containing the executable code and data.

                                                                                             TE02.15.14 The tester shall verify that, for each processor, the vendor has identified any
                                                                                             hardware with which the processor interfaces. This must include, as applicable, any hardware
                                                                                             components that provide input, control, or status data to the processor and associated
                                                                                             software/firmware, and any hardware components that receive output, control, or status data
                                                                                             from the processor and associated software/firmware. Such hardware components may be within
                                                                                             the cryptographic module or may be user equipment outside the module such as input/output
                                                                                             devices.

                                                                                             AS02.17: (Specification â€“ Levels 1, 2, 3, and 4)

                                                                                             The cryptographic boundary of a firmware cryptographic module shall delimit and
                                                                                             identify:

                                                                                                -   The set of executable file or files that constitute the cryptographic module; and
                                                                                                -   The instantiation of the cryptographic module saved in memory and executed by
                                                                                                    one or more processors.

                                                                                             Required Vendor Information

                                                                                             VE02.17.04 For each processor in the computing platform of the operational environment bound
                                                                                             to the firmware module, the vendor shall identify, by major services, the firmware that is
                                                                                             executed by the processor, and the memory devices that contain the executable code and data.

                                                                                             VE02.17.05 For each processor in the computing platform of the operational environment bound
                                                                                             to the firmware module, the vendor shall identify any hardware with which the processor
                                                                                             interfaces.

                                                                                             Required Test Procedures

                                                                                             TE02.17.06 The tester shall verify the documentation provided under assertion AS02.02, with a
                                                                                             focus on the block diagram depicting all of the major hardware components of a cryptographic
                                                                                             module and component interconnections, including any microprocessors, input/output buffers,


                                                                                                                                              4
