**********************************************************************************************************************************************************************************
1.  SOC Scripting

SoC Top Module Generator
Overview
This project demonstrates metadata-driven automation of SoC IP integration.

Instead of manually wiring vendor IP blocks, this script:
Parses structured IP definitions (JSON)
Generates unique nets
Renders a SystemVerilog top module using Jinja templates
Produces synthesizable RTL automatically

This approach reflects modern SoC integration workflows used in product-based semiconductor companies.

Execution
-python generate_top.py

**********************************************************************************************************************************************************************************
