// Seed: 159651758
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  type_0 id_2 (
      .id_0(id_3),
      .id_1(id_1),
      .id_2(id_3),
      .id_3(id_3),
      .id_4((1))
  );
endmodule
module module_1 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  logic id_8;
  assign id_0[1] = 1;
  logic id_9 = id_9, id_10;
  logic id_11;
  assign id_11 = id_3;
  logic id_12;
  type_0 id_13 (
      id_1,
      id_9,
      1
  );
  logic id_14;
endmodule
