WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 1 min 44 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 1 min 44 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 1 min 44 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 11552930 heartbeat IPC: 1.10462 cumulative IPC: 1.10462 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 20615585 heartbeat IPC: 1.10343 cumulative IPC: 1.10403 (Simulation time: 0 hr 9 min 52 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 29681844 heartbeat IPC: 1.103 cumulative IPC: 1.10368 (Simulation time: 0 hr 13 min 44 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 38766209 heartbeat IPC: 1.1008 cumulative IPC: 1.10296 (Simulation time: 0 hr 17 min 4 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 47847268 heartbeat IPC: 1.1012 cumulative IPC: 1.10261 (Simulation time: 0 hr 19 min 21 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 45347228 cumulative IPC: 1.10261 (Simulation time: 0 hr 19 min 21 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 45347228 (Simulation time: 0 hr 19 min 21 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.10261 instructions: 50000000 cycles: 45347228
CPU 0 Branch Prediction Accuracy: 96.5202% MPKI: 9.70451 Average ROB Occupancy at Mispredict: 54.0003
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.70451
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     951409  HIT:     290036  MISS:     661373
LLC LOAD         ACCESS:     950686  HIT:     289653  MISS:     661033
LLC RFO          ACCESS:        280  HIT:          0  MISS:        280
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        383  HIT:        383  MISS:          0
LLC TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 83.3877 cycles
cpu0_DTLB TOTAL       ACCESS:   14333019  HIT:   14226870  MISS:     106149
cpu0_DTLB LOAD         ACCESS:   14333019  HIT:   14226870  MISS:     106149
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.68644 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14809671  HIT:   10890842  MISS:    3918829
cpu0_L1D LOAD         ACCESS:   14153326  HIT:   10236753  MISS:    3916573
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     654089  MISS:       2171
cpu0_L1D TRANSLATION  ACCESS:         85  HIT:          0  MISS:         85
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 21.7852 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     951626  HIT:        601  MISS:     951025
cpu0_L2C LOAD         ACCESS:     950903  HIT:        218  MISS:     950685
cpu0_L2C RFO          ACCESS:        280  HIT:          0  MISS:        280
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        383  HIT:        383  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 78.6859 cycles
cpu0_STLB TOTAL       ACCESS:      17495  HIT:      17435  MISS:         60
cpu0_STLB LOAD         ACCESS:      17495  HIT:      17435  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 649.651 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     622236
  ROW_BUFFER_MISS:      39138
 AVG DBUS CONGESTED CYCLE:    3.88819
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:        368  FULL:          0

