#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 21 20:41:07 2022
# Process ID: 17972
# Current directory: D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog
# Command line: xsim.exe -source {xsim.dir/spmv_accel/xsim_script.tcl}
# Log file: D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/xsim.log
# Journal file: D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog\xsim.jou
# Running On: LAPTOP-P5G6NA7F, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16931 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/spmv_accel/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.1/data/ip'.
# xsim {spmv_accel} -view {{spmv_accel_dataflow_ana.wcfg}} -tclbatch {spmv_accel.tcl} -protoinst {spmv_accel.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file spmv_accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel//AESL_inst_spmv_accel_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel/grp_spvm_kernel_fu_101/grp_spvm_kernel_fu_101_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel/grp_spvm_kernel_fu_101/spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0/grp_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1_fu_52/grp_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_Pipeline_VITIS_LOOP_30_1_fu_52_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel/grp_spvm_kernel_fu_101/spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0/spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel/grp_spvm_kernel_fu_101/spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0/spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel/grp_spvm_kernel_fu_101/spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0/spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel/grp_spvm_kernel_fu_101/spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0/grp_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4_fu_40/grp_spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_Pipeline_VITIS_LOOP_70_4_fu_40_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_spmv_accel_top/AESL_inst_spmv_accel/grp_spvm_kernel_fu_101/spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0/spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0_activity
Time resolution is 1 ps
open_wave_config spmv_accel_dataflow_ana.wcfg
source spmv_accel.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/ap_return -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/y_d0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/y_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/y_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/y_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/data_size -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/col_size -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/row_size -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/x_q0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/x_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/x_address0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/rows_q0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/rows_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/rows_address0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/cols_q0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/cols_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/cols_address0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/values_q0 -into $return_group -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/values_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/values_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/ap_start -into $blocksiggroup
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/ap_done -into $blocksiggroup
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/ap_idle -into $blocksiggroup
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_spmv_accel_top/AESL_inst_spmv_accel/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_spmv_accel_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_spmv_accel_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_spmv_accel_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_values -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_cols -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_rows -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_x -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_row_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_col_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_data_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_spmv_accel_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_spmv_accel_top/ap_return -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/y_d0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/y_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/y_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/y_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_spmv_accel_top/data_size -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/col_size -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/row_size -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/x_q0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/x_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/x_address0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/rows_q0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/rows_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/rows_address0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/cols_q0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/cols_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/cols_address0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/values_q0 -into $tb_return_group -radix hex
## add_wave /apatb_spmv_accel_top/values_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_spmv_accel_top/values_address0 -into $tb_return_group -radix hex
## save_wave_config spmv_accel.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "835000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 895 ns : File "D:/Documents/HLS/LabB/hls/proj3/solution1/sim/verilog/spmv_accel.autotb.v" Line 641
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2049.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Fri Oct 21 23:25:26 2022...
