module myModule(input [7:0] inputData, output reg [7:0] outputData, input clk, input rst);
    reg [7:0] temp;
    always @(posedge clk or posedge rst)
    begin
        if (rst)
            temp <= 8'b00000001;
        else
            temp <= inputData + 8'b00000001;
    end
    assign outputData = temp;
endmodule