<stg><name>pid</name>


<trans_list>

<trans id="765" from="1" to="2">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="2" to="3">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="3" to="4">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="4" to="5">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="5" to="6">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="6" to="7">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="7" to="8">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="8" to="9">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="9" to="10">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="10" to="11">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="11" to="12">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="12" to="13">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="13" to="14">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="14" to="15">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="15" to="16">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="16" to="17">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="17" to="18">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="18" to="19">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="19" to="20">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="20" to="21">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="21" to="22">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="22" to="23">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="23" to="24">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="24" to="25">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="25" to="26">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="26" to="27">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="27" to="28">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="28" to="29">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %cmdIn_V_addr_5 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:87  %cmdIn_V_load_5 = load i16* %cmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:7  %measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="measured_V_addr_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:8  %p_Val2_34 = load i16* %measured_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:26  %kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kp_V_addr_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:27  %kp_V_load_3 = load i32* %kp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:32  %ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ki_V_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:33  %ki_V_load_2 = load i32* %ki_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:40  %kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kd_V_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:41  %kd_V_load_2 = load i32* %kd_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ki_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kd_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kp_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:38  %cmdIn_V_addr_1 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:39  %p_Val2_s = load i16* %cmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:87  %cmdIn_V_load_5 = load i16* %cmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %p_Result_6 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %cmdIn_V_load_5, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:89  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %cmdIn_V_load_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:90  %tmp_96 = trunc i16 %cmdIn_V_load_5 to i13

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:91  %tmp_10_5 = icmp eq i13 %tmp_96, 0

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:92  %ret_V_1_5 = add i3 1, %p_Result_6

]]></Node>
<StgValue><ssdm name="ret_V_1_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:93  %p_5 = select i1 %tmp_10_5, i3 %p_Result_6, i3 %ret_V_1_5

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:94  %p_2_5 = select i1 %tmp_89, i3 %p_5, i3 %p_Result_6

]]></Node>
<StgValue><ssdm name="p_2_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:98  %tmp = icmp ne i16 %cmdIn_V_load_5, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:1  %measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="measured_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:2  %p_Val2_1 = load i16* %measured_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:20  %kp_V_load = load i32* %kp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:25  %ki_V_load = load i32* %ki_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:32  %kd_V_load = load i32* %kd_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:8  %p_Val2_34 = load i16* %measured_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:27  %kp_V_load_3 = load i32* %kp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:33  %ki_V_load_2 = load i32* %ki_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:41  %kd_V_load_2 = load i32* %kd_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:39  %p_Val2_s = load i16* %cmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:40  %p_Result_s_12 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s_12"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:41  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:42  %tmp_39 = trunc i16 %p_Val2_s to i13

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:43  %tmp_10_1 = icmp eq i13 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:44  %ret_V_1_1 = add i3 1, %p_Result_s_12

]]></Node>
<StgValue><ssdm name="ret_V_1_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:45  %p_1 = select i1 %tmp_10_1, i3 %p_Result_s_12, i3 %ret_V_1_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:46  %p_2_1 = select i1 %tmp_36, i3 %p_1, i3 %p_Result_s_12

]]></Node>
<StgValue><ssdm name="p_2_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50  %cmdIn_V_addr_2 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:51  %p_Val2_13 = load i16* %cmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:0  %tmp_5 = sext i16 %p_Val2_s to i17

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:2  %p_Val2_1 = load i16* %measured_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:3  %tmp_6 = sext i16 %p_Val2_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:4  %p_Val2_2 = sub i17 %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
_ifconv1:5  %p_Val2_3 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="21" op_0_bw="20">
<![CDATA[
_ifconv1:7  %p_Val2_3_cast = sext i20 %p_Val2_3 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:16  %p_Val2_5 = load i16* @last_error_pos_V_0, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ifconv1:17  %tmp_3 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="21" op_0_bw="19">
<![CDATA[
_ifconv1:18  %tmp_3_cast = sext i19 %tmp_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv1:19  %p_Val2_8 = sub i21 %p_Val2_3_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:20  %kp_V_load = load i32* %kp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:25  %ki_V_load = load i32* %ki_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:32  %kd_V_load = load i32* %kd_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="17">
<![CDATA[
_ifconv1:43  %tmp_99 = trunc i17 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:44  store i16 %tmp_99, i16* @last_error_pos_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:46  %measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="measured_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:47  %p_Val2_14 = load i16* %measured_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:65  %kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kp_V_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:66  %kp_V_load_1 = load i32* %kp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:71  %ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ki_V_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:72  %ki_V_load_1 = load i32* %ki_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:79  %kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kd_V_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:80  %kd_V_load_1 = load i32* %kd_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:51  %p_Val2_13 = load i16* %cmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52  %p_Result_3 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_13, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:53  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:54  %tmp_73 = trunc i16 %p_Val2_13 to i13

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:55  %tmp_10_2 = icmp eq i13 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:56  %ret_V_1_2 = add i3 1, %p_Result_3

]]></Node>
<StgValue><ssdm name="ret_V_1_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:57  %p_2_13 = select i1 %tmp_10_2, i3 %p_Result_3, i3 %ret_V_1_2

]]></Node>
<StgValue><ssdm name="p_2_13"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:58  %p_2_2 = select i1 %tmp_56, i3 %p_2_13, i3 %p_Result_3

]]></Node>
<StgValue><ssdm name="p_2_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:62  %cmdIn_V_addr_3 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:63  %p_Val2_25 = load i16* %cmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="51" op_0_bw="32">
<![CDATA[
_ifconv1:21  %OP1_V_cast = sext i32 %kp_V_load to i51

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="51" op_0_bw="20">
<![CDATA[
_ifconv1:22  %OP2_V_cast = sext i20 %p_Val2_3 to i51

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv1:23  %p_Val2_7 = mul i51 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="32">
<![CDATA[
_ifconv1:33  %OP1_V_2_cast = sext i32 %kd_V_load to i52

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="52" op_0_bw="21">
<![CDATA[
_ifconv1:34  %OP2_V_2_cast = sext i21 %p_Val2_8 to i52

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:35  %p_Val2_10 = mul i52 %OP1_V_2_cast, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:45  %tmp_18 = sext i16 %p_Val2_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:47  %p_Val2_14 = load i16* %measured_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:48  %tmp_19 = sext i16 %p_Val2_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:49  %p_Val2_15 = sub i17 %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
_ifconv1:50  %p_Val2_16 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_15, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="21" op_0_bw="20">
<![CDATA[
_ifconv1:52  %p_Val2_16_cast = sext i20 %p_Val2_16 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_16_cast"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:61  %p_Val2_18 = load i16* @last_error_pos_V_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ifconv1:62  %tmp_24 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_18, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="21" op_0_bw="19">
<![CDATA[
_ifconv1:63  %tmp_27_cast = sext i19 %tmp_24 to i21

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv1:64  %p_Val2_19 = sub i21 %p_Val2_16_cast, %tmp_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:66  %kp_V_load_1 = load i32* %kp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:72  %ki_V_load_1 = load i32* %ki_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:80  %kd_V_load_1 = load i32* %kd_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="17">
<![CDATA[
_ifconv1:91  %tmp_101 = trunc i17 %p_Val2_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:92  store i16 %tmp_101, i16* @last_error_pos_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:94  %measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="measured_V_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:95  %p_Val2_26 = load i16* %measured_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:98  %kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kp_V_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:99  %kp_V_load_2 = load i32* %kp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:83  %ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ki_V_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:84  %ki_V_load_3 = load i32* %ki_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:91  %kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kd_V_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:92  %kd_V_load_3 = load i32* %kd_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:27  %p_Val2_60 = load i16* %cmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:63  %p_Val2_25 = load i16* %cmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:64  %p_Result_4 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_25, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:65  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:66  %tmp_80 = trunc i16 %p_Val2_25 to i13

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:67  %tmp_10_3 = icmp eq i13 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:68  %ret_V_1_3 = add i3 1, %p_Result_4

]]></Node>
<StgValue><ssdm name="ret_V_1_3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:69  %p_3 = select i1 %tmp_10_3, i3 %p_Result_4, i3 %ret_V_1_3

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:70  %p_2_3 = select i1 %tmp_76, i3 %p_3, i3 %p_Result_4

]]></Node>
<StgValue><ssdm name="p_2_3"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:6  %p_Val2_3_cast1 = sext i20 %p_Val2_3 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:8  %p_Val2_4 = load i32* @integral_pos_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %p_Val2_6 = add i32 %p_Val2_4, %p_Val2_3_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_9 = icmp slt i32 %p_Val2_6, -6553600

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_s = icmp sgt i32 %p_Val2_6, 6553600

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %p_Val2_6_cast = select i1 %tmp_9, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_6_cast"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:13  %tmp_10 = or i1 %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_1 = select i1 %tmp_10, i32 %p_Val2_6_cast, i32 %p_Val2_6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  store i32 %tmp_1, i32* @integral_pos_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="20">
<![CDATA[
_ifconv1:51  %p_Val2_16_cast1 = sext i20 %p_Val2_16 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_16_cast1"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:53  %p_Val2_17 = load i32* @integral_pos_V_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:54  %p_Val2_s_14 = add i32 %p_Val2_17, %p_Val2_16_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_s_14"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:55  %tmp_20 = icmp slt i32 %p_Val2_s_14, -6553600

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:56  %tmp_21 = icmp sgt i32 %p_Val2_s_14, 6553600

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:57  %p_Val2_cast = select i1 %tmp_20, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:58  %tmp_22 = or i1 %tmp_20, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:59  %tmp_23 = select i1 %tmp_22, i32 %p_Val2_cast, i32 %p_Val2_s_14

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:60  store i32 %tmp_23, i32* @integral_pos_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="51" op_0_bw="32">
<![CDATA[
_ifconv1:67  %OP1_V_3_cast = sext i32 %kp_V_load_1 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="51" op_0_bw="20">
<![CDATA[
_ifconv1:68  %OP2_V_3_cast = sext i20 %p_Val2_16 to i51

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv1:69  %p_Val2_20 = mul i51 %OP1_V_3_cast, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="52" op_0_bw="32">
<![CDATA[
_ifconv1:81  %OP1_V_5_cast = sext i32 %kd_V_load_1 to i52

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="52" op_0_bw="21">
<![CDATA[
_ifconv1:82  %OP2_V_5_cast = sext i21 %p_Val2_19 to i52

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:83  %p_Val2_23 = mul i52 %OP1_V_5_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:95  %p_Val2_26 = load i16* %measured_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:99  %kp_V_load_2 = load i32* %kp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:58  %measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="measured_V_addr_4"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:59  %p_Val2_46 = load i16* %measured_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:77  %kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kp_V_addr_4"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:78  %kp_V_load_4 = load i32* %kp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:84  %ki_V_load_3 = load i32* %ki_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_3"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1237_ifconv:92  %kd_V_load_3 = load i32* %kd_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:27  %p_Val2_60 = load i16* %cmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_60, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:29  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_60, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:30  %tmp_33 = trunc i16 %p_Val2_60 to i13

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:31  %tmp_2 = icmp eq i13 %tmp_33, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:32  %ret_V_1 = add i3 1, %p_Result_s

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:33  %p_s = select i1 %tmp_2, i3 %p_Result_s, i3 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:34  %p_2 = select i1 %tmp_17, i3 %p_s, i3 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:35  %tmp_8 = sext i3 %p_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %test_addr = getelementptr [4096 x i32]* %test, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_addr"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:37  store i32 %tmp_8, i32* %test_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:74  %cmdIn_V_addr_4 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_4"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:75  %cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_4"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:26  %OP1_V = sext i32 %ki_V_load to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:27  %OP2_V = sext i32 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:28  %p_Val2_9 = mul nsw i64 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:73  %OP1_V_1 = sext i32 %ki_V_load_1 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:74  %OP2_V_1 = sext i32 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:75  %p_Val2_21 = mul nsw i64 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:93  %tmp_34 = sext i16 %p_Val2_25 to i17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:96  %tmp_35 = sext i16 %p_Val2_26 to i17

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:97  %r_V = sub i17 %tmp_34, %tmp_35

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:59  %p_Val2_46 = load i16* %measured_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:78  %kp_V_load_4 = load i32* %kp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_4"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:109  %measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="measured_V_addr_5"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:110  %p_Val2_59 = load i16* %measured_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:113  %kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kp_V_addr_5"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:114  %kp_V_load_5 = load i32* %kp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:37  store i32 %tmp_8, i32* %test_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:47  %tmp_12_1 = sext i3 %p_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:48  %test_addr_1 = getelementptr [4096 x i32]* %test, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:49  store i32 %tmp_12_1, i32* %test_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:75  %cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_4"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:76  %p_Result_5 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %cmdIn_V_load_4, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:77  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %cmdIn_V_load_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:78  %tmp_84 = trunc i16 %cmdIn_V_load_4 to i13

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:79  %tmp_10_4 = icmp eq i13 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:80  %ret_V_1_4 = add i3 1, %p_Result_5

]]></Node>
<StgValue><ssdm name="ret_V_1_4"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:81  %p_4 = select i1 %tmp_10_4, i3 %p_Result_5, i3 %ret_V_1_4

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:82  %p_2_4 = select i1 %tmp_82, i3 %p_4, i3 %p_Result_5

]]></Node>
<StgValue><ssdm name="p_2_4"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:99  br i1 %tmp, label %_ifconv1, label %._crit_edge1237_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="51">
<![CDATA[
_ifconv1:24  %p_Val2_7_cast = sext i51 %p_Val2_7 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_7_cast"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:29  %tmp_4 = zext i64 %p_Val2_7_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:30  %tmp_7 = zext i64 %p_Val2_9 to i65

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv1:31  %p_Val2_11 = add nsw i65 %tmp_7, %tmp_4

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="66" op_0_bw="65">
<![CDATA[
_ifconv1:36  %tmp_11 = zext i65 %p_Val2_11 to i66

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="66" op_0_bw="52">
<![CDATA[
_ifconv1:37  %tmp_12 = zext i52 %p_Val2_10 to i66

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv1:38  %p_Val2_12 = add nsw i66 %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:39  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="51">
<![CDATA[
_ifconv1:70  %p_Val2_20_cast = sext i51 %p_Val2_20 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_20_cast"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:76  %tmp_25 = zext i64 %p_Val2_20_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:77  %tmp_26 = zext i64 %p_Val2_21 to i65

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv1:78  %p_Val2_22 = add nsw i65 %tmp_26, %tmp_25

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="66" op_0_bw="65">
<![CDATA[
_ifconv1:84  %tmp_27 = zext i65 %p_Val2_22 to i66

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="66" op_0_bw="52">
<![CDATA[
_ifconv1:85  %tmp_28 = zext i52 %p_Val2_23 to i66

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv1:86  %p_Val2_24 = add nsw i66 %tmp_27, %tmp_28

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:87  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="49" op_0_bw="32">
<![CDATA[
_ifconv1:100  %OP1_V_2 = sext i32 %kp_V_load_2 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="49" op_0_bw="17">
<![CDATA[
_ifconv1:101  %OP2_V_2 = sext i17 %r_V to i49

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:102  %p_Val2_27 = mul nsw i49 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:103  %phitmp1 = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %p_Val2_27, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:110  %p_Val2_59 = load i16* %measured_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:114  %kp_V_load_5 = load i32* %kp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="240" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:49  store i32 %tmp_12_1, i32* %test_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:59  %tmp_12_2 = sext i3 %p_2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %test_addr_2 = getelementptr [4096 x i32]* %test, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_addr_2"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:61  store i32 %tmp_12_2, i32* %test_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:40  %tmp_14 = icmp slt i32 %tmp_13, -65536

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:41  %tmp_15 = icmp sgt i32 %tmp_13, 65470

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:42  %tmp_16 = or i1 %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:88  %tmp_30 = icmp slt i32 %tmp_29, -65536

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:89  %tmp_31 = icmp sgt i32 %tmp_29, 65470

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:90  %tmp_32 = or i1 %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:104  %tmp_36_cast = select i1 %tmp_14, i16 -8192, i16 8183

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:105  %tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_12, i32 19, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:106  %tmp_38 = select i1 %tmp_16, i16 %tmp_36_cast, i16 %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:107  %tmp_39_cast = select i1 %tmp_30, i16 -8192, i16 8183

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:108  %tmp_51 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_24, i32 19, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:109  %tmp_68 = select i1 %tmp_32, i16 %tmp_39_cast, i16 %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:110  br label %._crit_edge1237_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge1237_ifconv:1  %p_Val2_29 = phi i16 [ %tmp_68, %_ifconv1 ], [ 0, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge1237_ifconv:2  %p_Val2_30 = phi i16 [ %tmp_38, %_ifconv1 ], [ 0, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:4  %p_Val2_32 = select i1 %tmp, i16 %p_Val2_29, i16 %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:5  %p_Val2_33 = select i1 %tmp, i16 %p_Val2_30, i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:6  %tmp_40 = sext i16 %p_Val2_33 to i17

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:9  %tmp_41 = sext i16 %p_Val2_34 to i17

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1237_ifconv:10  %p_Val2_35 = sub i17 %tmp_40, %tmp_41

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="17">
<![CDATA[
._crit_edge1237_ifconv:55  %tmp_103 = trunc i17 %p_Val2_35 to i16

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:57  %tmp_57 = sext i16 %p_Val2_32 to i17

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:60  %tmp_58 = sext i16 %p_Val2_46 to i17

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1237_ifconv:61  %p_Val2_47 = sub i17 %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="17">
<![CDATA[
._crit_edge1237_ifconv:106  %tmp_104 = trunc i17 %p_Val2_47 to i16

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="269" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:61  store i32 %tmp_12_2, i32* %test_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:71  %tmp_12_3 = sext i3 %p_2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:72  %test_addr_3 = getelementptr [4096 x i32]* %test, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_addr_3"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:73  store i32 %tmp_12_3, i32* %test_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge1237_ifconv:0  %p_Val2_28 = phi i16 [ %phitmp1, %_ifconv1 ], [ 0, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:3  %p_Val2_31 = select i1 %tmp, i16 %p_Val2_28, i16 %p_Val2_25

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:11  %p_Val2_36 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_35, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge1237_ifconv:12  %p_Val2_36_cast1 = sext i20 %p_Val2_36 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_36_cast1"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge1237_ifconv:13  %p_Val2_36_cast = sext i20 %p_Val2_36 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_36_cast"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:14  %p_Val2_37 = load i32* @integral_rate_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:15  %p_Val2_38 = add i32 %p_Val2_36_cast1, %p_Val2_37

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:16  %tmp_42 = icmp slt i32 %p_Val2_38, -6553600

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:17  %tmp_43 = icmp sgt i32 %p_Val2_38, 6553600

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:18  %p_Val2_1_cast = select i1 %tmp_42, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_1_cast"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:19  %tmp_44 = or i1 %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:20  %tmp_45 = select i1 %tmp_44, i32 %p_Val2_1_cast, i32 %p_Val2_38

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:21  store i32 %tmp_45, i32* @integral_rate_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:22  %p_Val2_45 = load i16* @last_error_rate_V_0, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:23  %tmp_46 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_45, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="21" op_0_bw="19">
<![CDATA[
._crit_edge1237_ifconv:24  %tmp_51_cast = sext i19 %tmp_46 to i21

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge1237_ifconv:25  %p_Val2_39 = sub i21 %p_Val2_36_cast, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="51" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:28  %OP1_V_7_cast = sext i32 %kp_V_load_3 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="51" op_0_bw="20">
<![CDATA[
._crit_edge1237_ifconv:29  %OP2_V_7_cast = sext i20 %p_Val2_36 to i51

]]></Node>
<StgValue><ssdm name="OP2_V_7_cast"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:30  %p_Val2_40 = mul i51 %OP2_V_7_cast, %OP1_V_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:56  store i16 %tmp_103, i16* @last_error_rate_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:62  %p_Val2_48 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %p_Val2_47, i3 0)

]]></Node>
<StgValue><ssdm name="p_Val2_48"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge1237_ifconv:63  %p_Val2_48_cast1 = sext i20 %p_Val2_48 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_48_cast1"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge1237_ifconv:64  %p_Val2_48_cast = sext i20 %p_Val2_48 to i21

]]></Node>
<StgValue><ssdm name="p_Val2_48_cast"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:65  %p_Val2_56 = load i32* @integral_rate_V_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:66  %p_Val2_49 = add i32 %p_Val2_48_cast1, %p_Val2_56

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:67  %tmp_59 = icmp slt i32 %p_Val2_49, -6553600

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:68  %tmp_60 = icmp sgt i32 %p_Val2_49, 6553600

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:69  %p_Val2_2_cast = select i1 %tmp_59, i32 -6553600, i32 6553600

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:70  %tmp_61 = or i1 %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:71  %tmp_62 = select i1 %tmp_61, i32 %p_Val2_2_cast, i32 %p_Val2_49

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:72  store i32 %tmp_62, i32* @integral_rate_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:73  %p_Val2_58 = load i16* @last_error_rate_V_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:74  %tmp_63 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_58, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="19">
<![CDATA[
._crit_edge1237_ifconv:75  %tmp_68_cast = sext i19 %tmp_63 to i21

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge1237_ifconv:76  %p_Val2_50 = sub i21 %p_Val2_48_cast, %tmp_68_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="51" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:79  %OP1_V_10_cast = sext i32 %kp_V_load_4 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="51" op_0_bw="20">
<![CDATA[
._crit_edge1237_ifconv:80  %OP2_V_10_cast = sext i20 %p_Val2_48 to i51

]]></Node>
<StgValue><ssdm name="OP2_V_10_cast"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:81  %p_Val2_51 = mul i51 %OP2_V_10_cast, %OP1_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_51"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:107  store i16 %tmp_104, i16* @last_error_rate_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:108  %tmp_74 = sext i16 %p_Val2_31 to i17

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:111  %tmp_75 = sext i16 %p_Val2_59 to i17

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1237_ifconv:112  %r_V_1 = sub i17 %tmp_74, %tmp_75

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="316" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:73  store i32 %tmp_12_3, i32* %test_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:83  %tmp_12_4 = sext i3 %p_2_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:84  %test_addr_4 = getelementptr [4096 x i32]* %test, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_addr_4"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:85  store i32 %tmp_12_4, i32* %test_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:34  %OP1_V_3 = sext i32 %ki_V_load_2 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:35  %OP2_V_3 = sext i32 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:36  %p_Val2_41 = mul nsw i64 %OP2_V_3, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:85  %OP1_V_4 = sext i32 %ki_V_load_3 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:86  %OP2_V_4 = sext i32 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:87  %p_Val2_52 = mul nsw i64 %OP2_V_4, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="326" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:85  store i32 %tmp_12_4, i32* %test_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:95  %tmp_12_5 = sext i3 %p_2_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:96  %test_addr_5 = getelementptr [4096 x i32]* %test, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_addr_5"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:97  store i32 %tmp_12_5, i32* %test_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:31  %p_Val2_40_cast = sext i51 %p_Val2_40 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_40_cast"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="65" op_0_bw="64">
<![CDATA[
._crit_edge1237_ifconv:37  %tmp_47 = zext i64 %p_Val2_40_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="65" op_0_bw="64">
<![CDATA[
._crit_edge1237_ifconv:38  %tmp_48 = zext i64 %p_Val2_41 to i65

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge1237_ifconv:39  %p_Val2_42 = add nsw i65 %tmp_47, %tmp_48

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="52" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:42  %OP1_V_9_cast = sext i32 %kd_V_load_2 to i52

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="52" op_0_bw="21">
<![CDATA[
._crit_edge1237_ifconv:43  %OP2_V_9_cast = sext i21 %p_Val2_39 to i52

]]></Node>
<StgValue><ssdm name="OP2_V_9_cast"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge1237_ifconv:44  %p_Val2_43 = mul i52 %OP2_V_9_cast, %OP1_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:82  %p_Val2_51_cast = sext i51 %p_Val2_51 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_51_cast"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="65" op_0_bw="64">
<![CDATA[
._crit_edge1237_ifconv:88  %tmp_64 = zext i64 %p_Val2_51_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="65" op_0_bw="64">
<![CDATA[
._crit_edge1237_ifconv:89  %tmp_65 = zext i64 %p_Val2_52 to i65

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
._crit_edge1237_ifconv:90  %p_Val2_53 = add nsw i65 %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="52" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:93  %OP1_V_12_cast = sext i32 %kd_V_load_3 to i52

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="52" op_0_bw="21">
<![CDATA[
._crit_edge1237_ifconv:94  %OP2_V_12_cast = sext i21 %p_Val2_50 to i52

]]></Node>
<StgValue><ssdm name="OP2_V_12_cast"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge1237_ifconv:95  %p_Val2_54 = mul i52 %OP2_V_12_cast, %OP1_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_54"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="344" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:97  store i32 %tmp_12_5, i32* %test_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="52">
<![CDATA[
._crit_edge1237_ifconv:45  %p_Val2_43_cast = sext i52 %p_Val2_43 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_43_cast"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="66" op_0_bw="65">
<![CDATA[
._crit_edge1237_ifconv:46  %tmp_49 = zext i65 %p_Val2_42 to i66

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="66" op_0_bw="64">
<![CDATA[
._crit_edge1237_ifconv:47  %tmp_50 = zext i64 %p_Val2_43_cast to i66

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
._crit_edge1237_ifconv:48  %p_Val2_44 = add nsw i66 %tmp_50, %tmp_49

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:49  %tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_44, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:50  %tmp_53 = icmp slt i32 %tmp_52, -65536

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:51  %tmp_54 = icmp sgt i32 %tmp_52, 65470

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:52  %sel_tmp = xor i1 %tmp_53, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:53  %sel_tmp2 = and i1 %tmp_54, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:54  %tmp_55 = or i1 %tmp_53, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="52">
<![CDATA[
._crit_edge1237_ifconv:96  %p_Val2_54_cast = sext i52 %p_Val2_54 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_54_cast"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="66" op_0_bw="65">
<![CDATA[
._crit_edge1237_ifconv:97  %tmp_66 = zext i65 %p_Val2_53 to i66

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="66" op_0_bw="64">
<![CDATA[
._crit_edge1237_ifconv:98  %tmp_67 = zext i64 %p_Val2_54_cast to i66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
._crit_edge1237_ifconv:99  %p_Val2_55 = add nsw i66 %tmp_67, %tmp_66

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:100  %tmp_69 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_55, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:101  %tmp_70 = icmp slt i32 %tmp_69, -65536

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1237_ifconv:102  %tmp_71 = icmp sgt i32 %tmp_69, 65470

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:103  %sel_tmp6 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:104  %sel_tmp7 = and i1 %tmp_71, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:105  %tmp_72 = or i1 %tmp_70, %sel_tmp7

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="49" op_0_bw="32">
<![CDATA[
._crit_edge1237_ifconv:115  %OP1_V_5 = sext i32 %kp_V_load_5 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="49" op_0_bw="17">
<![CDATA[
._crit_edge1237_ifconv:116  %OP2_V_5 = sext i17 %r_V_1 to i49

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:117  %p_Val2_57 = mul nsw i49 %OP2_V_5, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
._crit_edge1237_ifconv:118  %tmp_76_cast = select i1 %tmp_53, i19 -32768, i19 32735

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="19" op_0_bw="19" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:119  %tmp_77 = call i19 @_ssdm_op_PartSelect.i19.i66.i32.i32(i66 %p_Val2_44, i32 17, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
._crit_edge1237_ifconv:120  %tmp_78 = select i1 %tmp_55, i19 %tmp_76_cast, i19 %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
._crit_edge1237_ifconv:123  %tmp_82_cast1 = select i1 %tmp_70, i19 -32768, i19 32735

]]></Node>
<StgValue><ssdm name="tmp_82_cast1"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="19" op_0_bw="19" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:124  %tmp_87 = call i19 @_ssdm_op_PartSelect.i19.i66.i32.i32(i66 %p_Val2_55, i32 17, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
._crit_edge1237_ifconv:125  %tmp_90 = select i1 %tmp_72, i19 %tmp_82_cast1, i19 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:129  %tmp_94 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_57, i32 14, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="34" op_0_bw="34" op_1_bw="19" op_2_bw="15">
<![CDATA[
._crit_edge1237_ifconv:121  %p_shl1 = call i34 @_ssdm_op_BitConcatenate.i34.i19.i15(i19 %tmp_78, i15 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="35" op_0_bw="34">
<![CDATA[
._crit_edge1237_ifconv:122  %p_shl1_cast = sext i34 %p_shl1 to i35

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="34" op_0_bw="34" op_1_bw="19" op_2_bw="15">
<![CDATA[
._crit_edge1237_ifconv:126  %p_Val2_61 = call i34 @_ssdm_op_BitConcatenate.i34.i19.i15(i19 %tmp_90, i15 0)

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="35" op_0_bw="34">
<![CDATA[
._crit_edge1237_ifconv:127  %p_Val2_61_cast = sext i34 %p_Val2_61 to i35

]]></Node>
<StgValue><ssdm name="p_Val2_61_cast"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge1237_ifconv:128  %addconv = sub i35 %p_Val2_61_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="34" op_0_bw="34" op_1_bw="19" op_2_bw="15">
<![CDATA[
._crit_edge1237_ifconv:130  %p_shl = call i34 @_ssdm_op_BitConcatenate.i34.i19.i15(i19 %tmp_94, i15 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="36" op_0_bw="34">
<![CDATA[
._crit_edge1237_ifconv:131  %p_shl_cast1 = sext i34 %p_shl to i36

]]></Node>
<StgValue><ssdm name="p_shl_cast1"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge1237_ifconv:134  %tmp_82_cast = sext i35 %addconv to i36

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:136  %r_V_2 = sub i36 %tmp_82_cast, %p_shl_cast1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge1237_ifconv:158  %sum = add i35 %p_shl1_cast, %p_Val2_61_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge1237_ifconv:159  %sum_cast = sext i35 %sum to i36

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:160  %r_V_2_1 = sub i36 %p_shl_cast1, %sum_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge1237_ifconv:199  %addconv3 = sub i35 %p_shl1_cast, %p_Val2_61_cast

]]></Node>
<StgValue><ssdm name="addconv3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="35" op_0_bw="34">
<![CDATA[
._crit_edge1237_ifconv:132  %p_shl_cast = sext i34 %p_shl to i35

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge1237_ifconv:133  %p_Val2_62 = sub i35 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge1237_ifconv:135  %tmp_83_cast = sext i35 %p_Val2_62 to i36

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="49" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:137  %OP1_V_16_cast = sext i36 %r_V_2 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:138  %p_Val2_63 = mul i49 10813, %OP1_V_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="49" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:161  %OP1_V_17_1_cast = sext i36 %r_V_2_1 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_1_cast"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:162  %p_Val2_80_1 = mul i49 10813, %OP1_V_17_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_1"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:179  %addconv2 = add i36 %p_shl_cast1, %sum_cast

]]></Node>
<StgValue><ssdm name="addconv2"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge1237_ifconv:200  %tmp_111_3_cast = sext i35 %addconv3 to i36

]]></Node>
<StgValue><ssdm name="tmp_111_3_cast"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:201  %r_V_2_3 = sub i36 %tmp_111_3_cast, %p_shl_cast1

]]></Node>
<StgValue><ssdm name="r_V_2_3"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:220  %r_V_2_4 = add i36 %p_shl_cast1, %tmp_82_cast

]]></Node>
<StgValue><ssdm name="r_V_2_4"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:240  %r_V_2_5 = sub i36 %tmp_83_cast, %sum_cast

]]></Node>
<StgValue><ssdm name="r_V_2_5"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:259  %addconv4 = sub i36 %sum_cast, %p_shl_cast1

]]></Node>
<StgValue><ssdm name="addconv4"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge1237_ifconv:279  %r_V_2_7 = add i36 %p_shl_cast1, %tmp_111_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:139  %tmp_79 = call i48 @_ssdm_op_BitConcatenate.i48.i16.i32(i16 %p_Val2_60, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="51" op_0_bw="48">
<![CDATA[
._crit_edge1237_ifconv:141  %tmp_85_cast_cast = sext i48 %tmp_79 to i51

]]></Node>
<StgValue><ssdm name="tmp_85_cast_cast"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="51" op_0_bw="49">
<![CDATA[
._crit_edge1237_ifconv:142  %tmp_80_cast = zext i49 %p_Val2_63 to i51

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="49" op_0_bw="48">
<![CDATA[
._crit_edge1237_ifconv:143  %tmp_81 = sext i48 %tmp_79 to i49

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:144  %p_Val2_64 = add i51 %tmp_80_cast, %tmp_85_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:145  %p_Val2_65_cast = add i49 %tmp_81, %p_Val2_63

]]></Node>
<StgValue><ssdm name="p_Val2_65_cast"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:146  %tmp_83 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_65_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:147  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_65_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:148  %tmp_85 = icmp sgt i19 %tmp_83, 32735

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:149  %phitmp7 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_64, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:150  %sel_tmp1 = xor i1 %tmp_105, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:151  %sel_tmp4 = and i1 %tmp_85, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:152  %sel_tmp5_cast = select i1 %tmp_105, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp5_cast"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:153  %tmp_86 = or i1 %tmp_105, %sel_tmp4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:154  %p_Val2_65 = select i1 %tmp_86, i16 %sel_tmp5_cast, i16 %phitmp7

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:155  %OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:165  %p_Val2_81_1_cast = add i49 %tmp_81, %p_Val2_80_1

]]></Node>
<StgValue><ssdm name="p_Val2_81_1_cast"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:166  %tmp_117_1 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_81_1_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_117_1"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:167  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_81_1_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:168  %tmp_119_1 = icmp sgt i19 %tmp_117_1, 32735

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="51" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:180  %OP1_V_17_2_cast = sext i36 %addconv2 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_17_2_cast"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:181  %p_Val2_80_2 = mul i51 10813, %OP1_V_17_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_2"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="49" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:183  %tmp_107 = trunc i51 %p_Val2_80_2 to i49

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="49" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:202  %OP1_V_17_3_cast = sext i36 %r_V_2_3 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_3_cast"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:203  %p_Val2_80_3 = mul i49 10813, %OP1_V_17_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_3"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:303  %p_Result_7 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_65, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:305  %tmp_118 = trunc i16 %p_Val2_65 to i13

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:306  %tmp_91 = icmp eq i13 %tmp_118, 0

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="430" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:156  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_65, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="51" op_0_bw="49">
<![CDATA[
._crit_edge1237_ifconv:163  %tmp_11560_1_cast = zext i49 %p_Val2_80_1 to i51

]]></Node>
<StgValue><ssdm name="tmp_11560_1_cast"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:164  %p_Val2_81_1 = add i51 %tmp_11560_1_cast, %tmp_85_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_1"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:169  %phitmp63_1 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_81_1, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp63_1"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:170  %sel_tmp9 = xor i1 %tmp_106, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:171  %sel_tmp3 = and i1 %tmp_119_1, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:172  %sel_tmp8_cast = select i1 %tmp_106, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp8_cast"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:173  %tmp_88 = or i1 %tmp_106, %sel_tmp3

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:174  %p_Val2_82_1 = select i1 %tmp_88, i16 %sel_tmp8_cast, i16 %phitmp63_1

]]></Node>
<StgValue><ssdm name="p_Val2_82_1"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:175  %OUT_addr = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:176  %OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_req"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:185  %p_Val2_81_2_cast = add i49 %tmp_81, %tmp_107

]]></Node>
<StgValue><ssdm name="p_Val2_81_2_cast"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:186  %tmp_117_2 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_81_2_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_117_2"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:187  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_81_2_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:188  %tmp_119_2 = icmp sgt i19 %tmp_117_2, 32735

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:206  %p_Val2_81_3_cast = add i49 %tmp_81, %p_Val2_80_3

]]></Node>
<StgValue><ssdm name="p_Val2_81_3_cast"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:207  %tmp_117_3 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_81_3_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_117_3"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:208  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_81_3_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:209  %tmp_119_3 = icmp sgt i19 %tmp_117_3, 32735

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="51" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:221  %OP1_V_17_4_cast = sext i36 %r_V_2_4 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_17_4_cast"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:222  %p_Val2_80_4 = mul i51 10813, %OP1_V_17_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_4"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="49" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:224  %tmp_110 = trunc i51 %p_Val2_80_4 to i49

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="49" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:241  %OP1_V_17_5_cast = sext i36 %r_V_2_5 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_5_cast"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:242  %p_Val2_80_5 = mul i49 10813, %OP1_V_17_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_5"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:304  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_65, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:307  %ret_V_3 = add i3 1, %p_Result_7

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:308  %p_1_15 = select i1 %tmp_91, i3 %p_Result_7, i3 %ret_V_3

]]></Node>
<StgValue><ssdm name="p_1_15"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:309  %p_3_16 = select i1 %tmp_117, i3 %p_1_15, i3 %p_Result_7

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:310  %tmp_92 = sext i3 %p_3_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:311  %test_addr_6 = getelementptr [4096 x i32]* %test, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_addr_6"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:312  store i32 %tmp_92, i32* %test_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:313  %p_Result_3_1 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_82_1, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:314  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:315  %tmp_120 = trunc i16 %p_Val2_82_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:316  %tmp_123_1 = icmp eq i13 %tmp_120, 0

]]></Node>
<StgValue><ssdm name="tmp_123_1"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:317  %ret_V_3_1 = add i3 1, %p_Result_3_1

]]></Node>
<StgValue><ssdm name="ret_V_3_1"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:318  %p_1_1 = select i1 %tmp_123_1, i3 %p_Result_3_1, i3 %ret_V_3_1

]]></Node>
<StgValue><ssdm name="p_1_1"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:319  %p_3_1 = select i1 %tmp_119, i3 %p_1_1, i3 %p_Result_3_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="53" op_0_bw="48">
<![CDATA[
._crit_edge1237_ifconv:140  %tmp_85_cast_cast9 = sext i48 %tmp_79 to i53

]]></Node>
<StgValue><ssdm name="tmp_85_cast_cast9"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:157  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:177  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %p_Val2_82_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="53" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:182  %tmp_11560_2_cast = zext i51 %p_Val2_80_2 to i53

]]></Node>
<StgValue><ssdm name="tmp_11560_2_cast"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge1237_ifconv:184  %p_Val2_81_2 = add i53 %tmp_11560_2_cast, %tmp_85_cast_cast9

]]></Node>
<StgValue><ssdm name="p_Val2_81_2"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:189  %phitmp63_2 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_81_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp63_2"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:190  %sel_tmp5 = xor i1 %tmp_108, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:191  %sel_tmp8 = and i1 %tmp_119_2, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:192  %sel_tmp12_cast = select i1 %tmp_108, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp12_cast"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:193  %tmp_93 = or i1 %tmp_108, %sel_tmp8

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:194  %p_Val2_82_2 = select i1 %tmp_93, i16 %sel_tmp12_cast, i16 %phitmp63_2

]]></Node>
<StgValue><ssdm name="p_Val2_82_2"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:195  %OUT_addr_1 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:196  %OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_req"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="51" op_0_bw="49">
<![CDATA[
._crit_edge1237_ifconv:204  %tmp_11560_3_cast = zext i49 %p_Val2_80_3 to i51

]]></Node>
<StgValue><ssdm name="tmp_11560_3_cast"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:205  %p_Val2_81_3 = add i51 %tmp_11560_3_cast, %tmp_85_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_3"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:210  %phitmp63_3 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_81_3, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp63_3"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:211  %sel_tmp10 = xor i1 %tmp_109, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:212  %sel_tmp11 = and i1 %tmp_119_3, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:213  %sel_tmp15_cast = select i1 %tmp_109, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp15_cast"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:214  %tmp_95 = or i1 %tmp_109, %sel_tmp11

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:215  %p_Val2_82_3 = select i1 %tmp_95, i16 %sel_tmp15_cast, i16 %phitmp63_3

]]></Node>
<StgValue><ssdm name="p_Val2_82_3"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:226  %p_Val2_81_4_cast = add i49 %tmp_81, %tmp_110

]]></Node>
<StgValue><ssdm name="p_Val2_81_4_cast"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:227  %tmp_117_4 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_81_4_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_117_4"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:228  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_81_4_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:229  %tmp_119_4 = icmp sgt i19 %tmp_117_4, 32735

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:245  %p_Val2_81_5_cast = add i49 %tmp_81, %p_Val2_80_5

]]></Node>
<StgValue><ssdm name="p_Val2_81_5_cast"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:246  %tmp_117_5 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_81_5_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_117_5"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:247  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_81_5_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:248  %tmp_119_5 = icmp sgt i19 %tmp_117_5, 32735

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="51" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:260  %OP1_V_17_6_cast = sext i36 %addconv4 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_17_6_cast"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:261  %p_Val2_80_6 = mul i51 10813, %OP1_V_17_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_6"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="49" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:263  %tmp_113 = trunc i51 %p_Val2_80_6 to i49

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="51" op_0_bw="36">
<![CDATA[
._crit_edge1237_ifconv:280  %OP1_V_17_7_cast = sext i36 %r_V_2_7 to i51

]]></Node>
<StgValue><ssdm name="OP1_V_17_7_cast"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:281  %p_Val2_80_7 = mul i51 10813, %OP1_V_17_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_7"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="49" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:283  %tmp_115 = trunc i51 %p_Val2_80_7 to i49

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:312  store i32 %tmp_92, i32* %test_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:320  %tmp_126_1 = sext i3 %p_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_1"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:321  %test_addr_7 = getelementptr [4096 x i32]* %test, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_addr_7"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:322  store i32 %tmp_126_1, i32* %test_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:323  %p_Result_3_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_82_2, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:324  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:325  %tmp_122 = trunc i16 %p_Val2_82_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:326  %tmp_123_2 = icmp eq i13 %tmp_122, 0

]]></Node>
<StgValue><ssdm name="tmp_123_2"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:327  %ret_V_3_2 = add i3 1, %p_Result_3_2

]]></Node>
<StgValue><ssdm name="ret_V_3_2"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:328  %p_1_2 = select i1 %tmp_123_2, i3 %p_Result_3_2, i3 %ret_V_3_2

]]></Node>
<StgValue><ssdm name="p_1_2"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:329  %p_3_2 = select i1 %tmp_121, i3 %p_1_2, i3 %p_Result_3_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:333  %p_Result_3_3 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_82_3, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:334  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:335  %tmp_124 = trunc i16 %p_Val2_82_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:336  %tmp_123_3 = icmp eq i13 %tmp_124, 0

]]></Node>
<StgValue><ssdm name="tmp_123_3"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:337  %ret_V_3_3 = add i3 1, %p_Result_3_3

]]></Node>
<StgValue><ssdm name="ret_V_3_3"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:338  %p_1_3 = select i1 %tmp_123_3, i3 %p_Result_3_3, i3 %ret_V_3_3

]]></Node>
<StgValue><ssdm name="p_1_3"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:339  %p_3_3 = select i1 %tmp_123, i3 %p_1_3, i3 %p_Result_3_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="521" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:157  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:178  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:197  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_1, i16 %p_Val2_82_2, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:216  %OUT_addr_2 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_2"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:217  %OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_req"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="53" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:223  %tmp_11560_4_cast = zext i51 %p_Val2_80_4 to i53

]]></Node>
<StgValue><ssdm name="tmp_11560_4_cast"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge1237_ifconv:225  %p_Val2_81_4 = add i53 %tmp_11560_4_cast, %tmp_85_cast_cast9

]]></Node>
<StgValue><ssdm name="p_Val2_81_4"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:230  %phitmp63_4 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_81_4, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp63_4"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:231  %sel_tmp12 = xor i1 %tmp_111, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:232  %sel_tmp13 = and i1 %tmp_119_4, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:233  %sel_tmp18_cast = select i1 %tmp_111, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp18_cast"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:234  %tmp_97 = or i1 %tmp_111, %sel_tmp13

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:235  %p_Val2_82_4 = select i1 %tmp_97, i16 %sel_tmp18_cast, i16 %phitmp63_4

]]></Node>
<StgValue><ssdm name="p_Val2_82_4"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="51" op_0_bw="49">
<![CDATA[
._crit_edge1237_ifconv:243  %tmp_11560_5_cast = zext i49 %p_Val2_80_5 to i51

]]></Node>
<StgValue><ssdm name="tmp_11560_5_cast"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
._crit_edge1237_ifconv:244  %p_Val2_81_5 = add i51 %tmp_11560_5_cast, %tmp_85_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_5"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:249  %phitmp63_5 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_81_5, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp63_5"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:250  %sel_tmp14 = xor i1 %tmp_112, true

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:251  %sel_tmp15 = and i1 %tmp_119_5, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:252  %sel_tmp21_cast = select i1 %tmp_112, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp21_cast"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:253  %tmp_98 = or i1 %tmp_112, %sel_tmp15

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:254  %p_Val2_82_5 = select i1 %tmp_98, i16 %sel_tmp21_cast, i16 %phitmp63_5

]]></Node>
<StgValue><ssdm name="p_Val2_82_5"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:265  %p_Val2_81_6_cast = add i49 %tmp_81, %tmp_113

]]></Node>
<StgValue><ssdm name="p_Val2_81_6_cast"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:266  %tmp_117_6 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_81_6_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_117_6"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:267  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_81_6_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:268  %tmp_119_6 = icmp sgt i19 %tmp_117_6, 32735

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1237_ifconv:285  %p_Val2_81_7_cast = add i49 %tmp_81, %tmp_115

]]></Node>
<StgValue><ssdm name="p_Val2_81_7_cast"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="19" op_0_bw="19" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:286  %tmp_117_7 = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %p_Val2_81_7_cast, i32 30, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_117_7"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:287  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_81_7_cast, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1237_ifconv:288  %tmp_119_7 = icmp sgt i19 %tmp_117_7, 32735

]]></Node>
<StgValue><ssdm name="tmp_119_7"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:322  store i32 %tmp_126_1, i32* %test_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:330  %tmp_126_2 = sext i3 %p_3_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_2"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:331  %test_addr_8 = getelementptr [4096 x i32]* %test, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_addr_8"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:332  store i32 %tmp_126_2, i32* %test_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:343  %p_Result_3_4 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_82_4, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_4"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:344  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:345  %tmp_126 = trunc i16 %p_Val2_82_4 to i13

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:346  %tmp_123_4 = icmp eq i13 %tmp_126, 0

]]></Node>
<StgValue><ssdm name="tmp_123_4"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:347  %ret_V_3_4 = add i3 1, %p_Result_3_4

]]></Node>
<StgValue><ssdm name="ret_V_3_4"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:348  %p_1_4 = select i1 %tmp_123_4, i3 %p_Result_3_4, i3 %ret_V_3_4

]]></Node>
<StgValue><ssdm name="p_1_4"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:349  %p_3_4 = select i1 %tmp_125, i3 %p_1_4, i3 %p_Result_3_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:353  %p_Result_3_5 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_82_5, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_5"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:354  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:355  %tmp_128 = trunc i16 %p_Val2_82_5 to i13

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:356  %tmp_123_5 = icmp eq i13 %tmp_128, 0

]]></Node>
<StgValue><ssdm name="tmp_123_5"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:357  %ret_V_3_5 = add i3 1, %p_Result_3_5

]]></Node>
<StgValue><ssdm name="ret_V_3_5"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:358  %p_1_5 = select i1 %tmp_123_5, i3 %p_Result_3_5, i3 %ret_V_3_5

]]></Node>
<StgValue><ssdm name="p_1_5"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:359  %p_3_5 = select i1 %tmp_127, i3 %p_1_5, i3 %p_Result_3_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="568" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:157  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:178  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:198  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:218  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_2, i16 %p_Val2_82_3, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:236  %OUT_addr_3 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_3"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:237  %OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_req"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="53" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:262  %tmp_11560_6_cast = zext i51 %p_Val2_80_6 to i53

]]></Node>
<StgValue><ssdm name="tmp_11560_6_cast"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge1237_ifconv:264  %p_Val2_81_6 = add i53 %tmp_11560_6_cast, %tmp_85_cast_cast9

]]></Node>
<StgValue><ssdm name="p_Val2_81_6"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:269  %phitmp63_6 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_81_6, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp63_6"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:270  %sel_tmp16 = xor i1 %tmp_114, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:271  %sel_tmp17 = and i1 %tmp_119_6, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:272  %sel_tmp24_cast = select i1 %tmp_114, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp24_cast"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:273  %tmp_100 = or i1 %tmp_114, %sel_tmp17

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:274  %p_Val2_82_6 = select i1 %tmp_100, i16 %sel_tmp24_cast, i16 %phitmp63_6

]]></Node>
<StgValue><ssdm name="p_Val2_82_6"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="53" op_0_bw="51">
<![CDATA[
._crit_edge1237_ifconv:282  %tmp_11560_7_cast = zext i51 %p_Val2_80_7 to i53

]]></Node>
<StgValue><ssdm name="tmp_11560_7_cast"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge1237_ifconv:284  %p_Val2_81_7 = add i53 %tmp_11560_7_cast, %tmp_85_cast_cast9

]]></Node>
<StgValue><ssdm name="p_Val2_81_7"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:289  %phitmp63_7 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_81_7, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp63_7"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:290  %sel_tmp18 = xor i1 %tmp_116, true

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:291  %sel_tmp19 = and i1 %tmp_119_7, %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:292  %sel_tmp27_cast = select i1 %tmp_116, i16 0, i16 8183

]]></Node>
<StgValue><ssdm name="sel_tmp27_cast"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1237_ifconv:293  %tmp_102 = or i1 %tmp_116, %sel_tmp19

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1237_ifconv:294  %p_Val2_82_7 = select i1 %tmp_102, i16 %sel_tmp27_cast, i16 %phitmp63_7

]]></Node>
<StgValue><ssdm name="p_Val2_82_7"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:332  store i32 %tmp_126_2, i32* %test_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:340  %tmp_126_3 = sext i3 %p_3_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_3"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:341  %test_addr_9 = getelementptr [4096 x i32]* %test, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_addr_9"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:342  store i32 %tmp_126_3, i32* %test_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:363  %p_Result_3_6 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_82_6, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_6"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:364  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:365  %tmp_130 = trunc i16 %p_Val2_82_6 to i13

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:366  %tmp_123_6 = icmp eq i13 %tmp_130, 0

]]></Node>
<StgValue><ssdm name="tmp_123_6"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:367  %ret_V_3_6 = add i3 1, %p_Result_3_6

]]></Node>
<StgValue><ssdm name="ret_V_3_6"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:368  %p_1_6 = select i1 %tmp_123_6, i3 %p_Result_3_6, i3 %ret_V_3_6

]]></Node>
<StgValue><ssdm name="p_1_6"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:369  %p_3_6 = select i1 %tmp_129, i3 %p_1_6, i3 %p_Result_3_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1237_ifconv:373  %p_Result_3_7 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_82_7, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_7"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:374  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="16">
<![CDATA[
._crit_edge1237_ifconv:375  %tmp_132 = trunc i16 %p_Val2_82_7 to i13

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1237_ifconv:376  %tmp_123_7 = icmp eq i13 %tmp_132, 0

]]></Node>
<StgValue><ssdm name="tmp_123_7"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1237_ifconv:377  %ret_V_3_7 = add i3 1, %p_Result_3_7

]]></Node>
<StgValue><ssdm name="ret_V_3_7"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:378  %p_1_7 = select i1 %tmp_123_7, i3 %p_Result_3_7, i3 %ret_V_3_7

]]></Node>
<StgValue><ssdm name="p_1_7"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1237_ifconv:379  %p_3_7 = select i1 %tmp_131, i3 %p_1_7, i3 %p_Result_3_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="608" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:157  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:178  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:198  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:219  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:238  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_3, i16 %p_Val2_82_4, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:255  %OUT_addr_4 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_4"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:256  %OUT_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_req"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:342  store i32 %tmp_126_3, i32* %test_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:350  %tmp_126_4 = sext i3 %p_3_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_4"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:351  %test_addr_10 = getelementptr [4096 x i32]* %test, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_addr_10"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:352  store i32 %tmp_126_4, i32* %test_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="619" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:157  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="620" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:178  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="621" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:198  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="622" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:219  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="623" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:239  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="624" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:257  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_4, i16 %p_Val2_82_5, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:275  %OUT_addr_5 = getelementptr i16* %OUT_r, i64 6

]]></Node>
<StgValue><ssdm name="OUT_addr_5"/></StgValue>
</operation>

<operation id="626" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:276  %OUT_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_req"/></StgValue>
</operation>

<operation id="627" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:352  store i32 %tmp_126_4, i32* %test_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:360  %tmp_126_5 = sext i3 %p_3_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_5"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:361  %test_addr_11 = getelementptr [4096 x i32]* %test, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_addr_11"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:362  store i32 %tmp_126_5, i32* %test_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="631" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:178  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:198  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:219  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:239  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:258  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:277  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_5, i16 %p_Val2_82_6, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:295  %OUT_addr_6 = getelementptr i16* %OUT_r, i64 7

]]></Node>
<StgValue><ssdm name="OUT_addr_6"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:296  %OUT_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_req"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:362  store i32 %tmp_126_5, i32* %test_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:370  %tmp_126_6 = sext i3 %p_3_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_6"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:371  %test_addr_12 = getelementptr [4096 x i32]* %test, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="test_addr_12"/></StgValue>
</operation>

<operation id="642" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:372  store i32 %tmp_126_6, i32* %test_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="643" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:198  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:219  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:239  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="646" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:258  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:278  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:297  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_6, i16 %p_Val2_82_7, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge1237_ifconv:299  %OUT_addr_7 = getelementptr i16* %OUT_r, i64 9

]]></Node>
<StgValue><ssdm name="OUT_addr_7"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge1237_ifconv:300  %OUT_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_req"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:372  store i32 %tmp_126_6, i32* %test_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge1237_ifconv:380  %tmp_126_7 = sext i3 %p_3_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_7"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1237_ifconv:381  %test_addr_13 = getelementptr [4096 x i32]* %test, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="test_addr_13"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:382  store i32 %tmp_126_7, i32* %test_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="655" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:219  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:239  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:258  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:278  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:298  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
._crit_edge1237_ifconv:301  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_7, i16 %cmdIn_V_load_4, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge1237_ifconv:382  store i32 %tmp_126_7, i32* %test_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="662" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:239  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:258  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:278  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:298  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="666" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:302  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="667" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:258  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:278  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:298  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:302  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="671" st_id="27" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:278  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:298  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:302  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="674" st_id="28" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:298  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:302  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="676" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test), !map !136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:14  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:15  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:16  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:17  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:18  call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:19  call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:20  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:21  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:22  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:23  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:24  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str6, [4 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:25  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:26  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
._crit_edge1237_ifconv:302  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0">
<![CDATA[
._crit_edge1237_ifconv:383  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
