$date
	Mon Apr 04 12:08:23 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FourBitRC_tb $end
$scope module four $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # w4 $end
$var wire 1 $ w3 $end
$var wire 1 % w2 $end
$var wire 1 & w1 $end
$var wire 1 ' q3 $end
$var wire 1 ( q2 $end
$var wire 1 ) q1 $end
$var wire 1 * q0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
x#
1"
0!
$end
#1
1&
1%
1$
1#
0*
0)
0(
0'
0"
#2
1"
#4
0#
0$
1'
0%
1(
0&
1)
1*
1!
#5
0!
#6
1&
0*
1!
#7
0!
#8
1%
0&
0)
1*
1!
#9
0!
#10
1&
0*
1!
#11
0!
#12
1$
0%
0(
0&
1)
1*
1!
#13
0!
#14
1&
0*
1!
#15
0!
#16
1%
0&
0)
1*
1!
#17
0!
#18
1&
0*
1!
#19
0!
#20
1#
0$
0'
0%
1(
0&
1)
1*
1!
#21
0!
#22
1&
0*
1!
#23
0!
#24
1%
0&
0)
1*
1!
#25
0!
#26
1&
0*
1!
#27
0!
#28
1$
0%
0(
0&
1)
1*
1!
#29
0!
#30
1&
0*
1!
#31
0!
#32
1%
0&
0)
1*
1!
#33
0!
#34
1&
0*
1!
#35
0"
0!
#36
1"
#38
0#
0$
1'
0%
1(
0&
1)
1*
1!
#39
0!
#40
1&
0*
1!
#41
0!
#42
1%
0&
0)
1*
1!
#43
0!
#44
1&
0*
1!
#45
0!
#47
