/// Auto-generated bit field definitions for ADC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::adc {

using namespace alloy::hal::bitfields;

// ============================================================================
// ADC Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Start Conversion
    /// Position: 1, Width: 1
    /// Access: write-only
    using START = BitField<1, 1>;
    constexpr uint32_t START_Pos = 1;
    constexpr uint32_t START_Msk = START::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Trigger Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using TRGEN = BitField<0, 1>;
    constexpr uint32_t TRGEN_Pos = 0;
    constexpr uint32_t TRGEN_Msk = TRGEN::mask;
    /// Enumerated values for TRGEN
    namespace trgen {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// Trigger Selection
    /// Position: 1, Width: 3
    /// Access: read-write
    using TRGSEL = BitField<1, 3>;
    constexpr uint32_t TRGSEL_Pos = 1;
    constexpr uint32_t TRGSEL_Msk = TRGSEL::mask;
    /// Enumerated values for TRGSEL
    namespace trgsel {
        constexpr uint32_t ADC_TRIG0 = 0;
        constexpr uint32_t ADC_TRIG1 = 1;
        constexpr uint32_t ADC_TRIG2 = 2;
        constexpr uint32_t ADC_TRIG3 = 3;
        constexpr uint32_t ADC_TRIG4 = 4;
        constexpr uint32_t ADC_TRIG5 = 5;
    }

    /// Sleep Mode
    /// Position: 5, Width: 1
    /// Access: read-write
    using SLEEP = BitField<5, 1>;
    constexpr uint32_t SLEEP_Pos = 5;
    constexpr uint32_t SLEEP_Msk = SLEEP::mask;
    /// Enumerated values for SLEEP
    namespace sleep {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t SLEEP = 1;
    }

    /// Fast Wake Up
    /// Position: 6, Width: 1
    /// Access: read-write
    using FWUP = BitField<6, 1>;
    constexpr uint32_t FWUP_Pos = 6;
    constexpr uint32_t FWUP_Msk = FWUP::mask;
    /// Enumerated values for FWUP
    namespace fwup {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t ON = 1;
    }

    /// Free Run Mode
    /// Position: 7, Width: 1
    /// Access: read-write
    using FREERUN = BitField<7, 1>;
    constexpr uint32_t FREERUN_Pos = 7;
    constexpr uint32_t FREERUN_Msk = FREERUN::mask;
    /// Enumerated values for FREERUN
    namespace freerun {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t ON = 1;
    }

    /// Prescaler Rate Selection
    /// Position: 8, Width: 8
    /// Access: read-write
    using PRESCAL = BitField<8, 8>;
    constexpr uint32_t PRESCAL_Pos = 8;
    constexpr uint32_t PRESCAL_Msk = PRESCAL::mask;

    /// Start Up Time
    /// Position: 16, Width: 4
    /// Access: read-write
    using STARTUP = BitField<16, 4>;
    constexpr uint32_t STARTUP_Pos = 16;
    constexpr uint32_t STARTUP_Msk = STARTUP::mask;
    /// Enumerated values for STARTUP
    namespace startup {
        constexpr uint32_t SUT0 = 0;
        constexpr uint32_t SUT8 = 1;
        constexpr uint32_t SUT16 = 2;
        constexpr uint32_t SUT24 = 3;
        constexpr uint32_t SUT64 = 4;
        constexpr uint32_t SUT80 = 5;
        constexpr uint32_t SUT96 = 6;
        constexpr uint32_t SUT112 = 7;
        constexpr uint32_t SUT512 = 8;
        constexpr uint32_t SUT576 = 9;
        constexpr uint32_t SUT640 = 10;
        constexpr uint32_t SUT704 = 11;
        constexpr uint32_t SUT768 = 12;
        constexpr uint32_t SUT832 = 13;
        constexpr uint32_t SUT896 = 14;
        constexpr uint32_t SUT960 = 15;
    }

    /// Analog Settling Time
    /// Position: 20, Width: 2
    /// Access: read-write
    using SETTLING = BitField<20, 2>;
    constexpr uint32_t SETTLING_Pos = 20;
    constexpr uint32_t SETTLING_Msk = SETTLING::mask;
    /// Enumerated values for SETTLING
    namespace settling {
        constexpr uint32_t AST3 = 0;
        constexpr uint32_t AST5 = 1;
        constexpr uint32_t AST9 = 2;
        constexpr uint32_t AST17 = 3;
    }

    /// Analog Change
    /// Position: 23, Width: 1
    /// Access: read-write
    using ANACH = BitField<23, 1>;
    constexpr uint32_t ANACH_Pos = 23;
    constexpr uint32_t ANACH_Msk = ANACH::mask;
    /// Enumerated values for ANACH
    namespace anach {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t ALLOWED = 1;
    }

    /// Tracking Time
    /// Position: 24, Width: 4
    /// Access: read-write
    using TRACKTIM = BitField<24, 4>;
    constexpr uint32_t TRACKTIM_Pos = 24;
    constexpr uint32_t TRACKTIM_Msk = TRACKTIM::mask;

    /// Transfer Period
    /// Position: 28, Width: 2
    /// Access: read-write
    using TRANSFER = BitField<28, 2>;
    constexpr uint32_t TRANSFER_Pos = 28;
    constexpr uint32_t TRANSFER_Msk = TRANSFER::mask;

    /// Use Sequence Enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using USEQ = BitField<31, 1>;
    constexpr uint32_t USEQ_Pos = 31;
    constexpr uint32_t USEQ_Msk = USEQ::mask;
    /// Enumerated values for USEQ
    namespace useq {
        constexpr uint32_t NUM_ORDER = 0;
        constexpr uint32_t REG_ORDER = 1;
    }

}  // namespace mr

/// SEQR1 - Channel Sequence Register 1
namespace seqr1 {
    /// User Sequence Number 1
    /// Position: 0, Width: 4
    /// Access: read-write
    using USCH1 = BitField<0, 4>;
    constexpr uint32_t USCH1_Pos = 0;
    constexpr uint32_t USCH1_Msk = USCH1::mask;

    /// User Sequence Number 2
    /// Position: 4, Width: 4
    /// Access: read-write
    using USCH2 = BitField<4, 4>;
    constexpr uint32_t USCH2_Pos = 4;
    constexpr uint32_t USCH2_Msk = USCH2::mask;

    /// User Sequence Number 3
    /// Position: 8, Width: 4
    /// Access: read-write
    using USCH3 = BitField<8, 4>;
    constexpr uint32_t USCH3_Pos = 8;
    constexpr uint32_t USCH3_Msk = USCH3::mask;

    /// User Sequence Number 4
    /// Position: 12, Width: 4
    /// Access: read-write
    using USCH4 = BitField<12, 4>;
    constexpr uint32_t USCH4_Pos = 12;
    constexpr uint32_t USCH4_Msk = USCH4::mask;

    /// User Sequence Number 5
    /// Position: 16, Width: 4
    /// Access: read-write
    using USCH5 = BitField<16, 4>;
    constexpr uint32_t USCH5_Pos = 16;
    constexpr uint32_t USCH5_Msk = USCH5::mask;

    /// User Sequence Number 6
    /// Position: 20, Width: 4
    /// Access: read-write
    using USCH6 = BitField<20, 4>;
    constexpr uint32_t USCH6_Pos = 20;
    constexpr uint32_t USCH6_Msk = USCH6::mask;

    /// User Sequence Number 7
    /// Position: 24, Width: 4
    /// Access: read-write
    using USCH7 = BitField<24, 4>;
    constexpr uint32_t USCH7_Pos = 24;
    constexpr uint32_t USCH7_Msk = USCH7::mask;

    /// User Sequence Number 8
    /// Position: 28, Width: 4
    /// Access: read-write
    using USCH8 = BitField<28, 4>;
    constexpr uint32_t USCH8_Pos = 28;
    constexpr uint32_t USCH8_Msk = USCH8::mask;

}  // namespace seqr1

/// SEQR2 - Channel Sequence Register 2
namespace seqr2 {
    /// User Sequence Number 9
    /// Position: 0, Width: 4
    /// Access: read-write
    using USCH9 = BitField<0, 4>;
    constexpr uint32_t USCH9_Pos = 0;
    constexpr uint32_t USCH9_Msk = USCH9::mask;

    /// User Sequence Number 10
    /// Position: 4, Width: 4
    /// Access: read-write
    using USCH10 = BitField<4, 4>;
    constexpr uint32_t USCH10_Pos = 4;
    constexpr uint32_t USCH10_Msk = USCH10::mask;

    /// User Sequence Number 11
    /// Position: 8, Width: 4
    /// Access: read-write
    using USCH11 = BitField<8, 4>;
    constexpr uint32_t USCH11_Pos = 8;
    constexpr uint32_t USCH11_Msk = USCH11::mask;

    /// User Sequence Number 12
    /// Position: 12, Width: 4
    /// Access: read-write
    using USCH12 = BitField<12, 4>;
    constexpr uint32_t USCH12_Pos = 12;
    constexpr uint32_t USCH12_Msk = USCH12::mask;

    /// User Sequence Number 13
    /// Position: 16, Width: 4
    /// Access: read-write
    using USCH13 = BitField<16, 4>;
    constexpr uint32_t USCH13_Pos = 16;
    constexpr uint32_t USCH13_Msk = USCH13::mask;

    /// User Sequence Number 14
    /// Position: 20, Width: 4
    /// Access: read-write
    using USCH14 = BitField<20, 4>;
    constexpr uint32_t USCH14_Pos = 20;
    constexpr uint32_t USCH14_Msk = USCH14::mask;

    /// User Sequence Number 15
    /// Position: 24, Width: 4
    /// Access: read-write
    using USCH15 = BitField<24, 4>;
    constexpr uint32_t USCH15_Pos = 24;
    constexpr uint32_t USCH15_Msk = USCH15::mask;

}  // namespace seqr2

/// CHER - Channel Enable Register
namespace cher {
    /// Channel 0 Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

    /// Channel 2 Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using CH2 = BitField<2, 1>;
    constexpr uint32_t CH2_Pos = 2;
    constexpr uint32_t CH2_Msk = CH2::mask;

    /// Channel 3 Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using CH3 = BitField<3, 1>;
    constexpr uint32_t CH3_Pos = 3;
    constexpr uint32_t CH3_Msk = CH3::mask;

    /// Channel 4 Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using CH4 = BitField<4, 1>;
    constexpr uint32_t CH4_Pos = 4;
    constexpr uint32_t CH4_Msk = CH4::mask;

    /// Channel 5 Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using CH5 = BitField<5, 1>;
    constexpr uint32_t CH5_Pos = 5;
    constexpr uint32_t CH5_Msk = CH5::mask;

    /// Channel 6 Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using CH6 = BitField<6, 1>;
    constexpr uint32_t CH6_Pos = 6;
    constexpr uint32_t CH6_Msk = CH6::mask;

    /// Channel 7 Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using CH7 = BitField<7, 1>;
    constexpr uint32_t CH7_Pos = 7;
    constexpr uint32_t CH7_Msk = CH7::mask;

    /// Channel 8 Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using CH8 = BitField<8, 1>;
    constexpr uint32_t CH8_Pos = 8;
    constexpr uint32_t CH8_Msk = CH8::mask;

    /// Channel 9 Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using CH9 = BitField<9, 1>;
    constexpr uint32_t CH9_Pos = 9;
    constexpr uint32_t CH9_Msk = CH9::mask;

    /// Channel 10 Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using CH10 = BitField<10, 1>;
    constexpr uint32_t CH10_Pos = 10;
    constexpr uint32_t CH10_Msk = CH10::mask;

    /// Channel 11 Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using CH11 = BitField<11, 1>;
    constexpr uint32_t CH11_Pos = 11;
    constexpr uint32_t CH11_Msk = CH11::mask;

    /// Channel 12 Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using CH12 = BitField<12, 1>;
    constexpr uint32_t CH12_Pos = 12;
    constexpr uint32_t CH12_Msk = CH12::mask;

    /// Channel 13 Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using CH13 = BitField<13, 1>;
    constexpr uint32_t CH13_Pos = 13;
    constexpr uint32_t CH13_Msk = CH13::mask;

    /// Channel 14 Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using CH14 = BitField<14, 1>;
    constexpr uint32_t CH14_Pos = 14;
    constexpr uint32_t CH14_Msk = CH14::mask;

    /// Channel 15 Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using CH15 = BitField<15, 1>;
    constexpr uint32_t CH15_Pos = 15;
    constexpr uint32_t CH15_Msk = CH15::mask;

}  // namespace cher

/// CHDR - Channel Disable Register
namespace chdr {
    /// Channel 0 Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

    /// Channel 2 Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using CH2 = BitField<2, 1>;
    constexpr uint32_t CH2_Pos = 2;
    constexpr uint32_t CH2_Msk = CH2::mask;

    /// Channel 3 Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using CH3 = BitField<3, 1>;
    constexpr uint32_t CH3_Pos = 3;
    constexpr uint32_t CH3_Msk = CH3::mask;

    /// Channel 4 Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using CH4 = BitField<4, 1>;
    constexpr uint32_t CH4_Pos = 4;
    constexpr uint32_t CH4_Msk = CH4::mask;

    /// Channel 5 Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using CH5 = BitField<5, 1>;
    constexpr uint32_t CH5_Pos = 5;
    constexpr uint32_t CH5_Msk = CH5::mask;

    /// Channel 6 Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using CH6 = BitField<6, 1>;
    constexpr uint32_t CH6_Pos = 6;
    constexpr uint32_t CH6_Msk = CH6::mask;

    /// Channel 7 Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using CH7 = BitField<7, 1>;
    constexpr uint32_t CH7_Pos = 7;
    constexpr uint32_t CH7_Msk = CH7::mask;

    /// Channel 8 Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using CH8 = BitField<8, 1>;
    constexpr uint32_t CH8_Pos = 8;
    constexpr uint32_t CH8_Msk = CH8::mask;

    /// Channel 9 Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using CH9 = BitField<9, 1>;
    constexpr uint32_t CH9_Pos = 9;
    constexpr uint32_t CH9_Msk = CH9::mask;

    /// Channel 10 Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using CH10 = BitField<10, 1>;
    constexpr uint32_t CH10_Pos = 10;
    constexpr uint32_t CH10_Msk = CH10::mask;

    /// Channel 11 Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using CH11 = BitField<11, 1>;
    constexpr uint32_t CH11_Pos = 11;
    constexpr uint32_t CH11_Msk = CH11::mask;

    /// Channel 12 Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using CH12 = BitField<12, 1>;
    constexpr uint32_t CH12_Pos = 12;
    constexpr uint32_t CH12_Msk = CH12::mask;

    /// Channel 13 Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using CH13 = BitField<13, 1>;
    constexpr uint32_t CH13_Pos = 13;
    constexpr uint32_t CH13_Msk = CH13::mask;

    /// Channel 14 Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using CH14 = BitField<14, 1>;
    constexpr uint32_t CH14_Pos = 14;
    constexpr uint32_t CH14_Msk = CH14::mask;

    /// Channel 15 Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using CH15 = BitField<15, 1>;
    constexpr uint32_t CH15_Pos = 15;
    constexpr uint32_t CH15_Msk = CH15::mask;

}  // namespace chdr

/// CHSR - Channel Status Register
namespace chsr {
    /// Channel 0 Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

    /// Channel 2 Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using CH2 = BitField<2, 1>;
    constexpr uint32_t CH2_Pos = 2;
    constexpr uint32_t CH2_Msk = CH2::mask;

    /// Channel 3 Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using CH3 = BitField<3, 1>;
    constexpr uint32_t CH3_Pos = 3;
    constexpr uint32_t CH3_Msk = CH3::mask;

    /// Channel 4 Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using CH4 = BitField<4, 1>;
    constexpr uint32_t CH4_Pos = 4;
    constexpr uint32_t CH4_Msk = CH4::mask;

    /// Channel 5 Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using CH5 = BitField<5, 1>;
    constexpr uint32_t CH5_Pos = 5;
    constexpr uint32_t CH5_Msk = CH5::mask;

    /// Channel 6 Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using CH6 = BitField<6, 1>;
    constexpr uint32_t CH6_Pos = 6;
    constexpr uint32_t CH6_Msk = CH6::mask;

    /// Channel 7 Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using CH7 = BitField<7, 1>;
    constexpr uint32_t CH7_Pos = 7;
    constexpr uint32_t CH7_Msk = CH7::mask;

    /// Channel 8 Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using CH8 = BitField<8, 1>;
    constexpr uint32_t CH8_Pos = 8;
    constexpr uint32_t CH8_Msk = CH8::mask;

    /// Channel 9 Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using CH9 = BitField<9, 1>;
    constexpr uint32_t CH9_Pos = 9;
    constexpr uint32_t CH9_Msk = CH9::mask;

    /// Channel 10 Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using CH10 = BitField<10, 1>;
    constexpr uint32_t CH10_Pos = 10;
    constexpr uint32_t CH10_Msk = CH10::mask;

    /// Channel 11 Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using CH11 = BitField<11, 1>;
    constexpr uint32_t CH11_Pos = 11;
    constexpr uint32_t CH11_Msk = CH11::mask;

    /// Channel 12 Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using CH12 = BitField<12, 1>;
    constexpr uint32_t CH12_Pos = 12;
    constexpr uint32_t CH12_Msk = CH12::mask;

    /// Channel 13 Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using CH13 = BitField<13, 1>;
    constexpr uint32_t CH13_Pos = 13;
    constexpr uint32_t CH13_Msk = CH13::mask;

    /// Channel 14 Status
    /// Position: 14, Width: 1
    /// Access: read-only
    using CH14 = BitField<14, 1>;
    constexpr uint32_t CH14_Pos = 14;
    constexpr uint32_t CH14_Msk = CH14::mask;

    /// Channel 15 Status
    /// Position: 15, Width: 1
    /// Access: read-only
    using CH15 = BitField<15, 1>;
    constexpr uint32_t CH15_Pos = 15;
    constexpr uint32_t CH15_Msk = CH15::mask;

}  // namespace chsr

/// LCDR - Last Converted Data Register
namespace lcdr {
    /// Last Data Converted
    /// Position: 0, Width: 12
    /// Access: read-only
    using LDATA = BitField<0, 12>;
    constexpr uint32_t LDATA_Pos = 0;
    constexpr uint32_t LDATA_Msk = LDATA::mask;

    /// Channel Number
    /// Position: 12, Width: 4
    /// Access: read-only
    using CHNB = BitField<12, 4>;
    constexpr uint32_t CHNB_Pos = 12;
    constexpr uint32_t CHNB_Msk = CHNB::mask;

}  // namespace lcdr

/// IER - Interrupt Enable Register
namespace ier {
    /// End of Conversion Interrupt Enable 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Enable 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion Interrupt Enable 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion Interrupt Enable 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion Interrupt Enable 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion Interrupt Enable 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion Interrupt Enable 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion Interrupt Enable 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion Interrupt Enable 8
    /// Position: 8, Width: 1
    /// Access: write-only
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion Interrupt Enable 9
    /// Position: 9, Width: 1
    /// Access: write-only
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion Interrupt Enable 10
    /// Position: 10, Width: 1
    /// Access: write-only
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion Interrupt Enable 11
    /// Position: 11, Width: 1
    /// Access: write-only
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// End of Conversion Interrupt Enable 12
    /// Position: 12, Width: 1
    /// Access: write-only
    using EOC12 = BitField<12, 1>;
    constexpr uint32_t EOC12_Pos = 12;
    constexpr uint32_t EOC12_Msk = EOC12::mask;

    /// End of Conversion Interrupt Enable 13
    /// Position: 13, Width: 1
    /// Access: write-only
    using EOC13 = BitField<13, 1>;
    constexpr uint32_t EOC13_Pos = 13;
    constexpr uint32_t EOC13_Msk = EOC13::mask;

    /// End of Conversion Interrupt Enable 14
    /// Position: 14, Width: 1
    /// Access: write-only
    using EOC14 = BitField<14, 1>;
    constexpr uint32_t EOC14_Pos = 14;
    constexpr uint32_t EOC14_Msk = EOC14::mask;

    /// End of Conversion Interrupt Enable 15
    /// Position: 15, Width: 1
    /// Access: write-only
    using EOC15 = BitField<15, 1>;
    constexpr uint32_t EOC15_Pos = 15;
    constexpr uint32_t EOC15_Msk = EOC15::mask;

    /// Data Ready Interrupt Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Event Interrupt Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// End of Receive Buffer Interrupt Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using ENDRX = BitField<27, 1>;
    constexpr uint32_t ENDRX_Pos = 27;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Receive Buffer Full Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<28, 1>;
    constexpr uint32_t RXBUFF_Pos = 28;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// End of Conversion Interrupt Disable 0
    /// Position: 0, Width: 1
    /// Access: write-only
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Disable 1
    /// Position: 1, Width: 1
    /// Access: write-only
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion Interrupt Disable 2
    /// Position: 2, Width: 1
    /// Access: write-only
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion Interrupt Disable 3
    /// Position: 3, Width: 1
    /// Access: write-only
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion Interrupt Disable 4
    /// Position: 4, Width: 1
    /// Access: write-only
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion Interrupt Disable 5
    /// Position: 5, Width: 1
    /// Access: write-only
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion Interrupt Disable 6
    /// Position: 6, Width: 1
    /// Access: write-only
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion Interrupt Disable 7
    /// Position: 7, Width: 1
    /// Access: write-only
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion Interrupt Disable 8
    /// Position: 8, Width: 1
    /// Access: write-only
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion Interrupt Disable 9
    /// Position: 9, Width: 1
    /// Access: write-only
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion Interrupt Disable 10
    /// Position: 10, Width: 1
    /// Access: write-only
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion Interrupt Disable 11
    /// Position: 11, Width: 1
    /// Access: write-only
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// End of Conversion Interrupt Disable 12
    /// Position: 12, Width: 1
    /// Access: write-only
    using EOC12 = BitField<12, 1>;
    constexpr uint32_t EOC12_Pos = 12;
    constexpr uint32_t EOC12_Msk = EOC12::mask;

    /// End of Conversion Interrupt Disable 13
    /// Position: 13, Width: 1
    /// Access: write-only
    using EOC13 = BitField<13, 1>;
    constexpr uint32_t EOC13_Pos = 13;
    constexpr uint32_t EOC13_Msk = EOC13::mask;

    /// End of Conversion Interrupt Disable 14
    /// Position: 14, Width: 1
    /// Access: write-only
    using EOC14 = BitField<14, 1>;
    constexpr uint32_t EOC14_Pos = 14;
    constexpr uint32_t EOC14_Msk = EOC14::mask;

    /// End of Conversion Interrupt Disable 15
    /// Position: 15, Width: 1
    /// Access: write-only
    using EOC15 = BitField<15, 1>;
    constexpr uint32_t EOC15_Pos = 15;
    constexpr uint32_t EOC15_Msk = EOC15::mask;

    /// Data Ready Interrupt Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error Interrupt Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Event Interrupt Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// End of Receive Buffer Interrupt Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using ENDRX = BitField<27, 1>;
    constexpr uint32_t ENDRX_Pos = 27;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Receive Buffer Full Interrupt Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<28, 1>;
    constexpr uint32_t RXBUFF_Pos = 28;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// End of Conversion Interrupt Mask 0
    /// Position: 0, Width: 1
    /// Access: read-only
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Mask 1
    /// Position: 1, Width: 1
    /// Access: read-only
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion Interrupt Mask 2
    /// Position: 2, Width: 1
    /// Access: read-only
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion Interrupt Mask 3
    /// Position: 3, Width: 1
    /// Access: read-only
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion Interrupt Mask 4
    /// Position: 4, Width: 1
    /// Access: read-only
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion Interrupt Mask 5
    /// Position: 5, Width: 1
    /// Access: read-only
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion Interrupt Mask 6
    /// Position: 6, Width: 1
    /// Access: read-only
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion Interrupt Mask 7
    /// Position: 7, Width: 1
    /// Access: read-only
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion Interrupt Mask 8
    /// Position: 8, Width: 1
    /// Access: read-only
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion Interrupt Mask 9
    /// Position: 9, Width: 1
    /// Access: read-only
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion Interrupt Mask 10
    /// Position: 10, Width: 1
    /// Access: read-only
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion Interrupt Mask 11
    /// Position: 11, Width: 1
    /// Access: read-only
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// End of Conversion Interrupt Mask 12
    /// Position: 12, Width: 1
    /// Access: read-only
    using EOC12 = BitField<12, 1>;
    constexpr uint32_t EOC12_Pos = 12;
    constexpr uint32_t EOC12_Msk = EOC12::mask;

    /// End of Conversion Interrupt Mask 13
    /// Position: 13, Width: 1
    /// Access: read-only
    using EOC13 = BitField<13, 1>;
    constexpr uint32_t EOC13_Pos = 13;
    constexpr uint32_t EOC13_Msk = EOC13::mask;

    /// End of Conversion Interrupt Mask 14
    /// Position: 14, Width: 1
    /// Access: read-only
    using EOC14 = BitField<14, 1>;
    constexpr uint32_t EOC14_Pos = 14;
    constexpr uint32_t EOC14_Msk = EOC14::mask;

    /// End of Conversion Interrupt Mask 15
    /// Position: 15, Width: 1
    /// Access: read-only
    using EOC15 = BitField<15, 1>;
    constexpr uint32_t EOC15_Pos = 15;
    constexpr uint32_t EOC15_Msk = EOC15::mask;

    /// Data Ready Interrupt Mask
    /// Position: 24, Width: 1
    /// Access: read-only
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error Interrupt Mask
    /// Position: 25, Width: 1
    /// Access: read-only
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Event Interrupt Mask
    /// Position: 26, Width: 1
    /// Access: read-only
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// End of Receive Buffer Interrupt Mask
    /// Position: 27, Width: 1
    /// Access: read-only
    using ENDRX = BitField<27, 1>;
    constexpr uint32_t ENDRX_Pos = 27;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Receive Buffer Full Interrupt Mask
    /// Position: 28, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<28, 1>;
    constexpr uint32_t RXBUFF_Pos = 28;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace imr

/// ISR - Interrupt Status Register
namespace isr {
    /// End of Conversion 0
    /// Position: 0, Width: 1
    /// Access: read-only
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion 1
    /// Position: 1, Width: 1
    /// Access: read-only
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion 2
    /// Position: 2, Width: 1
    /// Access: read-only
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion 3
    /// Position: 3, Width: 1
    /// Access: read-only
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion 4
    /// Position: 4, Width: 1
    /// Access: read-only
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion 5
    /// Position: 5, Width: 1
    /// Access: read-only
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion 6
    /// Position: 6, Width: 1
    /// Access: read-only
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion 7
    /// Position: 7, Width: 1
    /// Access: read-only
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion 8
    /// Position: 8, Width: 1
    /// Access: read-only
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion 9
    /// Position: 9, Width: 1
    /// Access: read-only
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion 10
    /// Position: 10, Width: 1
    /// Access: read-only
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion 11
    /// Position: 11, Width: 1
    /// Access: read-only
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// End of Conversion 12
    /// Position: 12, Width: 1
    /// Access: read-only
    using EOC12 = BitField<12, 1>;
    constexpr uint32_t EOC12_Pos = 12;
    constexpr uint32_t EOC12_Msk = EOC12::mask;

    /// End of Conversion 13
    /// Position: 13, Width: 1
    /// Access: read-only
    using EOC13 = BitField<13, 1>;
    constexpr uint32_t EOC13_Pos = 13;
    constexpr uint32_t EOC13_Msk = EOC13::mask;

    /// End of Conversion 14
    /// Position: 14, Width: 1
    /// Access: read-only
    using EOC14 = BitField<14, 1>;
    constexpr uint32_t EOC14_Pos = 14;
    constexpr uint32_t EOC14_Msk = EOC14::mask;

    /// End of Conversion 15
    /// Position: 15, Width: 1
    /// Access: read-only
    using EOC15 = BitField<15, 1>;
    constexpr uint32_t EOC15_Pos = 15;
    constexpr uint32_t EOC15_Msk = EOC15::mask;

    /// Data Ready
    /// Position: 24, Width: 1
    /// Access: read-only
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error
    /// Position: 25, Width: 1
    /// Access: read-only
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Error
    /// Position: 26, Width: 1
    /// Access: read-only
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// End of RX Buffer
    /// Position: 27, Width: 1
    /// Access: read-only
    using ENDRX = BitField<27, 1>;
    constexpr uint32_t ENDRX_Pos = 27;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// RX Buffer Full
    /// Position: 28, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<28, 1>;
    constexpr uint32_t RXBUFF_Pos = 28;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace isr

/// OVER - Overrun Status Register
namespace over {
    /// Overrun Error 0
    /// Position: 0, Width: 1
    /// Access: read-only
    using OVRE0 = BitField<0, 1>;
    constexpr uint32_t OVRE0_Pos = 0;
    constexpr uint32_t OVRE0_Msk = OVRE0::mask;

    /// Overrun Error 1
    /// Position: 1, Width: 1
    /// Access: read-only
    using OVRE1 = BitField<1, 1>;
    constexpr uint32_t OVRE1_Pos = 1;
    constexpr uint32_t OVRE1_Msk = OVRE1::mask;

    /// Overrun Error 2
    /// Position: 2, Width: 1
    /// Access: read-only
    using OVRE2 = BitField<2, 1>;
    constexpr uint32_t OVRE2_Pos = 2;
    constexpr uint32_t OVRE2_Msk = OVRE2::mask;

    /// Overrun Error 3
    /// Position: 3, Width: 1
    /// Access: read-only
    using OVRE3 = BitField<3, 1>;
    constexpr uint32_t OVRE3_Pos = 3;
    constexpr uint32_t OVRE3_Msk = OVRE3::mask;

    /// Overrun Error 4
    /// Position: 4, Width: 1
    /// Access: read-only
    using OVRE4 = BitField<4, 1>;
    constexpr uint32_t OVRE4_Pos = 4;
    constexpr uint32_t OVRE4_Msk = OVRE4::mask;

    /// Overrun Error 5
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE5 = BitField<5, 1>;
    constexpr uint32_t OVRE5_Pos = 5;
    constexpr uint32_t OVRE5_Msk = OVRE5::mask;

    /// Overrun Error 6
    /// Position: 6, Width: 1
    /// Access: read-only
    using OVRE6 = BitField<6, 1>;
    constexpr uint32_t OVRE6_Pos = 6;
    constexpr uint32_t OVRE6_Msk = OVRE6::mask;

    /// Overrun Error 7
    /// Position: 7, Width: 1
    /// Access: read-only
    using OVRE7 = BitField<7, 1>;
    constexpr uint32_t OVRE7_Pos = 7;
    constexpr uint32_t OVRE7_Msk = OVRE7::mask;

    /// Overrun Error 8
    /// Position: 8, Width: 1
    /// Access: read-only
    using OVRE8 = BitField<8, 1>;
    constexpr uint32_t OVRE8_Pos = 8;
    constexpr uint32_t OVRE8_Msk = OVRE8::mask;

    /// Overrun Error 9
    /// Position: 9, Width: 1
    /// Access: read-only
    using OVRE9 = BitField<9, 1>;
    constexpr uint32_t OVRE9_Pos = 9;
    constexpr uint32_t OVRE9_Msk = OVRE9::mask;

    /// Overrun Error 10
    /// Position: 10, Width: 1
    /// Access: read-only
    using OVRE10 = BitField<10, 1>;
    constexpr uint32_t OVRE10_Pos = 10;
    constexpr uint32_t OVRE10_Msk = OVRE10::mask;

    /// Overrun Error 11
    /// Position: 11, Width: 1
    /// Access: read-only
    using OVRE11 = BitField<11, 1>;
    constexpr uint32_t OVRE11_Pos = 11;
    constexpr uint32_t OVRE11_Msk = OVRE11::mask;

    /// Overrun Error 12
    /// Position: 12, Width: 1
    /// Access: read-only
    using OVRE12 = BitField<12, 1>;
    constexpr uint32_t OVRE12_Pos = 12;
    constexpr uint32_t OVRE12_Msk = OVRE12::mask;

    /// Overrun Error 13
    /// Position: 13, Width: 1
    /// Access: read-only
    using OVRE13 = BitField<13, 1>;
    constexpr uint32_t OVRE13_Pos = 13;
    constexpr uint32_t OVRE13_Msk = OVRE13::mask;

    /// Overrun Error 14
    /// Position: 14, Width: 1
    /// Access: read-only
    using OVRE14 = BitField<14, 1>;
    constexpr uint32_t OVRE14_Pos = 14;
    constexpr uint32_t OVRE14_Msk = OVRE14::mask;

    /// Overrun Error 15
    /// Position: 15, Width: 1
    /// Access: read-only
    using OVRE15 = BitField<15, 1>;
    constexpr uint32_t OVRE15_Pos = 15;
    constexpr uint32_t OVRE15_Msk = OVRE15::mask;

}  // namespace over

/// EMR - Extended Mode Register
namespace emr {
    /// Comparison Mode
    /// Position: 0, Width: 2
    /// Access: read-write
    using CMPMODE = BitField<0, 2>;
    constexpr uint32_t CMPMODE_Pos = 0;
    constexpr uint32_t CMPMODE_Msk = CMPMODE::mask;
    /// Enumerated values for CMPMODE
    namespace cmpmode {
        constexpr uint32_t LOW = 0;
        constexpr uint32_t HIGH = 1;
        constexpr uint32_t IN = 2;
        constexpr uint32_t OUT = 3;
    }

    /// Comparison Selected Channel
    /// Position: 4, Width: 4
    /// Access: read-write
    using CMPSEL = BitField<4, 4>;
    constexpr uint32_t CMPSEL_Pos = 4;
    constexpr uint32_t CMPSEL_Msk = CMPSEL::mask;

    /// Compare All Channels
    /// Position: 9, Width: 1
    /// Access: read-write
    using CMPALL = BitField<9, 1>;
    constexpr uint32_t CMPALL_Pos = 9;
    constexpr uint32_t CMPALL_Msk = CMPALL::mask;

    /// Compare Event Filtering
    /// Position: 12, Width: 2
    /// Access: read-write
    using CMPFILTER = BitField<12, 2>;
    constexpr uint32_t CMPFILTER_Pos = 12;
    constexpr uint32_t CMPFILTER_Msk = CMPFILTER::mask;

    /// TAG of the ADC_LDCR register
    /// Position: 24, Width: 1
    /// Access: read-write
    using TAG = BitField<24, 1>;
    constexpr uint32_t TAG_Pos = 24;
    constexpr uint32_t TAG_Msk = TAG::mask;

}  // namespace emr

/// CWR - Compare Window Register
namespace cwr {
    /// Low Threshold
    /// Position: 0, Width: 12
    /// Access: read-write
    using LOWTHRES = BitField<0, 12>;
    constexpr uint32_t LOWTHRES_Pos = 0;
    constexpr uint32_t LOWTHRES_Msk = LOWTHRES::mask;

    /// High Threshold
    /// Position: 16, Width: 12
    /// Access: read-write
    using HIGHTHRES = BitField<16, 12>;
    constexpr uint32_t HIGHTHRES_Pos = 16;
    constexpr uint32_t HIGHTHRES_Msk = HIGHTHRES::mask;

}  // namespace cwr

/// CGR - Channel Gain Register
namespace cgr {
    /// Gain for Channel 0
    /// Position: 0, Width: 2
    /// Access: read-write
    using GAIN0 = BitField<0, 2>;
    constexpr uint32_t GAIN0_Pos = 0;
    constexpr uint32_t GAIN0_Msk = GAIN0::mask;

    /// Gain for Channel 1
    /// Position: 2, Width: 2
    /// Access: read-write
    using GAIN1 = BitField<2, 2>;
    constexpr uint32_t GAIN1_Pos = 2;
    constexpr uint32_t GAIN1_Msk = GAIN1::mask;

    /// Gain for Channel 2
    /// Position: 4, Width: 2
    /// Access: read-write
    using GAIN2 = BitField<4, 2>;
    constexpr uint32_t GAIN2_Pos = 4;
    constexpr uint32_t GAIN2_Msk = GAIN2::mask;

    /// Gain for Channel 3
    /// Position: 6, Width: 2
    /// Access: read-write
    using GAIN3 = BitField<6, 2>;
    constexpr uint32_t GAIN3_Pos = 6;
    constexpr uint32_t GAIN3_Msk = GAIN3::mask;

    /// Gain for Channel 4
    /// Position: 8, Width: 2
    /// Access: read-write
    using GAIN4 = BitField<8, 2>;
    constexpr uint32_t GAIN4_Pos = 8;
    constexpr uint32_t GAIN4_Msk = GAIN4::mask;

    /// Gain for Channel 5
    /// Position: 10, Width: 2
    /// Access: read-write
    using GAIN5 = BitField<10, 2>;
    constexpr uint32_t GAIN5_Pos = 10;
    constexpr uint32_t GAIN5_Msk = GAIN5::mask;

    /// Gain for Channel 6
    /// Position: 12, Width: 2
    /// Access: read-write
    using GAIN6 = BitField<12, 2>;
    constexpr uint32_t GAIN6_Pos = 12;
    constexpr uint32_t GAIN6_Msk = GAIN6::mask;

    /// Gain for Channel 7
    /// Position: 14, Width: 2
    /// Access: read-write
    using GAIN7 = BitField<14, 2>;
    constexpr uint32_t GAIN7_Pos = 14;
    constexpr uint32_t GAIN7_Msk = GAIN7::mask;

    /// Gain for Channel 8
    /// Position: 16, Width: 2
    /// Access: read-write
    using GAIN8 = BitField<16, 2>;
    constexpr uint32_t GAIN8_Pos = 16;
    constexpr uint32_t GAIN8_Msk = GAIN8::mask;

    /// Gain for Channel 9
    /// Position: 18, Width: 2
    /// Access: read-write
    using GAIN9 = BitField<18, 2>;
    constexpr uint32_t GAIN9_Pos = 18;
    constexpr uint32_t GAIN9_Msk = GAIN9::mask;

    /// Gain for Channel 10
    /// Position: 20, Width: 2
    /// Access: read-write
    using GAIN10 = BitField<20, 2>;
    constexpr uint32_t GAIN10_Pos = 20;
    constexpr uint32_t GAIN10_Msk = GAIN10::mask;

    /// Gain for Channel 11
    /// Position: 22, Width: 2
    /// Access: read-write
    using GAIN11 = BitField<22, 2>;
    constexpr uint32_t GAIN11_Pos = 22;
    constexpr uint32_t GAIN11_Msk = GAIN11::mask;

    /// Gain for Channel 12
    /// Position: 24, Width: 2
    /// Access: read-write
    using GAIN12 = BitField<24, 2>;
    constexpr uint32_t GAIN12_Pos = 24;
    constexpr uint32_t GAIN12_Msk = GAIN12::mask;

    /// Gain for Channel 13
    /// Position: 26, Width: 2
    /// Access: read-write
    using GAIN13 = BitField<26, 2>;
    constexpr uint32_t GAIN13_Pos = 26;
    constexpr uint32_t GAIN13_Msk = GAIN13::mask;

    /// Gain for Channel 14
    /// Position: 28, Width: 2
    /// Access: read-write
    using GAIN14 = BitField<28, 2>;
    constexpr uint32_t GAIN14_Pos = 28;
    constexpr uint32_t GAIN14_Msk = GAIN14::mask;

    /// Gain for Channel 15
    /// Position: 30, Width: 2
    /// Access: read-write
    using GAIN15 = BitField<30, 2>;
    constexpr uint32_t GAIN15_Pos = 30;
    constexpr uint32_t GAIN15_Msk = GAIN15::mask;

}  // namespace cgr

/// COR - Channel Offset Register
namespace cor {
    /// Offset for channel 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using OFF0 = BitField<0, 1>;
    constexpr uint32_t OFF0_Pos = 0;
    constexpr uint32_t OFF0_Msk = OFF0::mask;

    /// Offset for channel 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using OFF1 = BitField<1, 1>;
    constexpr uint32_t OFF1_Pos = 1;
    constexpr uint32_t OFF1_Msk = OFF1::mask;

    /// Offset for channel 2
    /// Position: 2, Width: 1
    /// Access: read-write
    using OFF2 = BitField<2, 1>;
    constexpr uint32_t OFF2_Pos = 2;
    constexpr uint32_t OFF2_Msk = OFF2::mask;

    /// Offset for channel 3
    /// Position: 3, Width: 1
    /// Access: read-write
    using OFF3 = BitField<3, 1>;
    constexpr uint32_t OFF3_Pos = 3;
    constexpr uint32_t OFF3_Msk = OFF3::mask;

    /// Offset for channel 4
    /// Position: 4, Width: 1
    /// Access: read-write
    using OFF4 = BitField<4, 1>;
    constexpr uint32_t OFF4_Pos = 4;
    constexpr uint32_t OFF4_Msk = OFF4::mask;

    /// Offset for channel 5
    /// Position: 5, Width: 1
    /// Access: read-write
    using OFF5 = BitField<5, 1>;
    constexpr uint32_t OFF5_Pos = 5;
    constexpr uint32_t OFF5_Msk = OFF5::mask;

    /// Offset for channel 6
    /// Position: 6, Width: 1
    /// Access: read-write
    using OFF6 = BitField<6, 1>;
    constexpr uint32_t OFF6_Pos = 6;
    constexpr uint32_t OFF6_Msk = OFF6::mask;

    /// Offset for channel 7
    /// Position: 7, Width: 1
    /// Access: read-write
    using OFF7 = BitField<7, 1>;
    constexpr uint32_t OFF7_Pos = 7;
    constexpr uint32_t OFF7_Msk = OFF7::mask;

    /// Offset for channel 8
    /// Position: 8, Width: 1
    /// Access: read-write
    using OFF8 = BitField<8, 1>;
    constexpr uint32_t OFF8_Pos = 8;
    constexpr uint32_t OFF8_Msk = OFF8::mask;

    /// Offset for channel 9
    /// Position: 9, Width: 1
    /// Access: read-write
    using OFF9 = BitField<9, 1>;
    constexpr uint32_t OFF9_Pos = 9;
    constexpr uint32_t OFF9_Msk = OFF9::mask;

    /// Offset for channel 10
    /// Position: 10, Width: 1
    /// Access: read-write
    using OFF10 = BitField<10, 1>;
    constexpr uint32_t OFF10_Pos = 10;
    constexpr uint32_t OFF10_Msk = OFF10::mask;

    /// Offset for channel 11
    /// Position: 11, Width: 1
    /// Access: read-write
    using OFF11 = BitField<11, 1>;
    constexpr uint32_t OFF11_Pos = 11;
    constexpr uint32_t OFF11_Msk = OFF11::mask;

    /// Offset for channel 12
    /// Position: 12, Width: 1
    /// Access: read-write
    using OFF12 = BitField<12, 1>;
    constexpr uint32_t OFF12_Pos = 12;
    constexpr uint32_t OFF12_Msk = OFF12::mask;

    /// Offset for channel 13
    /// Position: 13, Width: 1
    /// Access: read-write
    using OFF13 = BitField<13, 1>;
    constexpr uint32_t OFF13_Pos = 13;
    constexpr uint32_t OFF13_Msk = OFF13::mask;

    /// Offset for channel 14
    /// Position: 14, Width: 1
    /// Access: read-write
    using OFF14 = BitField<14, 1>;
    constexpr uint32_t OFF14_Pos = 14;
    constexpr uint32_t OFF14_Msk = OFF14::mask;

    /// Offset for channel 15
    /// Position: 15, Width: 1
    /// Access: read-write
    using OFF15 = BitField<15, 1>;
    constexpr uint32_t OFF15_Pos = 15;
    constexpr uint32_t OFF15_Msk = OFF15::mask;

    /// Differential inputs for channel 0
    /// Position: 16, Width: 1
    /// Access: read-write
    using DIFF0 = BitField<16, 1>;
    constexpr uint32_t DIFF0_Pos = 16;
    constexpr uint32_t DIFF0_Msk = DIFF0::mask;

    /// Differential inputs for channel 1
    /// Position: 17, Width: 1
    /// Access: read-write
    using DIFF1 = BitField<17, 1>;
    constexpr uint32_t DIFF1_Pos = 17;
    constexpr uint32_t DIFF1_Msk = DIFF1::mask;

    /// Differential inputs for channel 2
    /// Position: 18, Width: 1
    /// Access: read-write
    using DIFF2 = BitField<18, 1>;
    constexpr uint32_t DIFF2_Pos = 18;
    constexpr uint32_t DIFF2_Msk = DIFF2::mask;

    /// Differential inputs for channel 3
    /// Position: 19, Width: 1
    /// Access: read-write
    using DIFF3 = BitField<19, 1>;
    constexpr uint32_t DIFF3_Pos = 19;
    constexpr uint32_t DIFF3_Msk = DIFF3::mask;

    /// Differential inputs for channel 4
    /// Position: 20, Width: 1
    /// Access: read-write
    using DIFF4 = BitField<20, 1>;
    constexpr uint32_t DIFF4_Pos = 20;
    constexpr uint32_t DIFF4_Msk = DIFF4::mask;

    /// Differential inputs for channel 5
    /// Position: 21, Width: 1
    /// Access: read-write
    using DIFF5 = BitField<21, 1>;
    constexpr uint32_t DIFF5_Pos = 21;
    constexpr uint32_t DIFF5_Msk = DIFF5::mask;

    /// Differential inputs for channel 6
    /// Position: 22, Width: 1
    /// Access: read-write
    using DIFF6 = BitField<22, 1>;
    constexpr uint32_t DIFF6_Pos = 22;
    constexpr uint32_t DIFF6_Msk = DIFF6::mask;

    /// Differential inputs for channel 7
    /// Position: 23, Width: 1
    /// Access: read-write
    using DIFF7 = BitField<23, 1>;
    constexpr uint32_t DIFF7_Pos = 23;
    constexpr uint32_t DIFF7_Msk = DIFF7::mask;

    /// Differential inputs for channel 8
    /// Position: 24, Width: 1
    /// Access: read-write
    using DIFF8 = BitField<24, 1>;
    constexpr uint32_t DIFF8_Pos = 24;
    constexpr uint32_t DIFF8_Msk = DIFF8::mask;

    /// Differential inputs for channel 9
    /// Position: 25, Width: 1
    /// Access: read-write
    using DIFF9 = BitField<25, 1>;
    constexpr uint32_t DIFF9_Pos = 25;
    constexpr uint32_t DIFF9_Msk = DIFF9::mask;

    /// Differential inputs for channel 10
    /// Position: 26, Width: 1
    /// Access: read-write
    using DIFF10 = BitField<26, 1>;
    constexpr uint32_t DIFF10_Pos = 26;
    constexpr uint32_t DIFF10_Msk = DIFF10::mask;

    /// Differential inputs for channel 11
    /// Position: 27, Width: 1
    /// Access: read-write
    using DIFF11 = BitField<27, 1>;
    constexpr uint32_t DIFF11_Pos = 27;
    constexpr uint32_t DIFF11_Msk = DIFF11::mask;

    /// Differential inputs for channel 12
    /// Position: 28, Width: 1
    /// Access: read-write
    using DIFF12 = BitField<28, 1>;
    constexpr uint32_t DIFF12_Pos = 28;
    constexpr uint32_t DIFF12_Msk = DIFF12::mask;

    /// Differential inputs for channel 13
    /// Position: 29, Width: 1
    /// Access: read-write
    using DIFF13 = BitField<29, 1>;
    constexpr uint32_t DIFF13_Pos = 29;
    constexpr uint32_t DIFF13_Msk = DIFF13::mask;

    /// Differential inputs for channel 14
    /// Position: 30, Width: 1
    /// Access: read-write
    using DIFF14 = BitField<30, 1>;
    constexpr uint32_t DIFF14_Pos = 30;
    constexpr uint32_t DIFF14_Msk = DIFF14::mask;

    /// Differential inputs for channel 15
    /// Position: 31, Width: 1
    /// Access: read-write
    using DIFF15 = BitField<31, 1>;
    constexpr uint32_t DIFF15_Pos = 31;
    constexpr uint32_t DIFF15_Msk = DIFF15::mask;

}  // namespace cor

/// CDR[16] - Channel Data Register
namespace cdr[16] {
    /// Converted Data
    /// Position: 0, Width: 12
    /// Access: read-only
    using DATA = BitField<0, 12>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace cdr[16]

/// ACR - Analog Control Register
namespace acr {
    /// Temperature Sensor On
    /// Position: 4, Width: 1
    /// Access: read-write
    using TSON = BitField<4, 1>;
    constexpr uint32_t TSON_Pos = 4;
    constexpr uint32_t TSON_Msk = TSON::mask;

    /// ADC Bias Current Control
    /// Position: 8, Width: 2
    /// Access: read-write
    using IBCTL = BitField<8, 2>;
    constexpr uint32_t IBCTL_Pos = 8;
    constexpr uint32_t IBCTL_Msk = IBCTL::mask;

}  // namespace acr

/// WPMR - Write Protect Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 4277315;
    }

}  // namespace wpmr

/// WPSR - Write Protect Status Register
namespace wpsr {
    /// Write Protect Violation Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protect Violation Source
    /// Position: 8, Width: 16
    /// Access: read-only
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// RPR - Receive Pointer Register
namespace rpr {
    /// Receive Pointer Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXPTR = BitField<0, 32>;
    constexpr uint32_t RXPTR_Pos = 0;
    constexpr uint32_t RXPTR_Msk = RXPTR::mask;

}  // namespace rpr

/// RCR - Receive Counter Register
namespace rcr {
    /// Receive Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXCTR = BitField<0, 16>;
    constexpr uint32_t RXCTR_Pos = 0;
    constexpr uint32_t RXCTR_Msk = RXCTR::mask;

}  // namespace rcr

/// RNPR - Receive Next Pointer Register
namespace rnpr {
    /// Receive Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXNPTR = BitField<0, 32>;
    constexpr uint32_t RXNPTR_Pos = 0;
    constexpr uint32_t RXNPTR_Msk = RXNPTR::mask;

}  // namespace rnpr

/// RNCR - Receive Next Counter Register
namespace rncr {
    /// Receive Next Counter
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXNCTR = BitField<0, 16>;
    constexpr uint32_t RXNCTR_Pos = 0;
    constexpr uint32_t RXNCTR_Msk = RXNCTR::mask;

}  // namespace rncr

/// PTCR - Transfer Control Register
namespace ptcr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Receiver Transfer Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXTDIS = BitField<1, 1>;
    constexpr uint32_t RXTDIS_Pos = 1;
    constexpr uint32_t RXTDIS_Msk = RXTDIS::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

    /// Transmitter Transfer Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXTDIS = BitField<9, 1>;
    constexpr uint32_t TXTDIS_Pos = 9;
    constexpr uint32_t TXTDIS_Msk = TXTDIS::mask;

}  // namespace ptcr

/// PTSR - Transfer Status Register
namespace ptsr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: read-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

}  // namespace ptsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::adc
