// Seed: 1605614579
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_6;
  logic [-1 : 1] id_7 = id_5, id_8;
  parameter id_9 = 1'b0;
  assign id_1 = id_7;
  always @(posedge 1) $signed(30);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_4,
      id_6
  );
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : 1 'd0] id_8;
  ;
  wire id_9;
endmodule
