INFO-FLOW: Workspace E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1 opened at Fri Jul 31 17:01:20 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z007sclg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z007s:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z007s 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_schedule -effort=medium 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_bind -effort=medium 
Command   open_solution done; 0.284 sec.
Execute   set_part xc7z007sclg400-1 
Execute     add_library xilinx/zynq/zynq:xc7z007s:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z007s 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_schedule -effort medium -relax_ii_for_timing=0 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   config_bind -effort medium 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling LMS_fliter/lms/lms.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted LMS_fliter/lms/lms.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_2018/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "LMS_fliter/lms/lms.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot" -I "D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_2018/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E LMS_fliter/lms/lms.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot -I D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp
Command       clang done; 1.017 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.761 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_2018/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot" -I "D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp"  -o "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_2018/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot -I D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:39:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [32]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:34:16: note: declared here
SUM dotProd(WN w[32], XN_IN x[32])
               ^
1 warning generated.
Command       clang done; 1.475 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp std=gnu++98 -directive=E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.701 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp std=gnu++98 -directive=E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.684 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/xilinx-dataflow-lawyer.lms.pp.0.cpp.diag.yml E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/xilinx-dataflow-lawyer.lms.pp.0.cpp.out.log 2> E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/xilinx-dataflow-lawyer.lms.pp.0.cpp.err.log 
Command       ap_eval done; 0.646 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/tidy-3.1.lms.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/tidy-3.1.lms.pp.0.cpp.out.log 2> E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/tidy-3.1.lms.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/xilinx-legacy-rewriter.lms.pp.0.cpp.out.log 2> E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/xilinx-legacy-rewriter.lms.pp.0.cpp.err.log 
Command         ap_eval done; 0.657 sec.
Command       tidy_31 done; 1.962 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.904 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_2018/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot" -I "D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.bc" 
INFO-FLOW: exec D:/Xilinx_2018/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_2018/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot -I D:/Xilinx_2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.bc
Command       clang done; 1.519 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.g.bc -hls-opt -except-internalize lms -LD:/Xilinx_2018/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.138 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.102 ; gain = 18.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.102 ; gain = 18.555
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.pp.bc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx_2018/Vivado/2018.3/win64/lib -lfloatconversion -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.567 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lms -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.0.bc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.734 ; gain = 32.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.1.bc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 125.113 ; gain = 39.566
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.g.1.bc to E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.o.1.bc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:34).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:26) in function 'lms' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:39) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
Command         transform done; 0.237 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.111 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 153.668 ; gain = 68.121
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.o.2.bc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.335 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 156.844 ; gain = 71.297
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.499 sec.
Command     elaborate done; 12.428 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
Execute       ap_set_top_model lms 
Execute       get_model_list lms -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lms 
Execute       get_model_list lms -filter all-wo-channel 
INFO-FLOW: Model list for configure: lms
INFO-FLOW: Configuring Module : lms ...
Execute       set_default_model lms 
Execute       apply_spec_resource_limit lms 
INFO-FLOW: Model list for preprocess: lms
INFO-FLOW: Preprocessing Module: lms ...
Execute       set_default_model lms 
Execute       cdfg_preprocess -model lms 
Execute       rtl_gen_preprocess lms 
INFO-FLOW: Model list for synthesis: lms
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lms 
Execute       schedule -model lms 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[190] ('ret_V_6_i') to 'mul' operation of DSP[213] ('r_V_3') (combination delay: 11.613 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.509ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [72]  (0 ns)
	'mul' operation of DSP[146] ('r_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [146]  (6.38 ns)
	'add' operation of DSP[154] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [154]  (3.02 ns)
	'add' operation of DSP[162] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [162]  (3.02 ns)
	'add' operation of DSP[169] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [169]  (3.02 ns)
	'add' operation of DSP[176] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [176]  (3.02 ns)
	'add' operation of DSP[183] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [183]  (3.02 ns)
	'add' operation of DSP[190] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [190]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [200]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:27) [206]  (2.08 ns)
	'mul' operation of DSP[213] ('r_V_3', LMS_fliter/lms/lms.cpp:27) [210]  (3.36 ns)
	'add' operation of DSP[213] ('ret_V_2', LMS_fliter/lms/lms.cpp:27) [213]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 13.675 seconds; current allocated memory: 107.003 MB.
Execute       report -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.sched.adb -f 
INFO-FLOW: Finish scheduling lms.
Execute       set_default_model lms 
Execute       bind -model lms 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=lms
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 107.987 MB.
Execute       report -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.bind.adb -f 
INFO-FLOW: Finish binding lms.
Execute       get_model_list lms -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess lms 
INFO-FLOW: Model list for RTL generation: lms
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model lms -vendor xilinx -mg_file E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
Command       create_rtl_model done; 0.361 sec.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 109.969 MB.
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute       gen_rtl lms -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/syn/systemc/lms -synmodules lms 
Execute       gen_rtl lms -istop -style xilinx -f -lang vhdl -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/syn/vhdl/lms 
Execute       gen_rtl lms -istop -style xilinx -f -lang vlog -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/syn/verilog/lms 
Execute       export_constraint_db -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.constraint.tcl -f -tool general 
Execute       report -model lms -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.design.xml -verbose -f -dv 
Execute       report -model lms -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info lms -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms -p E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db 
Execute       report -model lms -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/syn/report/lms_csynth.rpt -f 
Execute       report -model lms -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/syn/report/lms_csynth.xml -f -x 
Execute       report -model lms -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.verbose.rpt -verbose -f 
Execute       db_write -model lms -o E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.adb -f 
Command       db_write done; 0.134 sec.
Execute       sc_get_clocks lms 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain lms 
INFO-FLOW: Model list for RTL component generation: lms
INFO-FLOW: Handling components in module [lms] ... 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
INFO-FLOW: Found component lms_mul_mul_16s_1bkb.
INFO-FLOW: Append model lms_mul_mul_16s_1bkb
INFO-FLOW: Found component lms_mac_muladd_16cud.
INFO-FLOW: Append model lms_mac_muladd_16cud
INFO-FLOW: Found component lms_mac_muladd_16dEe.
INFO-FLOW: Append model lms_mac_muladd_16dEe
INFO-FLOW: Found component lms_mac_muladd_16eOg.
INFO-FLOW: Append model lms_mac_muladd_16eOg
INFO-FLOW: Found component lms_mac_muladd_20fYi.
INFO-FLOW: Append model lms_mac_muladd_20fYi
INFO-FLOW: Append model lms
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lms_mul_mul_16s_1bkb lms_mac_muladd_16cud lms_mac_muladd_16dEe lms_mac_muladd_16eOg lms_mac_muladd_20fYi lms
INFO-FLOW: To file: write model lms_mul_mul_16s_1bkb
INFO-FLOW: To file: write model lms_mac_muladd_16cud
INFO-FLOW: To file: write model lms_mac_muladd_16dEe
INFO-FLOW: To file: write model lms_mac_muladd_16eOg
INFO-FLOW: To file: write model lms_mac_muladd_20fYi
INFO-FLOW: To file: write model lms
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.135 sec.
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.138 sec.
Command       ap_source done; 0.138 sec.
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
Command       ap_source done; 0.107 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.133 sec.
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.135 sec.
Command       ap_source done; 0.135 sec.
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lms xml_exists=0
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.constraint.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=8
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.constraint.tcl 
Execute       sc_get_clocks lms 
Execute       source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 165.723 ; gain = 80.176
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
Command     autosyn done; 2.183 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 14.623 sec.
Command ap_source done; 14.974 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1 opened at Fri Jul 31 17:02:25 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.145 sec.
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.149 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z007sclg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z007s:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z007s 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_schedule -effort=medium 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_bind -effort=medium 
Command   open_solution done; 0.278 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.142 sec.
Command     ap_source done; 0.142 sec.
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lms xml_exists=1
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.compgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.constraint.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lms
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lms
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.constraint.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.constraint.tcl 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/lms.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.191 sec.
Execute           source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.236 sec.
Execute         source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.239 sec.
Command     ap_source done; 0.239 sec.
Execute     source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx_2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/impl/ip/pack.bat
Command   export_design done; 7.052 sec.
Command ap_source done; 7.333 sec.
Execute cleanup_all 
