
synthesis -f "Conv_22_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Sep 10 11:07:04 2025


Command Line:  synthesis -f Conv_22_impl1_lattice.synproj -gui -msgset C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-45F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = Top_conv_p.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22 (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22/impl1 (searchpath added)
-p C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22 (searchpath added)
Verilog design file = C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22/linerr_buff_3x3.v
Verilog design file = C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22/Top_conv_p.v
Verilog design file = C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22/valid_delay.v
Verilog design file = C:/Users/KABUM/Documents/CI DIGITAL/Codigos/PROJETO/Conv_22/Conv_3x3.v
NGD file = Conv_22_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v. VERI-1482
Analyzing Verilog file c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/top_conv_p.v. VERI-1482
Analyzing Verilog file c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/valid_delay.v. VERI-1482
Analyzing Verilog file c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/conv_3x3.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): Top_conv_p
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/top_conv_p.v(8): " arg1="Top_conv_p" arg2="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/top_conv_p.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v(5): " arg1="linebuf3x3_win_p(P=1)" arg2="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v" arg3="5"  />
    <postMsg mid="35908216" type="Warning" dynamic="5" navigation="2" arg0="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v(88): " arg1="-1" arg2="0" arg3="0" arg4="pix" arg5="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v" arg6="88"  />
    <postMsg mid="35908216" type="Warning" dynamic="5" navigation="2" arg0="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v(89): " arg1="-1" arg2="0" arg3="0" arg4="t_r1" arg5="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v" arg6="89"  />
    <postMsg mid="35908216" type="Warning" dynamic="5" navigation="2" arg0="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v(90): " arg1="-1" arg2="0" arg3="0" arg4="t_r2" arg5="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/linerr_buff_3x3.v" arg6="90"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/conv_3x3.v(3): " arg1="conv3x3_pipe" arg2="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/conv_3x3.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/valid_delay.v(3): " arg1="valid_delay(N=2)" arg2="c:/users/kabum/documents/ci digital/codigos/projeto/conv_22/valid_delay.v" arg3="3"  />
Last elaborated design is Top_conv_p()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = Top_conv_p.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_win/c2_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_win/c2_r1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_win/c2_r2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_win/c2_r2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_win/c2_r2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_win/c2_r2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_win/c2_r2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_win/c2_r2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_win/c2_r2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_win/c2_r2"  />
Removed duplicate sequential element \u_win/w02(8 bit), because it is equivalent to \u_win/c1_r2

Removed duplicate sequential element \u_win/w12(8 bit), because it is equivalent to \u_win/c1_r1

Removed duplicate sequential element \u_win/w10(8 bit), because it is equivalent to \u_win/w00

Removed duplicate sequential element \u_win/w20(8 bit), because it is equivalent to \u_win/w00

    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_win/w00"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_win/w00"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_win/w00"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_win/w00"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_win/w00"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_win/w00"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_win/w00"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_win/w00"  />
######## Found 2 RTL RAMs in the design.
    <postMsg mid="35001321" type="Warning" dynamic="0" navigation="0"  />
######## Mapping RTL RAM \u_win/lb2 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM \u_win/lb1 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n511 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. n511_224 is a one-to-one match with \u_win/lb2_169.
Duplicate register/latch removal. n511_223 is a one-to-one match with \u_win/lb2_168.
Duplicate register/latch removal. \u_win/lb2_172 is a one-to-one match with n511_227.
Duplicate register/latch removal. \u_win/lb2_171 is a one-to-one match with n511_226.
Duplicate register/latch removal. \u_win/lb2_176 is a one-to-one match with n511_231.
Duplicate register/latch removal. \u_win/lb2_170 is a one-to-one match with n511_225.
Duplicate register/latch removal. \u_win/c1_r2_ is a one-to-one match with \u_win/c1_r1_.
Duplicate register/latch removal. \u_win/lb2_173 is a one-to-one match with n511_228.
Duplicate register/latch removal. \u_win/lb1_196 is a one-to-one match with n511_223.
Duplicate register/latch removal. \u_win/lb2_174 is a one-to-one match with n511_229.
Duplicate register/latch removal. \u_win/lb2_177 is a one-to-one match with n511_232.
Duplicate register/latch removal. \u_win/lb2_186 is a one-to-one match with n511_241.
Duplicate register/latch removal. \u_win/lb2_184 is a one-to-one match with n511_239.
Duplicate register/latch removal. \u_win/lb2_182 is a one-to-one match with n511_237.
Duplicate register/latch removal. \u_win/lb2_181 is a one-to-one match with n511_236.
Duplicate register/latch removal. \u_win/lb2_180 is a one-to-one match with n511_235.
Duplicate register/latch removal. \u_win/lb2_179 is a one-to-one match with n511_234.
Duplicate register/latch removal. \u_win/lb2_178 is a one-to-one match with n511_233.
Duplicate register/latch removal. \u_win/lb2_175 is a one-to-one match with n511_230.
Duplicate register/latch removal. \u_win/lb1_197 is a one-to-one match with n511_224.
Duplicate register/latch removal. \u_win/lb1_198 is a one-to-one match with \u_win/lb2_170.
Duplicate register/latch removal. \u_win/lb1_199 is a one-to-one match with \u_win/lb2_171.
Duplicate register/latch removal. \u_win/lb1_200 is a one-to-one match with \u_win/lb2_172.
Duplicate register/latch removal. \u_win/lb1_201 is a one-to-one match with \u_win/lb2_173.
Duplicate register/latch removal. \u_win/lb1_202 is a one-to-one match with \u_win/lb2_174.
Duplicate register/latch removal. \u_win/lb1_203 is a one-to-one match with \u_win/lb2_175.
Duplicate register/latch removal. \u_win/lb1_204 is a one-to-one match with \u_win/lb2_176.
Duplicate register/latch removal. \u_win/lb1_205 is a one-to-one match with \u_win/lb2_177.
Duplicate register/latch removal. \u_win/lb1_206 is a one-to-one match with \u_win/lb2_178.
Duplicate register/latch removal. \u_win/lb1_207 is a one-to-one match with \u_win/lb2_179.
Duplicate register/latch removal. \u_win/lb1_208 is a one-to-one match with \u_win/lb2_180.
Duplicate register/latch removal. \u_win/lb1_209 is a one-to-one match with \u_win/lb2_181.
Duplicate register/latch removal. \u_win/lb1_210 is a one-to-one match with \u_win/lb2_182.
Duplicate register/latch removal. \u_win/lb1_212 is a one-to-one match with \u_win/lb2_184.
Duplicate register/latch removal. \u_win/lb1_214 is a one-to-one match with \u_win/lb2_186.
Duplicate register/latch removal. \u_win/lb1_215 is a one-to-one match with n511_242.
Duplicate register/latch removal. \u_win/lb1_216 is a one-to-one match with n511_243.
Duplicate register/latch removal. \u_win/lb1_217 is a one-to-one match with n511_244.
Duplicate register/latch removal. \u_win/lb1_218 is a one-to-one match with n511_245.
Duplicate register/latch removal. \u_win/lb1_219 is a one-to-one match with n511_246.
Duplicate register/latch removal. \u_win/lb1_220 is a one-to-one match with n511_247.
Duplicate register/latch removal. \u_win/lb1_221 is a one-to-one match with n511_248.
Duplicate register/latch removal. \u_win/lb1 is a one-to-one match with n511.

The number of registers created due to operator pipelining is -116.

Duplicate register/latch removal. _add_8_e1_i0_i16 is a one-to-one match with _add_8_e1_i0_i19.
Duplicate register/latch removal. _add_8_e1_i0_i17 is a one-to-one match with _add_8_e1_i0_i18.
Duplicate register/latch removal. _add_8_e1_i0_i16 is a one-to-one match with _add_8_e1_i0_i17.
Duplicate register/latch removal. _add_4_e1_ret5__i19 is a one-to-one match with _add_4_e1_ret5__i20.
Duplicate register/latch removal. _add_1_395_e1_ret4__i19 is a one-to-one match with _add_1_395_e1_ret4__i20.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in Top_conv_p_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    591 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Conv_22_impl1.ngd.

################### Begin Area Report (Top_conv_p)######################
Number of register bits => 225 of 44457 (0 % )
CCU2C => 145
DP16KD => 3
FD1P3IX => 72
FD1S3AX => 105
FD1S3IX => 48
GSR => 1
IB => 83
LUT4 => 112
MULT9X9D => 9
OB => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 231
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk_c_enable_72, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst_c, loads : 203
  Net : clk_c_enable_72, loads : 81
  Net : u_win/n582, loads : 24
  Net : u_win/n581, loads : 24
  Net : u_win/n502, loads : 24
  Net : G_LANE_0..u_conv3x3/s_s2_19, loads : 21
  Net : u_win/win_valid_vec_0_N_102_7, loads : 20
  Net : u_win/n683, loads : 13
  Net : in_valid_c, loads : 11
  Net : u_win/win_valid_vec_0_N_102_1, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   88.668 MHz|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 107.035  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.656  secs
--------------------------------------------------------------
