

Microchip Technology PIC18 Macro Assembler V1.33 build 59893 
                                                                                                           Mon Dec 29 15:19:23 2014


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.33
     3                           	; Copyright (C) 1984-2014 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F26K22 --ccmode=cci --outdir=bin --objdir=bin -Iinclude \
    11                           	; --asmlist -Orelease bin/main.p1
    12                           	;
    13                           
    14                           
    15                           	processor	18F26K22
    16                           
    17                           	GLOBAL	_main,start
    18                           	FNROOT	_main
    19                           
    20  0000                     
    21                           	psect	config,class=CONFIG,delta=1,noexec
    22                           	psect	idloc,class=IDLOC,delta=1,noexec
    23                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    24                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    25                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    26                           	psect	rbss,class=COMRAM,space=1,noexec
    27                           	psect	bss,class=RAM,space=1,noexec
    28                           	psect	rdata,class=COMRAM,space=1,noexec
    29                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    30                           	psect	bss,class=RAM,space=1,noexec
    31                           	psect	data,class=RAM,space=1,noexec
    32                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    33                           	psect	nvrram,class=COMRAM,space=1,noexec
    34                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    35                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    37                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    38                           	psect	bigbss,class=BIGRAM,space=1,noexec
    39                           	psect	bigdata,class=BIGRAM,space=1,noexec
    40                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    41                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    45                           
    46                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    47                           	psect	powerup,class=CODE,delta=1,reloc=2
    48                           	psect	intcode,class=CODE,delta=1,reloc=2
    49                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    50                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    51                           	psect	intret,class=CODE,delta=1,reloc=2
    52                           	psect	intentry,class=CODE,delta=1,reloc=2
    53                           
    54                           	psect	intsave_regs,class=BIGRAM,space=1
    55                           	psect	init,class=CODE,delta=1,reloc=2
    56                           	psect	text,class=CODE,delta=1,reloc=2
    57                           GLOBAL	intlevel0,intlevel1,intlevel2
    58                           intlevel0:
    59  000000                     intlevel1:
    60  000000                     intlevel2:
    61  000000                     GLOBAL	intlevel3
    62                           intlevel3:
    63  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    64                           	psect	clrtext,class=CODE,delta=1,reloc=2
    65                           
    66                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    67                           	psect	smallconst
    68                           	GLOBAL	__smallconst
    69                           __smallconst:
    70  000000                     	psect	mediumconst
    71                           	GLOBAL	__mediumconst
    72                           __mediumconst:
    73  000000                     wreg	EQU	0FE8h
    74  0000                     fsr0l	EQU	0FE9h
    75  0000                     fsr0h	EQU	0FEAh
    76  0000                     fsr1l	EQU	0FE1h
    77  0000                     fsr1h	EQU	0FE2h
    78  0000                     fsr2l	EQU	0FD9h
    79  0000                     fsr2h	EQU	0FDAh
    80  0000                     postinc0	EQU	0FEEh
    81  0000                     postdec0	EQU	0FEDh
    82  0000                     postinc1	EQU	0FE6h
    83  0000                     postdec1	EQU	0FE5h
    84  0000                     postinc2	EQU	0FDEh
    85  0000                     postdec2	EQU	0FDDh
    86  0000                     tblptrl	EQU	0FF6h
    87  0000                     tblptrh	EQU	0FF7h
    88  0000                     tblptru	EQU	0FF8h
    89  0000                     tablat		EQU	0FF5h
    90  0000                     
    91                           	PSECT	ramtop,class=RAM,noexec
    92                           	GLOBAL	__S1			; top of RAM usage
    93                           	GLOBAL	__ramtop
    94                           	GLOBAL	__LRAM,__HRAM
    95                           __ramtop:
    96  001000                     
    97                           	psect	reset_vec
    98                           reset_vec:
    99  000000                     	; No powerup routine
   100                           	; No interrupt routine
   101                           	GLOBAL __accesstop
   102                           __accesstop EQU 96
   103  0000                     
   104                           
   105                           	psect	init
   106                           start:
   107  000000                     
   108                           ;Initialize the stack pointer (FSR1)
   109                           	global stacklo, stackhi
   110                           	stacklo	equ	060h
   111  0000                     	stackhi	equ	09FFh
   112  0000                     
   113                           
   114                           	psect	stack,class=STACK,space=2,noexec
   115                           	global ___sp,___inthi_sp,___intlo_sp
   116                           ___sp:
   117  000000                     ___inthi_sp:
   118  000000                     ___intlo_sp:
   119  000000                     
   120                           	psect	end_init
   121                           	global start_initialization
   122                           	goto start_initialization	;jump to C runtime clear & initialization
   123  000000  EFF9  F07F         
   124                           ; Padding undefined space
   125                           	psect	config,class=CONFIG,delta=1,noexec
   126                           		org 0x0
   127  300000                     		db 0xFF
   128  300000  FF                 
   129                           ; Config register CONFIG1H @ 0x300001
   130                           ;	4X PLL Enable
   131                           ;	PLLCFG = ON, Oscillator multiplied by 4
   132                           ;	Primary clock enable bit
   133                           ;	PRICLKEN = OFF, Primary clock can be disabled by software
   134                           ;	Fail-Safe Clock Monitor Enable bit
   135                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   136                           ;	Internal/External Oscillator Switchover bit
   137                           ;	IESO = OFF, Oscillator Switchover mode disabled
   138                           ;	Oscillator Selection bits
   139                           ;	FOSC = INTIO67, Internal oscillator block
   140                           
   141                           	psect	config,class=CONFIG,delta=1,noexec
   142                           		org 0x1
   143  300001                     		db 0x58
   144  300001  58                 
   145                           ; Config register CONFIG2L @ 0x300002
   146                           ;	Brown-out Reset Enable bits
   147                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   148                           ;	Brown Out Reset Voltage bits
   149                           ;	BORV = 190, VBOR set to 1.90 V nominal
   150                           ;	Power-up Timer Enable bit
   151                           ;	PWRTEN = ON, Power up timer enabled
   152                           
   153                           	psect	config,class=CONFIG,delta=1,noexec
   154                           		org 0x2
   155  300002                     		db 0x1A
   156  300002  1A                 
   157                           ; Config register CONFIG2H @ 0x300003
   158                           ;	Watchdog Timer Postscale Select bits
   159                           ;	WDTPS = 16384, 1:16384
   160                           ;	Watchdog Timer Enable bits
   161                           ;	WDTEN = SWON, WDT is controlled by SWDTEN bit of the WDTCON register
   162                           
   163                           	psect	config,class=CONFIG,delta=1,noexec
   164                           		org 0x3
   165  300003                     		db 0x3A
   166  300003  3A                 
   167                           ; Padding undefined space
   168                           	psect	config,class=CONFIG,delta=1,noexec
   169                           		org 0x4
   170  300004                     		db 0xFF
   171  300004  FF                 
   172                           ; Config register CONFIG3H @ 0x300005
   173                           ;	CCP2 MUX bit
   174                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   175                           ;	P3A/CCP3 Mux bit
   176                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   177                           ;	Timer3 Clock input mux bit
   178                           ;	T3CMX = PORTC0, T3CKI is on RC0
   179                           ;	HFINTOSC Fast Start-up
   180                           ;	HFOFST = OFF, HFINTOSC output and ready status are delayed by the oscillator stable status
   181                           ;	PORTB A/D Enable bit
   182                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   183                           ;	MCLR Pin Enable bit
   184                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   185                           ;	ECCP2 B output mux bit
   186                           ;	P2BMX = PORTB5, P2B is on RB5
   187                           
   188                           	psect	config,class=CONFIG,delta=1,noexec
   189                           		org 0x5
   190  300005                     		db 0xB7
   191  300005  B7                 
   192                           ; Config register CONFIG4L @ 0x300006
   193                           ;	Stack Full/Underflow Reset Enable bit
   194                           ;	STVREN = ON, Stack full/underflow will cause Reset
   195                           ;	Background Debug
   196                           ;	DEBUG = OFF, Disabled
   197                           ;	Single-Supply ICSP Enable bit
   198                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   199                           ;	Extended Instruction Set Enable bit
   200                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   201                           
   202                           	psect	config,class=CONFIG,delta=1,noexec
   203                           		org 0x6
   204  300006                     		db 0x85
   205  300006  85                 
   206                           ; Padding undefined space
   207                           	psect	config,class=CONFIG,delta=1,noexec
   208                           		org 0x7
   209  300007                     		db 0xFF
   210  300007  FF                 
   211                           ; Config register CONFIG5L @ 0x300008
   212                           ;	Code Protection Block 0
   213                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   214                           ;	Code Protection Block 1
   215                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   216                           ;	Code Protection Block 2
   217                           ;	CP2 = 0x1, unprogrammed default
   218                           ;	Code Protection Block 3
   219                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   220                           
   221                           	psect	config,class=CONFIG,delta=1,noexec
   222                           		org 0x8
   223  300008                     		db 0xF
   224  300008  0F                 
   225                           ; Config register CONFIG5H @ 0x300009
   226                           ;	Boot Block Code Protection bit
   227                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   228                           ;	Data EEPROM Code Protection bit
   229                           ;	CPD = OFF, Data EEPROM not code-protected
   230                           
   231                           	psect	config,class=CONFIG,delta=1,noexec
   232                           		org 0x9
   233  300009                     		db 0xC0
   234  300009  C0                 
   235                           ; Config register CONFIG6L @ 0x30000A
   236                           ;	Write Protection Block 0
   237                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   238                           ;	Write Protection Block 1
   239                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   240                           ;	Write Protection Block 2
   241                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   242                           ;	Write Protection Block 3
   243                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   244                           
   245                           	psect	config,class=CONFIG,delta=1,noexec
   246                           		org 0xA
   247  30000A                     		db 0xF
   248  30000A  0F                 
   249                           ; Config register CONFIG6H @ 0x30000B
   250                           ;	Boot Block Write Protection bit
   251                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   252                           ;	Configuration Register Write Protection bit
   253                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   254                           ;	Data EEPROM Write Protection bit
   255                           ;	WRTD = OFF, Data EEPROM not write-protected
   256                           
   257                           	psect	config,class=CONFIG,delta=1,noexec
   258                           		org 0xB
   259  30000B                     		db 0xE0
   260  30000B  E0                 
   261                           ; Config register CONFIG7L @ 0x30000C
   262                           ;	Table Read Protection Block 0
   263                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   264                           ;	Table Read Protection Block 1
   265                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   266                           ;	Table Read Protection Block 2
   267                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   268                           ;	Table Read Protection Block 3
   269                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   270                           
   271                           	psect	config,class=CONFIG,delta=1,noexec
   272                           		org 0xC
   273  30000C                     		db 0xF
   274  30000C  0F                 
   275                           ; Config register CONFIG7H @ 0x30000D
   276                           ;	Boot Block Table Read Protection bit
   277                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   278                           
   279                           	psect	config,class=CONFIG,delta=1,noexec
   280                           		org 0xD
   281  30000D                     		db 0x40
   282  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.33 build 59893 
Symbol Table                                                                                               Mon Dec 29 15:19:23 2014

                __S1 0000                 ___sp 0000                 _main FFF8                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0009FF  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization FFF2          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
