# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Signed_Extender_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Signed_Extender/Signed_Extender.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:36:11 on Dec 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Signed_Extender/Signed_Extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Signed_Extender
# -- Compiling architecture Struct of Signed_Extender
# End time: 07:36:11 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Signed_Extender/Testbench_6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:36:11 on Dec 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Lenovo/OneDrive/Documents/EE214_Digital_Lab/Test/Signed_Extender/Testbench_6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench_6
# -- Compiling architecture Behave of Testbench_6
# End time: 07:36:11 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench_6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench_6 
# Start time: 07:36:11 on Dec 01,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_6(behave)
# Loading work.signed_extender(struct)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 896 ns  Iteration: 0  Instance: /testbench_6
# End time: 07:36:22 on Dec 01,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
