Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 19 09:51:28 2020
| Host         : Alienware-baileys running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.923        0.000                      0                  571        0.098        0.000                      0                  571        9.500        0.000                       0                   518  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.923        0.000                      0                  571        0.098        0.000                      0                  571        9.500        0.000                       0                   518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 U1/led_timer_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/led_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 0.684ns (13.709%)  route 4.305ns (86.291%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 23.892 - 20.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.222     4.126    U1/CLK
    SLICE_X46Y59         FDCE                                         r  U1/led_timer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.393     4.519 r  U1/led_timer_reg[54]/Q
                         net (fo=8, routed)           1.555     6.074    U1/led_timer[54]
    SLICE_X46Y54         LUT4 (Prop_lut4_I3_O)        0.097     6.171 r  U1/led_timer[63]_i_18/O
                         net (fo=1, routed)           0.794     6.966    U1/led_timer[63]_i_18_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.097     7.063 r  U1/led_timer[63]_i_7/O
                         net (fo=64, routed)          1.956     9.019    U1/led_timer[63]_i_7_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.097     9.116 r  U1/led_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     9.116    U1/p_0_in[1]
    SLICE_X45Y47         FDCE                                         r  U1/led_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.140    23.892    U1/CLK
    SLICE_X45Y47         FDCE                                         r  U1/led_timer_reg[1]/C
                         clock pessimism              0.152    24.045    
                         clock uncertainty           -0.035    24.009    
    SLICE_X45Y47         FDCE (Setup_fdce_C_D)        0.030    24.039    U1/led_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         24.039    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 U1/led_timer_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/led_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 0.684ns (13.704%)  route 4.307ns (86.296%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 23.892 - 20.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.222     4.126    U1/CLK
    SLICE_X46Y59         FDCE                                         r  U1/led_timer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.393     4.519 r  U1/led_timer_reg[54]/Q
                         net (fo=8, routed)           1.555     6.074    U1/led_timer[54]
    SLICE_X46Y54         LUT4 (Prop_lut4_I3_O)        0.097     6.171 r  U1/led_timer[63]_i_18/O
                         net (fo=1, routed)           0.794     6.966    U1/led_timer[63]_i_18_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.097     7.063 r  U1/led_timer[63]_i_7/O
                         net (fo=64, routed)          1.958     9.021    U1/led_timer[63]_i_7_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.097     9.118 r  U1/led_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     9.118    U1/p_0_in[3]
    SLICE_X45Y47         FDCE                                         r  U1/led_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.140    23.892    U1/CLK
    SLICE_X45Y47         FDCE                                         r  U1/led_timer_reg[3]/C
                         clock pessimism              0.152    24.045    
                         clock uncertainty           -0.035    24.009    
    SLICE_X45Y47         FDCE (Setup_fdce_C_D)        0.032    24.041    U1/led_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.938ns  (required time - arrival time)
  Source:                 U1/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            numbit_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.572ns (33.541%)  route 3.115ns (66.459%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 23.939 - 20.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.304     4.208    U1/CLK
    SLICE_X65Y39         FDCE                                         r  U1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.341     4.549 r  U1/timer_reg[3]/Q
                         net (fo=10, routed)          1.165     5.714    U1/timer[3]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.097     5.811 r  U1/number1[3]_i_146/O
                         net (fo=1, routed)           0.000     5.811    U1/number1[3]_i_146_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.223 r  U1/number1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.223    U1/number1_reg[3]_i_118_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.312 r  U1/number1_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.312    U1/number1_reg[3]_i_96_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  U1/number1_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.401    U1/number1_reg[3]_i_77_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  U1/number1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.490    U1/number1_reg[3]_i_62_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  U1/number1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.579    U1/number1_reg[3]_i_47_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.668 r  U1/number1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.668    U1/number1_reg[3]_i_32_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.757 r  U1/number1_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.757    U1/number1_reg[3]_i_17_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.846 r  U1/number1_reg[3]_i_5/CO[3]
                         net (fo=13, routed)          1.634     8.480    U1/number1_reg[3]_i_5_n_0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.099     8.579 r  U1/numbit[6]_i_1/O
                         net (fo=2, routed)           0.316     8.895    U1_n_19
    SLICE_X65Y58         FDPE                                         r  numbit_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.186    23.939    sys_clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  numbit_reg[6]_lopt_replica/C
                         clock pessimism              0.152    24.091    
                         clock uncertainty           -0.035    24.056    
    SLICE_X65Y58         FDPE (Setup_fdpe_C_D)       -0.223    23.833    numbit_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.833    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 14.938    

Slack (MET) :             14.988ns  (required time - arrival time)
  Source:                 U1/led_timer_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/led_timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.684ns (13.883%)  route 4.243ns (86.117%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 23.892 - 20.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.222     4.126    U1/CLK
    SLICE_X46Y59         FDCE                                         r  U1/led_timer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.393     4.519 r  U1/led_timer_reg[54]/Q
                         net (fo=8, routed)           1.555     6.074    U1/led_timer[54]
    SLICE_X46Y54         LUT4 (Prop_lut4_I3_O)        0.097     6.171 r  U1/led_timer[63]_i_18/O
                         net (fo=1, routed)           0.794     6.966    U1/led_timer[63]_i_18_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.097     7.063 r  U1/led_timer[63]_i_7/O
                         net (fo=64, routed)          1.894     8.956    U1/led_timer[63]_i_7_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.097     9.053 r  U1/led_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     9.053    U1/p_0_in[8]
    SLICE_X45Y47         FDCE                                         r  U1/led_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.140    23.892    U1/CLK
    SLICE_X45Y47         FDCE                                         r  U1/led_timer_reg[8]/C
                         clock pessimism              0.152    24.045    
                         clock uncertainty           -0.035    24.009    
    SLICE_X45Y47         FDCE (Setup_fdce_C_D)        0.032    24.041    U1/led_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                 14.988    

Slack (MET) :             15.048ns  (required time - arrival time)
  Source:                 U1/led_timer_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/led_timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.684ns (13.945%)  route 4.221ns (86.055%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 23.892 - 20.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.222     4.126    U1/CLK
    SLICE_X46Y59         FDCE                                         r  U1/led_timer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.393     4.519 r  U1/led_timer_reg[54]/Q
                         net (fo=8, routed)           1.555     6.074    U1/led_timer[54]
    SLICE_X46Y54         LUT4 (Prop_lut4_I3_O)        0.097     6.171 r  U1/led_timer[63]_i_18/O
                         net (fo=1, routed)           0.794     6.966    U1/led_timer[63]_i_18_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.097     7.063 r  U1/led_timer[63]_i_7/O
                         net (fo=64, routed)          1.872     8.934    U1/led_timer[63]_i_7_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.097     9.031 r  U1/led_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     9.031    U1/p_0_in[6]
    SLICE_X46Y47         FDCE                                         r  U1/led_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.140    23.892    U1/CLK
    SLICE_X46Y47         FDCE                                         r  U1/led_timer_reg[6]/C
                         clock pessimism              0.152    24.045    
                         clock uncertainty           -0.035    24.009    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.070    24.079    U1/led_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         24.079    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 15.048    

Slack (MET) :             15.051ns  (required time - arrival time)
  Source:                 U1/led_timer_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/led_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.684ns (13.957%)  route 4.217ns (86.043%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 23.892 - 20.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.222     4.126    U1/CLK
    SLICE_X46Y59         FDCE                                         r  U1/led_timer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.393     4.519 r  U1/led_timer_reg[54]/Q
                         net (fo=8, routed)           1.555     6.074    U1/led_timer[54]
    SLICE_X46Y54         LUT4 (Prop_lut4_I3_O)        0.097     6.171 r  U1/led_timer[63]_i_18/O
                         net (fo=1, routed)           0.794     6.966    U1/led_timer[63]_i_18_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.097     7.063 r  U1/led_timer[63]_i_7/O
                         net (fo=64, routed)          1.868     8.930    U1/led_timer[63]_i_7_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.097     9.027 r  U1/led_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.027    U1/p_0_in[2]
    SLICE_X46Y47         FDCE                                         r  U1/led_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.140    23.892    U1/CLK
    SLICE_X46Y47         FDCE                                         r  U1/led_timer_reg[2]/C
                         clock pessimism              0.152    24.045    
                         clock uncertainty           -0.035    24.009    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)        0.069    24.078    U1/led_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                 15.051    

Slack (MET) :             15.083ns  (required time - arrival time)
  Source:                 U1/led_timer_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/led_timer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.684ns (14.048%)  route 4.185ns (85.952%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 23.892 - 20.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.222     4.126    U1/CLK
    SLICE_X46Y59         FDCE                                         r  U1/led_timer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.393     4.519 r  U1/led_timer_reg[54]/Q
                         net (fo=8, routed)           1.555     6.074    U1/led_timer[54]
    SLICE_X46Y54         LUT4 (Prop_lut4_I3_O)        0.097     6.171 r  U1/led_timer[63]_i_18/O
                         net (fo=1, routed)           0.794     6.966    U1/led_timer[63]_i_18_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.097     7.063 r  U1/led_timer[63]_i_7/O
                         net (fo=64, routed)          1.836     8.899    U1/led_timer[63]_i_7_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I4_O)        0.097     8.996 r  U1/led_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     8.996    U1/p_0_in[10]
    SLICE_X46Y48         FDCE                                         r  U1/led_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.140    23.892    U1/CLK
    SLICE_X46Y48         FDCE                                         r  U1/led_timer_reg[10]/C
                         clock pessimism              0.152    24.045    
                         clock uncertainty           -0.035    24.009    
    SLICE_X46Y48         FDCE (Setup_fdce_C_D)        0.069    24.078    U1/led_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 15.083    

Slack (MET) :             15.084ns  (required time - arrival time)
  Source:                 U1/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.570ns (34.028%)  route 3.044ns (65.972%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 23.939 - 20.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.304     4.208    U1/CLK
    SLICE_X65Y39         FDCE                                         r  U1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.341     4.549 r  U1/timer_reg[3]/Q
                         net (fo=10, routed)          1.165     5.714    U1/timer[3]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.097     5.811 r  U1/number1[3]_i_146/O
                         net (fo=1, routed)           0.000     5.811    U1/number1[3]_i_146_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.223 r  U1/number1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.223    U1/number1_reg[3]_i_118_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.312 r  U1/number1_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.312    U1/number1_reg[3]_i_96_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  U1/number1_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.401    U1/number1_reg[3]_i_77_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  U1/number1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.490    U1/number1_reg[3]_i_62_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  U1/number1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.579    U1/number1_reg[3]_i_47_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.668 r  U1/number1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.668    U1/number1_reg[3]_i_32_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.757 r  U1/number1_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.757    U1/number1_reg[3]_i_17_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.846 r  U1/number1_reg[3]_i_5/CO[3]
                         net (fo=13, routed)          0.824     7.670    U1/number1_reg[3]_i_5_n_0
    SLICE_X63Y50         LUT5 (Prop_lut5_I4_O)        0.097     7.767 r  U1/number1[3]_i_1/O
                         net (fo=16, routed)          1.055     8.822    numbit
    SLICE_X65Y58         FDCE                                         r  number2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.186    23.939    sys_clk_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  number2_reg[1]/C
                         clock pessimism              0.152    24.091    
                         clock uncertainty           -0.035    24.056    
    SLICE_X65Y58         FDCE (Setup_fdce_C_CE)      -0.150    23.906    number2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.906    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 15.084    

Slack (MET) :             15.084ns  (required time - arrival time)
  Source:                 U1/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.570ns (34.028%)  route 3.044ns (65.972%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 23.939 - 20.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.304     4.208    U1/CLK
    SLICE_X65Y39         FDCE                                         r  U1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.341     4.549 r  U1/timer_reg[3]/Q
                         net (fo=10, routed)          1.165     5.714    U1/timer[3]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.097     5.811 r  U1/number1[3]_i_146/O
                         net (fo=1, routed)           0.000     5.811    U1/number1[3]_i_146_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.223 r  U1/number1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.223    U1/number1_reg[3]_i_118_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.312 r  U1/number1_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.312    U1/number1_reg[3]_i_96_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  U1/number1_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.401    U1/number1_reg[3]_i_77_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  U1/number1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.490    U1/number1_reg[3]_i_62_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  U1/number1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.579    U1/number1_reg[3]_i_47_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.668 r  U1/number1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.668    U1/number1_reg[3]_i_32_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.757 r  U1/number1_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.757    U1/number1_reg[3]_i_17_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.846 r  U1/number1_reg[3]_i_5/CO[3]
                         net (fo=13, routed)          0.824     7.670    U1/number1_reg[3]_i_5_n_0
    SLICE_X63Y50         LUT5 (Prop_lut5_I4_O)        0.097     7.767 r  U1/number1[3]_i_1/O
                         net (fo=16, routed)          1.055     8.822    numbit
    SLICE_X65Y58         FDCE                                         r  number2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.186    23.939    sys_clk_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  number2_reg[3]/C
                         clock pessimism              0.152    24.091    
                         clock uncertainty           -0.035    24.056    
    SLICE_X65Y58         FDCE (Setup_fdce_C_CE)      -0.150    23.906    number2_reg[3]
  -------------------------------------------------------------------
                         required time                         23.906    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 15.084    

Slack (MET) :             15.084ns  (required time - arrival time)
  Source:                 U1/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            numbit_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.570ns (34.028%)  route 3.044ns (65.972%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 23.939 - 20.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.304     4.208    U1/CLK
    SLICE_X65Y39         FDCE                                         r  U1/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.341     4.549 r  U1/timer_reg[3]/Q
                         net (fo=10, routed)          1.165     5.714    U1/timer[3]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.097     5.811 r  U1/number1[3]_i_146/O
                         net (fo=1, routed)           0.000     5.811    U1/number1[3]_i_146_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.223 r  U1/number1_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.223    U1/number1_reg[3]_i_118_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.312 r  U1/number1_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.312    U1/number1_reg[3]_i_96_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.401 r  U1/number1_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.401    U1/number1_reg[3]_i_77_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.490 r  U1/number1_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.490    U1/number1_reg[3]_i_62_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.579 r  U1/number1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.579    U1/number1_reg[3]_i_47_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.668 r  U1/number1_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.668    U1/number1_reg[3]_i_32_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.757 r  U1/number1_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.757    U1/number1_reg[3]_i_17_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.846 r  U1/number1_reg[3]_i_5/CO[3]
                         net (fo=13, routed)          0.824     7.670    U1/number1_reg[3]_i_5_n_0
    SLICE_X63Y50         LUT5 (Prop_lut5_I4_O)        0.097     7.767 r  U1/number1[3]_i_1/O
                         net (fo=16, routed)          1.055     8.822    numbit
    SLICE_X65Y58         FDPE                                         r  numbit_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.186    23.939    sys_clk_IBUF_BUFG
    SLICE_X65Y58         FDPE                                         r  numbit_reg[5]/C
                         clock pessimism              0.152    24.091    
                         clock uncertainty           -0.035    24.056    
    SLICE_X65Y58         FDPE (Setup_fdpe_C_CE)      -0.150    23.906    numbit_reg[5]
  -------------------------------------------------------------------
                         required time                         23.906    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 15.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U1/timer_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            numbit_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.301ns (59.932%)  route 0.201ns (40.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.593     1.499    U1/CLK
    SLICE_X63Y53         FDCE                                         r  U1/timer_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  U1/timer_reg[63]/Q
                         net (fo=6, routed)           0.201     1.841    U1/timer[63]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  U1/numbit[7]_i_3/O
                         net (fo=1, routed)           0.000     1.886    U1/numbit[7]_i_3_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.001 r  U1/numbit_reg[7]_i_1/CO[3]
                         net (fo=15, routed)          0.000     2.001    U1_n_3
    SLICE_X63Y49         FDPE                                         r  numbit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.867     2.018    sys_clk_IBUF_BUFG
    SLICE_X63Y49         FDPE                                         r  numbit_reg[7]/C
                         clock pessimism             -0.245     1.773    
    SLICE_X63Y49         FDPE (Hold_fdpe_C_D)         0.130     1.903    numbit_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 number_7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            number2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.592     1.498    sys_clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  number_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  number_7_reg[0]/Q
                         net (fo=1, routed)           0.053     1.692    U1/number2_reg[0]_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.737 r  U1/number2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.737    U1_n_7
    SLICE_X64Y57         FDCE                                         r  number2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.862     2.014    sys_clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  number2_reg[0]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.121     1.632    number2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/down_timer_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/down_timer_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.371ns (71.496%)  route 0.148ns (28.504%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.567     1.473    U1/CLK
    SLICE_X52Y49         FDCE                                         r  U1/down_timer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U1/down_timer_reg[35]/Q
                         net (fo=3, routed)           0.147     1.784    U1/down_timer[35]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  U1/down_timer[32]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U1/down_timer[32]_i_2_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.938 r  U1/down_timer_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.939    U1/down_timer_reg[32]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.992 r  U1/down_timer_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.992    U1/down_timer_reg[36]_i_1_n_7
    SLICE_X52Y50         FDCE                                         r  U1/down_timer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     1.987    U1/CLK
    SLICE_X52Y50         FDCE                                         r  U1/down_timer_reg[36]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.134     1.876    U1/down_timer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U1/right_timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/right_timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.371ns (71.662%)  route 0.147ns (28.338%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.569     1.475    U1/CLK
    SLICE_X56Y49         FDCE                                         r  U1/right_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U1/right_timer_reg[11]/Q
                         net (fo=3, routed)           0.146     1.785    U1/right_timer[11]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  U1/right_timer[8]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U1/right_timer[8]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.939 r  U1/right_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    U1/right_timer_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.993 r  U1/right_timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    U1/right_timer_reg[12]_i_1_n_7
    SLICE_X56Y50         FDCE                                         r  U1/right_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     1.987    U1/CLK
    SLICE_X56Y50         FDCE                                         r  U1/right_timer_reg[12]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X56Y50         FDCE (Hold_fdce_C_D)         0.134     1.876    U1/right_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U1/up_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/up_timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.371ns (71.483%)  route 0.148ns (28.517%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.595     1.501    U1/CLK
    SLICE_X60Y49         FDCE                                         r  U1/up_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  U1/up_timer_reg[7]/Q
                         net (fo=2, routed)           0.147     1.812    U1/up_timer[7]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  U1/up_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    U1/up_timer[4]_i_2_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.966 r  U1/up_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.967    U1/up_timer_reg[4]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.020 r  U1/up_timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    U1/up_timer_reg[8]_i_1_n_7
    SLICE_X60Y50         FDCE                                         r  U1/up_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.863     2.014    U1/CLK
    SLICE_X60Y50         FDCE                                         r  U1/up_timer_reg[8]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.134     1.903    U1/up_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U1/down_timer_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/down_timer_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.384ns (72.193%)  route 0.148ns (27.807%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.567     1.473    U1/CLK
    SLICE_X52Y49         FDCE                                         r  U1/down_timer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U1/down_timer_reg[35]/Q
                         net (fo=3, routed)           0.147     1.784    U1/down_timer[35]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  U1/down_timer[32]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U1/down_timer[32]_i_2_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.938 r  U1/down_timer_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.939    U1/down_timer_reg[32]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.005 r  U1/down_timer_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.005    U1/down_timer_reg[36]_i_1_n_5
    SLICE_X52Y50         FDCE                                         r  U1/down_timer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     1.987    U1/CLK
    SLICE_X52Y50         FDCE                                         r  U1/down_timer_reg[38]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.134     1.876    U1/down_timer_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U1/right_timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/right_timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.384ns (72.356%)  route 0.147ns (27.644%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.569     1.475    U1/CLK
    SLICE_X56Y49         FDCE                                         r  U1/right_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U1/right_timer_reg[11]/Q
                         net (fo=3, routed)           0.146     1.785    U1/right_timer[11]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  U1/right_timer[8]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U1/right_timer[8]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.939 r  U1/right_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    U1/right_timer_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.006 r  U1/right_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.006    U1/right_timer_reg[12]_i_1_n_5
    SLICE_X56Y50         FDCE                                         r  U1/right_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     1.987    U1/CLK
    SLICE_X56Y50         FDCE                                         r  U1/right_timer_reg[14]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X56Y50         FDCE (Hold_fdce_C_D)         0.134     1.876    U1/right_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U1/up_timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/up_timer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.384ns (72.180%)  route 0.148ns (27.820%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.595     1.501    U1/CLK
    SLICE_X60Y49         FDCE                                         r  U1/up_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  U1/up_timer_reg[7]/Q
                         net (fo=2, routed)           0.147     1.812    U1/up_timer[7]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  U1/up_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    U1/up_timer[4]_i_2_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.966 r  U1/up_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.967    U1/up_timer_reg[4]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.033 r  U1/up_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.033    U1/up_timer_reg[8]_i_1_n_5
    SLICE_X60Y50         FDCE                                         r  U1/up_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.863     2.014    U1/CLK
    SLICE_X60Y50         FDCE                                         r  U1/up_timer_reg[10]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.134     1.903    U1/up_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U1/left_timer_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/left_timer_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.567     1.473    U1/CLK
    SLICE_X51Y49         FDCE                                         r  U1/left_timer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U1/left_timer_reg[47]/Q
                         net (fo=2, routed)           0.168     1.782    U1/left_timer[47]
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  U1/left_timer[44]_i_2/O
                         net (fo=1, routed)           0.000     1.827    U1/left_timer[44]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.942 r  U1/left_timer_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    U1/left_timer_reg[44]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  U1/left_timer_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    U1/left_timer_reg[48]_i_1_n_7
    SLICE_X51Y50         FDCE                                         r  U1/left_timer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     1.987    U1/CLK
    SLICE_X51Y50         FDCE                                         r  U1/left_timer_reg[48]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.105     1.847    U1/left_timer_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U1/middle_timer_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/middle_timer_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.567     1.473    U1/CLK
    SLICE_X53Y49         FDCE                                         r  U1/middle_timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U1/middle_timer_reg[31]/Q
                         net (fo=2, routed)           0.168     1.782    U1/middle_timer[31]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  U1/middle_timer[28]_i_2/O
                         net (fo=1, routed)           0.000     1.827    U1/middle_timer[28]_i_2_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.942 r  U1/middle_timer_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    U1/middle_timer_reg[28]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  U1/middle_timer_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    U1/middle_timer_reg[32]_i_1_n_7
    SLICE_X53Y50         FDCE                                         r  U1/middle_timer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.835     1.987    U1/CLK
    SLICE_X53Y50         FDCE                                         r  U1/middle_timer_reg[32]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X53Y50         FDCE (Hold_fdce_C_D)         0.105     1.847    U1/middle_timer_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X57Y53   FSM_sequential_choose_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X57Y53   FSM_sequential_choose_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y50   U1/down_timer_reg[36]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y50   U1/down_timer_reg[37]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y50   U1/down_timer_reg[38]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y50   U1/down_timer_reg[39]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y41   U1/down_timer_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y51   U1/down_timer_reg[40]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y51   U1/down_timer_reg[41]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y50   U1/down_timer_reg[36]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y50   U1/down_timer_reg[37]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y50   U1/down_timer_reg[38]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y50   U1/down_timer_reg[39]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y41   U1/down_timer_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y51   U1/down_timer_reg[40]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y51   U1/down_timer_reg[41]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y51   U1/down_timer_reg[42]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y51   U1/down_timer_reg[43]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y52   U1/down_timer_reg[44]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X57Y53   FSM_sequential_choose_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X57Y53   FSM_sequential_choose_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y48   U1/right_timer_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y51   U1/timer_reg[49]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y51   U1/timer_reg[50]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y51   U1/timer_reg[51]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y51   U1/timer_reg[52]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y52   U1/timer_reg[53]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y52   U1/timer_reg[54]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y52   U1/timer_reg[55]/C



