{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 409, "design__instance__area": 4103.94, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010692685609683394, "power__switching__total": 0.00045090261846780777, "power__leakage__total": 5.768424404806183e-09, "power__total": 0.0015201770002022386, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3284696774213604, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.27140296334076774, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31137937554171946, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.765753482297882, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.311379, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3841931048708927, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.28772296470856257, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8635056247785798, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.518871738039762, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.863506, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.518872, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.30474879038422487, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2650414129853243, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10830697756316919, "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.096293087340471, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108307, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.30374695285404485, "clock__skew__worst_setup": 0.26462072171382023, "timing__hold__ws": 0.10610473910923918, "timing__setup__ws": 5.505509981515896, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.106105, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.50551, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.16 111.88", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 38, "design__die__area": 11317.8, "design__core__area": 8051.47, "design__instance__count__stdcell": 511, "design__instance__area__stdcell": 4231.56, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.525563, "design__instance__utilization__stdcell": 0.525563, "design__rows": 42, "design__rows:unithd": 42, "design__sites": 6030, "design__sites:unithd": 6030, "design__instance__count__class:inverter": 64, "design__instance__area__class:inverter": 240.23, "design__instance__count__class:sequential_cell": 64, "design__instance__area__class:sequential_cell": 1601.54, "design__instance__count__class:multi_input_combinational_cell": 158, "design__instance__area__class:multi_input_combinational_cell": 1143.6, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 109, "design__instance__area__class:timing_repair_buffer": 823.29, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 6243.93, "design__violations": 0, "design__instance__count__class:clock_buffer": 11, "design__instance__area__class:clock_buffer": 252.742, "design__instance__count__class:clock_inverter": 3, "design__instance__area__class:clock_inverter": 42.5408, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 439, "route__net__special": 2, "route__drc_errors__iter:0": 43, "route__wirelength__iter:0": 6507, "route__drc_errors__iter:1": 16, "route__wirelength__iter:1": 6487, "route__drc_errors__iter:2": 17, "route__wirelength__iter:2": 6446, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 6446, "route__drc_errors": 0, "route__wirelength": 6446, "route__vias": 2189, "route__vias__singlecut": 2189, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 139.84, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 5, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 5, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.32718956248218783, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2708193745913685, "timing__hold__ws__corner:min_tt_025C_1v80": 0.30905878731001724, "timing__setup__ws__corner:min_tt_025C_1v80": 6.774380803621637, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.309059, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 5, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.38222073810071255, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.286397469401975, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8580627562464203, "timing__setup__ws__corner:min_ss_100C_1v60": 5.530904335520954, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.858063, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.530904, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.30374695285404485, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26462072171382023, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10610473910923918, "timing__setup__ws__corner:min_ff_n40C_1v95": 7.103257738615523, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.106105, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 5, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3301871647334538, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.27219710589274204, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3137264981044607, "timing__setup__ws__corner:max_tt_025C_1v80": 6.75570196683786, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.313726, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 5, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.386661963391727, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.28877762110063293, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8686653864314533, "timing__setup__ws__corner:max_ss_100C_1v60": 5.505509981515896, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.868665, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.50551, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3061327666902885, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26608885292753054, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11037449044925066, "timing__setup__ws__corner:max_ff_n40C_1v95": 7.087889586984811, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.110374, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 5, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 5, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79882, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00118077, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00097624, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000228214, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00097624, "design_powergrid__voltage__worst": 0.00097624, "design_powergrid__voltage__worst__net:VPWR": 1.79882, "design_powergrid__drop__worst": 0.00118077, "design_powergrid__drop__worst__net:VPWR": 0.00118077, "design_powergrid__voltage__worst__net:VGND": 0.00097624, "design_powergrid__drop__worst__net:VGND": 0.00097624, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000249, "ir__drop__worst": 0.00118, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}