<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd" target="rtwreport_document_frame" id="linkToText_plain">PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/IP_Core_SS_Switch_and_PWM/PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2023-10-12 16:25:24</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.14 and HDL Coder 4.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- SS0_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">-- SS1_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">-- SS2_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">-- SS3_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">-- SS4_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">-- SS5_OUT                       ce_out        1e-08</span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">-- PWM_en_rd_AXI                 ce_out        1e-08</span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">-- PWM_f_carrier_kHz_rd_AXI      ce_out        1e-08</span>
</span><span><a class="LN" name="32">   32   </a><span class="CT">-- PWM_T_carrier_us_rd_AXI       ce_out        1e-08</span>
</span><span><a class="LN" name="33">   33   </a><span class="CT">-- PWM_min_pulse_width_rd_AXI    ce_out        1e-08</span>
</span><span><a class="LN" name="34">   34   </a><span class="CT">-- PWM_enb_out                   ce_out        1e-08</span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">-- Mode_rd_AXI                   ce_out        1e-08</span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">-- Triangular_Max                ce_out        1e-08</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">-- Triangular_Min                ce_out        1e-08</span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">-- triangle_out                  ce_out        1e-08</span>
</span><span><a class="LN" name="39">   39   </a><span class="CT">-- dir_out                       ce_out        1e-08</span>
</span><span><a class="LN" name="40">   40   </a><span class="CT">-- applied_new_reference_value   ce_out        1e-08</span>
</span><span><a class="LN" name="41">   41   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="42">   42   </a><span class="CT">-- </span>
</span><span><a class="LN" name="43">   43   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="47">   47   </a><span class="CT">-- </span>
</span><span><a class="LN" name="48">   48   </a><span class="CT">-- Module: PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control</span>
</span><span><a class="LN" name="49">   49   </a><span class="CT">-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control</span>
</span><span><a class="LN" name="50">   50   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="51">   51   </a><span class="CT">-- </span>
</span><span><a class="LN" name="52">   52   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="53">   53   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="54">   54   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="55">   55   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="56">   56   </a><span class="KW">USE</span> work.PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a><span class="KW">ENTITY</span> PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control <span class="KW">IS</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="60">   60   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="61">   61   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="62">   62   </a>        PWM_en_AXI                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="63">   63   </a>        Mode_AXI                          :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="64">   64   </a>        Scal_f_carrier_AXI                :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="65">   65   </a>        Scal_T_carrier_AXI                :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="66">   66   </a>        PWM_min_pulse_width_AXI           :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" name="67">   67   </a>        m_u1_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="68">   68   </a>        m_u2_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="69">   69   </a>        m_u3_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="70">   70   </a>        m_u1_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="71">   71   </a>        m_u2_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="72">   72   </a>        m_u3_norm_AXI                     :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="73">   73   </a>        SS0_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="74">   74   </a>        SS1_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="75">   75   </a>        SS2_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="76">   76   </a>        SS3_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="77">   77   </a>        SS4_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="78">   78   </a>        SS5_IN_External                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="79">   79   </a>        TriState_HB1_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="80">   80   </a>        TriState_HB2_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="81">   81   </a>        TriState_HB3_AXI                  :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="82">   82   </a>        triangle_in                       :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="83">   83   </a>        count_src_ext_AXI                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="84">   84   </a>        triangle_shift_HB1_AXI            :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="85">   85   </a>        triangle_shift_HB2_AXI            :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="86">   86   </a>        triangle_shift_HB3_AXI            :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="87">   87   </a>        PWM_trigger_source_AXI            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="88">   88   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="89">   89   </a>        SS0_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="90">   90   </a>        SS1_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="91">   91   </a>        SS2_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="92">   92   </a>        SS3_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="93">   93   </a>        SS4_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="94">   94   </a>        SS5_OUT                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="95">   95   </a>        PWM_en_rd_AXI                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="96">   96   </a>        PWM_f_carrier_kHz_rd_AXI          :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="97">   97   </a>        PWM_T_carrier_us_rd_AXI           :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="98">   98   </a>        PWM_min_pulse_width_rd_AXI        :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" name="99">   99   </a>        PWM_enb_out                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="100">  100   </a>        Mode_rd_AXI                       :   <span class="KW">OUT</span>   std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="101">  101   </a>        Triangular_Max                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="102">  102   </a>        Triangular_Min                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="103">  103   </a>        triangle_out                      :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="104">  104   </a>        dir_out                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="105">  105   </a>        applied_new_reference_value       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="106">  106   </a>        );
</span><span><a class="LN" name="107">  107   </a><span class="KW">END</span> PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control;
</span><span><a class="LN" name="108">  108   </a>
</span><span><a class="LN" name="109">  109   </a>
</span><span><a class="LN" name="110">  110   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> PWM_and_SS_control_V4_ip_src_PWM_and_Switching_Signal_Control <span class="KW">IS</span>
</span><span><a class="LN" name="111">  111   </a>
</span><span><a class="LN" name="112">  112   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_GenPWM
</span><span><a class="LN" name="114">  114   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="115">  115   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="116">  116   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="117">  117   </a>          PWM_en_AXI                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="118">  118   </a>          f_carrier_kHz_AXI               :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="119">  119   </a>          T_carrier_us_AXI                :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="120">  120   </a>          min_pulse_width_AXI             :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" name="121">  121   </a>          U1_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="122">  122   </a>          U2_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="123">  123   </a>          U3_norm                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="124">  124   </a>          triangle_in                     :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="125">  125   </a>          count_src_ext_AXI               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="126">  126   </a>          triangle_shift_HB1_AXI          :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="127">  127   </a>          triangle_shift_HB2_AXI          :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="128">  128   </a>          triangle_shift_HB3_AXI          :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="129">  129   </a>          PWM_trigger_source_AXI          :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="130">  130   </a>          S1                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="131">  131   </a>          S2                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="132">  132   </a>          S3                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="133">  133   </a>          S4                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="134">  134   </a>          S5                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="135">  135   </a>          S6                              :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="136">  136   </a>          PWM_en_rd_AXI                   :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="137">  137   </a>          f_carrier_kHz_rd_AXI            :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="138">  138   </a>          T_carrier_us_rd_AXI             :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="139">  139   </a>          min_pulse_width_rd_AXI          :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" name="140">  140   </a>          enb_out                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="141">  141   </a>          Triangle_Max                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="142">  142   </a>          Triangle_Min                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="143">  143   </a>          triangle_out                    :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="144">  144   </a>          dir_out                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="145">  145   </a>          applied_new_reference_value     :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="146">  146   </a>          );
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="148">  148   </a>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
</span><span><a class="LN" name="150">  150   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="151">  151   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="152">  152   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="153">  153   </a>          Switch_AXI                      :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="154">  154   </a>          SS0_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="155">  155   </a>          SS1_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="156">  156   </a>          SS2_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="157">  157   </a>          SS3_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="158">  158   </a>          SS4_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="159">  159   </a>          SS5_IN_PWM                      :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="160">  160   </a>          SS0_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="161">  161   </a>          SS1_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="162">  162   </a>          SS2_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="163">  163   </a>          SS3_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="164">  164   </a>          SS4_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="165">  165   </a>          SS5_IN_External                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="166">  166   </a>          TriState_HB1_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="167">  167   </a>          TriState_HB2_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="168">  168   </a>          TriState_HB3_AXI                :   <span class="KW">IN</span>    std_logic_vector(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="169">  169   </a>          SS0_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="170">  170   </a>          SS1_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="171">  171   </a>          SS2_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="172">  172   </a>          SS3_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="173">  173   </a>          SS4_OUT                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="174">  174   </a>          SS5_OUT                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="175">  175   </a>          );
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="177">  177   </a>
</span><span><a class="LN" name="178">  178   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_GenPWM
</span><span><a class="LN" name="180">  180   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_GenPWM(rtl);
</span><span><a class="LN" name="181">  181   </a>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
</span><span><a class="LN" name="183">  183   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch(rtl);
</span><span><a class="LN" name="184">  184   </a>
</span><span><a class="LN" name="185">  185   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">SIGNAL</span> Mode_AXI_unsigned                : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">SIGNAL</span> m_u1_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">SIGNAL</span> m_u1_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">SIGNAL</span> m_u2_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">SIGNAL</span> m_u2_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">SIGNAL</span> Switch8_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">SIGNAL</span> m_u3_norm_AXI_signed             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">SIGNAL</span> m_u3_norm_signed                 : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">SIGNAL</span> Switch9_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">SIGNAL</span> GenPWM_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">SIGNAL</span> GenPWM_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">SIGNAL</span> GenPWM_out3                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">SIGNAL</span> GenPWM_out4                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">SIGNAL</span> GenPWM_out5                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">SIGNAL</span> GenPWM_out6                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">SIGNAL</span> GenPWM_out7                      : std_logic;
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">SIGNAL</span> GenPWM_out8                      : std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">SIGNAL</span> GenPWM_out9                      : std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">SIGNAL</span> GenPWM_out10                     : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">SIGNAL</span> GenPWM_out11                     : std_logic;
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">SIGNAL</span> GenPWM_out12                     : std_logic;
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">SIGNAL</span> GenPWM_out13                     : std_logic;
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">SIGNAL</span> GenPWM_out14                     : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">SIGNAL</span> GenPWM_out15                     : std_logic;
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">SIGNAL</span> GenPWM_out16                     : std_logic;
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out1   : std_logic;
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out2   : std_logic;
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out3   : std_logic;
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out4   : std_logic;
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out5   : std_logic;
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">SIGNAL</span> VSI_Control_Signal_Switch_out6   : std_logic;
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : vector_of_unsigned2(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix2 [2]</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">SIGNAL</span> Mode_AXI_1                       : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="221">  221   </a>
</span><span><a class="LN" name="222">  222   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="CT">-- This PWM block can be replaced by an SVM,</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="CT">-- if required.</span>
</span><span><a class="LN" name="225">  225   </a>  <span class="CT">-- - The PWM frequency must be between 100 Hz and 100 kHz, otherwise the counter end values must be extended/checked.</span>
</span><span><a class="LN" name="226">  226   </a>  <span class="CT">-- - Asymetrical Regular Sampled is used regarding to Grahame Holmes. </span>
</span><span><a class="LN" name="227">  227   </a>  <span class="CT">-- - An up-down-counter is used.</span>
</span><span><a class="LN" name="228">  228   </a>  <span class="CT">-- - A flag for 1 cycle is outputet at the counter maximum and minimum value for triggering subsequent blocks or interrupts.</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="CT">-- - TriState flags can be used to set both switches of one phase-leg to an off-state.</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="CT">-- Set pulse width in percent</span>
</span><span><a class="LN" name="231">  231   </a>
</span><span><a class="LN" name="232">  232   </a>  u_GenPWM : PWM_and_SS_control_V4_ip_src_GenPWM
</span><span><a class="LN" name="233">  233   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="234">  234   </a>              reset =&gt; reset,
</span><span><a class="LN" name="235">  235   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" name="236">  236   </a>              PWM_en_AXI =&gt; PWM_en_AXI,
</span><span><a class="LN" name="237">  237   </a>              f_carrier_kHz_AXI =&gt; Scal_f_carrier_AXI,  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="238">  238   </a>              T_carrier_us_AXI =&gt; Scal_T_carrier_AXI,  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="239">  239   </a>              min_pulse_width_AXI =&gt; PWM_min_pulse_width_AXI,  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" name="240">  240   </a>              U1_norm =&gt; std_logic_vector(Switch7_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="241">  241   </a>              U2_norm =&gt; std_logic_vector(Switch8_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="242">  242   </a>              U3_norm =&gt; std_logic_vector(Switch9_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" name="243">  243   </a>              triangle_in =&gt; triangle_in,  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="244">  244   </a>              count_src_ext_AXI =&gt; count_src_ext_AXI,
</span><span><a class="LN" name="245">  245   </a>              triangle_shift_HB1_AXI =&gt; triangle_shift_HB1_AXI,  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="246">  246   </a>              triangle_shift_HB2_AXI =&gt; triangle_shift_HB2_AXI,  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="247">  247   </a>              triangle_shift_HB3_AXI =&gt; triangle_shift_HB3_AXI,  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="248">  248   </a>              PWM_trigger_source_AXI =&gt; PWM_trigger_source_AXI,  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="249">  249   </a>              S1 =&gt; GenPWM_out1,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="250">  250   </a>              S2 =&gt; GenPWM_out2,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="251">  251   </a>              S3 =&gt; GenPWM_out3,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="252">  252   </a>              S4 =&gt; GenPWM_out4,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="253">  253   </a>              S5 =&gt; GenPWM_out5,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="254">  254   </a>              S6 =&gt; GenPWM_out6,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="255">  255   </a>              PWM_en_rd_AXI =&gt; GenPWM_out7,
</span><span><a class="LN" name="256">  256   </a>              f_carrier_kHz_rd_AXI =&gt; GenPWM_out8,  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" name="257">  257   </a>              T_carrier_us_rd_AXI =&gt; GenPWM_out9,  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="258">  258   </a>              min_pulse_width_rd_AXI =&gt; GenPWM_out10,  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" name="259">  259   </a>              enb_out =&gt; GenPWM_out11,
</span><span><a class="LN" name="260">  260   </a>              Triangle_Max =&gt; GenPWM_out12,
</span><span><a class="LN" name="261">  261   </a>              Triangle_Min =&gt; GenPWM_out13,
</span><span><a class="LN" name="262">  262   </a>              triangle_out =&gt; GenPWM_out14,  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" name="263">  263   </a>              dir_out =&gt; GenPWM_out15,
</span><span><a class="LN" name="264">  264   </a>              applied_new_reference_value =&gt; GenPWM_out16
</span><span><a class="LN" name="265">  265   </a>              );
</span><span><a class="LN" name="266">  266   </a>
</span><span><a class="LN" name="267">  267   </a>  u_VSI_Control_Signal_Switch : PWM_and_SS_control_V4_ip_src_VSI_Control_Signal_Switch
</span><span><a class="LN" name="268">  268   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="269">  269   </a>              reset =&gt; reset,
</span><span><a class="LN" name="270">  270   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" name="271">  271   </a>              Switch_AXI =&gt; Mode_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="272">  272   </a>              SS0_IN_PWM =&gt; GenPWM_out1,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="273">  273   </a>              SS1_IN_PWM =&gt; GenPWM_out2,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="274">  274   </a>              SS2_IN_PWM =&gt; GenPWM_out3,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="275">  275   </a>              SS3_IN_PWM =&gt; GenPWM_out4,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="276">  276   </a>              SS4_IN_PWM =&gt; GenPWM_out5,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="277">  277   </a>              SS5_IN_PWM =&gt; GenPWM_out6,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="278">  278   </a>              SS0_IN_External =&gt; SS0_IN_External,
</span><span><a class="LN" name="279">  279   </a>              SS1_IN_External =&gt; SS1_IN_External,
</span><span><a class="LN" name="280">  280   </a>              SS2_IN_External =&gt; SS2_IN_External,
</span><span><a class="LN" name="281">  281   </a>              SS3_IN_External =&gt; SS3_IN_External,
</span><span><a class="LN" name="282">  282   </a>              SS4_IN_External =&gt; SS4_IN_External,
</span><span><a class="LN" name="283">  283   </a>              SS5_IN_External =&gt; SS5_IN_External,
</span><span><a class="LN" name="284">  284   </a>              TriState_HB1_AXI =&gt; TriState_HB1_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="285">  285   </a>              TriState_HB2_AXI =&gt; TriState_HB2_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="286">  286   </a>              TriState_HB3_AXI =&gt; TriState_HB3_AXI,  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="287">  287   </a>              SS0_OUT =&gt; VSI_Control_Signal_Switch_out1,
</span><span><a class="LN" name="288">  288   </a>              SS1_OUT =&gt; VSI_Control_Signal_Switch_out2,
</span><span><a class="LN" name="289">  289   </a>              SS2_OUT =&gt; VSI_Control_Signal_Switch_out3,
</span><span><a class="LN" name="290">  290   </a>              SS3_OUT =&gt; VSI_Control_Signal_Switch_out4,
</span><span><a class="LN" name="291">  291   </a>              SS4_OUT =&gt; VSI_Control_Signal_Switch_out5,
</span><span><a class="LN" name="292">  292   </a>              SS5_OUT =&gt; VSI_Control_Signal_Switch_out6
</span><span><a class="LN" name="293">  293   </a>              );
</span><span><a class="LN" name="294">  294   </a>
</span><span><a class="LN" name="295">  295   </a>  Mode_AXI_unsigned &lt;= unsigned(Mode_AXI);
</span><span><a class="LN" name="296">  296   </a>
</span><span><a class="LN" name="297">  297   </a>  m_u1_norm_AXI_signed &lt;= signed(m_u1_norm_AXI);
</span><span><a class="LN" name="298">  298   </a>
</span><span><a class="LN" name="299">  299   </a>  m_u1_norm_signed &lt;= signed(m_u1_norm);
</span><span><a class="LN" name="300">  300   </a>
</span><span><a class="LN" name="301">  301   </a>  
</span><span><a class="LN" name="302">  302   </a>  Switch7_out1 &lt;= m_u1_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="303">  303   </a>      m_u1_norm_signed;
</span><span><a class="LN" name="304">  304   </a>
</span><span><a class="LN" name="305">  305   </a>  m_u2_norm_AXI_signed &lt;= signed(m_u2_norm_AXI);
</span><span><a class="LN" name="306">  306   </a>
</span><span><a class="LN" name="307">  307   </a>  m_u2_norm_signed &lt;= signed(m_u2_norm);
</span><span><a class="LN" name="308">  308   </a>
</span><span><a class="LN" name="309">  309   </a>  
</span><span><a class="LN" name="310">  310   </a>  Switch8_out1 &lt;= m_u2_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="311">  311   </a>      m_u2_norm_signed;
</span><span><a class="LN" name="312">  312   </a>
</span><span><a class="LN" name="313">  313   </a>  m_u3_norm_AXI_signed &lt;= signed(m_u3_norm_AXI);
</span><span><a class="LN" name="314">  314   </a>
</span><span><a class="LN" name="315">  315   </a>  m_u3_norm_signed &lt;= signed(m_u3_norm);
</span><span><a class="LN" name="316">  316   </a>
</span><span><a class="LN" name="317">  317   </a>  
</span><span><a class="LN" name="318">  318   </a>  Switch9_out1 &lt;= m_u3_norm_AXI_signed <span class="KW">WHEN</span> Mode_AXI_unsigned = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="319">  319   </a>      m_u3_norm_signed;
</span><span><a class="LN" name="320">  320   </a>
</span><span><a class="LN" name="321">  321   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" name="322">  322   </a>
</span><span><a class="LN" name="323">  323   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="324">  324   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="325">  325   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="326">  326   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="327">  327   </a>        delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0#, 2));
</span><span><a class="LN" name="328">  328   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="329">  329   </a>        delayMatch_reg(0) &lt;= Mode_AXI_unsigned;
</span><span><a class="LN" name="330">  330   </a>        delayMatch_reg(1) &lt;= delayMatch_reg(0);
</span><span><a class="LN" name="331">  331   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="332">  332   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="333">  333   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" name="334">  334   </a>
</span><span><a class="LN" name="335">  335   </a>  Mode_AXI_1 &lt;= delayMatch_reg(1);
</span><span><a class="LN" name="336">  336   </a>
</span><span><a class="LN" name="337">  337   </a>  Mode_rd_AXI &lt;= std_logic_vector(Mode_AXI_1);
</span><span><a class="LN" name="338">  338   </a>
</span><span><a class="LN" name="339">  339   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" name="340">  340   </a>
</span><span><a class="LN" name="341">  341   </a>  SS0_OUT &lt;= VSI_Control_Signal_Switch_out1;
</span><span><a class="LN" name="342">  342   </a>
</span><span><a class="LN" name="343">  343   </a>  SS1_OUT &lt;= VSI_Control_Signal_Switch_out2;
</span><span><a class="LN" name="344">  344   </a>
</span><span><a class="LN" name="345">  345   </a>  SS2_OUT &lt;= VSI_Control_Signal_Switch_out3;
</span><span><a class="LN" name="346">  346   </a>
</span><span><a class="LN" name="347">  347   </a>  SS3_OUT &lt;= VSI_Control_Signal_Switch_out4;
</span><span><a class="LN" name="348">  348   </a>
</span><span><a class="LN" name="349">  349   </a>  SS4_OUT &lt;= VSI_Control_Signal_Switch_out5;
</span><span><a class="LN" name="350">  350   </a>
</span><span><a class="LN" name="351">  351   </a>  SS5_OUT &lt;= VSI_Control_Signal_Switch_out6;
</span><span><a class="LN" name="352">  352   </a>
</span><span><a class="LN" name="353">  353   </a>  PWM_en_rd_AXI &lt;= GenPWM_out7;
</span><span><a class="LN" name="354">  354   </a>
</span><span><a class="LN" name="355">  355   </a>  PWM_f_carrier_kHz_rd_AXI &lt;= GenPWM_out8;
</span><span><a class="LN" name="356">  356   </a>
</span><span><a class="LN" name="357">  357   </a>  PWM_T_carrier_us_rd_AXI &lt;= GenPWM_out9;
</span><span><a class="LN" name="358">  358   </a>
</span><span><a class="LN" name="359">  359   </a>  PWM_min_pulse_width_rd_AXI &lt;= GenPWM_out10;
</span><span><a class="LN" name="360">  360   </a>
</span><span><a class="LN" name="361">  361   </a>  PWM_enb_out &lt;= GenPWM_out11;
</span><span><a class="LN" name="362">  362   </a>
</span><span><a class="LN" name="363">  363   </a>  Triangular_Max &lt;= GenPWM_out12;
</span><span><a class="LN" name="364">  364   </a>
</span><span><a class="LN" name="365">  365   </a>  Triangular_Min &lt;= GenPWM_out13;
</span><span><a class="LN" name="366">  366   </a>
</span><span><a class="LN" name="367">  367   </a>  triangle_out &lt;= GenPWM_out14;
</span><span><a class="LN" name="368">  368   </a>
</span><span><a class="LN" name="369">  369   </a>  dir_out &lt;= GenPWM_out15;
</span><span><a class="LN" name="370">  370   </a>
</span><span><a class="LN" name="371">  371   </a>  applied_new_reference_value &lt;= GenPWM_out16;
</span><span><a class="LN" name="372">  372   </a>
</span><span><a class="LN" name="373">  373   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="374">  374   </a>
</span><span><a class="LN" name="375">  375   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>