<stg><name>backprop_Pipeline_VITIS_LOOP_38_1</name>


<trans_list>

<trans id="399" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %bitcast_ln41_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="bitcast_ln41_25_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %bitcast_ln41_24_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="bitcast_ln41_24_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %bitcast_ln41_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="bitcast_ln41_23_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %bitcast_ln41_22_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="bitcast_ln41_22_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %bitcast_ln41_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="bitcast_ln41_21_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %bitcast_ln41_20_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="bitcast_ln41_20_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %bitcast_ln41_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="bitcast_ln41_19_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %bitcast_ln41_18_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="bitcast_ln41_18_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %bitcast_ln41_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="bitcast_ln41_17_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %bitcast_ln41_16_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="bitcast_ln41_16_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %bitcast_ln41_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="bitcast_ln41_15_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %bitcast_ln41_14_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="bitcast_ln41_14_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %bitcast_ln41_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41_1_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %VITIS_LOOP_40_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_2.i:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_40_2.i:2 %icmp_ln38 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_40_2.i:5 %br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_40_2.i.split, void %for.inc.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_40_2.i.split:3 %empty_39 = trunc i7 %j_2

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_40_2.i.split:4 %zext_ln41_1 = zext i6 %empty_39

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:5 %mul_ln41 = mul i10 %zext_ln41_1, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:6 %zext_ln41 = zext i10 %mul_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:7 %weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:8 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:12 %add_ln41 = add i10 %mul_ln41, i10 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:13 %zext_ln41_2 = zext i10 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:14 %weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="weights1_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:15 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:8 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:15 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:19 %add_ln41_1 = add i10 %mul_ln41, i10 2

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:20 %zext_ln41_3 = zext i10 %add_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:21 %weights1_addr_2 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="weights1_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:22 %weights1_load_2 = load i10 %weights1_addr_2

]]></Node>
<StgValue><ssdm name="weights1_load_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:26 %add_ln41_2 = add i10 %mul_ln41, i10 3

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:27 %zext_ln41_4 = zext i10 %add_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:28 %weights1_addr_3 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="weights1_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:29 %weights1_load_3 = load i10 %weights1_addr_3

]]></Node>
<StgValue><ssdm name="weights1_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:9 %bitcast_ln41 = bitcast i64 %weights1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:10 %mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:16 %bitcast_ln41_13 = bitcast i64 %weights1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41_13"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:17 %mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read

]]></Node>
<StgValue><ssdm name="mul8_i_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:22 %weights1_load_2 = load i10 %weights1_addr_2

]]></Node>
<StgValue><ssdm name="weights1_load_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:29 %weights1_load_3 = load i10 %weights1_addr_3

]]></Node>
<StgValue><ssdm name="weights1_load_3"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:33 %add_ln41_3 = add i10 %mul_ln41, i10 4

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:34 %zext_ln41_5 = zext i10 %add_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:35 %weights1_addr_4 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="weights1_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:36 %weights1_load_4 = load i10 %weights1_addr_4

]]></Node>
<StgValue><ssdm name="weights1_load_4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:40 %add_ln41_4 = add i10 %mul_ln41, i10 5

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:41 %zext_ln41_6 = zext i10 %add_ln41_4

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:42 %weights1_addr_5 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="weights1_addr_5"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:43 %weights1_load_5 = load i10 %weights1_addr_5

]]></Node>
<StgValue><ssdm name="weights1_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="130" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:10 %mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:17 %mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read

]]></Node>
<StgValue><ssdm name="mul8_i_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:23 %bitcast_ln41_2 = bitcast i64 %weights1_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:24 %mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read

]]></Node>
<StgValue><ssdm name="mul8_i_2"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:30 %bitcast_ln41_3 = bitcast i64 %weights1_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln41_3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:31 %mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read

]]></Node>
<StgValue><ssdm name="mul8_i_3"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:36 %weights1_load_4 = load i10 %weights1_addr_4

]]></Node>
<StgValue><ssdm name="weights1_load_4"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:43 %weights1_load_5 = load i10 %weights1_addr_5

]]></Node>
<StgValue><ssdm name="weights1_load_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:47 %add_ln41_5 = add i10 %mul_ln41, i10 6

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:48 %zext_ln41_7 = zext i10 %add_ln41_5

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:49 %weights1_addr_6 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="weights1_addr_6"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:50 %weights1_load_6 = load i10 %weights1_addr_6

]]></Node>
<StgValue><ssdm name="weights1_load_6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:54 %add_ln41_6 = add i10 %mul_ln41, i10 7

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:55 %zext_ln41_8 = zext i10 %add_ln41_6

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:56 %weights1_addr_7 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="weights1_addr_7"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:57 %weights1_load_7 = load i10 %weights1_addr_7

]]></Node>
<StgValue><ssdm name="weights1_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="146" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:10 %mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:17 %mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read

]]></Node>
<StgValue><ssdm name="mul8_i_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:24 %mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read

]]></Node>
<StgValue><ssdm name="mul8_i_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:31 %mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read

]]></Node>
<StgValue><ssdm name="mul8_i_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:37 %bitcast_ln41_4 = bitcast i64 %weights1_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln41_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:38 %mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read

]]></Node>
<StgValue><ssdm name="mul8_i_4"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:44 %bitcast_ln41_5 = bitcast i64 %weights1_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln41_5"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:45 %mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read

]]></Node>
<StgValue><ssdm name="mul8_i_5"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:50 %weights1_load_6 = load i10 %weights1_addr_6

]]></Node>
<StgValue><ssdm name="weights1_load_6"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:57 %weights1_load_7 = load i10 %weights1_addr_7

]]></Node>
<StgValue><ssdm name="weights1_load_7"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:61 %add_ln41_7 = add i10 %mul_ln41, i10 8

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:62 %zext_ln41_9 = zext i10 %add_ln41_7

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:63 %weights1_addr_8 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="weights1_addr_8"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:64 %weights1_load_8 = load i10 %weights1_addr_8

]]></Node>
<StgValue><ssdm name="weights1_load_8"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:68 %add_ln41_8 = add i10 %mul_ln41, i10 9

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:69 %zext_ln41_10 = zext i10 %add_ln41_8

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:70 %weights1_addr_9 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="weights1_addr_9"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:71 %weights1_load_9 = load i10 %weights1_addr_9

]]></Node>
<StgValue><ssdm name="weights1_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="164" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:10 %mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:17 %mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read

]]></Node>
<StgValue><ssdm name="mul8_i_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:24 %mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read

]]></Node>
<StgValue><ssdm name="mul8_i_2"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:31 %mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read

]]></Node>
<StgValue><ssdm name="mul8_i_3"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:38 %mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read

]]></Node>
<StgValue><ssdm name="mul8_i_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:45 %mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read

]]></Node>
<StgValue><ssdm name="mul8_i_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:51 %bitcast_ln41_6 = bitcast i64 %weights1_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln41_6"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:52 %mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read

]]></Node>
<StgValue><ssdm name="mul8_i_6"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:58 %bitcast_ln41_7 = bitcast i64 %weights1_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln41_7"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:59 %mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read

]]></Node>
<StgValue><ssdm name="mul8_i_7"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:64 %weights1_load_8 = load i10 %weights1_addr_8

]]></Node>
<StgValue><ssdm name="weights1_load_8"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:71 %weights1_load_9 = load i10 %weights1_addr_9

]]></Node>
<StgValue><ssdm name="weights1_load_9"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:75 %add_ln41_9 = add i10 %mul_ln41, i10 10

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:76 %zext_ln41_11 = zext i10 %add_ln41_9

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:77 %weights1_addr_10 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="weights1_addr_10"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:78 %weights1_load_10 = load i10 %weights1_addr_10

]]></Node>
<StgValue><ssdm name="weights1_load_10"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:82 %add_ln41_10 = add i10 %mul_ln41, i10 11

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:83 %zext_ln41_12 = zext i10 %add_ln41_10

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:84 %weights1_addr_11 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="weights1_addr_11"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:85 %weights1_load_11 = load i10 %weights1_addr_11

]]></Node>
<StgValue><ssdm name="weights1_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_40_2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_40_2.i:4 %add_ln38 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:10 %mul8_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1_read

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:17 %mul8_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14_read

]]></Node>
<StgValue><ssdm name="mul8_i_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:24 %mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read

]]></Node>
<StgValue><ssdm name="mul8_i_2"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:31 %mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read

]]></Node>
<StgValue><ssdm name="mul8_i_3"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:38 %mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read

]]></Node>
<StgValue><ssdm name="mul8_i_4"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:45 %mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read

]]></Node>
<StgValue><ssdm name="mul8_i_5"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:52 %mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read

]]></Node>
<StgValue><ssdm name="mul8_i_6"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:59 %mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read

]]></Node>
<StgValue><ssdm name="mul8_i_7"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:65 %bitcast_ln41_8 = bitcast i64 %weights1_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln41_8"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:66 %mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read

]]></Node>
<StgValue><ssdm name="mul8_i_8"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:72 %bitcast_ln41_9 = bitcast i64 %weights1_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln41_9"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:73 %mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read

]]></Node>
<StgValue><ssdm name="mul8_i_9"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:78 %weights1_load_10 = load i10 %weights1_addr_10

]]></Node>
<StgValue><ssdm name="weights1_load_10"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:85 %weights1_load_11 = load i10 %weights1_addr_11

]]></Node>
<StgValue><ssdm name="weights1_load_11"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:89 %add_ln41_11 = add i10 %mul_ln41, i10 12

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:90 %zext_ln41_13 = zext i10 %add_ln41_11

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:91 %weights1_addr_12 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="weights1_addr_12"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:92 %weights1_load_12 = load i10 %weights1_addr_12

]]></Node>
<StgValue><ssdm name="weights1_load_12"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_40_2.i.split:97 %store_ln38 = store i7 %add_ln38, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="206" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:11 %add11_i = dadd i64 %mul8_i, i64 0

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:24 %mul8_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15_read

]]></Node>
<StgValue><ssdm name="mul8_i_2"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:31 %mul8_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16_read

]]></Node>
<StgValue><ssdm name="mul8_i_3"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:38 %mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read

]]></Node>
<StgValue><ssdm name="mul8_i_4"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:45 %mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read

]]></Node>
<StgValue><ssdm name="mul8_i_5"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:52 %mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read

]]></Node>
<StgValue><ssdm name="mul8_i_6"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:59 %mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read

]]></Node>
<StgValue><ssdm name="mul8_i_7"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:66 %mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read

]]></Node>
<StgValue><ssdm name="mul8_i_8"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:73 %mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read

]]></Node>
<StgValue><ssdm name="mul8_i_9"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:79 %bitcast_ln41_10 = bitcast i64 %weights1_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln41_10"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:80 %mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read

]]></Node>
<StgValue><ssdm name="mul8_i_s"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:86 %bitcast_ln41_11 = bitcast i64 %weights1_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln41_11"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:87 %mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read

]]></Node>
<StgValue><ssdm name="mul8_i_10"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_40_2.i.split:92 %weights1_load_12 = load i10 %weights1_addr_12

]]></Node>
<StgValue><ssdm name="weights1_load_12"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="220" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:11 %add11_i = dadd i64 %mul8_i, i64 0

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:38 %mul8_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17_read

]]></Node>
<StgValue><ssdm name="mul8_i_4"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:45 %mul8_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18_read

]]></Node>
<StgValue><ssdm name="mul8_i_5"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:52 %mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read

]]></Node>
<StgValue><ssdm name="mul8_i_6"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:59 %mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read

]]></Node>
<StgValue><ssdm name="mul8_i_7"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:66 %mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read

]]></Node>
<StgValue><ssdm name="mul8_i_8"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:73 %mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read

]]></Node>
<StgValue><ssdm name="mul8_i_9"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:80 %mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read

]]></Node>
<StgValue><ssdm name="mul8_i_s"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:87 %mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read

]]></Node>
<StgValue><ssdm name="mul8_i_10"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:93 %bitcast_ln41_12 = bitcast i64 %weights1_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln41_12"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:94 %mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read

]]></Node>
<StgValue><ssdm name="mul8_i_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="231" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:11 %add11_i = dadd i64 %mul8_i, i64 0

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:52 %mul8_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19_read

]]></Node>
<StgValue><ssdm name="mul8_i_6"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:59 %mul8_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20_read

]]></Node>
<StgValue><ssdm name="mul8_i_7"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:66 %mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read

]]></Node>
<StgValue><ssdm name="mul8_i_8"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:73 %mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read

]]></Node>
<StgValue><ssdm name="mul8_i_9"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:80 %mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read

]]></Node>
<StgValue><ssdm name="mul8_i_s"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:87 %mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read

]]></Node>
<StgValue><ssdm name="mul8_i_10"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:94 %mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read

]]></Node>
<StgValue><ssdm name="mul8_i_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="239" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:11 %add11_i = dadd i64 %mul8_i, i64 0

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:66 %mul8_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21_read

]]></Node>
<StgValue><ssdm name="mul8_i_8"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:73 %mul8_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22_read

]]></Node>
<StgValue><ssdm name="mul8_i_9"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:80 %mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read

]]></Node>
<StgValue><ssdm name="mul8_i_s"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:87 %mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read

]]></Node>
<StgValue><ssdm name="mul8_i_10"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:94 %mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read

]]></Node>
<StgValue><ssdm name="mul8_i_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="245" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:11 %add11_i = dadd i64 %mul8_i, i64 0

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:80 %mul8_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23_read

]]></Node>
<StgValue><ssdm name="mul8_i_s"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:87 %mul8_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24_read

]]></Node>
<StgValue><ssdm name="mul8_i_10"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:94 %mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read

]]></Node>
<StgValue><ssdm name="mul8_i_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="249" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:18 %add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1

]]></Node>
<StgValue><ssdm name="add11_i_1"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:94 %mul8_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25_read

]]></Node>
<StgValue><ssdm name="mul8_i_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="251" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:18 %add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1

]]></Node>
<StgValue><ssdm name="add11_i_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="252" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:18 %add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1

]]></Node>
<StgValue><ssdm name="add11_i_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="253" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:18 %add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1

]]></Node>
<StgValue><ssdm name="add11_i_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="254" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:18 %add11_i_1 = dadd i64 %add11_i, i64 %mul8_i_1

]]></Node>
<StgValue><ssdm name="add11_i_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="255" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:25 %add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2

]]></Node>
<StgValue><ssdm name="add11_i_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="256" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:25 %add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2

]]></Node>
<StgValue><ssdm name="add11_i_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="257" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:25 %add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2

]]></Node>
<StgValue><ssdm name="add11_i_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="258" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:25 %add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2

]]></Node>
<StgValue><ssdm name="add11_i_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="259" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:25 %add11_i_2 = dadd i64 %add11_i_1, i64 %mul8_i_2

]]></Node>
<StgValue><ssdm name="add11_i_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="260" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:32 %add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3

]]></Node>
<StgValue><ssdm name="add11_i_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="261" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:32 %add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3

]]></Node>
<StgValue><ssdm name="add11_i_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="262" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:32 %add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3

]]></Node>
<StgValue><ssdm name="add11_i_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="263" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:32 %add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3

]]></Node>
<StgValue><ssdm name="add11_i_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="264" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:32 %add11_i_3 = dadd i64 %add11_i_2, i64 %mul8_i_3

]]></Node>
<StgValue><ssdm name="add11_i_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="265" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:39 %add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4

]]></Node>
<StgValue><ssdm name="add11_i_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="266" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:39 %add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4

]]></Node>
<StgValue><ssdm name="add11_i_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="267" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:39 %add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4

]]></Node>
<StgValue><ssdm name="add11_i_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="268" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:39 %add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4

]]></Node>
<StgValue><ssdm name="add11_i_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="269" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:39 %add11_i_4 = dadd i64 %add11_i_3, i64 %mul8_i_4

]]></Node>
<StgValue><ssdm name="add11_i_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="270" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:46 %add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5

]]></Node>
<StgValue><ssdm name="add11_i_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="271" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:46 %add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5

]]></Node>
<StgValue><ssdm name="add11_i_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="272" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:46 %add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5

]]></Node>
<StgValue><ssdm name="add11_i_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="273" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:46 %add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5

]]></Node>
<StgValue><ssdm name="add11_i_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="274" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:46 %add11_i_5 = dadd i64 %add11_i_4, i64 %mul8_i_5

]]></Node>
<StgValue><ssdm name="add11_i_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="275" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:53 %add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6

]]></Node>
<StgValue><ssdm name="add11_i_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="276" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:53 %add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6

]]></Node>
<StgValue><ssdm name="add11_i_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="277" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:53 %add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6

]]></Node>
<StgValue><ssdm name="add11_i_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="278" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:53 %add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6

]]></Node>
<StgValue><ssdm name="add11_i_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="279" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:53 %add11_i_6 = dadd i64 %add11_i_5, i64 %mul8_i_6

]]></Node>
<StgValue><ssdm name="add11_i_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="280" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:60 %add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7

]]></Node>
<StgValue><ssdm name="add11_i_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="281" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:60 %add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7

]]></Node>
<StgValue><ssdm name="add11_i_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="282" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:60 %add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7

]]></Node>
<StgValue><ssdm name="add11_i_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="283" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:60 %add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7

]]></Node>
<StgValue><ssdm name="add11_i_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="284" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:60 %add11_i_7 = dadd i64 %add11_i_6, i64 %mul8_i_7

]]></Node>
<StgValue><ssdm name="add11_i_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="285" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:67 %add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8

]]></Node>
<StgValue><ssdm name="add11_i_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="286" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:67 %add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8

]]></Node>
<StgValue><ssdm name="add11_i_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="287" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:67 %add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8

]]></Node>
<StgValue><ssdm name="add11_i_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="288" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:67 %add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8

]]></Node>
<StgValue><ssdm name="add11_i_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="289" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:67 %add11_i_8 = dadd i64 %add11_i_7, i64 %mul8_i_8

]]></Node>
<StgValue><ssdm name="add11_i_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="290" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:74 %add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9

]]></Node>
<StgValue><ssdm name="add11_i_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="291" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:74 %add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9

]]></Node>
<StgValue><ssdm name="add11_i_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="292" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:74 %add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9

]]></Node>
<StgValue><ssdm name="add11_i_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="293" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:74 %add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9

]]></Node>
<StgValue><ssdm name="add11_i_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="294" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:74 %add11_i_9 = dadd i64 %add11_i_8, i64 %mul8_i_9

]]></Node>
<StgValue><ssdm name="add11_i_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="295" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:81 %add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s

]]></Node>
<StgValue><ssdm name="add11_i_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="296" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:81 %add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s

]]></Node>
<StgValue><ssdm name="add11_i_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="297" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:81 %add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s

]]></Node>
<StgValue><ssdm name="add11_i_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="298" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:81 %add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s

]]></Node>
<StgValue><ssdm name="add11_i_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="299" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:81 %add11_i_s = dadd i64 %add11_i_9, i64 %mul8_i_s

]]></Node>
<StgValue><ssdm name="add11_i_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="300" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:88 %add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10

]]></Node>
<StgValue><ssdm name="add11_i_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="301" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:88 %add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10

]]></Node>
<StgValue><ssdm name="add11_i_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="302" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:88 %add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10

]]></Node>
<StgValue><ssdm name="add11_i_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="303" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:88 %add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10

]]></Node>
<StgValue><ssdm name="add11_i_10"/></StgValue>
</operation>

<operation id="315" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
for.inc.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="304" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:88 %add11_i_10 = dadd i64 %add11_i_s, i64 %mul8_i_10

]]></Node>
<StgValue><ssdm name="add11_i_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="305" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:95 %add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11

]]></Node>
<StgValue><ssdm name="add11_i_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="306" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:95 %add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11

]]></Node>
<StgValue><ssdm name="add11_i_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="307" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:95 %add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11

]]></Node>
<StgValue><ssdm name="add11_i_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="308" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:95 %add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11

]]></Node>
<StgValue><ssdm name="add11_i_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="309" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:95 %add11_i_11 = dadd i64 %add11_i_10, i64 %mul8_i_11

]]></Node>
<StgValue><ssdm name="add11_i_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="310" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_40_2.i.split:0 %j_6_cast30 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="j_6_cast30"/></StgValue>
</operation>

<operation id="311" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_40_2.i.split:1 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="312" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_40_2.i.split:2 %activations1_addr = getelementptr i64 %activations1, i64 0, i64 %j_6_cast30

]]></Node>
<StgValue><ssdm name="activations1_addr"/></StgValue>
</operation>

<operation id="313" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
VITIS_LOOP_40_2.i.split:96 %store_ln41 = store i64 %add11_i_11, i6 %activations1_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="314" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_40_2.i.split:98 %br_ln38 = br void %VITIS_LOOP_40_2.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
