

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Fri Oct 23 11:08:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kerneldl
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2880007|  2880007|  2880007|  2880007|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   312000|   312000|         1|          1|          1|  312000|    yes   |
        |- Loop 2  |  2568003|  2568003|       111|        107|          1|   24000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 107, depth = 111


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 115
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 107, D = 111, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 115 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 4 
115 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 116 [1/1] (0.60ns)   --->   "br label %1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:498]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%i_0 = phi i19 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 117 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str44)"   --->   Operation 118 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.71ns)   --->   "%icmp_ln498 = icmp eq i19 %i_0, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:498]   --->   Operation 119 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000)"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.56ns)   --->   "%i = add i19 %i_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:498]   --->   Operation 121 'add' 'i' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln498, label %.preheader.preheader.preheader, label %2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:498]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i19 %i_0 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:500]   --->   Operation 123 'zext' 'zext_ln500' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%mpool_max_addr = getelementptr [312000 x i2]* %mpool_max, i64 0, i64 %zext_ln500" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:500]   --->   Operation 124 'getelementptr' 'mpool_max_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.15ns)   --->   "store i2 -1, i2* %mpool_max_addr, align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:500]   --->   Operation 125 'store' <Predicate = (!icmp_ln498)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:498]   --->   Operation 126 'br' <Predicate = (!icmp_ln498)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 127 [1/1] (0.60ns)   --->   "br label %.preheader.preheader"   --->   Operation 127 'br' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 1.43>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ %add_ln503, %._crit_edge.12 ], [ 0, %.preheader.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:503]   --->   Operation 128 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ %select_ln506_1, %._crit_edge.12 ], [ 0, %.preheader.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 129 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_12, %._crit_edge.12 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 130 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str45)"   --->   Operation 131 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.66ns)   --->   "%icmp_ln503 = icmp eq i15 %indvar_flatten, -8768" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:503]   --->   Operation 132 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.58ns)   --->   "%add_ln503 = add i15 %indvar_flatten, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:503]   --->   Operation 133 'add' 'add_ln503' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln503, label %16, label %.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:503]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.59ns)   --->   "%icmp_ln508 = icmp eq i7 %i1_0, -53" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:508]   --->   Operation 135 'icmp' 'icmp_ln508' <Predicate = (!icmp_ln503)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.30ns)   --->   "%select_ln506 = select i1 %icmp_ln508, i7 0, i7 %i1_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 136 'select' 'select_ln506' <Predicate = (!icmp_ln503)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.51ns)   --->   "%add_ln503_1 = add i9 1, %j_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:503]   --->   Operation 137 'add' 'add_ln503_1' <Predicate = (!icmp_ln503)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.30ns)   --->   "%select_ln506_1 = select i1 %icmp_ln508, i9 %add_ln503_1, i9 %j_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 138 'select' 'select_ln506_1' <Predicate = (!icmp_ln503)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i9 %select_ln506_1 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 139 'zext' 'zext_ln506' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 140 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln506 = mul i19 975, %zext_ln506" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 140 'mul' 'mul_ln506' <Predicate = (!icmp_ln503)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 141 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln506 = mul i19 975, %zext_ln506" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 141 'mul' 'mul_ln506' <Predicate = (!icmp_ln503)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i9 %select_ln506_1 to i15" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 142 'zext' 'zext_ln506_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.46ns)   --->   "%mul_ln506_1 = mul i15 75, %zext_ln506_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 143 'mul' 'mul_ln506_1' <Predicate = (!icmp_ln503)> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%i1_0_cast1 = zext i7 %select_ln506 to i15" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 144 'zext' 'i1_0_cast1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%i1_0_cast = zext i7 %select_ln506 to i12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 145 'zext' 'i1_0_cast' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 146 [3/3] (0.99ns) (grouped into DSP with root node add_ln517)   --->   "%begin = mul i12 13, %i1_0_cast" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:510]   --->   Operation 146 'mul' 'begin' <Predicate = (!icmp_ln503)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.58ns)   --->   "%add_ln525 = add i15 %i1_0_cast1, %mul_ln506_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 147 'add' 'add_ln525' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 148 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln506 = mul i19 975, %zext_ln506" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 148 'mul' 'mul_ln506' <Predicate = (!icmp_ln503)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/3] (0.99ns) (grouped into DSP with root node add_ln517)   --->   "%begin = mul i12 13, %i1_0_cast" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:510]   --->   Operation 149 'mul' 'begin' <Predicate = (!icmp_ln503)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 150 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln506 = mul i19 975, %zext_ln506" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506]   --->   Operation 150 'mul' 'mul_ln506' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln517)   --->   "%begin = mul i12 13, %i1_0_cast" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:510]   --->   Operation 151 'mul' 'begin' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node add_ln517)   --->   "%zext_ln510 = zext i12 %begin to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:510]   --->   Operation 152 'zext' 'zext_ln510' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln517 = add i19 %mul_ln506, %zext_ln510" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 153 'add' 'add_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.80>
ST_8 : Operation 154 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln517 = add i19 %mul_ln506, %zext_ln510" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 154 'add' 'add_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln517 = zext i19 %add_ln517 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 155 'zext' 'zext_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 156 'getelementptr' 'in_addr' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (1.15ns)   --->   "%in_load = load float* %in_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 157 'load' 'in_load' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 9 <SV = 8> <Delay = 1.72>
ST_9 : Operation 158 [1/2] (1.15ns)   --->   "%in_load = load float* %in_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 158 'load' 'in_load' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_9 : Operation 159 [1/1] (0.56ns)   --->   "%add_ln517_1 = add i19 1, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 159 'add' 'add_ln517_1' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln517_1 = zext i19 %add_ln517_1 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 160 'zext' 'zext_ln517_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 161 'getelementptr' 'in_addr_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_9 : Operation 162 [2/2] (1.15ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 162 'load' 'in_load_1' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_9 : Operation 163 [1/1] (0.56ns)   --->   "%add_ln517_2 = add i19 2, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 163 'add' 'add_ln517_2' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln517_2 = zext i19 %add_ln517_2 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 164 'zext' 'zext_ln517_2' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 165 'getelementptr' 'in_addr_2' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (1.15ns)   --->   "%in_load_2 = load float* %in_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 166 'load' 'in_load_2' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 10 <SV = 9> <Delay = 1.72>
ST_10 : Operation 167 [2/2] (1.64ns)   --->   "%tmp_3_41 = fcmp ogt float %in_load, 0.000000e+00" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 167 'fcmp' 'tmp_3_41' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/2] (1.15ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 168 'load' 'in_load_1' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_10 : Operation 169 [1/2] (1.15ns)   --->   "%in_load_2 = load float* %in_addr_2, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 169 'load' 'in_load_2' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_10 : Operation 170 [1/1] (0.56ns)   --->   "%add_ln517_3 = add i19 3, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 170 'add' 'add_ln517_3' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln517_3 = zext i19 %add_ln517_3 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 171 'zext' 'zext_ln517_3' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 172 'getelementptr' 'in_addr_3' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_10 : Operation 173 [2/2] (1.15ns)   --->   "%in_load_3 = load float* %in_addr_3, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 173 'load' 'in_load_3' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_10 : Operation 174 [1/1] (0.56ns)   --->   "%add_ln517_4 = add i19 4, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 174 'add' 'add_ln517_4' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln517_4 = zext i19 %add_ln517_4 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 175 'zext' 'zext_ln517_4' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 176 'getelementptr' 'in_addr_4' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_10 : Operation 177 [2/2] (1.15ns)   --->   "%in_load_4 = load float* %in_addr_4, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 177 'load' 'in_load_4' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000)"   --->   Operation 178 'speclooptripcount' 'empty_39' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str45)"   --->   Operation 179 'specpipeline' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln517 = bitcast float %in_load to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 180 'bitcast' 'bitcast_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 181 'partselect' 'tmp_1_40' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln517 = trunc i32 %bitcast_ln517 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 182 'trunc' 'trunc_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.58ns)   --->   "%icmp_ln517 = icmp ne i8 %tmp_1_40, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 183 'icmp' 'icmp_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.75ns)   --->   "%icmp_ln517_1 = icmp eq i23 %trunc_ln517, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 184 'icmp' 'icmp_ln517_1' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln517)   --->   "%or_ln517 = or i1 %icmp_ln517_1, %icmp_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 185 'or' 'or_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/2] (1.64ns)   --->   "%tmp_3_41 = fcmp ogt float %in_load, 0.000000e+00" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 186 'fcmp' 'tmp_3_41' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517 = and i1 %or_ln517, %tmp_3_41" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 187 'and' 'and_ln517' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.60ns)   --->   "br i1 %and_ln517, label %3, label %._crit_edge.0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 188 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_11 : Operation 189 [2/2] (2.43ns)   --->   "%tmp_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 189 'call' 'tmp_2' <Predicate = (!icmp_ln503 & and_ln517)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 190 [1/2] (1.15ns)   --->   "%in_load_3 = load float* %in_addr_3, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 190 'load' 'in_load_3' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_11 : Operation 191 [1/2] (1.15ns)   --->   "%in_load_4 = load float* %in_addr_4, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 191 'load' 'in_load_4' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_11 : Operation 192 [1/1] (0.56ns)   --->   "%add_ln517_5 = add i19 5, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 192 'add' 'add_ln517_5' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln517_5 = zext i19 %add_ln517_5 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 193 'zext' 'zext_ln517_5' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 194 'getelementptr' 'in_addr_5' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 195 [2/2] (1.15ns)   --->   "%in_load_5 = load float* %in_addr_5, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 195 'load' 'in_load_5' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_11 : Operation 196 [1/1] (0.56ns)   --->   "%add_ln517_6 = add i19 6, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 196 'add' 'add_ln517_6' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln517_6 = zext i19 %add_ln517_6 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 197 'zext' 'zext_ln517_6' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_6" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 198 'getelementptr' 'in_addr_6' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_11 : Operation 199 [2/2] (1.15ns)   --->   "%in_load_6 = load float* %in_addr_6, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 199 'load' 'in_load_6' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 12 <SV = 11> <Delay = 1.72>
ST_12 : Operation 200 [1/2] (0.89ns)   --->   "%tmp_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 200 'call' 'tmp_2' <Predicate = (!icmp_ln503 & and_ln517)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 201 [1/1] (0.60ns)   --->   "br label %._crit_edge.0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 201 'br' <Predicate = (!icmp_ln503 & and_ln517)> <Delay = 0.60>
ST_12 : Operation 202 [1/2] (1.15ns)   --->   "%in_load_5 = load float* %in_addr_5, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 202 'load' 'in_load_5' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_12 : Operation 203 [1/2] (1.15ns)   --->   "%in_load_6 = load float* %in_addr_6, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 203 'load' 'in_load_6' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_12 : Operation 204 [1/1] (0.56ns)   --->   "%add_ln517_7 = add i19 7, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 204 'add' 'add_ln517_7' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln517_7 = zext i19 %add_ln517_7 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 205 'zext' 'zext_ln517_7' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 206 'getelementptr' 'in_addr_7' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_12 : Operation 207 [2/2] (1.15ns)   --->   "%in_load_7 = load float* %in_addr_7, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 207 'load' 'in_load_7' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_12 : Operation 208 [1/1] (0.56ns)   --->   "%add_ln517_8 = add i19 8, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 208 'add' 'add_ln517_8' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln517_8 = zext i19 %add_ln517_8 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 209 'zext' 'zext_ln517_8' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_8" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 210 'getelementptr' 'in_addr_8' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_12 : Operation 211 [2/2] (1.15ns)   --->   "%in_load_8 = load float* %in_addr_8, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 211 'load' 'in_load_8' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 13 <SV = 12> <Delay = 2.25>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_1_0 = phi i32 [ %tmp_2, %3 ], [ 0, %.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 212 'phi' 'tmp_1_0' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_13 : Operation 213 [5/5] (2.25ns)   --->   "%tmp_1 = sitofp i32 %tmp_1_0 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 213 'sitofp' 'tmp_1' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 214 [1/2] (1.15ns)   --->   "%in_load_7 = load float* %in_addr_7, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 214 'load' 'in_load_7' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_13 : Operation 215 [1/2] (1.15ns)   --->   "%in_load_8 = load float* %in_addr_8, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 215 'load' 'in_load_8' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_13 : Operation 216 [1/1] (0.56ns)   --->   "%add_ln517_9 = add i19 9, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 216 'add' 'add_ln517_9' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln517_9 = zext i19 %add_ln517_9 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 217 'zext' 'zext_ln517_9' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_9" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 218 'getelementptr' 'in_addr_9' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_13 : Operation 219 [2/2] (1.15ns)   --->   "%in_load_9 = load float* %in_addr_9, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 219 'load' 'in_load_9' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_13 : Operation 220 [1/1] (0.56ns)   --->   "%add_ln517_10 = add i19 10, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 220 'add' 'add_ln517_10' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln517_10 = zext i19 %add_ln517_10 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 221 'zext' 'zext_ln517_10' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%in_addr_10 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 222 'getelementptr' 'in_addr_10' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_13 : Operation 223 [2/2] (1.15ns)   --->   "%in_load_10 = load float* %in_addr_10, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 223 'load' 'in_load_10' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 14 <SV = 13> <Delay = 2.25>
ST_14 : Operation 224 [4/5] (2.25ns)   --->   "%tmp_1 = sitofp i32 %tmp_1_0 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 224 'sitofp' 'tmp_1' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 225 [1/2] (1.15ns)   --->   "%in_load_9 = load float* %in_addr_9, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 225 'load' 'in_load_9' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_14 : Operation 226 [1/2] (1.15ns)   --->   "%in_load_10 = load float* %in_addr_10, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 226 'load' 'in_load_10' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_14 : Operation 227 [1/1] (0.56ns)   --->   "%add_ln517_11 = add i19 11, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 227 'add' 'add_ln517_11' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln517_11 = zext i19 %add_ln517_11 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 228 'zext' 'zext_ln517_11' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%in_addr_11 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_11" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 229 'getelementptr' 'in_addr_11' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_14 : Operation 230 [2/2] (1.15ns)   --->   "%in_load_11 = load float* %in_addr_11, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 230 'load' 'in_load_11' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_14 : Operation 231 [1/1] (0.56ns)   --->   "%add_ln517_12 = add i19 12, %add_ln517" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 231 'add' 'add_ln517_12' <Predicate = (!icmp_ln503)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln517_12 = zext i19 %add_ln517_12 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 232 'zext' 'zext_ln517_12' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%in_addr_12 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln517_12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 233 'getelementptr' 'in_addr_12' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_14 : Operation 234 [2/2] (1.15ns)   --->   "%in_load_12 = load float* %in_addr_12, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 234 'load' 'in_load_12' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 15 <SV = 14> <Delay = 2.25>
ST_15 : Operation 235 [3/5] (2.25ns)   --->   "%tmp_1 = sitofp i32 %tmp_1_0 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 235 'sitofp' 'tmp_1' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 236 [1/2] (1.15ns)   --->   "%in_load_11 = load float* %in_addr_11, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 236 'load' 'in_load_11' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_15 : Operation 237 [1/2] (1.15ns)   --->   "%in_load_12 = load float* %in_addr_12, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 237 'load' 'in_load_12' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 16 <SV = 15> <Delay = 2.25>
ST_16 : Operation 238 [2/5] (2.25ns)   --->   "%tmp_1 = sitofp i32 %tmp_1_0 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 238 'sitofp' 'tmp_1' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.25>
ST_17 : Operation 239 [1/5] (2.25ns)   --->   "%tmp_1 = sitofp i32 %tmp_1_0 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 239 'sitofp' 'tmp_1' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.64>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln517_2 = bitcast float %tmp_1 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 240 'bitcast' 'bitcast_ln517_2' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_2, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 241 'partselect' 'tmp_5' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln517_2 = trunc i32 %bitcast_ln517_2 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 242 'trunc' 'trunc_ln517_2' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.58ns)   --->   "%icmp_ln517_4 = icmp ne i8 %tmp_5, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 243 'icmp' 'icmp_ln517_4' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.75ns)   --->   "%icmp_ln517_5 = icmp eq i23 %trunc_ln517_2, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 244 'icmp' 'icmp_ln517_5' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [2/2] (1.64ns)   --->   "%tmp_6 = fcmp ogt float %in_load_1, %tmp_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 245 'fcmp' 'tmp_6' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%num_1_0 = phi i19 [ %add_ln517, %3 ], [ 0, %.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 246 'phi' 'num_1_0' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln517_1 = bitcast float %in_load_1 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 247 'bitcast' 'bitcast_ln517_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_1, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 248 'partselect' 'tmp_4' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln517_1 = trunc i32 %bitcast_ln517_1 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 249 'trunc' 'trunc_ln517_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.58ns)   --->   "%icmp_ln517_2 = icmp ne i8 %tmp_4, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 250 'icmp' 'icmp_ln517_2' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.75ns)   --->   "%icmp_ln517_3 = icmp eq i23 %trunc_ln517_1, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 251 'icmp' 'icmp_ln517_3' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_2)   --->   "%or_ln517_1 = or i1 %icmp_ln517_3, %icmp_ln517_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 252 'or' 'or_ln517_1' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_2)   --->   "%or_ln517_2 = or i1 %icmp_ln517_5, %icmp_ln517_4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 253 'or' 'or_ln517_2' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_2)   --->   "%and_ln517_1 = and i1 %or_ln517_1, %or_ln517_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 254 'and' 'and_ln517_1' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 255 [1/2] (1.64ns)   --->   "%tmp_6 = fcmp ogt float %in_load_1, %tmp_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 255 'fcmp' 'tmp_6' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_2 = and i1 %and_ln517_1, %tmp_6" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 256 'and' 'and_ln517_2' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.60ns)   --->   "br i1 %and_ln517_2, label %4, label %._crit_edge.1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 257 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_19 : Operation 258 [2/2] (2.43ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 258 'call' 'tmp_2_1' <Predicate = (!icmp_ln503 & and_ln517_2)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.89>
ST_20 : Operation 259 [1/2] (0.89ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_1)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 259 'call' 'tmp_2_1' <Predicate = (!icmp_ln503 & and_ln517_2)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 260 [1/1] (0.60ns)   --->   "br label %._crit_edge.1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 260 'br' <Predicate = (!icmp_ln503 & and_ln517_2)> <Delay = 0.60>

State 21 <SV = 20> <Delay = 2.25>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_1_1 = phi i32 [ %tmp_2_1, %4 ], [ %tmp_1_0, %._crit_edge.0 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 261 'phi' 'tmp_1_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%num_1_1 = phi i19 [ %add_ln517_1, %4 ], [ %num_1_0, %._crit_edge.0 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 262 'phi' 'num_1_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_21 : Operation 263 [5/5] (2.25ns)   --->   "%tmp_2_29 = sitofp i32 %tmp_1_1 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 263 'sitofp' 'tmp_2_29' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.25>
ST_22 : Operation 264 [4/5] (2.25ns)   --->   "%tmp_2_29 = sitofp i32 %tmp_1_1 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 264 'sitofp' 'tmp_2_29' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.25>
ST_23 : Operation 265 [3/5] (2.25ns)   --->   "%tmp_2_29 = sitofp i32 %tmp_1_1 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 265 'sitofp' 'tmp_2_29' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.25>
ST_24 : Operation 266 [2/5] (2.25ns)   --->   "%tmp_2_29 = sitofp i32 %tmp_1_1 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 266 'sitofp' 'tmp_2_29' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.25>
ST_25 : Operation 267 [1/5] (2.25ns)   --->   "%tmp_2_29 = sitofp i32 %tmp_1_1 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 267 'sitofp' 'tmp_2_29' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.64>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln517_4 = bitcast float %tmp_2_29 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 268 'bitcast' 'bitcast_ln517_4' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_4, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 269 'partselect' 'tmp_8' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln517_4 = trunc i32 %bitcast_ln517_4 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 270 'trunc' 'trunc_ln517_4' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.58ns)   --->   "%icmp_ln517_8 = icmp ne i8 %tmp_8, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 271 'icmp' 'icmp_ln517_8' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 272 [1/1] (0.75ns)   --->   "%icmp_ln517_9 = icmp eq i23 %trunc_ln517_4, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 272 'icmp' 'icmp_ln517_9' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 273 [2/2] (1.64ns)   --->   "%tmp_9 = fcmp ogt float %in_load_2, %tmp_2_29" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 273 'fcmp' 'tmp_9' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln517_3 = bitcast float %in_load_2 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 274 'bitcast' 'bitcast_ln517_3' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_3, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 275 'partselect' 'tmp_7' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln517_3 = trunc i32 %bitcast_ln517_3 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 276 'trunc' 'trunc_ln517_3' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.58ns)   --->   "%icmp_ln517_6 = icmp ne i8 %tmp_7, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 277 'icmp' 'icmp_ln517_6' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.75ns)   --->   "%icmp_ln517_7 = icmp eq i23 %trunc_ln517_3, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 278 'icmp' 'icmp_ln517_7' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_4)   --->   "%or_ln517_3 = or i1 %icmp_ln517_7, %icmp_ln517_6" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 279 'or' 'or_ln517_3' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_4)   --->   "%or_ln517_4 = or i1 %icmp_ln517_9, %icmp_ln517_8" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 280 'or' 'or_ln517_4' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_4)   --->   "%and_ln517_3 = and i1 %or_ln517_3, %or_ln517_4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 281 'and' 'and_ln517_3' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/2] (1.64ns)   --->   "%tmp_9 = fcmp ogt float %in_load_2, %tmp_2_29" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 282 'fcmp' 'tmp_9' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 283 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_4 = and i1 %and_ln517_3, %tmp_9" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 283 'and' 'and_ln517_4' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.60ns)   --->   "br i1 %and_ln517_4, label %5, label %._crit_edge.2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 284 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_27 : Operation 285 [2/2] (2.43ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_2)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 285 'call' 'tmp_2_2' <Predicate = (!icmp_ln503 & and_ln517_4)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.89>
ST_28 : Operation 286 [1/2] (0.89ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_2)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 286 'call' 'tmp_2_2' <Predicate = (!icmp_ln503 & and_ln517_4)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 287 [1/1] (0.60ns)   --->   "br label %._crit_edge.2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 287 'br' <Predicate = (!icmp_ln503 & and_ln517_4)> <Delay = 0.60>

State 29 <SV = 28> <Delay = 2.25>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_1_2 = phi i32 [ %tmp_2_2, %5 ], [ %tmp_1_1, %._crit_edge.1 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 288 'phi' 'tmp_1_2' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (0.00ns)   --->   "%num_1_2 = phi i19 [ %add_ln517_2, %5 ], [ %num_1_1, %._crit_edge.1 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 289 'phi' 'num_1_2' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_29 : Operation 290 [5/5] (2.25ns)   --->   "%tmp_3 = sitofp i32 %tmp_1_2 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 290 'sitofp' 'tmp_3' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.25>
ST_30 : Operation 291 [4/5] (2.25ns)   --->   "%tmp_3 = sitofp i32 %tmp_1_2 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 291 'sitofp' 'tmp_3' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.25>
ST_31 : Operation 292 [3/5] (2.25ns)   --->   "%tmp_3 = sitofp i32 %tmp_1_2 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 292 'sitofp' 'tmp_3' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.25>
ST_32 : Operation 293 [2/5] (2.25ns)   --->   "%tmp_3 = sitofp i32 %tmp_1_2 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 293 'sitofp' 'tmp_3' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.25>
ST_33 : Operation 294 [1/5] (2.25ns)   --->   "%tmp_3 = sitofp i32 %tmp_1_2 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 294 'sitofp' 'tmp_3' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.64>
ST_34 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln517_6 = bitcast float %tmp_3 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 295 'bitcast' 'bitcast_ln517_6' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_34 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_6, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 296 'partselect' 'tmp_10' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_34 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln517_6 = trunc i32 %bitcast_ln517_6 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 297 'trunc' 'trunc_ln517_6' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_34 : Operation 298 [1/1] (0.58ns)   --->   "%icmp_ln517_12 = icmp ne i8 %tmp_10, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 298 'icmp' 'icmp_ln517_12' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 299 [1/1] (0.75ns)   --->   "%icmp_ln517_13 = icmp eq i23 %trunc_ln517_6, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 299 'icmp' 'icmp_ln517_13' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 300 [2/2] (1.64ns)   --->   "%tmp_11 = fcmp ogt float %in_load_3, %tmp_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 300 'fcmp' 'tmp_11' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln517_5 = bitcast float %in_load_3 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 301 'bitcast' 'bitcast_ln517_5' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_5, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 302 'partselect' 'tmp_s' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_35 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln517_5 = trunc i32 %bitcast_ln517_5 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 303 'trunc' 'trunc_ln517_5' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_35 : Operation 304 [1/1] (0.58ns)   --->   "%icmp_ln517_10 = icmp ne i8 %tmp_s, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 304 'icmp' 'icmp_ln517_10' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 305 [1/1] (0.75ns)   --->   "%icmp_ln517_11 = icmp eq i23 %trunc_ln517_5, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 305 'icmp' 'icmp_ln517_11' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_6)   --->   "%or_ln517_5 = or i1 %icmp_ln517_11, %icmp_ln517_10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 306 'or' 'or_ln517_5' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_6)   --->   "%or_ln517_6 = or i1 %icmp_ln517_13, %icmp_ln517_12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 307 'or' 'or_ln517_6' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_6)   --->   "%and_ln517_5 = and i1 %or_ln517_5, %or_ln517_6" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 308 'and' 'and_ln517_5' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 309 [1/2] (1.64ns)   --->   "%tmp_11 = fcmp ogt float %in_load_3, %tmp_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 309 'fcmp' 'tmp_11' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 310 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_6 = and i1 %and_ln517_5, %tmp_11" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 310 'and' 'and_ln517_6' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [1/1] (0.60ns)   --->   "br i1 %and_ln517_6, label %6, label %._crit_edge.3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 311 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_35 : Operation 312 [2/2] (2.43ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_3)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 312 'call' 'tmp_2_3' <Predicate = (!icmp_ln503 & and_ln517_6)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.89>
ST_36 : Operation 313 [1/2] (0.89ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_3)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 313 'call' 'tmp_2_3' <Predicate = (!icmp_ln503 & and_ln517_6)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 314 [1/1] (0.60ns)   --->   "br label %._crit_edge.3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 314 'br' <Predicate = (!icmp_ln503 & and_ln517_6)> <Delay = 0.60>

State 37 <SV = 36> <Delay = 2.25>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_1_3 = phi i32 [ %tmp_2_3, %6 ], [ %tmp_1_2, %._crit_edge.2 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 315 'phi' 'tmp_1_3' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%num_1_3 = phi i19 [ %add_ln517_3, %6 ], [ %num_1_2, %._crit_edge.2 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 316 'phi' 'num_1_3' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_37 : Operation 317 [5/5] (2.25ns)   --->   "%tmp_4_30 = sitofp i32 %tmp_1_3 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 317 'sitofp' 'tmp_4_30' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.25>
ST_38 : Operation 318 [4/5] (2.25ns)   --->   "%tmp_4_30 = sitofp i32 %tmp_1_3 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 318 'sitofp' 'tmp_4_30' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.25>
ST_39 : Operation 319 [3/5] (2.25ns)   --->   "%tmp_4_30 = sitofp i32 %tmp_1_3 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 319 'sitofp' 'tmp_4_30' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.25>
ST_40 : Operation 320 [2/5] (2.25ns)   --->   "%tmp_4_30 = sitofp i32 %tmp_1_3 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 320 'sitofp' 'tmp_4_30' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.25>
ST_41 : Operation 321 [1/5] (2.25ns)   --->   "%tmp_4_30 = sitofp i32 %tmp_1_3 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 321 'sitofp' 'tmp_4_30' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.64>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln517_8 = bitcast float %tmp_4_30 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 322 'bitcast' 'bitcast_ln517_8' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_8, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 323 'partselect' 'tmp_13' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln517_8 = trunc i32 %bitcast_ln517_8 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 324 'trunc' 'trunc_ln517_8' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (0.58ns)   --->   "%icmp_ln517_16 = icmp ne i8 %tmp_13, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 325 'icmp' 'icmp_ln517_16' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.75ns)   --->   "%icmp_ln517_17 = icmp eq i23 %trunc_ln517_8, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 326 'icmp' 'icmp_ln517_17' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [2/2] (1.64ns)   --->   "%tmp_14 = fcmp ogt float %in_load_4, %tmp_4_30" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 327 'fcmp' 'tmp_14' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln517_7 = bitcast float %in_load_4 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 328 'bitcast' 'bitcast_ln517_7' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_43 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_7, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 329 'partselect' 'tmp_12' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_43 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln517_7 = trunc i32 %bitcast_ln517_7 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 330 'trunc' 'trunc_ln517_7' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_43 : Operation 331 [1/1] (0.58ns)   --->   "%icmp_ln517_14 = icmp ne i8 %tmp_12, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 331 'icmp' 'icmp_ln517_14' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 332 [1/1] (0.75ns)   --->   "%icmp_ln517_15 = icmp eq i23 %trunc_ln517_7, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 332 'icmp' 'icmp_ln517_15' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_8)   --->   "%or_ln517_7 = or i1 %icmp_ln517_15, %icmp_ln517_14" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 333 'or' 'or_ln517_7' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_8)   --->   "%or_ln517_8 = or i1 %icmp_ln517_17, %icmp_ln517_16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 334 'or' 'or_ln517_8' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_8)   --->   "%and_ln517_7 = and i1 %or_ln517_7, %or_ln517_8" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 335 'and' 'and_ln517_7' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 336 [1/2] (1.64ns)   --->   "%tmp_14 = fcmp ogt float %in_load_4, %tmp_4_30" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 336 'fcmp' 'tmp_14' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_8 = and i1 %and_ln517_7, %tmp_14" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 337 'and' 'and_ln517_8' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 338 [1/1] (0.60ns)   --->   "br i1 %and_ln517_8, label %7, label %._crit_edge.4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 338 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_43 : Operation 339 [2/2] (2.43ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_4)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 339 'call' 'tmp_2_4' <Predicate = (!icmp_ln503 & and_ln517_8)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.89>
ST_44 : Operation 340 [1/2] (0.89ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_4)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 340 'call' 'tmp_2_4' <Predicate = (!icmp_ln503 & and_ln517_8)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 341 [1/1] (0.60ns)   --->   "br label %._crit_edge.4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 341 'br' <Predicate = (!icmp_ln503 & and_ln517_8)> <Delay = 0.60>

State 45 <SV = 44> <Delay = 2.25>
ST_45 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_1_4 = phi i32 [ %tmp_2_4, %7 ], [ %tmp_1_3, %._crit_edge.3 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 342 'phi' 'tmp_1_4' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_45 : Operation 343 [1/1] (0.00ns)   --->   "%num_1_4 = phi i19 [ %add_ln517_4, %7 ], [ %num_1_3, %._crit_edge.3 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 343 'phi' 'num_1_4' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_45 : Operation 344 [5/5] (2.25ns)   --->   "%tmp_5_31 = sitofp i32 %tmp_1_4 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 344 'sitofp' 'tmp_5_31' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.25>
ST_46 : Operation 345 [4/5] (2.25ns)   --->   "%tmp_5_31 = sitofp i32 %tmp_1_4 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 345 'sitofp' 'tmp_5_31' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.25>
ST_47 : Operation 346 [3/5] (2.25ns)   --->   "%tmp_5_31 = sitofp i32 %tmp_1_4 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 346 'sitofp' 'tmp_5_31' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.25>
ST_48 : Operation 347 [2/5] (2.25ns)   --->   "%tmp_5_31 = sitofp i32 %tmp_1_4 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 347 'sitofp' 'tmp_5_31' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.25>
ST_49 : Operation 348 [1/5] (2.25ns)   --->   "%tmp_5_31 = sitofp i32 %tmp_1_4 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 348 'sitofp' 'tmp_5_31' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.64>
ST_50 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln517_10 = bitcast float %tmp_5_31 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 349 'bitcast' 'bitcast_ln517_10' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_50 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_10, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 350 'partselect' 'tmp_16' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_50 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln517_10 = trunc i32 %bitcast_ln517_10 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 351 'trunc' 'trunc_ln517_10' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_50 : Operation 352 [1/1] (0.58ns)   --->   "%icmp_ln517_20 = icmp ne i8 %tmp_16, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 352 'icmp' 'icmp_ln517_20' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 353 [1/1] (0.75ns)   --->   "%icmp_ln517_21 = icmp eq i23 %trunc_ln517_10, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 353 'icmp' 'icmp_ln517_21' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 354 [2/2] (1.64ns)   --->   "%tmp_17 = fcmp ogt float %in_load_5, %tmp_5_31" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 354 'fcmp' 'tmp_17' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%bitcast_ln517_9 = bitcast float %in_load_5 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 355 'bitcast' 'bitcast_ln517_9' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_9, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 356 'partselect' 'tmp_15' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_51 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln517_9 = trunc i32 %bitcast_ln517_9 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 357 'trunc' 'trunc_ln517_9' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_51 : Operation 358 [1/1] (0.58ns)   --->   "%icmp_ln517_18 = icmp ne i8 %tmp_15, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 358 'icmp' 'icmp_ln517_18' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 359 [1/1] (0.75ns)   --->   "%icmp_ln517_19 = icmp eq i23 %trunc_ln517_9, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 359 'icmp' 'icmp_ln517_19' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_10)   --->   "%or_ln517_9 = or i1 %icmp_ln517_19, %icmp_ln517_18" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 360 'or' 'or_ln517_9' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_10)   --->   "%or_ln517_10 = or i1 %icmp_ln517_21, %icmp_ln517_20" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 361 'or' 'or_ln517_10' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_10)   --->   "%and_ln517_9 = and i1 %or_ln517_9, %or_ln517_10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 362 'and' 'and_ln517_9' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 363 [1/2] (1.64ns)   --->   "%tmp_17 = fcmp ogt float %in_load_5, %tmp_5_31" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 363 'fcmp' 'tmp_17' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_10 = and i1 %and_ln517_9, %tmp_17" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 364 'and' 'and_ln517_10' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 365 [1/1] (0.60ns)   --->   "br i1 %and_ln517_10, label %8, label %._crit_edge.5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 365 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_51 : Operation 366 [2/2] (2.43ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_5)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 366 'call' 'tmp_2_5' <Predicate = (!icmp_ln503 & and_ln517_10)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.89>
ST_52 : Operation 367 [1/2] (0.89ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_5)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 367 'call' 'tmp_2_5' <Predicate = (!icmp_ln503 & and_ln517_10)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 368 [1/1] (0.60ns)   --->   "br label %._crit_edge.5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 368 'br' <Predicate = (!icmp_ln503 & and_ln517_10)> <Delay = 0.60>

State 53 <SV = 52> <Delay = 2.25>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_1_5 = phi i32 [ %tmp_2_5, %8 ], [ %tmp_1_4, %._crit_edge.4 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 369 'phi' 'tmp_1_5' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%num_1_5 = phi i19 [ %add_ln517_5, %8 ], [ %num_1_4, %._crit_edge.4 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 370 'phi' 'num_1_5' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_53 : Operation 371 [5/5] (2.25ns)   --->   "%tmp_6_32 = sitofp i32 %tmp_1_5 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 371 'sitofp' 'tmp_6_32' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.25>
ST_54 : Operation 372 [4/5] (2.25ns)   --->   "%tmp_6_32 = sitofp i32 %tmp_1_5 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 372 'sitofp' 'tmp_6_32' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.25>
ST_55 : Operation 373 [3/5] (2.25ns)   --->   "%tmp_6_32 = sitofp i32 %tmp_1_5 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 373 'sitofp' 'tmp_6_32' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.25>
ST_56 : Operation 374 [2/5] (2.25ns)   --->   "%tmp_6_32 = sitofp i32 %tmp_1_5 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 374 'sitofp' 'tmp_6_32' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.25>
ST_57 : Operation 375 [1/5] (2.25ns)   --->   "%tmp_6_32 = sitofp i32 %tmp_1_5 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 375 'sitofp' 'tmp_6_32' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.64>
ST_58 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln517_12 = bitcast float %tmp_6_32 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 376 'bitcast' 'bitcast_ln517_12' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_58 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_12, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 377 'partselect' 'tmp_19' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_58 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln517_12 = trunc i32 %bitcast_ln517_12 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 378 'trunc' 'trunc_ln517_12' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_58 : Operation 379 [1/1] (0.58ns)   --->   "%icmp_ln517_24 = icmp ne i8 %tmp_19, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 379 'icmp' 'icmp_ln517_24' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 380 [1/1] (0.75ns)   --->   "%icmp_ln517_25 = icmp eq i23 %trunc_ln517_12, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 380 'icmp' 'icmp_ln517_25' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 381 [2/2] (1.64ns)   --->   "%tmp_20 = fcmp ogt float %in_load_6, %tmp_6_32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 381 'fcmp' 'tmp_20' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln517_11 = bitcast float %in_load_6 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 382 'bitcast' 'bitcast_ln517_11' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_59 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_11, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 383 'partselect' 'tmp_18' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_59 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln517_11 = trunc i32 %bitcast_ln517_11 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 384 'trunc' 'trunc_ln517_11' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_59 : Operation 385 [1/1] (0.58ns)   --->   "%icmp_ln517_22 = icmp ne i8 %tmp_18, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 385 'icmp' 'icmp_ln517_22' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 386 [1/1] (0.75ns)   --->   "%icmp_ln517_23 = icmp eq i23 %trunc_ln517_11, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 386 'icmp' 'icmp_ln517_23' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_12)   --->   "%or_ln517_11 = or i1 %icmp_ln517_23, %icmp_ln517_22" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 387 'or' 'or_ln517_11' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_12)   --->   "%or_ln517_12 = or i1 %icmp_ln517_25, %icmp_ln517_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 388 'or' 'or_ln517_12' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_12)   --->   "%and_ln517_11 = and i1 %or_ln517_11, %or_ln517_12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 389 'and' 'and_ln517_11' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 390 [1/2] (1.64ns)   --->   "%tmp_20 = fcmp ogt float %in_load_6, %tmp_6_32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 390 'fcmp' 'tmp_20' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 391 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_12 = and i1 %and_ln517_11, %tmp_20" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 391 'and' 'and_ln517_12' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 392 [1/1] (0.60ns)   --->   "br i1 %and_ln517_12, label %9, label %._crit_edge.6" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 392 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_59 : Operation 393 [2/2] (2.43ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_6)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 393 'call' 'tmp_2_6' <Predicate = (!icmp_ln503 & and_ln517_12)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.89>
ST_60 : Operation 394 [1/2] (0.89ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_6)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 394 'call' 'tmp_2_6' <Predicate = (!icmp_ln503 & and_ln517_12)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 395 [1/1] (0.60ns)   --->   "br label %._crit_edge.6" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 395 'br' <Predicate = (!icmp_ln503 & and_ln517_12)> <Delay = 0.60>

State 61 <SV = 60> <Delay = 2.25>
ST_61 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_1_6 = phi i32 [ %tmp_2_6, %9 ], [ %tmp_1_5, %._crit_edge.5 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 396 'phi' 'tmp_1_6' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_61 : Operation 397 [1/1] (0.00ns)   --->   "%num_1_6 = phi i19 [ %add_ln517_6, %9 ], [ %num_1_5, %._crit_edge.5 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 397 'phi' 'num_1_6' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_61 : Operation 398 [5/5] (2.25ns)   --->   "%tmp_7_33 = sitofp i32 %tmp_1_6 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 398 'sitofp' 'tmp_7_33' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.25>
ST_62 : Operation 399 [4/5] (2.25ns)   --->   "%tmp_7_33 = sitofp i32 %tmp_1_6 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 399 'sitofp' 'tmp_7_33' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.25>
ST_63 : Operation 400 [3/5] (2.25ns)   --->   "%tmp_7_33 = sitofp i32 %tmp_1_6 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 400 'sitofp' 'tmp_7_33' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.25>
ST_64 : Operation 401 [2/5] (2.25ns)   --->   "%tmp_7_33 = sitofp i32 %tmp_1_6 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 401 'sitofp' 'tmp_7_33' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.25>
ST_65 : Operation 402 [1/5] (2.25ns)   --->   "%tmp_7_33 = sitofp i32 %tmp_1_6 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 402 'sitofp' 'tmp_7_33' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.64>
ST_66 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln517_14 = bitcast float %tmp_7_33 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 403 'bitcast' 'bitcast_ln517_14' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_66 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_14, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 404 'partselect' 'tmp_22' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_66 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln517_14 = trunc i32 %bitcast_ln517_14 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 405 'trunc' 'trunc_ln517_14' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_66 : Operation 406 [1/1] (0.58ns)   --->   "%icmp_ln517_28 = icmp ne i8 %tmp_22, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 406 'icmp' 'icmp_ln517_28' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 407 [1/1] (0.75ns)   --->   "%icmp_ln517_29 = icmp eq i23 %trunc_ln517_14, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 407 'icmp' 'icmp_ln517_29' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 408 [2/2] (1.64ns)   --->   "%tmp_23 = fcmp ogt float %in_load_7, %tmp_7_33" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 408 'fcmp' 'tmp_23' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln517_13 = bitcast float %in_load_7 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 409 'bitcast' 'bitcast_ln517_13' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_67 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_13, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 410 'partselect' 'tmp_21' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_67 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln517_13 = trunc i32 %bitcast_ln517_13 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 411 'trunc' 'trunc_ln517_13' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_67 : Operation 412 [1/1] (0.58ns)   --->   "%icmp_ln517_26 = icmp ne i8 %tmp_21, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 412 'icmp' 'icmp_ln517_26' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 413 [1/1] (0.75ns)   --->   "%icmp_ln517_27 = icmp eq i23 %trunc_ln517_13, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 413 'icmp' 'icmp_ln517_27' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_14)   --->   "%or_ln517_13 = or i1 %icmp_ln517_27, %icmp_ln517_26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 414 'or' 'or_ln517_13' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_14)   --->   "%or_ln517_14 = or i1 %icmp_ln517_29, %icmp_ln517_28" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 415 'or' 'or_ln517_14' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_14)   --->   "%and_ln517_13 = and i1 %or_ln517_13, %or_ln517_14" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 416 'and' 'and_ln517_13' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 417 [1/2] (1.64ns)   --->   "%tmp_23 = fcmp ogt float %in_load_7, %tmp_7_33" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 417 'fcmp' 'tmp_23' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 418 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_14 = and i1 %and_ln517_13, %tmp_23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 418 'and' 'and_ln517_14' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 419 [1/1] (0.60ns)   --->   "br i1 %and_ln517_14, label %10, label %._crit_edge.7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 419 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_67 : Operation 420 [2/2] (2.43ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_7)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 420 'call' 'tmp_2_7' <Predicate = (!icmp_ln503 & and_ln517_14)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.89>
ST_68 : Operation 421 [1/2] (0.89ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_7)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 421 'call' 'tmp_2_7' <Predicate = (!icmp_ln503 & and_ln517_14)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 422 [1/1] (0.60ns)   --->   "br label %._crit_edge.7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 422 'br' <Predicate = (!icmp_ln503 & and_ln517_14)> <Delay = 0.60>

State 69 <SV = 68> <Delay = 2.25>
ST_69 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_1_7 = phi i32 [ %tmp_2_7, %10 ], [ %tmp_1_6, %._crit_edge.6 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 423 'phi' 'tmp_1_7' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_69 : Operation 424 [1/1] (0.00ns)   --->   "%num_1_7 = phi i19 [ %add_ln517_7, %10 ], [ %num_1_6, %._crit_edge.6 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 424 'phi' 'num_1_7' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_69 : Operation 425 [5/5] (2.25ns)   --->   "%tmp_8_34 = sitofp i32 %tmp_1_7 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 425 'sitofp' 'tmp_8_34' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.25>
ST_70 : Operation 426 [4/5] (2.25ns)   --->   "%tmp_8_34 = sitofp i32 %tmp_1_7 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 426 'sitofp' 'tmp_8_34' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.25>
ST_71 : Operation 427 [3/5] (2.25ns)   --->   "%tmp_8_34 = sitofp i32 %tmp_1_7 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 427 'sitofp' 'tmp_8_34' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.25>
ST_72 : Operation 428 [2/5] (2.25ns)   --->   "%tmp_8_34 = sitofp i32 %tmp_1_7 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 428 'sitofp' 'tmp_8_34' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.25>
ST_73 : Operation 429 [1/5] (2.25ns)   --->   "%tmp_8_34 = sitofp i32 %tmp_1_7 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 429 'sitofp' 'tmp_8_34' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.64>
ST_74 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln517_16 = bitcast float %tmp_8_34 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 430 'bitcast' 'bitcast_ln517_16' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_74 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_16, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 431 'partselect' 'tmp_25' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_74 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln517_16 = trunc i32 %bitcast_ln517_16 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 432 'trunc' 'trunc_ln517_16' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_74 : Operation 433 [1/1] (0.58ns)   --->   "%icmp_ln517_32 = icmp ne i8 %tmp_25, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 433 'icmp' 'icmp_ln517_32' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 434 [1/1] (0.75ns)   --->   "%icmp_ln517_33 = icmp eq i23 %trunc_ln517_16, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 434 'icmp' 'icmp_ln517_33' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 435 [2/2] (1.64ns)   --->   "%tmp_26 = fcmp ogt float %in_load_8, %tmp_8_34" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 435 'fcmp' 'tmp_26' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 436 [1/1] (0.00ns)   --->   "%bitcast_ln517_15 = bitcast float %in_load_8 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 436 'bitcast' 'bitcast_ln517_15' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_75 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_15, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 437 'partselect' 'tmp_24' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_75 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln517_15 = trunc i32 %bitcast_ln517_15 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 438 'trunc' 'trunc_ln517_15' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_75 : Operation 439 [1/1] (0.58ns)   --->   "%icmp_ln517_30 = icmp ne i8 %tmp_24, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 439 'icmp' 'icmp_ln517_30' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 440 [1/1] (0.75ns)   --->   "%icmp_ln517_31 = icmp eq i23 %trunc_ln517_15, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 440 'icmp' 'icmp_ln517_31' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_16)   --->   "%or_ln517_15 = or i1 %icmp_ln517_31, %icmp_ln517_30" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 441 'or' 'or_ln517_15' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_16)   --->   "%or_ln517_16 = or i1 %icmp_ln517_33, %icmp_ln517_32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 442 'or' 'or_ln517_16' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_16)   --->   "%and_ln517_15 = and i1 %or_ln517_15, %or_ln517_16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 443 'and' 'and_ln517_15' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 444 [1/2] (1.64ns)   --->   "%tmp_26 = fcmp ogt float %in_load_8, %tmp_8_34" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 444 'fcmp' 'tmp_26' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 445 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_16 = and i1 %and_ln517_15, %tmp_26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 445 'and' 'and_ln517_16' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 446 [1/1] (0.60ns)   --->   "br i1 %and_ln517_16, label %11, label %._crit_edge.8" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 446 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_75 : Operation 447 [2/2] (2.43ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_8)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 447 'call' 'tmp_2_8' <Predicate = (!icmp_ln503 & and_ln517_16)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.89>
ST_76 : Operation 448 [1/2] (0.89ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_8)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 448 'call' 'tmp_2_8' <Predicate = (!icmp_ln503 & and_ln517_16)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 449 [1/1] (0.60ns)   --->   "br label %._crit_edge.8" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 449 'br' <Predicate = (!icmp_ln503 & and_ln517_16)> <Delay = 0.60>

State 77 <SV = 76> <Delay = 2.25>
ST_77 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_1_8 = phi i32 [ %tmp_2_8, %11 ], [ %tmp_1_7, %._crit_edge.7 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 450 'phi' 'tmp_1_8' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_77 : Operation 451 [1/1] (0.00ns)   --->   "%num_1_8 = phi i19 [ %add_ln517_8, %11 ], [ %num_1_7, %._crit_edge.7 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 451 'phi' 'num_1_8' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_77 : Operation 452 [5/5] (2.25ns)   --->   "%tmp_9_35 = sitofp i32 %tmp_1_8 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 452 'sitofp' 'tmp_9_35' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.25>
ST_78 : Operation 453 [4/5] (2.25ns)   --->   "%tmp_9_35 = sitofp i32 %tmp_1_8 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 453 'sitofp' 'tmp_9_35' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.25>
ST_79 : Operation 454 [3/5] (2.25ns)   --->   "%tmp_9_35 = sitofp i32 %tmp_1_8 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 454 'sitofp' 'tmp_9_35' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.25>
ST_80 : Operation 455 [2/5] (2.25ns)   --->   "%tmp_9_35 = sitofp i32 %tmp_1_8 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 455 'sitofp' 'tmp_9_35' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.25>
ST_81 : Operation 456 [1/5] (2.25ns)   --->   "%tmp_9_35 = sitofp i32 %tmp_1_8 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 456 'sitofp' 'tmp_9_35' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.64>
ST_82 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln517_18 = bitcast float %tmp_9_35 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 457 'bitcast' 'bitcast_ln517_18' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_82 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_18, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 458 'partselect' 'tmp_28' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_82 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln517_18 = trunc i32 %bitcast_ln517_18 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 459 'trunc' 'trunc_ln517_18' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_82 : Operation 460 [1/1] (0.58ns)   --->   "%icmp_ln517_36 = icmp ne i8 %tmp_28, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 460 'icmp' 'icmp_ln517_36' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 461 [1/1] (0.75ns)   --->   "%icmp_ln517_37 = icmp eq i23 %trunc_ln517_18, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 461 'icmp' 'icmp_ln517_37' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 462 [2/2] (1.64ns)   --->   "%tmp_29 = fcmp ogt float %in_load_9, %tmp_9_35" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 462 'fcmp' 'tmp_29' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln517_17 = bitcast float %in_load_9 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 463 'bitcast' 'bitcast_ln517_17' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_83 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_17, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 464 'partselect' 'tmp_27' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_83 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln517_17 = trunc i32 %bitcast_ln517_17 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 465 'trunc' 'trunc_ln517_17' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_83 : Operation 466 [1/1] (0.58ns)   --->   "%icmp_ln517_34 = icmp ne i8 %tmp_27, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 466 'icmp' 'icmp_ln517_34' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 467 [1/1] (0.75ns)   --->   "%icmp_ln517_35 = icmp eq i23 %trunc_ln517_17, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 467 'icmp' 'icmp_ln517_35' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_18)   --->   "%or_ln517_17 = or i1 %icmp_ln517_35, %icmp_ln517_34" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 468 'or' 'or_ln517_17' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_18)   --->   "%or_ln517_18 = or i1 %icmp_ln517_37, %icmp_ln517_36" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 469 'or' 'or_ln517_18' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_18)   --->   "%and_ln517_17 = and i1 %or_ln517_17, %or_ln517_18" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 470 'and' 'and_ln517_17' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 471 [1/2] (1.64ns)   --->   "%tmp_29 = fcmp ogt float %in_load_9, %tmp_9_35" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 471 'fcmp' 'tmp_29' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 472 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_18 = and i1 %and_ln517_17, %tmp_29" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 472 'and' 'and_ln517_18' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 473 [1/1] (0.60ns)   --->   "br i1 %and_ln517_18, label %12, label %._crit_edge.9" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 473 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_83 : Operation 474 [2/2] (2.43ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_9)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 474 'call' 'tmp_2_9' <Predicate = (!icmp_ln503 & and_ln517_18)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 0.89>
ST_84 : Operation 475 [1/2] (0.89ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_9)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 475 'call' 'tmp_2_9' <Predicate = (!icmp_ln503 & and_ln517_18)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 476 [1/1] (0.60ns)   --->   "br label %._crit_edge.9" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 476 'br' <Predicate = (!icmp_ln503 & and_ln517_18)> <Delay = 0.60>

State 85 <SV = 84> <Delay = 2.25>
ST_85 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_1_9 = phi i32 [ %tmp_2_9, %12 ], [ %tmp_1_8, %._crit_edge.8 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 477 'phi' 'tmp_1_9' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_85 : Operation 478 [1/1] (0.00ns)   --->   "%num_1_9 = phi i19 [ %add_ln517_9, %12 ], [ %num_1_8, %._crit_edge.8 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 478 'phi' 'num_1_9' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_85 : Operation 479 [5/5] (2.25ns)   --->   "%tmp_s_36 = sitofp i32 %tmp_1_9 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 479 'sitofp' 'tmp_s_36' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.25>
ST_86 : Operation 480 [4/5] (2.25ns)   --->   "%tmp_s_36 = sitofp i32 %tmp_1_9 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 480 'sitofp' 'tmp_s_36' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.25>
ST_87 : Operation 481 [3/5] (2.25ns)   --->   "%tmp_s_36 = sitofp i32 %tmp_1_9 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 481 'sitofp' 'tmp_s_36' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.25>
ST_88 : Operation 482 [2/5] (2.25ns)   --->   "%tmp_s_36 = sitofp i32 %tmp_1_9 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 482 'sitofp' 'tmp_s_36' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.25>
ST_89 : Operation 483 [1/5] (2.25ns)   --->   "%tmp_s_36 = sitofp i32 %tmp_1_9 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 483 'sitofp' 'tmp_s_36' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.64>
ST_90 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln517_20 = bitcast float %tmp_s_36 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 484 'bitcast' 'bitcast_ln517_20' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_90 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_20, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 485 'partselect' 'tmp_31' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_90 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln517_20 = trunc i32 %bitcast_ln517_20 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 486 'trunc' 'trunc_ln517_20' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_90 : Operation 487 [1/1] (0.58ns)   --->   "%icmp_ln517_40 = icmp ne i8 %tmp_31, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 487 'icmp' 'icmp_ln517_40' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 488 [1/1] (0.75ns)   --->   "%icmp_ln517_41 = icmp eq i23 %trunc_ln517_20, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 488 'icmp' 'icmp_ln517_41' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 489 [2/2] (1.64ns)   --->   "%tmp_32 = fcmp ogt float %in_load_10, %tmp_s_36" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 489 'fcmp' 'tmp_32' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.43>
ST_91 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln517_19 = bitcast float %in_load_10 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 490 'bitcast' 'bitcast_ln517_19' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_91 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_19, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 491 'partselect' 'tmp_30' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_91 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln517_19 = trunc i32 %bitcast_ln517_19 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 492 'trunc' 'trunc_ln517_19' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_91 : Operation 493 [1/1] (0.58ns)   --->   "%icmp_ln517_38 = icmp ne i8 %tmp_30, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 493 'icmp' 'icmp_ln517_38' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 494 [1/1] (0.75ns)   --->   "%icmp_ln517_39 = icmp eq i23 %trunc_ln517_19, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 494 'icmp' 'icmp_ln517_39' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_20)   --->   "%or_ln517_19 = or i1 %icmp_ln517_39, %icmp_ln517_38" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 495 'or' 'or_ln517_19' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_20)   --->   "%or_ln517_20 = or i1 %icmp_ln517_41, %icmp_ln517_40" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 496 'or' 'or_ln517_20' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_20)   --->   "%and_ln517_19 = and i1 %or_ln517_19, %or_ln517_20" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 497 'and' 'and_ln517_19' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 498 [1/2] (1.64ns)   --->   "%tmp_32 = fcmp ogt float %in_load_10, %tmp_s_36" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 498 'fcmp' 'tmp_32' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_20 = and i1 %and_ln517_19, %tmp_32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 499 'and' 'and_ln517_20' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 500 [1/1] (0.60ns)   --->   "br i1 %and_ln517_20, label %13, label %._crit_edge.10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 500 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_91 : Operation 501 [2/2] (2.43ns)   --->   "%tmp_2_s = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_10)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 501 'call' 'tmp_2_s' <Predicate = (!icmp_ln503 & and_ln517_20)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 0.89>
ST_92 : Operation 502 [1/2] (0.89ns)   --->   "%tmp_2_s = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_10)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 502 'call' 'tmp_2_s' <Predicate = (!icmp_ln503 & and_ln517_20)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 503 [1/1] (0.60ns)   --->   "br label %._crit_edge.10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 503 'br' <Predicate = (!icmp_ln503 & and_ln517_20)> <Delay = 0.60>

State 93 <SV = 92> <Delay = 2.25>
ST_93 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_1_10 = phi i32 [ %tmp_2_s, %13 ], [ %tmp_1_9, %._crit_edge.9 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 504 'phi' 'tmp_1_10' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_93 : Operation 505 [1/1] (0.00ns)   --->   "%num_1_10 = phi i19 [ %add_ln517_10, %13 ], [ %num_1_9, %._crit_edge.9 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 505 'phi' 'num_1_10' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_93 : Operation 506 [5/5] (2.25ns)   --->   "%tmp_10_37 = sitofp i32 %tmp_1_10 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 506 'sitofp' 'tmp_10_37' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.25>
ST_94 : Operation 507 [4/5] (2.25ns)   --->   "%tmp_10_37 = sitofp i32 %tmp_1_10 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 507 'sitofp' 'tmp_10_37' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.25>
ST_95 : Operation 508 [3/5] (2.25ns)   --->   "%tmp_10_37 = sitofp i32 %tmp_1_10 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 508 'sitofp' 'tmp_10_37' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.25>
ST_96 : Operation 509 [2/5] (2.25ns)   --->   "%tmp_10_37 = sitofp i32 %tmp_1_10 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 509 'sitofp' 'tmp_10_37' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.25>
ST_97 : Operation 510 [1/5] (2.25ns)   --->   "%tmp_10_37 = sitofp i32 %tmp_1_10 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 510 'sitofp' 'tmp_10_37' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.64>
ST_98 : Operation 511 [1/1] (0.00ns)   --->   "%bitcast_ln517_22 = bitcast float %tmp_10_37 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 511 'bitcast' 'bitcast_ln517_22' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_98 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_22, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 512 'partselect' 'tmp_34' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_98 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln517_22 = trunc i32 %bitcast_ln517_22 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 513 'trunc' 'trunc_ln517_22' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_98 : Operation 514 [1/1] (0.58ns)   --->   "%icmp_ln517_44 = icmp ne i8 %tmp_34, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 514 'icmp' 'icmp_ln517_44' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 515 [1/1] (0.75ns)   --->   "%icmp_ln517_45 = icmp eq i23 %trunc_ln517_22, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 515 'icmp' 'icmp_ln517_45' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 516 [2/2] (1.64ns)   --->   "%tmp_35 = fcmp ogt float %in_load_11, %tmp_10_37" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 516 'fcmp' 'tmp_35' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.43>
ST_99 : Operation 517 [1/1] (0.00ns)   --->   "%bitcast_ln517_21 = bitcast float %in_load_11 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 517 'bitcast' 'bitcast_ln517_21' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_99 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_21, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 518 'partselect' 'tmp_33' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_99 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln517_21 = trunc i32 %bitcast_ln517_21 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 519 'trunc' 'trunc_ln517_21' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_99 : Operation 520 [1/1] (0.58ns)   --->   "%icmp_ln517_42 = icmp ne i8 %tmp_33, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 520 'icmp' 'icmp_ln517_42' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 521 [1/1] (0.75ns)   --->   "%icmp_ln517_43 = icmp eq i23 %trunc_ln517_21, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 521 'icmp' 'icmp_ln517_43' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_22)   --->   "%or_ln517_21 = or i1 %icmp_ln517_43, %icmp_ln517_42" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 522 'or' 'or_ln517_21' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_22)   --->   "%or_ln517_22 = or i1 %icmp_ln517_45, %icmp_ln517_44" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 523 'or' 'or_ln517_22' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_22)   --->   "%and_ln517_21 = and i1 %or_ln517_21, %or_ln517_22" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 524 'and' 'and_ln517_21' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 525 [1/2] (1.64ns)   --->   "%tmp_35 = fcmp ogt float %in_load_11, %tmp_10_37" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 525 'fcmp' 'tmp_35' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 526 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_22 = and i1 %and_ln517_21, %tmp_35" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 526 'and' 'and_ln517_22' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 527 [1/1] (0.60ns)   --->   "br i1 %and_ln517_22, label %14, label %._crit_edge.11" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 527 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_99 : Operation 528 [2/2] (2.43ns)   --->   "%tmp_2_10 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_11)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 528 'call' 'tmp_2_10' <Predicate = (!icmp_ln503 & and_ln517_22)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 99> <Delay = 0.89>
ST_100 : Operation 529 [1/2] (0.89ns)   --->   "%tmp_2_10 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_11)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 529 'call' 'tmp_2_10' <Predicate = (!icmp_ln503 & and_ln517_22)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 530 [1/1] (0.60ns)   --->   "br label %._crit_edge.11" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 530 'br' <Predicate = (!icmp_ln503 & and_ln517_22)> <Delay = 0.60>

State 101 <SV = 100> <Delay = 2.25>
ST_101 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_1_11 = phi i32 [ %tmp_2_10, %14 ], [ %tmp_1_10, %._crit_edge.10 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 531 'phi' 'tmp_1_11' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_101 : Operation 532 [1/1] (0.00ns)   --->   "%num_1_11 = phi i19 [ %add_ln517_11, %14 ], [ %num_1_10, %._crit_edge.10 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 532 'phi' 'num_1_11' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_101 : Operation 533 [5/5] (2.25ns)   --->   "%tmp_11_38 = sitofp i32 %tmp_1_11 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 533 'sitofp' 'tmp_11_38' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.25>
ST_102 : Operation 534 [4/5] (2.25ns)   --->   "%tmp_11_38 = sitofp i32 %tmp_1_11 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 534 'sitofp' 'tmp_11_38' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.25>
ST_103 : Operation 535 [3/5] (2.25ns)   --->   "%tmp_11_38 = sitofp i32 %tmp_1_11 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 535 'sitofp' 'tmp_11_38' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.25>
ST_104 : Operation 536 [2/5] (2.25ns)   --->   "%tmp_11_38 = sitofp i32 %tmp_1_11 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 536 'sitofp' 'tmp_11_38' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.25>
ST_105 : Operation 537 [1/5] (2.25ns)   --->   "%tmp_11_38 = sitofp i32 %tmp_1_11 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 537 'sitofp' 'tmp_11_38' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 1.64>
ST_106 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln517_24 = bitcast float %tmp_11_38 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 538 'bitcast' 'bitcast_ln517_24' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_106 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_24, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 539 'partselect' 'tmp_37' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_106 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln517_24 = trunc i32 %bitcast_ln517_24 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 540 'trunc' 'trunc_ln517_24' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_106 : Operation 541 [1/1] (0.58ns)   --->   "%icmp_ln517_48 = icmp ne i8 %tmp_37, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 541 'icmp' 'icmp_ln517_48' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 542 [1/1] (0.75ns)   --->   "%icmp_ln517_49 = icmp eq i23 %trunc_ln517_24, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 542 'icmp' 'icmp_ln517_49' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 543 [2/2] (1.64ns)   --->   "%tmp_38 = fcmp ogt float %in_load_12, %tmp_11_38" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 543 'fcmp' 'tmp_38' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln517_23 = bitcast float %in_load_12 to i32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 544 'bitcast' 'bitcast_ln517_23' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_107 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln517_23, i32 23, i32 30)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 545 'partselect' 'tmp_36' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_107 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln517_23 = trunc i32 %bitcast_ln517_23 to i23" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 546 'trunc' 'trunc_ln517_23' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_107 : Operation 547 [1/1] (0.58ns)   --->   "%icmp_ln517_46 = icmp ne i8 %tmp_36, -1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 547 'icmp' 'icmp_ln517_46' <Predicate = (!icmp_ln503)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 548 [1/1] (0.75ns)   --->   "%icmp_ln517_47 = icmp eq i23 %trunc_ln517_23, 0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 548 'icmp' 'icmp_ln517_47' <Predicate = (!icmp_ln503)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_24)   --->   "%or_ln517_23 = or i1 %icmp_ln517_47, %icmp_ln517_46" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 549 'or' 'or_ln517_23' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_24)   --->   "%or_ln517_24 = or i1 %icmp_ln517_49, %icmp_ln517_48" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 550 'or' 'or_ln517_24' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln517_24)   --->   "%and_ln517_23 = and i1 %or_ln517_23, %or_ln517_24" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 551 'and' 'and_ln517_23' <Predicate = (!icmp_ln503)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 552 [1/2] (1.64ns)   --->   "%tmp_38 = fcmp ogt float %in_load_12, %tmp_11_38" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 552 'fcmp' 'tmp_38' <Predicate = (!icmp_ln503)> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517_24 = and i1 %and_ln517_23, %tmp_38" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 553 'and' 'and_ln517_24' <Predicate = (!icmp_ln503)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 554 [1/1] (0.60ns)   --->   "br i1 %and_ln517_24, label %15, label %._crit_edge.12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 554 'br' <Predicate = (!icmp_ln503)> <Delay = 0.60>
ST_107 : Operation 555 [2/2] (2.43ns)   --->   "%tmp_2_11 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_12)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 555 'call' 'tmp_2_11' <Predicate = (!icmp_ln503 & and_ln517_24)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 107> <Delay = 0.89>
ST_108 : Operation 556 [1/2] (0.89ns)   --->   "%tmp_2_11 = call fastcc i32 @__hls_fptosi_float_i32(float %in_load_12)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 556 'call' 'tmp_2_11' <Predicate = (!icmp_ln503 & and_ln517_24)> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 557 [1/1] (0.60ns)   --->   "br label %._crit_edge.12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:521]   --->   Operation 557 'br' <Predicate = (!icmp_ln503 & and_ln517_24)> <Delay = 0.60>

State 109 <SV = 108> <Delay = 2.25>
ST_109 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_1_12 = phi i32 [ %tmp_2_11, %15 ], [ %tmp_1_11, %._crit_edge.11 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519]   --->   Operation 558 'phi' 'tmp_1_12' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_109 : Operation 559 [1/1] (0.00ns)   --->   "%num_1_12 = phi i19 [ %add_ln517_12, %15 ], [ %num_1_11, %._crit_edge.11 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517]   --->   Operation 559 'phi' 'num_1_12' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_109 : Operation 560 [5/5] (2.25ns)   --->   "%tmp = sitofp i32 %tmp_1_12 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 560 'sitofp' 'tmp' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i19 %num_1_12 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:526]   --->   Operation 561 'zext' 'zext_ln526' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_109 : Operation 562 [1/1] (0.00ns)   --->   "%mpool_max_addr_1 = getelementptr [312000 x i2]* %mpool_max, i64 0, i64 %zext_ln526" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:526]   --->   Operation 562 'getelementptr' 'mpool_max_addr_1' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_109 : Operation 563 [1/1] (1.15ns)   --->   "store i2 1, i2* %mpool_max_addr_1, align 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:526]   --->   Operation 563 'store' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>

State 110 <SV = 109> <Delay = 2.25>
ST_110 : Operation 564 [4/5] (2.25ns)   --->   "%tmp = sitofp i32 %tmp_1_12 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 564 'sitofp' 'tmp' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 565 [1/1] (0.40ns)   --->   "%i_12 = add i7 %select_ln506, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:508]   --->   Operation 565 'add' 'i_12' <Predicate = (!icmp_ln503)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.25>
ST_111 : Operation 566 [3/5] (2.25ns)   --->   "%tmp = sitofp i32 %tmp_1_12 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 566 'sitofp' 'tmp' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.25>
ST_112 : Operation 567 [2/5] (2.25ns)   --->   "%tmp = sitofp i32 %tmp_1_12 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 567 'sitofp' 'tmp' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.25>
ST_113 : Operation 568 [1/5] (2.25ns)   --->   "%tmp = sitofp i32 %tmp_1_12 to float" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 568 'sitofp' 'tmp' <Predicate = (!icmp_ln503)> <Delay = 2.25> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 113> <Delay = 1.15>
ST_114 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i15 %add_ln525 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 569 'zext' 'zext_ln525' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_114 : Operation 570 [1/1] (0.00ns)   --->   "%in_addr_13 = getelementptr [312000 x float]* %in_r, i64 0, i64 %zext_ln525" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 570 'getelementptr' 'in_addr_13' <Predicate = (!icmp_ln503)> <Delay = 0.00>
ST_114 : Operation 571 [1/1] (1.15ns)   --->   "store float %tmp, float* %in_addr_13, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525]   --->   Operation 571 'store' <Predicate = (!icmp_ln503)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 312000> <RAM>
ST_114 : Operation 572 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:508]   --->   Operation 572 'br' <Predicate = (!icmp_ln503)> <Delay = 0.00>

State 115 <SV = 4> <Delay = 0.00>
ST_115 : Operation 573 [1/1] (0.00ns)   --->   "ret void" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:531]   --->   Operation 573 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:498) [5]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:498) [5]  (0 ns)
	'getelementptr' operation ('mpool_max_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:500) [13]  (0 ns)
	'store' operation ('store_ln500', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:500) of constant 3 on array 'mpool_max' [14]  (1.16 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:503) with incoming values : ('add_ln503', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:503) [19]  (0.603 ns)

 <State 4>: 1.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:508) [21]  (0 ns)
	'icmp' operation ('icmp_ln508', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:508) [28]  (0.6 ns)
	'select' operation ('select_ln506_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506) [31]  (0.303 ns)
	'mul' operation of DSP[33] ('mul_ln506', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506) [33]  (0.535 ns)

 <State 5>: 2.04ns
The critical path consists of the following:
	'mul' operation ('mul_ln506_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506) [35]  (1.46 ns)
	'add' operation ('add_ln525', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) [385]  (0.582 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('begin', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:510) [39]  (0.996 ns)

 <State 7>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('mul_ln506', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:506) [33]  (0 ns)
	'add' operation of DSP[41] ('add_ln517', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [41]  (0.645 ns)

 <State 8>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[41] ('add_ln517', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [41]  (0.645 ns)
	'getelementptr' operation ('in_addr', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [43]  (0 ns)
	'load' operation ('in_load', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) on array 'in_r' [44]  (1.16 ns)

 <State 9>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln517_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [60]  (0.569 ns)
	'getelementptr' operation ('in_addr_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [62]  (0 ns)
	'load' operation ('in_load_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) on array 'in_r' [63]  (1.16 ns)

 <State 10>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln517_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [114]  (0.569 ns)
	'getelementptr' operation ('in_addr_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [116]  (0 ns)
	'load' operation ('in_load_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) on array 'in_r' [117]  (1.16 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [55]  (2.43 ns)

 <State 12>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln517_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [222]  (0.569 ns)
	'getelementptr' operation ('in_addr_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [224]  (0 ns)
	'load' operation ('in_load_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) on array 'in_r' [225]  (1.16 ns)

 <State 13>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_0', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [58]  (0 ns)
	'sitofp' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [64]  (2.26 ns)

 <State 14>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [64]  (2.26 ns)

 <State 15>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [64]  (2.26 ns)

 <State 16>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [64]  (2.26 ns)

 <State 17>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [64]  (2.26 ns)

 <State 18>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [78]  (1.65 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [82]  (2.43 ns)

 <State 20>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [82]  (0.896 ns)

 <State 21>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [85]  (0 ns)
	'sitofp' operation ('tmp_2_29', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [91]  (2.26 ns)

 <State 22>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2_29', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [91]  (2.26 ns)

 <State 23>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2_29', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [91]  (2.26 ns)

 <State 24>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2_29', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [91]  (2.26 ns)

 <State 25>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2_29', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [91]  (2.26 ns)

 <State 26>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [105]  (1.65 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [109]  (2.43 ns)

 <State 28>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [109]  (0.896 ns)

 <State 29>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [112]  (0 ns)
	'sitofp' operation ('tmp_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [118]  (2.26 ns)

 <State 30>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [118]  (2.26 ns)

 <State 31>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [118]  (2.26 ns)

 <State 32>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [118]  (2.26 ns)

 <State 33>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [118]  (2.26 ns)

 <State 34>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [132]  (1.65 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [136]  (2.43 ns)

 <State 36>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [136]  (0.896 ns)

 <State 37>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [139]  (0 ns)
	'sitofp' operation ('tmp_4_30', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [145]  (2.26 ns)

 <State 38>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4_30', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [145]  (2.26 ns)

 <State 39>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4_30', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [145]  (2.26 ns)

 <State 40>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4_30', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [145]  (2.26 ns)

 <State 41>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4_30', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [145]  (2.26 ns)

 <State 42>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [159]  (1.65 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [163]  (2.43 ns)

 <State 44>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [163]  (0.896 ns)

 <State 45>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [166]  (0 ns)
	'sitofp' operation ('tmp_5_31', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [172]  (2.26 ns)

 <State 46>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5_31', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [172]  (2.26 ns)

 <State 47>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5_31', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [172]  (2.26 ns)

 <State 48>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5_31', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [172]  (2.26 ns)

 <State 49>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5_31', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [172]  (2.26 ns)

 <State 50>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [186]  (1.65 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [190]  (2.43 ns)

 <State 52>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [190]  (0.896 ns)

 <State 53>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [193]  (0 ns)
	'sitofp' operation ('tmp_6_32', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [199]  (2.26 ns)

 <State 54>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6_32', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [199]  (2.26 ns)

 <State 55>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6_32', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [199]  (2.26 ns)

 <State 56>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6_32', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [199]  (2.26 ns)

 <State 57>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6_32', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [199]  (2.26 ns)

 <State 58>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [213]  (1.65 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [217]  (2.43 ns)

 <State 60>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [217]  (0.896 ns)

 <State 61>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [220]  (0 ns)
	'sitofp' operation ('tmp_7_33', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [226]  (2.26 ns)

 <State 62>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_7_33', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [226]  (2.26 ns)

 <State 63>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_7_33', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [226]  (2.26 ns)

 <State 64>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_7_33', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [226]  (2.26 ns)

 <State 65>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_7_33', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [226]  (2.26 ns)

 <State 66>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [240]  (1.65 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [244]  (2.43 ns)

 <State 68>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [244]  (0.896 ns)

 <State 69>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [247]  (0 ns)
	'sitofp' operation ('tmp_8_34', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [253]  (2.26 ns)

 <State 70>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8_34', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [253]  (2.26 ns)

 <State 71>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8_34', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [253]  (2.26 ns)

 <State 72>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8_34', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [253]  (2.26 ns)

 <State 73>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8_34', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [253]  (2.26 ns)

 <State 74>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [267]  (1.65 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [271]  (2.43 ns)

 <State 76>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [271]  (0.896 ns)

 <State 77>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [274]  (0 ns)
	'sitofp' operation ('tmp_9_35', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [280]  (2.26 ns)

 <State 78>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9_35', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [280]  (2.26 ns)

 <State 79>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9_35', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [280]  (2.26 ns)

 <State 80>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9_35', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [280]  (2.26 ns)

 <State 81>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9_35', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [280]  (2.26 ns)

 <State 82>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [294]  (1.65 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [298]  (2.43 ns)

 <State 84>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [298]  (0.896 ns)

 <State 85>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [301]  (0 ns)
	'sitofp' operation ('tmp_s_36', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [307]  (2.26 ns)

 <State 86>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s_36', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [307]  (2.26 ns)

 <State 87>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s_36', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [307]  (2.26 ns)

 <State 88>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s_36', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [307]  (2.26 ns)

 <State 89>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s_36', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [307]  (2.26 ns)

 <State 90>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [321]  (1.65 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [325]  (2.43 ns)

 <State 92>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [325]  (0.896 ns)

 <State 93>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_10', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [328]  (0 ns)
	'sitofp' operation ('tmp_10_37', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [334]  (2.26 ns)

 <State 94>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_37', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [334]  (2.26 ns)

 <State 95>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_37', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [334]  (2.26 ns)

 <State 96>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_37', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [334]  (2.26 ns)

 <State 97>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_37', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [334]  (2.26 ns)

 <State 98>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_35', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [348]  (1.65 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_10', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [352]  (2.43 ns)

 <State 100>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_10', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [352]  (0.896 ns)

 <State 101>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_11', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_10', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [355]  (0 ns)
	'sitofp' operation ('tmp_11_38', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [361]  (2.26 ns)

 <State 102>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_11_38', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [361]  (2.26 ns)

 <State 103>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_11_38', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [361]  (2.26 ns)

 <State 104>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_11_38', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [361]  (2.26 ns)

 <State 105>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp_11_38', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [361]  (2.26 ns)

 <State 106>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_38', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:517) [375]  (1.65 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_2_11', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [379]  (2.43 ns)

 <State 108>: 0.896ns
The critical path consists of the following:
	'call' operation ('tmp_2_11', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) to '__hls_fptosi_float_i32' [379]  (0.896 ns)

 <State 109>: 2.26ns
The critical path consists of the following:
	'phi' operation ('tmp_1_12', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) with incoming values : ('tmp_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_1', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_2', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_3', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_4', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_5', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_6', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_7', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_8', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_9', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_s', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_10', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) ('tmp_2_11', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:519) [382]  (0 ns)
	'sitofp' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) [384]  (2.26 ns)

 <State 110>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) [384]  (2.26 ns)

 <State 111>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) [384]  (2.26 ns)

 <State 112>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) [384]  (2.26 ns)

 <State 113>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) [384]  (2.26 ns)

 <State 114>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('in_addr_13', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) [387]  (0 ns)
	'store' operation ('store_ln525', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525) of variable 'tmp', /home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:525 on array 'in_r' [388]  (1.16 ns)

 <State 115>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
