

================================================================
== Vivado HLS Report for 'CMFtestefixed'
================================================================
* Date:           Thu Aug 13 12:08:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFfixed
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.216|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 0), !map !23"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %Entrada1_V), !map !29"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %Entrada2_V), !map !33"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @CMFtestefixed_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%Entrada2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %Entrada2_V)" [CMFtestefixed.cpp:8]   --->   Operation 6 'read' 'Entrada2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Entrada1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %Entrada1_V)" [CMFtestefixed.cpp:8]   --->   Operation 7 'read' 'Entrada1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.21ns)   --->   "%agg_result_V = add i18 %Entrada2_V_read, %Entrada1_V_read" [CMFtestefixed.cpp:8]   --->   Operation 8 'add' 'agg_result_V' <Predicate = true> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "ret i18 %agg_result_V" [CMFtestefixed.cpp:8]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Entrada1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Entrada2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2      (specbitsmap  ) [ 00]
StgValue_3      (specbitsmap  ) [ 00]
StgValue_4      (specbitsmap  ) [ 00]
StgValue_5      (spectopmodule) [ 00]
Entrada2_V_read (read         ) [ 00]
Entrada1_V_read (read         ) [ 00]
agg_result_V    (add          ) [ 00]
StgValue_9      (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Entrada1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Entrada1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Entrada2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Entrada2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CMFtestefixed_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="Entrada2_V_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="18" slack="0"/>
<pin id="16" dir="0" index="1" bw="18" slack="0"/>
<pin id="17" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Entrada2_V_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="Entrada1_V_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="18" slack="0"/>
<pin id="22" dir="0" index="1" bw="18" slack="0"/>
<pin id="23" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Entrada1_V_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="agg_result_V_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="18" slack="0"/>
<pin id="28" dir="0" index="1" bw="18" slack="0"/>
<pin id="29" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="12" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="14" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="20" pin="2"/><net_sink comp="26" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: CMFtestefixed : Entrada1_V | {1 }
	Port: CMFtestefixed : Entrada2_V | {1 }
  - Chain level:
	State 1
		StgValue_9 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |     agg_result_V_fu_26     |    0    |    25   |
|----------|----------------------------|---------|---------|
|   read   | Entrada2_V_read_read_fu_14 |    0    |    0    |
|          | Entrada1_V_read_read_fu_20 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    25   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   25   |
+-----------+--------+--------+
