verilog blk_mem_gen_v8_1  "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v"
verilog work  "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/sim/phonemes.v"
verilog work  "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/narrator.v"
verilog work  "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/chatter.v"
verilog work  "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/fsm.v"
verilog work  "/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v"
verilog work  "/home/andrew/vivadoprojects/lab6/lab6.srcs/sim_1/imports/files/testbench.v"
verilog work "/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v"
nosort
