module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);//
    wire [7:0]in1;
    wire[7:0]in2;
     assign in1 = a<b ? a: b;
     assign in2 = c<d ? c : d;
    assign  min = in1<in2 ? in1 : in2;
endmodule
