 II 



  
 	 
                ! " #
 $ % & ' ()* + , - . / (Collision Avoidance RadarCAR)0 1 2 3 4 3 5 6
78 9: ; < = > ? 9 @ A B C D E F G H IJ K L  M N O P Q R . /
(Broadband wireless communication systems)  S T UV E F W X Y Z [ \ = > ? ] R G 
H I^ 3 _ `  60GHzNa O P J K b c (Wireless LAN)d S C D E F G D e;
U)* + , - . / Na f 71-76GHzg 81-86GHzh 5GHz i Na j kl
Na m Y n 60GHz # C D # o p C D E F G H I% dq rs t u vw x 

UB  U* + . / Nep yz (Frequency synthesizer){| } )Nep yz ~ ; UB
71-76GHzC D F G  76-81GHz  U* + , - . /  
 A C D eE F G Q R   H I
 U= 9 (Time division multiplexingTDM)
  9 ey:    0    ()9=  G   (Time division multiplexing 
transceiver) 2  S G NM     9  y l G Q   T UV  8 G 
P NM T  E F G # f e   
 : 8   T U* + , - gE F G . / )G    U7    d- H
I). /    ¡ c ¢ £ ¤ ¥ ¦ z (Voltage-controlled oscillatorVCO)§N¨ (Divider 
chain)© ª « (Charge pumpCP)  ¬ ­ ® z (Phase detector)Ne­ ® z (Frequency 
detector)\ ¡ c ¯ ° z (Loop filterLP) ± ² ³ ´ yµ ¢ ¶ · . /   ¬ \ Nem ¸ ¹ 
l º  q » ¥ ¦ R ¼ ½G   T U 
 rs ¾ ¿ Y q À¿ Á $ Â rÃ yNep yz Ä r| } 
 UB Å  71-76GHz
Æ 81-86GHz9=  G    
 
 
 
 
 
 
 
 
 
 
 
 
 Ç È :Nep yz ÉG   É   ¡ c  
 IV 

Ê Ë g0  t ......................................................................................................................5 
Ì Í Î Ï g0  Ð Ñ ..............................................................................................................5 
X Ò ÆÏ Ó ............................................................................................................................16 
Ô Õ Ì Í ................................................................................................................................16  
Ö × ( 1 Ø Ó Ì Ù Ø )..........................................................................................................17
 6 
 
 
  q F rs . / Ð N  W
)yÒ X Y Á $ v Z  ç [ P l ² \ ²  97À 8]ë 98À 7](^
_ 2008À 8]ë 2009À 7])"rs yÒ X Y  \ k²  98À 8]ë 99À 7](^_
2009À 8]ë 2010À 7])"rs yÒ X Y ` \ P ²  99À 8]ë 100À 7](^_ 2010
À 8]ë 2011À 7]) 
 
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
 a Àrs ¾ ¿ Á $ b Ã yNep yz I"c d (Frequency Synthesizer(I)){w
` e f  \ Àrs Á $ T U 65nm COMS g [ : ® h g [ _ ` i C N
e  Ä rl _ `  96GHz"    ¡ c 3  k% ! )   ¡ c  j k © c l m :
£ ¤ ¥ ¦ z (Voltage-Controlled Oscillator, VCO)§N¨ (Divider chain)© ª « (Charge 
PumpCP)  ¬ Ne­ ® z (Phase Freqeuency DetectorPFD)\ ¡ c ¯ ° z (Loop Filter
LP) n Ì Á $ o p q à © c  S    r n  
 
  
 
W
 k 96GHz    ¡ c Ð N  W
 
A. 
    
   
   
     (Voltage-controlled oscillator) 
 
 8 
 
 
 
  & O   §Ñ z [9]  
 
 
C.        
 
   e f  ) e f ï   1×0.7mm2   ¡ c   N   3   % !  
  ¡ c  O Ô Õ Ne 373MHz  ( ¼    95.487GHz    ¡ c   ¬
x R t ®    8   Ne(95.487GHz)   ¡ c   ¬ x R  -75.8dBc/Hz 
 10 
 
    ¬ x R t ®   
 
(2) 98 8 99 7(  	 	 	 	 2009 8 2010 7) 
  97À 8]ë 98À 7]Á $ U 65nm CMOS g [ Ã y 96GHz    ¡ c Ä r{ 
 )© c µ   â Ä rNep yz I(Frequency Synthesizer(II)) 
 
A. 
    
   
   
     (Voltage-controlled oscillator) 
q À¿ rs Z     ¿ ² ³ Á $ Ô Õ  P© c    l  £
¤ ¥ ¦ z ( © c  3   % ! )j l © c   f P LC-VCO   / )¥ ¦
z # f  ´   ( ¼  (VOUT1g VOUT2)S   3 )       ©  G V U
B Nep yz  ¡ p  S #   ¢ E ó £  
 
  Proposed VCO 
 
B.        (Divider) 
 §Ñ z Ä rY Á $ ¤¥    ( & O   §Ñ z ) Ý d ¾ 3  ¦ % ! )
 12 
 
 ¨  §Ñ z © c "c d X Ò  
 
iLNep yz  Á ¡ c c d (Closed-loop simulation) 3  ¨ k% !  O Ô Õ Ne
(Ref CKin) 648MHzNep yz I§  128Nep yz I°    82.9GHz3  
¨  % !  Vctrl=0.205V £ ¤ ¥ ¦ z A ;   Ne 82.9GHziLÁ $ B
99À 5] Â vNep yz II Ã Ä Ã y{ n P g ` e f  © c Ã Ä  3  ¨ P % !  
 
 
 ¨ k Nep yz II"Á ¡ c c d X Ò  
 
 
 14 
(CML+TSPC Divider)  ¬ Ne­ ® z (PFD)© ª Î (CP)gk Ï ¡ c ¯ ° z (2nd LF) % ´
yj l Nep yz µ ¢ / '  DDFS ( ¼ (External DDFS)   fk | _ `
c é \  | c é (Mod 1)å§ ¡  c é §¡  c é / '  DDFS°  l  N
 fREF½ PFD ¡ c   9VCO  Ne 128×fREFål § ¡  "    ¡ c 
\ k | c é (Mod 2)å FMCW c é  FMCW c é / '  DDFS ( ¼ °  l þ N
(FM) ( ¼ 3  ¨  % ! )þ N ( ¼ NeA 9l Ð ¬  T"PÑ ° N
ep yz II   9Nep yz ~ °  l NeA 9"Ð ¬ L PÑ °  ` )PÑ ° "
¥ ±  DDFS ¹ " þ N(FM) ( ¼  128Ò ¨  e f " ú 3  w ` Á $ v
Nep yz II"k Ï ¡ c ¯ ° z " ¡ p ë e f  ` e f   ï   0.51mm2 
 
 
 ¨  Nep yz II"e f   
 
 
 ¨  Nep yz II"Ne t ®  
 
B.        
Ó Ô Á $ ¾  \  | c é (Mod 1) t ® Á $ Ó Ô  O l  Ne fREFÁ $ ý
Ô Ä rNep yz II"  ( ¼ (fOUT) Ne   77GHz Ö ù  9 å( g [  Õ Ö 
T  VCO¥ ¦ Ne × Y  ë 81GHz Ö ù ()Á $ Ô v fREF Ø  ë 636.5MHz{
 16 
LÁ $ v ¨ "t ® X Ò " ý Ý  Ü n V vâ 16Ò¶  0 ý Nep yz II 
 " FMCW ( ¼ 3  ¨ ¦ % !  
 
81.4
81.44
81.48
81.52
81.56
0 0.5 1 1.5 2 2.5
Time(ms)
Fr
e
qu
e
n
c
y(G
H
z)
 
 ¨ ¦ FMCW t ®  
 
             
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
 q À¿ rs Z  Á $ [ U 65nm CMOS g [   Ã y 96GHz    ¡ c Ä r
 _ ` Ne ã ç ý rs  [ U 65nm CMOS g [ w `  Nep yz I% d ' n 
rs Z  Á $ á ä v q  ü  ¬ © c Ä r| } ó ' n  9Ä r  
M N   p Nû H I"Nep yz  
 
(2) 98 8 99 7(  	 	 	 	 2009 8 2010 7) 
 q À¿ rs Z  Á $ ¤¥ Y À© c Ä rµ  (96GHz    ¡ c )  w ` N
ep yz II{B 99À 5] Ã y© c Ã Ä { g ` e f !% d"Lrs Z  Á $ á
ä v q  ü Nep yz IIÄ r| } ó ' n  9Ý O FMCWò óÃ y
Nep yz IIw `  
 
(2) 99 8 100 7(  	 	 	 	 2010 8 2011 7) 
q À¿ rs Z  Á $ ¤¥ Ê kÀ© c Ä rµ   w ` Nep yz å å {B
æ æ À çè ] Ã y© c Ã Ä { g ` e f  g ` "e f  çè è À ç ] ¾  t ® ¤¥ Á $  t
® X Ò ( g [ é Ö  Å Nep yz "  Ne × Y  ë ¾çê ë ì Ö ù Á $ T U
/ ' " í í î ï ( ¼ ¾  t ® ¢ t ®   Nep yz  `  ¾çð ñ ë ¾ò ð ñ ê ë ì "
î ó ô õ t ® Y  O " í í î ï ( ¼  Ð ¬ L PÑ ° 9Nep yz   ¬  ¾çð ö è ¾ê ë ì
 ¾çð ÷ ñ ø ê ë ì " Ð ¬  çù ú " î ó ô õ ( ¼ W
W
 
 
 
 18 
[17] B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. New York: 
McGraw-Hill, 2003. 
[18] D. M. Pozar, Microwave Engineering, 3rd ed. New York: Wiley, 2005 
[19] D. Lim, J. Kim, J. O. Plouchart, C. Cho, D. Kim, R. Trzcinski, and D. Boning, 
“ Performance variability of a 90GHz static CML frequency divider in 65nm SOI CMOS,” in 
IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 542-543, Feb. 2007. 
[20] F. Ellinger, L. C. Rodoni, G. Sialm, C. Kromer, G. V. Buren, M. L. Schmatz, C. Menolfi, T. 
Toifl, T. Mort, M. Kossel, and H. Jackel, “30-40-GHz drain-pumped passive-mixer MMIC 
fabricated on VLSI SOI CMOS technology,” IEEE Trans. Microw. Theory Tech., vol. 52, pp. 
1382-1391, May 2004. 
[21] B. Razavi, “A study of injection locking and pulling in oscillators,” IEEE J. of Solid-State 
Circuits, vol. 39, pp. 1415-1423, Sep. 2004. 
[22] J. C. Chien and L. H. Lu, “40GHz wide-locking-range regenerative frequency divider and 
low-phase noise balance VCO in 0.18umCMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) 
Dig. Tech. Paper, pp. 544-545, Feb. 2007. 
[23] J. Yuan and C. Svensson, “ High-speed CMOS circuit technique,” IEEE J. of Solid-State 
Circuits, vol. 24, pp. 62-70, Feb. 1989. 
[24] H. H. Chang, J. W. Lin, C. Y. Yang, and S. I. Liu, “ A wide-range delay-locked loop with a 
fixed latency of one clock cycle,” IEEE J. of Solid-State Circuits, vol. 37, pp. 1021-1027, Aug. 
2002. 
 
& ' (& ' (& ' (& ' (  ) *  $ + *) *  $ + *) *  $ + *) *  $ + *  
A.  û °ü Ó Ì  
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
1. Chao-Ching Hung, Chihun Lee, Lan-Chou Cho, and Shen-Iuan Liu, "A 57.1-59GHz CMOS 
fractional-N frequency synthesizer using quantization noise shifting technique", IEEE Asian 
Solid-State Circuits Conference (A-SSCC), pp.413-416, Nov. 2008. 
2. Wei-Jen Huang and Shen-Iuan Liu, "A sub-1V low-dropout regulator with an on-chip voltage 
reference", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 165-168, Nov. 2008. 
3. Jung-Yu Chang, Chi-Nan Chuang, Shen-Iuan Liu, "A 15-20GHz delay-locked loop in 90nm 
CMOS technology", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 213-216, Nov. 
2008. 
4. I-Hsin Wang and Shen-Iuan Liu, "A 4-bit 10GSample/sec flash ADC with merged interpolation 
and reference voltage", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 377-380, 
Nov. 2008. 
5. Hong-Lin Chu, Chaung-Lin Hsieh, and Shen-Iuan Liu, "20Gb/s 1/4-rate and 40Gb/s 1/8-rate 
burst-mode CDR circuits in 0.13µm CMOS", IEEE Asian Solid-State Circuits Conference 
(A-SSCC), pp. 429-433, Nov. 2008. 
6. Chao-Ching Hung, and Shen-Iuan Liu, "A leakage-suppression technique for phase-locked 
systems in 65nm CMOS technology", International Solid-State Circuits Conference (ISSCC), 
pp. 400-401, Feb. 2009. 
 20 
phase-locked loop with supply noise suppression", International Symposium on VLSI Design, 
Automation & Test, Taiwan, pp. 237-240, April 2010. 
7.Chao-Ching Hung, and Shen-Iuan Liu, "A 35.56GHz all-digital phase-locked loop with high 
resolution varactors", International Symposium on VLSI Design, Automation & Test, 
Taiwan,pp. 245-248, April 2010. 
 
(3) 99 8 100 7(  	 	 	 	 2010 8 2011 7) 
1.Yi-Chieh Huang and Shen-Iuan Liu, "A 6Gb/s receiver with 32.7dB adaptive DFE-IIR 
equalization", International Solid-State Circuits Conference (ISSCC) 2011, pp. 356-357 , Feb. 
2011. 
2.Yu-Ming Ying and Shen-Iuan Liu, "A 20Gb/s digitally adaptive equalizer/DFE with blind 
sampling", International Solid-State Circuits Conference (ISSCC) 2011, pp. 444-445 , Feb. 
2011. 
3. Chang-Lin Hsieh and Shen-Iuan Liu, "A 40Gb/s adaptive receiver with linear equalizer and 
merged DFE/CDR", 2011 Symposium on VLSI Circuits, pp., June 2011. 
 
B.  û ¬ ý Ó Ì  
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
1.Shao-Ku Kao, and Shen-Iuan Liu, "A delay-locked loop with statistical background 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp.961-965, Oct. 
2008. 
2.Che-Fu Liang, Hong-Lin Chu, and Shen-Iuan Liu, "10Gbps inductorless CDRs with digital 
frequency calibration", IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 55, pp. 
2514-2524, Oct. 2008. 
3.Chao-Chyun Chen, and Shen-Iuan Liu, "An infinite phase shift delay-locked loop with 
voltage-controlled sawtooth delay line", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2413-2421, Nov. 2008. 
4.Chih-Fan Liao, and Shen-Iuan Liu, "A 40-Gb/s CMOS serial-link receiver with adaptive 
equalization and clock/data recovery", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2492-2502, Nov. 2008. 
5.Chi-Nan Chuang, and Shen-Iuan Liu, "A 3~8GHz delay-locked loop with cycle jitter 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp. 1094-1098, 
Nov. 2008. 
6. Shao-Hung Lin, and Shen-Iuan Liu, "Bang-bang phase/frequency detectors for unilateral 
continuous-rate CDR circuits", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, 
pp. 1214-1217, Dec. 2008. 
7.Wei-Ming Lin, Shen-Iuan Liu, Chun-Hung Kuo, Chun-Huai Li, Yao-Jen Hsieh, and 
Chun-Ting Liu, "A phase-locked loop with self-calibrated charge pumps in 3µm LTPS-TFT 
Technology", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 56, pp. 142-146, Feb. 
2009. 
 22 
7.Shih-Yuan Kao and Shen-Iuan Liu, "A 1.62/2.7Gbps adaptive transmitter with 2-tap 
pre-emphasis using a propagation-time detector", IEEE Trans. Circuits and Systems- II: 
Express Briefs, vol. 57, pp. 178-182, March 2010. 
 
(3) 99 8 100 7(  	 	 	 	 2010 8 2011 7) 
1. Jung-Yu Chang and Shen-Iuan Liu, "A phase-locked loop with background leakage current 
compensation", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 57, pp. 666-670, 
Sept. 2010. 
2. I-Ting Lee, Chiao-Hsing Wang, Bo-Yu Lin, and Shen-Iuan Liu, "A 258.16~259.95 GHz 
injection-locked frequency divider", IET Electronics Letters, vol. 46, pp. 1438-1439, Oct. 
2010. 
3. Wei-Jen Huang and Shen-Iuan Liu, "A PSRR-enhanced low-dropout regulator", IET 
Electronics Letters, vol. 47, pp. 17-18, Jan. 2011. 
4. Wei-Jen Huang, Shigeisa Nagayasu, and Shen-Iuan Liu, "A rail-to-rail class-B buffer with 
DC level-shifting current mirror and distributed Miller compensation for LCD column 
drivers", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 58, pp., 2011. 
5. Chao-Ching Hung and Shen-Iuan Liu, "A noise-filtering technique for fractional-N frequency 
synthesizers", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 58, pp. 139-143, 
March 2011. 
6. Shih-Yuan Kao and Shen-Iuan Liu, "A digitally-calibrated phase-locked loop with supply 
sensitivity suppression", IEEE Trans. on VLSI Systems, vol. 19, pp.592-602, April 2011. 
7. Chao-Ching Hung and Shen-Iuan Liu, "A 40GHz fast-locked all-digital phase-locked loop 
using modified bang-bang algorithm", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, pp.321-325, June 2011. 
8. Bo-Yu Lin and Shen-Iuan Liu, "Analysis and design of D-band injection-locked frequency 
dividers", IEEE Journal of Solid-State Circuits, vol. 46, pp.1250-1264, June 2011. 
9. Bo-Yu Lin and Shen-Iuan Liu, "A 113.92~118.08GHz injection-locked frequency divider 
with triple-split-inductor technique", IEEE Microwave and Wireless Components Letters, 
Aug. 2011. 
10. Kun-Hung Tsai and Shen-Iuan Liu, "A 104GHz phase-locked loop using a VCO at second 
pole frequency", accepted by IEEE Trans. on VLSI Systems, vol., pp., 2011. 
11. Chang-Lin Hsieh and Shen-Iuan Liu, "A 1~16Gb/s wide-range clock/data recovery circuit 
with bidirectional frequency detector", accepted by IEEE Trans. Circuits and Systems-II: 
Express Briefs, vol. 58, 2011.  
國科會補助計畫衍生研發成果推廣資料表
日期:2011/09/14
國科會補助計畫
計畫名稱: 子計畫一：運用於E-band智慧型運輸系統之頻率合成器(3/3)
計畫主持人: 劉深淵
計畫編號: 99-2220-E-002-002- 學門領域: 晶片科技計畫--整合型學術研究
計畫
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
