$date
	Sat Oct 22 20:43:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#172246
b10001 &
b10001 %
1$
b10001 !
1"
#172247
0"
#172250
b110100 &
b110100 %
#172254
b11010 &
b11010 %
#172258
b1101 &
b1101 %
#172262
b101000 &
b101000 %
#172266
b10100 &
b10100 %
#172270
b1010 &
b1010 %
#172274
b101 &
b101 %
#172278
b10000 &
b10000 %
#172282
b1000 &
b1000 %
#172286
b100 &
b100 %
#172290
b10 &
b10 %
#172294
b1 &
1#
b1 %
#172298
b0 &
b0 %
0#
0$
#1172528
b10101 !
1"
#1172530
b10101 &
b10101 %
1$
#1172531
0"
#1172534
b1000000 &
b1000000 %
#1172538
b100000 &
b100000 %
#1172542
b10000 &
b10000 %
#1172546
b1000 &
b1000 %
#1172550
b100 &
b100 %
#1172554
b10 &
b10 %
#1172558
b1 &
1#
b1 %
#1172562
b0 &
b0 %
0#
0$
#2183376
b100 !
1"
#2183378
b100 &
b100 %
1$
#2183379
0"
#2183382
b10 &
b10 %
#2183386
b1 &
b1 %
1#
#2183390
b0 &
0#
b0 %
0$
#4500012
