// Seed: 2057756652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout reg id_2;
  output logic [7:0] id_1;
  parameter id_9 = -1;
  always @(-1) id_2 = (id_3);
  parameter time id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_10,
      id_9
  );
  assign id_1[1] = id_5;
endmodule
