info x 42 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 control_memory
term mark 34 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 7 0 164 14 17 0 0 placeinstd_logic_vector
var add 2 7 0 164 15 14 0 0 NAoutstd_logic_vector
var add 3 2 0 164 16 14 0 0 MSoutstd_logic_vector
var add 4 0 1 162 17 14 0 0 MCoutstd_logic
var add 5 0 1 162 18 14 0 0 ILoutstd_logic
var add 6 0 1 162 19 14 0 0 PIoutstd_logic
var add 7 0 1 162 20 14 0 0 PLoutstd_logic
var add 8 0 1 162 21 14 0 0 TDoutstd_logic
var add 9 0 1 162 22 14 0 0 TAoutstd_logic
var add 10 0 1 162 23 14 0 0 TBoutstd_logic
var add 11 0 1 162 24 14 0 0 MBoutstd_logic
var add 12 4 0 164 25 14 0 0 FSoutstd_logic_vector
var add 13 31 0 162 26 14 0 0 MDoutstd_logic
var add 14 31 0 162 27 14 0 0 RWoutstd_logic
var add 15 31 0 162 28 14 0 0 MMoutstd_logic
var add 16 31 0 162 29 14 0 0 MWoutstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 95 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 11111111
cell fill 1 2 0 0 0 0 0 0 01111101
cell fill 1 4 0 0 0 0 0 0 00101001
cell fill 1 6 0 0 0 0 0 0 01001010
cell fill 1 8 0 0 0 0 0 0 00100100
cell fill 1 10 0 0 0 0 0 0 00001111
cell fill 1 12 0 0 0 0 0 0 10001110
cell fill 1 14 0 0 0 0 0 0 00100011
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 2767001600 29636650 13 0 0 0 0 control_memory.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 237 18 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = control_memory.vhd
Wed May 12 15:09:28 2004
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
