{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 11:48:42 2012 " "Info: Processing started: Thu Aug 16 11:48:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tts_bdf -c tts_bdf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tts_bdf -c tts_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tts_bdf.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tts_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tts_bdf " "Info: Found entity 1: tts_bdf" {  } { { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tts.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tts-a " "Info: Found design unit 1: tts-a" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tts " "Info: Found entity 1: tts" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tts_bdf " "Info: Elaborating entity \"tts_bdf\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tts tts:inst " "Info: Elaborating entity \"tts\" for hierarchy \"tts:inst\"" {  } { { "tts_bdf.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 320 352 520 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dc_sig tts.vhd(15) " "Warning (10540): VHDL Signal Declaration warning at tts.vhd(15): used explicit default value for signal \"dc_sig\" because signal was never assigned a value" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_ck_in tts.vhd(25) " "Warning (10492): VHDL Process Statement warning at tts.vhd(25): signal \"sw_ck_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_sig tts.vhd(26) " "Warning (10492): VHDL Process Statement warning at tts.vhd(26): signal \"dc_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_pwm tts.vhd(26) " "Warning (10492): VHDL Process Statement warning at tts.vhd(26): signal \"dc_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_pwm tts.vhd(28) " "Warning (10492): VHDL Process Statement warning at tts.vhd(28): signal \"dc_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_sig tts.vhd(28) " "Warning (10492): VHDL Process Statement warning at tts.vhd(28): signal \"dc_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 11:48:43 2012 " "Info: Processing ended: Thu Aug 16 11:48:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
