// Seed: 2430272073
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output logic id_2,
    input uwire id_3,
    output uwire id_4
    , id_12,
    output supply0 id_5,
    input tri id_6,
    output tri id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10
);
  always @(posedge -1) id_2 <= $realtime;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1
);
  logic  id_3;
  string id_4;
  ;
  module_0 modCall_1 ();
  assign id_4 = "";
  wire id_5;
  wire id_6;
  ;
endmodule
