Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne20.ecn.purdue.edu, pid 6458
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1fee630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ff56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ffd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b20086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b20106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1fa26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1fab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1fb56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1fbd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1fc76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1fcf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f6b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f7e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f8e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f2a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f336a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f3e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f4f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ed86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ee16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1eeb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ef36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1efd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1f0f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e976a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ea06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ea96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1eb36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ebc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ec56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1ece6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e586a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e7b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e8e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e176a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e296a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e3c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e4e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1dd76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1de06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1de96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1df26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1dfb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e0d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1e156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1d9f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f34b1da76a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1db2390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1db2dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1dbb860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1dc32e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1dc3d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1dcb7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1dd5240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1dd5c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d5e710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d67198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d67be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d6e668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d780f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d78b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d815c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d8b048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d8ba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d94518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d94f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d1e9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d25470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d25eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d2e940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d383c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d38e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d41898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d4a320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d4ad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d537f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cdc278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cdccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1ce4748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cee1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1ceec18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cf76a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d00128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d00b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d095f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d11080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1d11ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c9b550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c9bf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1ca6a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cae4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1caeef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cb5978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cbf400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cbfe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cc98d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cd1358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1cd1da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c59828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c622b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c62cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c6c780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c75208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c75c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c7d6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b2d34080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b2d34b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c8d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c17048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c17a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f34b1c20518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c20e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c270b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c272e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c27518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c27748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c27978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c27ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c27dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c34048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c34278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c344a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c346d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c34908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c34b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c34d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f34b1c34f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f34b1be6eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f34b1bef518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165353386000 because a thread reached the max instruction count
