add_file_target(FILE logic.sim.v SCANNER_TYPE verilog)
v2x(NAME logic SRCS logic.sim.v)
