{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701949332006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701949332006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 08:42:11 2023 " "Processing started: Thu Dec 07 08:42:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701949332006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701949332006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalhofinal -c trabalhofinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalhofinal -c trabalhofinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701949332006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701949332207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement led_controller.vhd(43) " "VHDL syntax error at led_controller.vhd(43) near text \"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "../scr/led_controller.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/led_controller.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1701949332435 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" led_controller.vhd(44) " "VHDL syntax error at led_controller.vhd(44) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "../scr/led_controller.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/led_controller.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1701949332436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/led_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/led_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/disp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/disp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp7seg-hardware " "Found design unit 1: disp7seg-hardware" {  } { { "../scr/disp7seg.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/disp7seg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332438 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp7seg " "Found entity 1: disp7seg" {  } { { "../scr/disp7seg.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/disp7seg.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-str " "Found design unit 1: top-str" {  } { { "../scr/top.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332440 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../scr/top.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/sine_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/sine_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom-rtl " "Found design unit 1: sine_rom-rtl" {  } { { "../scr/sine_rom.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/sine_rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332441 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "../scr/sine_rom.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/sine_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-rtl " "Found design unit 1: servo-rtl" {  } { { "../scr/servo.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/servo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332442 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../scr/servo.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-rtl " "Found design unit 1: reset-rtl" {  } { { "../scr/reset.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/reset.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332443 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../scr/reset.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/reset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../scr/counter.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332445 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../scr/counter.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllcanhao.v 1 1 " "Found 1 design units, including 1 entities, in source file pllcanhao.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllcanhao " "Found entity 1: pllcanhao" {  } { { "pllcanhao.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/prj/pllcanhao.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "casca.v(51) " "Verilog HDL Module Instantiation warning at casca.v(51): ignored dangling comma in List of Port Connections" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1701949332448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/casca.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/casca.v" { { "Info" "ISGN_ENTITY_NAME" "1 casca " "Found entity 1: casca" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701949332448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701949332448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701949332510 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 07 08:42:12 2023 " "Processing ended: Thu Dec 07 08:42:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701949332510 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701949332510 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701949332510 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701949332510 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701949333072 ""}
