
---------- Begin Simulation Statistics ----------
final_tick                               2542016850500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216511                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   216510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.39                       # Real time elapsed on the host
host_tick_rate                              619180751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198497                       # Number of instructions simulated
sim_ops                                       4198497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012007                       # Number of seconds simulated
sim_ticks                                 12007005500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.777431                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417867                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               893309                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2352                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93713                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            817188                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52998                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279583                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226585                       # Number of indirect misses.
system.cpu.branchPred.lookups                  995322                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66076                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26969                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198497                       # Number of instructions committed
system.cpu.committedOps                       4198497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.716481                       # CPI: cycles per instruction
system.cpu.discardedOps                        200744                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609247                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457066                       # DTB hits
system.cpu.dtb.data_misses                       7345                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407562                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854029                       # DTB read hits
system.cpu.dtb.read_misses                       6546                       # DTB read misses
system.cpu.dtb.write_accesses                  201685                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603037                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18027                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3434776                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055164                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665404                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16815263                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174933                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1027021                       # ITB accesses
system.cpu.itb.fetch_acv                          786                       # ITB acv
system.cpu.itb.fetch_hits                     1020161                       # ITB hits
system.cpu.itb.fetch_misses                      6860                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.42%      9.42% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.83% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4225     69.36%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.09% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.73%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6091                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14435                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.35%     47.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2688     52.30%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5140                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11074467500     92.20%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8896000      0.07%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18872000      0.16%     92.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               908697000      7.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12010932500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945525                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 867                      
system.cpu.kern.mode_good::user                   867                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 867                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.589395                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.741660                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8086907000     67.33%     67.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3924025500     32.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24000629                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85433      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542953     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839944     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592948     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104880      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198497                       # Class of committed instruction
system.cpu.quiesceCycles                        13382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7185366                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22749457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22749457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22749457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22749457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116663.882051                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116663.882051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116663.882051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116663.882051                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12989488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12989488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12989488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12989488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66612.758974                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66612.758974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66612.758974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66612.758974                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22399960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22399960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116666.458333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116666.458333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12789991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12789991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66614.536458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66614.536458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.299763                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539539506000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.299763                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206235                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206235                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129545                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34926                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87845                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34190                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28963                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28963                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41003                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11278016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11278016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6701504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6701945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17991225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158819                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052443                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158381     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158819                       # Request fanout histogram
system.membus.reqLayer0.occupancy              345000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           829312033                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376380000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468861500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5655936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10133440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5655936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5655936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471053003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         372907633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843960636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471053003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471053003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186163319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186163319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186163319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471053003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        372907633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030123956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              410303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122554                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122554                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10560                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2026137250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4796918500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13710.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32460.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104648                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81089                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122554                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.228885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.943589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.740878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35061     42.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24383     29.58%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10008     12.14%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4665      5.66%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2517      3.05%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1479      1.79%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          927      1.12%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      0.74%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2771      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.960557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.353173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.660782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1346     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5573     75.28%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.85%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.31%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.58%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6572     88.77%     88.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.07%     89.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              479      6.47%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              204      2.76%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7403                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9457600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7704384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10133440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7843456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12007000500                       # Total gap between requests
system.mem_ctrls.avgGap                      42746.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5013504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7704384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417548238.817746877670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370125257.292503118515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641657405.753666162491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122554                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2547762500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249156000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294899177750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28829.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32148.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2406279.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            316287720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168103320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561903720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310370760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5245383960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193524960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7743349320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.902621                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    451940250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11154145250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272183940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144669195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           493209780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318018060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5205517020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227097120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7608469995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.669235                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    537200250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11068885250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11999805500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1734989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1734989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1734989                       # number of overall hits
system.cpu.icache.overall_hits::total         1734989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88437                       # number of overall misses
system.cpu.icache.overall_misses::total         88437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5438259000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5438259000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5438259000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5438259000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1823426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1823426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1823426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1823426                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048500                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048500                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61493.028936                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61493.028936                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61493.028936                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61493.028936                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87845                       # number of writebacks
system.cpu.icache.writebacks::total             87845                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5349823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5349823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5349823000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5349823000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048500                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048500                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048500                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048500                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60493.040243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60493.040243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60493.040243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60493.040243                       # average overall mshr miss latency
system.cpu.icache.replacements                  87845                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1734989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1734989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5438259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5438259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1823426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1823426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61493.028936                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61493.028936                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5349823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5349823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048500                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048500                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60493.040243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60493.040243                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.836167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1793206                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87924                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.394955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.836167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3735288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3735288                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317655                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317655                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317655                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105724                       # number of overall misses
system.cpu.dcache.overall_misses::total        105724                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778677000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778677000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778677000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778677000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423379                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074277                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074277                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074277                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64116.728463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64116.728463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64116.728463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64116.728463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34750                       # number of writebacks
system.cpu.dcache.writebacks::total             34750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4399540499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4399540499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4399540499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4399540499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63693.147914                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63693.147914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63693.147914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63693.147914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3302380500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3302380500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66985.405680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66985.405680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2679393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2679393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66824.446329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66824.446329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476296500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476296500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61610.245640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61610.245640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720147499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720147499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59360.463075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59360.463075                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          906                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          906                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63900000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63900000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080943                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080943                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70529.801325                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70529.801325                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          906                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          906                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62994000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62994000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080943                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080943                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69529.801325                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69529.801325                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542016850500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.609464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1384514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.083758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.609464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2961355                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2961355                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2938137070500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332279                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748932                       # Number of bytes of host memory used
host_op_rate                                   332279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1538.42                       # Real time elapsed on the host
host_tick_rate                              256009047                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511184824                       # Number of instructions simulated
sim_ops                                     511184824                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.393849                       # Number of seconds simulated
sim_ticks                                393849388000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.423766                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20972301                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             38535189                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5617                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1038262                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          36305327                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             169857                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          987992                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           818135                       # Number of indirect misses.
system.cpu.branchPred.lookups                45020861                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  827176                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        61119                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506246788                       # Number of instructions committed
system.cpu.committedOps                     506246788                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.554866                       # CPI: cycles per instruction
system.cpu.discardedOps                       2283535                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106509103                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109417347                       # DTB hits
system.cpu.dtb.data_misses                       7148                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90998618                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92607359                       # DTB read hits
system.cpu.dtb.read_misses                       4840                       # DTB read misses
system.cpu.dtb.write_accesses                15510485                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16809988                       # DTB write hits
system.cpu.dtb.write_misses                      2308                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           177784131                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          224625591                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94577592                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17311889                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110785503                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.643142                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                85776359                       # ITB accesses
system.cpu.itb.fetch_acv                          462                       # ITB acv
system.cpu.itb.fetch_hits                    84540412                       # ITB hits
system.cpu.itb.fetch_misses                   1235947                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21272     57.33%     58.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1498      4.04%     62.30% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.30% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.30% # number of callpals executed
system.cpu.kern.callpal::rti                     2175      5.86%     68.17% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.56% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.57% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.42%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44497                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8193     34.16%     34.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     403      1.68%     36.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15254     63.59%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23987                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8176     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      403      2.39%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8176     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16892                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             382241336000     97.05%     97.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               251505500      0.06%     97.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               376047500      0.10%     97.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10982621000      2.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         393851510000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.535991                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704215                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1997                      
system.cpu.kern.mode_good::user                  1995                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2505                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1995                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797206                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886767                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32508553000      8.25%      8.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         361265290000     91.73%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77667000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        787145673                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154131      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220604046     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712765      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62905473     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12743353      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191972      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506246788                       # Class of committed instruction
system.cpu.quiesceCycles                       553113                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       676360170                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1093963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2187637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8443281573                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8443281573                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8443281573                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8443281573                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117987.193765                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117987.193765                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117987.193765                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117987.193765                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           485                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    44.090909                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4861100473                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4861100473                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4861100473                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4861100473                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67929.465393                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67929.465393                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67929.465393                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67929.465393                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23467627                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23467627                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116754.363184                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116754.363184                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13417627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13417627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66754.363184                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66754.363184                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8419813946                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8419813946                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117990.666284                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117990.666284                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4847682846                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4847682846                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67932.775308                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67932.775308                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             809223                       # Transaction distribution
system.membus.trans_dist::WriteReq               2856                       # Transaction distribution
system.membus.trans_dist::WriteResp              2856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311603                       # Transaction distribution
system.membus.trans_dist::WritebackClean       578730                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215164                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         578731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228424                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1736191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1736191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1330211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1340063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3219376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74077440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74077440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43752256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43763896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122408376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1098657                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000280                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016741                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1098349     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     308      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1098657                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9173000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5876027270                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1128377                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2381118750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3061883000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37038720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28376704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65415424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37038720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37038720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19942592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19942592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          578730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1022116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94042853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72049633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166092486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94042853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94042853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50635072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50635072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50635072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94042853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72049633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            216727558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    887540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    533487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001435326500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54065                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54065                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2807912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             835550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1022116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     890276                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1022116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   890276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49986                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2736                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             50845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38191                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11975096250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4860650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30202533750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12318.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31068.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       228                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   720209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680899                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1022116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               890276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  926051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    768                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       458560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.551849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.941690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.257585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161853     35.30%     35.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148908     32.47%     67.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50497     11.01%     78.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25182      5.49%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14687      3.20%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9086      1.98%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6711      1.46%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4853      1.06%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36783      8.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       458560                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.980671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.180737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.540478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50091     92.65%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3351      6.20%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           447      0.83%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           69      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           54      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           10      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54065                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.391869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43560     80.57%     80.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1290      2.39%     82.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7620     14.09%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              880      1.63%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              485      0.90%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              114      0.21%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54065                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62216320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3199104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56802368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65415424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56977664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       157.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  393849388000                       # Total gap between requests
system.mem_ctrls.avgGap                     205945.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34143168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28073152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56802368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86690925.618500635028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71278902.177702501416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144223578.176538884640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       578730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       890276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16550843000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13651690750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9457404550500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28598.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30789.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10623002.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1688881320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            897638940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3485069700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2262943080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31090335120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103482040230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      64097430720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207004339110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.592639                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 165538915500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13151580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215164196000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1585579800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            842729085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3456459720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2370433320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31090335120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     108391585890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59963101440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207700224375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.359520                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154762459250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13151580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225940716250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74216                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74216                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1666000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6994000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372812573                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5671500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1526500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797821.525886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285900.263285                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         1000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    395827419500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     87111232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87111232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87111232                       # number of overall hits
system.cpu.icache.overall_hits::total        87111232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578731                       # number of overall misses
system.cpu.icache.overall_misses::total        578731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35818242000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35818242000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35818242000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35818242000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     87689963                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     87689963                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     87689963                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     87689963                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006600                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006600                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006600                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006600                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61891.002901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61891.002901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61891.002901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61891.002901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       578730                       # number of writebacks
system.cpu.icache.writebacks::total            578730                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       578731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       578731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       578731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       578731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35239511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35239511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35239511000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35239511000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006600                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006600                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006600                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006600                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60891.002901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60891.002901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60891.002901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60891.002901                       # average overall mshr miss latency
system.cpu.icache.replacements                 578730                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     87111232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87111232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35818242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35818242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     87689963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     87689963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006600                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61891.002901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61891.002901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       578731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       578731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35239511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35239511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60891.002901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60891.002901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87718988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            578730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            151.571524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         175958657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        175958657                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108363456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108363456                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108363456                       # number of overall hits
system.cpu.dcache.overall_hits::total       108363456                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       644379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         644379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       644379                       # number of overall misses
system.cpu.dcache.overall_misses::total        644379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39444646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39444646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39444646000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39444646000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109007835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109007835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109007835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109007835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005911                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61213.425639                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61213.425639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61213.425639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61213.425639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240243                       # number of writebacks
system.cpu.dcache.writebacks::total            240243                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202889                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4925                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4925                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27504318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27504318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27504318000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27504318000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373251500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373251500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62298.847086                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62298.847086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62298.847086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62298.847086                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75787.106599                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75787.106599                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443386                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     92027968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        92027968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16272722000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16272722000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92280009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92280009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64563.789225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64563.789225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25766                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25766                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14569212500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14569212500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64387.194785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64387.194785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180401.884969                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180401.884969                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       392338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       392338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23171924000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23171924000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59061.125866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59061.125866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177123                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12935105500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12935105500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60103.178217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60103.178217                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49548                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49548                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1952                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1952                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146395500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146395500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74997.694672                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74997.694672                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1950                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1950                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037864                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037864                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74006.410256                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74006.410256                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51030                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51030                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51030                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51030                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 396120220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103205774                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443386                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.767327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218664116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218664116                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2950158614500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15210274                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 15210224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.24                       # Real time elapsed on the host
host_tick_rate                              351097156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520796792                       # Number of instructions simulated
sim_ops                                     520796792                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012022                       # Number of seconds simulated
sim_ticks                                 12021544000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.563805                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  851271                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1056642                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                492                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32522                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1026686                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20355                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          138482                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118127                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1100864                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26828                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8164                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9611968                       # Number of instructions committed
system.cpu.committedOps                       9611968                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.501370                       # CPI: cycles per instruction
system.cpu.discardedOps                         78325                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628109                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1970545                       # DTB hits
system.cpu.dtb.data_misses                       1756                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841861                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1018913                       # DTB read hits
system.cpu.dtb.read_misses                       1193                       # DTB read misses
system.cpu.dtb.write_accesses                  786248                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951632                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2999361                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4904721                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1085427                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           979644                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8203916                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399781                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2475259                       # ITB accesses
system.cpu.itb.fetch_acv                          126                       # ITB acv
system.cpu.itb.fetch_hits                     2473874                       # ITB hits
system.cpu.itb.fetch_misses                      1385                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3172     87.79%     91.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.86%     92.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.14% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.20%     98.34% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.11%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3613                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5583                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1590     46.57%     46.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1806     52.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3414                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1588     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1588     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3194                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11445808000     95.23%     95.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9001000      0.07%     95.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15390000      0.13%     95.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               549050000      4.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12019249000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879291                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935559                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.622807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767568                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2657833000     22.11%     22.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9361416000     77.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24043088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4583232     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9381      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264884      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941203      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33885      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9611968                       # Class of committed instruction
system.cpu.tickCycles                        15839172                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32132                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57008                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21236                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8995                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55281                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55281                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10723                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2718400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2718400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7872704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7873128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10591528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87507                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000937                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030597                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87425     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87507                       # Request fanout histogram
system.membus.reqLayer0.occupancy              410500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           514726000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          349705750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112643000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1359296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5583488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1359296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1359296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3648512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3648512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57008                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113071665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351385147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464456812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113071665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113071665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303497787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303497787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303497787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113071665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351385147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            767954599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000450893750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4539                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4539                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246806                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73309                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78199                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2555                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   434                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4655                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    827520500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  423440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2415420500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9771.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28521.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62878                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87243                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78199                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.531238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.292327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.400509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9405     32.16%     32.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7137     24.41%     56.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3187     10.90%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1514      5.18%     72.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          865      2.96%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1202      4.11%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          455      1.56%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          383      1.31%     82.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5095     17.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29243                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.657854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.016392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.280195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              18      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            393      8.66%      9.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3875     85.37%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           139      3.06%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            48      1.06%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            16      0.35%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      0.40%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.15%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.11%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      0.15%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4539                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.132408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.101623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2005     44.17%     44.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.46%     44.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2439     53.73%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      1.28%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.31%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4539                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5420032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  163520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4976896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5583552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5004736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       450.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    464.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12021547000                       # Total gap between requests
system.mem_ctrls.avgGap                      72663.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1202240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4217792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4976896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100007120.549573332071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 350852768.995396912098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 413998068.800480186939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78199                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    618748500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1796672000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288752556750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29131.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27221.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3692535.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115689420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61501770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           320500320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208272780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     949004160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4551018510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        783836160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6989823120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.441379                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1978598750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9641505250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93077040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49475415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284164860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197655300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     949004160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4557404220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        778458720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6909239715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.738130                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1965344500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9654759500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              326000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12021544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2789337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2789337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2789337                       # number of overall hits
system.cpu.icache.overall_hits::total         2789337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21245                       # number of overall misses
system.cpu.icache.overall_misses::total         21245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1313968500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1313968500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1313968500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1313968500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2810582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2810582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2810582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2810582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007559                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007559                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007559                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007559                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61848.364321                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61848.364321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61848.364321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61848.364321                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21236                       # number of writebacks
system.cpu.icache.writebacks::total             21236                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1292723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1292723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1292723500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1292723500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007559                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007559                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007559                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007559                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60848.364321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60848.364321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60848.364321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60848.364321                       # average overall mshr miss latency
system.cpu.icache.replacements                  21236                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2789337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2789337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1313968500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1313968500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2810582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2810582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61848.364321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61848.364321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1292723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1292723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60848.364321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60848.364321                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2817012                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.476123                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5642409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5642409                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1833661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1833661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1833661                       # number of overall hits
system.cpu.dcache.overall_hits::total         1833661                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122468                       # number of overall misses
system.cpu.dcache.overall_misses::total        122468                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7068613500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7068613500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7068613500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7068613500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1956129                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1956129                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1956129                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1956129                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062607                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57718.044714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57718.044714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57718.044714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57718.044714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57008                       # number of writebacks
system.cpu.dcache.writebacks::total             57008                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56787                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56787                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3867133500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3867133500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3867133500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3867133500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033577                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033577                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033577                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58877.506433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58877.506433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58877.506433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58877.506433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140121.093750                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140121.093750                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66003                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       997745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          997745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    842184000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    842184000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1010346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1010346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66834.695659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66834.695659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    696686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    696686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66995.528416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66995.528416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6226429500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6226429500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56672.426661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56672.426661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54585                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54585                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55282                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55282                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3170447000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3170447000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57350.439564                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57350.439564                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4484                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4484                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          324                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          324                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23073000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23073000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067388                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067388                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71212.962963                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71212.962963                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          324                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          324                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22749000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22749000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067388                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067388                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70212.962963                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70212.962963                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4757                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4757                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4757                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4757                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12021544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7634009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.894535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3997391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3997391                       # Number of data accesses

---------- End Simulation Statistics   ----------
