

================================================================
== Vivado HLS Report for 'pynq_dsp_hls'
================================================================
* Date:           Sun Mar 15 01:51:25 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|  288|   11|  288|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|  224|  4 ~ 56  |          -|          -|     4|    no    |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 130 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 113 
43 --> 44 81 84 107 112 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 42 
81 --> 82 
82 --> 83 
83 --> 80 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 80 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 80 
112 --> 80 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 129 128 
128 --> 127 
129 --> 130 
130 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 131 [2/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:152]   --->   Operation 131 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 132 [2/2] (0.00ns)   --->   "%lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)" [pynq_dsp_hls.cpp:152]   --->   Operation 132 'read' 'lrclk_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 133 [1/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:152]   --->   Operation 133 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 134 [1/2] (0.00ns)   --->   "%lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)" [pynq_dsp_hls.cpp:152]   --->   Operation 134 'read' 'lrclk_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)" [pynq_dsp_hls.cpp:184]   --->   Operation 135 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i30 %r_V to i31" [pynq_dsp_hls.cpp:185]   --->   Operation 136 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (2.49ns)   --->   "%ret_V = add i31 %zext_ln215, 4" [pynq_dsp_hls.cpp:185]   --->   Operation 137 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %ret_V to i64" [pynq_dsp_hls.cpp:185]   --->   Operation 138 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544" [pynq_dsp_hls.cpp:185]   --->   Operation 139 'getelementptr' 'physMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [7/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 140 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 141 [6/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 141 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 142 [5/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 142 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 143 [4/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 143 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 144 [3/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 144 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 145 [2/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 145 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 146 [1/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 146 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 147 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)" [pynq_dsp_hls.cpp:180]   --->   Operation 147 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 148 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)" [pynq_dsp_hls.cpp:181]   --->   Operation 148 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 149 [1/1] (7.00ns)   --->   "%status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)" [pynq_dsp_hls.cpp:185]   --->   Operation 149 'read' 'status_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk), !map !129"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !135"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %extMemPtr_V), !map !141"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !145"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcL), !map !149"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcR), !map !153"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstL), !map !157"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstR), !map !161"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter), !map !165"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %numOfStage), !map !169"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %configSizePerStage), !map !173"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %configReg), !map !177"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind"   --->   Operation 162 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:165]   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:166]   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:167]   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:168]   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:169]   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:170]   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:171]   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:172]   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:173]   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:174]   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numOfStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:175]   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %configSizePerStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:176]   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %configReg, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [pynq_dsp_hls.cpp:177]   --->   Operation 175 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [pynq_dsp_hls.cpp:177]   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)" [pynq_dsp_hls.cpp:180]   --->   Operation 177 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 178 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)" [pynq_dsp_hls.cpp:181]   --->   Operation 178 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 179 [1/1] (2.47ns)   --->   "%icmp_ln761 = icmp eq i32 %status_V, 0" [pynq_dsp_hls.cpp:186]   --->   Operation 179 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (1.81ns)   --->   "br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0" [pynq_dsp_hls.cpp:186]   --->   Operation 180 'br' <Predicate = true> <Delay = 1.81>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%readyRch_load = load i1* @readyRch, align 1" [pynq_dsp_hls.cpp:198]   --->   Operation 181 'load' 'readyRch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%readyLch_load = load i1* @readyLch, align 1" [pynq_dsp_hls.cpp:198]   --->   Operation 182 'load' 'readyLch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%or_ln193 = or i1 %readyRch_load, %lrclk_read" [pynq_dsp_hls.cpp:193]   --->   Operation 183 'or' 'or_ln193' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.97ns)   --->   "%xor_ln193 = xor i1 %lrclk_read, true" [pynq_dsp_hls.cpp:193]   --->   Operation 184 'xor' 'xor_ln193' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%xor_ln198 = xor i1 %readyLch_load, true" [pynq_dsp_hls.cpp:198]   --->   Operation 185 'xor' 'xor_ln198' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%and_ln198 = and i1 %lrclk_read, %xor_ln198" [pynq_dsp_hls.cpp:198]   --->   Operation 186 'and' 'and_ln198' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%xor_ln198_1 = xor i1 %or_ln193, true" [pynq_dsp_hls.cpp:198]   --->   Operation 187 'xor' 'xor_ln198_1' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln198 = or i1 %and_ln198, %xor_ln198_1" [pynq_dsp_hls.cpp:198]   --->   Operation 188 'or' 'or_ln198' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (1.81ns)   --->   "br i1 %or_ln198, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %._crit_edge508" [pynq_dsp_hls.cpp:198]   --->   Operation 189 'br' <Predicate = (!icmp_ln761)> <Delay = 1.81>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%dstDatas_3_r = alloca float"   --->   Operation 190 'alloca' 'dstDatas_3_r' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%dstDatas_3_r_1 = alloca float"   --->   Operation 191 'alloca' 'dstDatas_3_r_1' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%dstDatas_3_r_2 = alloca float"   --->   Operation 192 'alloca' 'dstDatas_3_r_2' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%dstDatas_3_r_3 = alloca float"   --->   Operation 193 'alloca' 'dstDatas_3_r_3' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i30 %r_V to i64" [pynq_dsp_hls.cpp:210]   --->   Operation 194 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1" [pynq_dsp_hls.cpp:210]   --->   Operation 195 'getelementptr' 'physMemPtr_V_addr_1' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 196 [7/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 196 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 197 [6/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 197 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 198 [5/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 198 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 199 [4/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 199 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 200 [3/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 200 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 201 [2/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 201 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 202 [1/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 202 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 203 [2/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:207]   --->   Operation 203 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 204 [1/1] (7.00ns)   --->   "%rawL_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:210]   --->   Operation 204 'read' 'rawL_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%srcL_V = trunc i32 %rawL_V to i24" [pynq_dsp_hls.cpp:212]   --->   Operation 205 'trunc' 'srcL_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.00>
ST_19 : Operation 206 [1/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:207]   --->   Operation 206 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln207 = icmp ult i32 %counter_read, -2" [pynq_dsp_hls.cpp:207]   --->   Operation 207 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (2.55ns)   --->   "%add_ln207 = add i32 1, %counter_read" [pynq_dsp_hls.cpp:207]   --->   Operation 208 'add' 'add_ln207' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.69ns)   --->   "%select_ln207 = select i1 %icmp_ln207, i32 %add_ln207, i32 0" [pynq_dsp_hls.cpp:207]   --->   Operation 209 'select' 'select_ln207' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 210 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)" [pynq_dsp_hls.cpp:207]   --->   Operation 210 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 211 [1/1] (7.00ns)   --->   "%rawR_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:211]   --->   Operation 211 'read' 'rawR_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%srcR_V = trunc i32 %rawR_V to i24" [pynq_dsp_hls.cpp:213]   --->   Operation 212 'trunc' 'srcR_V' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 213 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)" [pynq_dsp_hls.cpp:207]   --->   Operation 213 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln561 = sext i24 %srcL_V to i32" [pynq_dsp_hls.cpp:214]   --->   Operation 214 'sext' 'sext_ln561' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 215 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln561_1 = sext i24 %srcR_V to i32" [pynq_dsp_hls.cpp:215]   --->   Operation 216 'sext' 'sext_ln561_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [6/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 217 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 218 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 218 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 219 [5/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 219 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 220 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 220 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 221 [4/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 221 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 222 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 222 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 223 [3/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 223 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 224 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 224 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 225 [2/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 225 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 226 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 226 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 227 [1/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 227 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 228 [16/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 228 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [16/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 229 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 230 [15/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 230 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [15/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 231 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 232 [14/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 232 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 233 [14/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 233 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 234 [13/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 234 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [13/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 235 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 236 [12/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 236 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 237 [12/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 237 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 238 [11/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 238 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 239 [11/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 239 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 240 [10/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 240 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [10/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 241 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 242 [9/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 242 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 243 [9/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 243 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 244 [8/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 244 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 245 [8/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 245 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 246 [7/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 246 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 247 [7/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 247 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 248 [6/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 248 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 249 [6/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 249 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 250 [5/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 250 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 251 [5/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 251 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 252 [4/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 252 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 253 [4/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 253 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.07>
ST_39 : Operation 254 [3/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 254 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 255 [3/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 255 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.07>
ST_40 : Operation 256 [2/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 256 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 257 [2/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 257 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.07>
ST_41 : Operation 258 [1/16] (6.07ns)   --->   "%floatSrcL = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 258 'fdiv' 'floatSrcL' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [1/16] (6.07ns)   --->   "%floatSrcR = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 259 'fdiv' 'floatSrcR' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "store float %floatSrcL, float* @srcDatas_l_0, align 16" [pynq_dsp_hls.cpp:220]   --->   Operation 260 'store' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "store float %floatSrcR, float* @srcDatas_r_0, align 4" [pynq_dsp_hls.cpp:221]   --->   Operation 261 'store' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (1.76ns)   --->   "br label %branch36" [pynq_dsp_hls.cpp:224]   --->   Operation 262 'br' <Predicate = true> <Delay = 1.76>

State 42 <SV = 41> <Delay = 5.70>
ST_42 : Operation 263 [1/1] (0.00ns)   --->   "%dstDatas_l_3_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_3_0_be, %branch36.backedge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 263 'phi' 'dstDatas_l_3_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 264 [1/1] (0.00ns)   --->   "%dstDatas_l_2_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_2_0_be, %branch36.backedge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 264 'phi' 'dstDatas_l_2_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%dstDatas_l_1_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_1_0_be, %branch36.backedge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 265 'phi' 'dstDatas_l_1_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "%dstDatas_l_0_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_0_0_be, %branch36.backedge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 266 'phi' 'dstDatas_l_0_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (0.00ns)   --->   "%t_V = phi i3 [ 0, %._crit_edge508 ], [ %stageIndex_V, %branch36.backedge ]"   --->   Operation 267 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 268 [1/1] (1.13ns)   --->   "%icmp_ln887 = icmp eq i3 %t_V, -4" [pynq_dsp_hls.cpp:224]   --->   Operation 268 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 269 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 269 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 270 [1/1] (1.65ns)   --->   "%stageIndex_V = add i3 %t_V, 1" [pynq_dsp_hls.cpp:224]   --->   Operation 270 'add' 'stageIndex_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %_ifconv, label %1" [pynq_dsp_hls.cpp:224]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %t_V, i4 0)" [pynq_dsp_hls.cpp:225]   --->   Operation 272 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i7 %tmp_4 to i64" [pynq_dsp_hls.cpp:225]   --->   Operation 273 'zext' 'zext_ln225' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 274 [1/1] (0.00ns)   --->   "%configReg_addr = getelementptr [64 x i32]* %configReg, i64 0, i64 %zext_ln225" [pynq_dsp_hls.cpp:225]   --->   Operation 274 'getelementptr' 'configReg_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 275 [2/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:225]   --->   Operation 275 'load' 'configReg_load' <Predicate = (!icmp_ln887)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 276 [4/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06" [pynq_dsp_hls.cpp:248]   --->   Operation 276 'fmul' 'floatDstL' <Predicate = (icmp_ln887)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.62>
ST_43 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln4 = or i7 %tmp_4, 1" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 277 'or' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln4)" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 278 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 279 [1/1] (0.00ns)   --->   "%configReg_addr_14 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_5" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 279 'getelementptr' 'configReg_addr_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln18 = or i7 %tmp_4, 2" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 280 'or' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln18)" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 281 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 282 [1/1] (0.00ns)   --->   "%configReg_addr_15 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_7" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 282 'getelementptr' 'configReg_addr_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln110 = or i7 %tmp_4, 3" [pynq_dsp_hls.cpp:110->pynq_dsp_hls.cpp:237]   --->   Operation 283 'or' 'or_ln110' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln110)" [pynq_dsp_hls.cpp:110->pynq_dsp_hls.cpp:237]   --->   Operation 284 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "%configReg_addr_1 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_3" [pynq_dsp_hls.cpp:110->pynq_dsp_hls.cpp:237]   --->   Operation 285 'getelementptr' 'configReg_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln111 = or i7 %tmp_4, 4" [pynq_dsp_hls.cpp:111->pynq_dsp_hls.cpp:237]   --->   Operation 286 'or' 'or_ln111' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln111)" [pynq_dsp_hls.cpp:111->pynq_dsp_hls.cpp:237]   --->   Operation 287 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 288 [1/1] (0.00ns)   --->   "%configReg_addr_2 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_8" [pynq_dsp_hls.cpp:111->pynq_dsp_hls.cpp:237]   --->   Operation 288 'getelementptr' 'configReg_addr_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln112 = or i7 %tmp_4, 5" [pynq_dsp_hls.cpp:112->pynq_dsp_hls.cpp:237]   --->   Operation 289 'or' 'or_ln112' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln112)" [pynq_dsp_hls.cpp:112->pynq_dsp_hls.cpp:237]   --->   Operation 290 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%configReg_addr_3 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_10" [pynq_dsp_hls.cpp:112->pynq_dsp_hls.cpp:237]   --->   Operation 291 'getelementptr' 'configReg_addr_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln113 = or i7 %tmp_4, 6" [pynq_dsp_hls.cpp:113->pynq_dsp_hls.cpp:237]   --->   Operation 292 'or' 'or_ln113' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln113)" [pynq_dsp_hls.cpp:113->pynq_dsp_hls.cpp:237]   --->   Operation 293 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%configReg_addr_4 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_15" [pynq_dsp_hls.cpp:113->pynq_dsp_hls.cpp:237]   --->   Operation 294 'getelementptr' 'configReg_addr_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln114 = or i7 %tmp_4, 7" [pynq_dsp_hls.cpp:114->pynq_dsp_hls.cpp:237]   --->   Operation 295 'or' 'or_ln114' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln114)" [pynq_dsp_hls.cpp:114->pynq_dsp_hls.cpp:237]   --->   Operation 296 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%configReg_addr_5 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_17" [pynq_dsp_hls.cpp:114->pynq_dsp_hls.cpp:237]   --->   Operation 297 'getelementptr' 'configReg_addr_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln117 = or i7 %tmp_4, 8" [pynq_dsp_hls.cpp:117->pynq_dsp_hls.cpp:237]   --->   Operation 298 'or' 'or_ln117' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln117)" [pynq_dsp_hls.cpp:117->pynq_dsp_hls.cpp:237]   --->   Operation 299 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%configReg_addr_6 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_19" [pynq_dsp_hls.cpp:117->pynq_dsp_hls.cpp:237]   --->   Operation 300 'getelementptr' 'configReg_addr_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln118 = or i7 %tmp_4, 9" [pynq_dsp_hls.cpp:118->pynq_dsp_hls.cpp:237]   --->   Operation 301 'or' 'or_ln118' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln118)" [pynq_dsp_hls.cpp:118->pynq_dsp_hls.cpp:237]   --->   Operation 302 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 303 [1/1] (0.00ns)   --->   "%configReg_addr_7 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_21" [pynq_dsp_hls.cpp:118->pynq_dsp_hls.cpp:237]   --->   Operation 303 'getelementptr' 'configReg_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln119 = or i7 %tmp_4, 10" [pynq_dsp_hls.cpp:119->pynq_dsp_hls.cpp:237]   --->   Operation 304 'or' 'or_ln119' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln119)" [pynq_dsp_hls.cpp:119->pynq_dsp_hls.cpp:237]   --->   Operation 305 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 306 [1/1] (0.00ns)   --->   "%configReg_addr_8 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_22" [pynq_dsp_hls.cpp:119->pynq_dsp_hls.cpp:237]   --->   Operation 306 'getelementptr' 'configReg_addr_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln120 = or i7 %tmp_4, 11" [pynq_dsp_hls.cpp:120->pynq_dsp_hls.cpp:237]   --->   Operation 307 'or' 'or_ln120' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln120)" [pynq_dsp_hls.cpp:120->pynq_dsp_hls.cpp:237]   --->   Operation 308 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 309 [1/1] (0.00ns)   --->   "%configReg_addr_9 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_23" [pynq_dsp_hls.cpp:120->pynq_dsp_hls.cpp:237]   --->   Operation 309 'getelementptr' 'configReg_addr_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln121 = or i7 %tmp_4, 12" [pynq_dsp_hls.cpp:121->pynq_dsp_hls.cpp:237]   --->   Operation 310 'or' 'or_ln121' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln121)" [pynq_dsp_hls.cpp:121->pynq_dsp_hls.cpp:237]   --->   Operation 311 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 312 [1/1] (0.00ns)   --->   "%configReg_addr_10 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_24" [pynq_dsp_hls.cpp:121->pynq_dsp_hls.cpp:237]   --->   Operation 312 'getelementptr' 'configReg_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln122 = or i7 %tmp_4, 13" [pynq_dsp_hls.cpp:122->pynq_dsp_hls.cpp:237]   --->   Operation 313 'or' 'or_ln122' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln122)" [pynq_dsp_hls.cpp:122->pynq_dsp_hls.cpp:237]   --->   Operation 314 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 315 [1/1] (0.00ns)   --->   "%configReg_addr_11 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_25" [pynq_dsp_hls.cpp:122->pynq_dsp_hls.cpp:237]   --->   Operation 315 'getelementptr' 'configReg_addr_11' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln123 = or i7 %tmp_4, 14" [pynq_dsp_hls.cpp:123->pynq_dsp_hls.cpp:237]   --->   Operation 316 'or' 'or_ln123' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln123)" [pynq_dsp_hls.cpp:123->pynq_dsp_hls.cpp:237]   --->   Operation 317 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 318 [1/1] (0.00ns)   --->   "%configReg_addr_12 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_26" [pynq_dsp_hls.cpp:123->pynq_dsp_hls.cpp:237]   --->   Operation 318 'getelementptr' 'configReg_addr_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln124 = or i7 %tmp_4, 15" [pynq_dsp_hls.cpp:124->pynq_dsp_hls.cpp:237]   --->   Operation 319 'or' 'or_ln124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln124)" [pynq_dsp_hls.cpp:124->pynq_dsp_hls.cpp:237]   --->   Operation 320 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 321 [1/1] (0.00ns)   --->   "%configReg_addr_13 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_30" [pynq_dsp_hls.cpp:124->pynq_dsp_hls.cpp:237]   --->   Operation 321 'getelementptr' 'configReg_addr_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 322 [1/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:225]   --->   Operation 322 'load' 'configReg_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 323 [1/1] (0.00ns)   --->   "%id = trunc i32 %configReg_load to i3" [pynq_dsp_hls.cpp:225]   --->   Operation 323 'trunc' 'id' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 324 [1/1] (1.30ns)   --->   "switch i3 %id, label %6 [
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
  ]" [pynq_dsp_hls.cpp:226]   --->   Operation 324 'switch' <Predicate = true> <Delay = 1.30>
ST_43 : Operation 325 [2/2] (2.32ns)   --->   "%configReg_load_6 = load i32* %configReg_addr_3, align 4" [pynq_dsp_hls.cpp:112->pynq_dsp_hls.cpp:237]   --->   Operation 325 'load' 'configReg_load_6' <Predicate = (id == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 326 [2/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %configReg_addr_14, align 4" [pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:231]   --->   Operation 326 'load' 'p_Val2_7' <Predicate = (id == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 327 [2/2] (2.32ns)   --->   "%p_Val2_4 = load i32* %configReg_addr_14, align 4" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 327 'load' 'p_Val2_4' <Predicate = (id == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i3 %t_V to i2" [pynq_dsp_hls.cpp:241]   --->   Operation 328 'trunc' 'trunc_ln241' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4)> <Delay = 0.00>
ST_43 : Operation 329 [1/1] (0.00ns)   --->   "%srcDatas_l_0_load = load float* @srcDatas_l_0, align 4" [pynq_dsp_hls.cpp:241]   --->   Operation 329 'load' 'srcDatas_l_0_load' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4)> <Delay = 0.00>
ST_43 : Operation 330 [1/1] (0.00ns)   --->   "%srcDatas_l_1_load = load float* @srcDatas_l_1, align 4" [pynq_dsp_hls.cpp:241]   --->   Operation 330 'load' 'srcDatas_l_1_load' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4)> <Delay = 0.00>
ST_43 : Operation 331 [1/1] (0.00ns)   --->   "%srcDatas_l_2_load = load float* @srcDatas_l_2, align 4" [pynq_dsp_hls.cpp:241]   --->   Operation 331 'load' 'srcDatas_l_2_load' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4)> <Delay = 0.00>
ST_43 : Operation 332 [1/1] (0.00ns)   --->   "%srcDatas_l_3_load = load float* @srcDatas_l_3, align 4" [pynq_dsp_hls.cpp:241]   --->   Operation 332 'load' 'srcDatas_l_3_load' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4)> <Delay = 0.00>
ST_43 : Operation 333 [1/1] (1.95ns)   --->   "%dstDatas_0_l_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load, float %srcDatas_l_1_load, float %srcDatas_l_2_load, float %srcDatas_l_3_load, i2 %trunc_ln241)" [pynq_dsp_hls.cpp:241]   --->   Operation 333 'mux' 'dstDatas_0_l_5' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 334 [1/1] (1.76ns)   --->   "switch i2 %trunc_ln241, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [pynq_dsp_hls.cpp:241]   --->   Operation 334 'switch' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4)> <Delay = 1.76>
ST_43 : Operation 335 [1/1] (1.76ns)   --->   "br label %branch12" [pynq_dsp_hls.cpp:241]   --->   Operation 335 'br' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4 & trunc_ln241 == 2)> <Delay = 1.76>
ST_43 : Operation 336 [1/1] (1.76ns)   --->   "br label %branch12" [pynq_dsp_hls.cpp:241]   --->   Operation 336 'br' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4 & trunc_ln241 == 1)> <Delay = 1.76>
ST_43 : Operation 337 [1/1] (1.76ns)   --->   "br label %branch12" [pynq_dsp_hls.cpp:241]   --->   Operation 337 'br' <Predicate = (id != 1 & id != 2 & id != 3 & id != 4 & trunc_ln241 == 3)> <Delay = 1.76>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i3 %t_V to i2" [pynq_dsp_hls.cpp:237]   --->   Operation 338 'trunc' 'trunc_ln237' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 339 [1/2] (2.32ns)   --->   "%configReg_load_6 = load i32* %configReg_addr_3, align 4" [pynq_dsp_hls.cpp:112->pynq_dsp_hls.cpp:237]   --->   Operation 339 'load' 'configReg_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 340 [2/2] (2.32ns)   --->   "%configReg_load_7 = load i32* %configReg_addr_4, align 4" [pynq_dsp_hls.cpp:113->pynq_dsp_hls.cpp:237]   --->   Operation 340 'load' 'configReg_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 341 [1/2] (2.32ns)   --->   "%configReg_load_7 = load i32* %configReg_addr_4, align 4" [pynq_dsp_hls.cpp:113->pynq_dsp_hls.cpp:237]   --->   Operation 341 'load' 'configReg_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 342 [2/2] (2.32ns)   --->   "%configReg_load_13 = load i32* %configReg_addr_10, align 4" [pynq_dsp_hls.cpp:121->pynq_dsp_hls.cpp:237]   --->   Operation 342 'load' 'configReg_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 343 [1/1] (0.00ns)   --->   "%srcDatas_l_0_load_4 = load float* @srcDatas_l_0, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 343 'load' 'srcDatas_l_0_load_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 344 [1/1] (0.00ns)   --->   "%srcDatas_l_1_load_4 = load float* @srcDatas_l_1, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 344 'load' 'srcDatas_l_1_load_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 345 [1/1] (0.00ns)   --->   "%srcDatas_l_2_load_4 = load float* @srcDatas_l_2, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 345 'load' 'srcDatas_l_2_load_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%srcDatas_l_3_load_4 = load float* @srcDatas_l_3, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 346 'load' 'srcDatas_l_3_load_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 347 [1/1] (1.95ns)   --->   "%bz0L = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_4, float %srcDatas_l_1_load_4, float %srcDatas_l_2_load_4, float %srcDatas_l_3_load_4, i2 %trunc_ln237)" [pynq_dsp_hls.cpp:237]   --->   Operation 347 'mux' 'bz0L' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 348 [1/2] (2.32ns)   --->   "%configReg_load_13 = load i32* %configReg_addr_10, align 4" [pynq_dsp_hls.cpp:121->pynq_dsp_hls.cpp:237]   --->   Operation 348 'load' 'configReg_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 349 [2/2] (2.32ns)   --->   "%configReg_load_14 = load i32* %configReg_addr_11, align 4" [pynq_dsp_hls.cpp:122->pynq_dsp_hls.cpp:237]   --->   Operation 349 'load' 'configReg_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 5.70>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%srcDatas_r_0_load_3 = load float* @srcDatas_r_0, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 350 'load' 'srcDatas_r_0_load_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 351 [1/1] (0.00ns)   --->   "%srcDatas_r_1_load_3 = load float* @srcDatas_r_1, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 351 'load' 'srcDatas_r_1_load_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 352 [1/1] (0.00ns)   --->   "%srcDatas_r_2_load_3 = load float* @srcDatas_r_2, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 352 'load' 'srcDatas_r_2_load_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (0.00ns)   --->   "%srcDatas_r_3_load_3 = load float* @srcDatas_r_3, align 4" [pynq_dsp_hls.cpp:237]   --->   Operation 353 'load' 'srcDatas_r_3_load_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 354 [1/1] (1.95ns)   --->   "%bz0R = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_3, float %srcDatas_r_1_load_3, float %srcDatas_r_2_load_3, float %srcDatas_r_3_load_3, i2 %trunc_ln237)" [pynq_dsp_hls.cpp:237]   --->   Operation 354 'mux' 'bz0R' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 355 [1/1] (0.00ns)   --->   "%b0 = bitcast i32 %configReg_load_6 to float" [pynq_dsp_hls.cpp:112->pynq_dsp_hls.cpp:237]   --->   Operation 355 'bitcast' 'b0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 356 [1/1] (0.00ns)   --->   "%b1 = bitcast i32 %configReg_load_7 to float" [pynq_dsp_hls.cpp:113->pynq_dsp_hls.cpp:237]   --->   Operation 356 'bitcast' 'b1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 357 [1/1] (0.00ns)   --->   "%bz1L = bitcast i32 %configReg_load_13 to float" [pynq_dsp_hls.cpp:121->pynq_dsp_hls.cpp:237]   --->   Operation 357 'bitcast' 'bz1L' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 358 [1/2] (2.32ns)   --->   "%configReg_load_14 = load i32* %configReg_addr_11, align 4" [pynq_dsp_hls.cpp:122->pynq_dsp_hls.cpp:237]   --->   Operation 358 'load' 'configReg_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 359 [4/4] (5.70ns)   --->   "%tmp_i = fmul float %b0, %bz0L" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 359 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 360 [4/4] (5.70ns)   --->   "%tmp_4_i = fmul float %bz1L, %b1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 360 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.70>
ST_48 : Operation 361 [1/1] (0.00ns)   --->   "%bz1R = bitcast i32 %configReg_load_14 to float" [pynq_dsp_hls.cpp:122->pynq_dsp_hls.cpp:237]   --->   Operation 361 'bitcast' 'bz1R' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 362 [3/4] (5.70ns)   --->   "%tmp_i = fmul float %b0, %bz0L" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 362 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 363 [3/4] (5.70ns)   --->   "%tmp_4_i = fmul float %bz1L, %b1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 363 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 364 [4/4] (5.70ns)   --->   "%tmp_1_i = fmul float %b0, %bz0R" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 364 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 365 [4/4] (5.70ns)   --->   "%tmp_2_i = fmul float %bz1R, %b1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 365 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.70>
ST_49 : Operation 366 [2/4] (5.70ns)   --->   "%tmp_i = fmul float %b0, %bz0L" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 366 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 367 [2/4] (5.70ns)   --->   "%tmp_4_i = fmul float %bz1L, %b1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 367 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 368 [3/4] (5.70ns)   --->   "%tmp_1_i = fmul float %b0, %bz0R" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 368 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 369 [3/4] (5.70ns)   --->   "%tmp_2_i = fmul float %bz1R, %b1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 369 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.70>
ST_50 : Operation 370 [1/4] (5.70ns)   --->   "%tmp_i = fmul float %b0, %bz0L" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 370 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 371 [1/4] (5.70ns)   --->   "%tmp_4_i = fmul float %bz1L, %b1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 371 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 372 [2/4] (5.70ns)   --->   "%tmp_1_i = fmul float %b0, %bz0R" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 372 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 373 [2/4] (5.70ns)   --->   "%tmp_2_i = fmul float %bz1R, %b1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 373 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.44>
ST_51 : Operation 374 [2/2] (2.32ns)   --->   "%configReg_load_8 = load i32* %configReg_addr_5, align 4" [pynq_dsp_hls.cpp:114->pynq_dsp_hls.cpp:237]   --->   Operation 374 'load' 'configReg_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 375 [7/7] (6.44ns)   --->   "%tmp_5_i = fadd float %tmp_i, %tmp_4_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 375 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 376 [1/4] (5.70ns)   --->   "%tmp_1_i = fmul float %b0, %bz0R" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 376 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 377 [1/4] (5.70ns)   --->   "%tmp_2_i = fmul float %bz1R, %b1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 377 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.44>
ST_52 : Operation 378 [1/2] (2.32ns)   --->   "%configReg_load_8 = load i32* %configReg_addr_5, align 4" [pynq_dsp_hls.cpp:114->pynq_dsp_hls.cpp:237]   --->   Operation 378 'load' 'configReg_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 379 [2/2] (2.32ns)   --->   "%configReg_load_15 = load i32* %configReg_addr_12, align 4" [pynq_dsp_hls.cpp:123->pynq_dsp_hls.cpp:237]   --->   Operation 379 'load' 'configReg_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 380 [6/7] (6.44ns)   --->   "%tmp_5_i = fadd float %tmp_i, %tmp_4_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 380 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 381 [7/7] (6.44ns)   --->   "%tmp_3_i = fadd float %tmp_1_i, %tmp_2_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 381 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.44>
ST_53 : Operation 382 [1/2] (2.32ns)   --->   "%configReg_load_15 = load i32* %configReg_addr_12, align 4" [pynq_dsp_hls.cpp:123->pynq_dsp_hls.cpp:237]   --->   Operation 382 'load' 'configReg_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 383 [2/2] (2.32ns)   --->   "%configReg_load_16 = load i32* %configReg_addr_13, align 4" [pynq_dsp_hls.cpp:124->pynq_dsp_hls.cpp:237]   --->   Operation 383 'load' 'configReg_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 384 [5/7] (6.44ns)   --->   "%tmp_5_i = fadd float %tmp_i, %tmp_4_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 384 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 385 [6/7] (6.44ns)   --->   "%tmp_3_i = fadd float %tmp_1_i, %tmp_2_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 385 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.44>
ST_54 : Operation 386 [2/2] (2.32ns)   --->   "%configReg_load_4 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:110->pynq_dsp_hls.cpp:237]   --->   Operation 386 'load' 'configReg_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 387 [1/1] (0.00ns)   --->   "%b2 = bitcast i32 %configReg_load_8 to float" [pynq_dsp_hls.cpp:114->pynq_dsp_hls.cpp:237]   --->   Operation 387 'bitcast' 'b2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 388 [1/1] (0.00ns)   --->   "%bz2L = bitcast i32 %configReg_load_15 to float" [pynq_dsp_hls.cpp:123->pynq_dsp_hls.cpp:237]   --->   Operation 388 'bitcast' 'bz2L' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 389 [1/2] (2.32ns)   --->   "%configReg_load_16 = load i32* %configReg_addr_13, align 4" [pynq_dsp_hls.cpp:124->pynq_dsp_hls.cpp:237]   --->   Operation 389 'load' 'configReg_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 390 [4/7] (6.44ns)   --->   "%tmp_5_i = fadd float %tmp_i, %tmp_4_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 390 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 391 [4/4] (5.70ns)   --->   "%tmp_6_i = fmul float %bz2L, %b2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 391 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 392 [5/7] (6.44ns)   --->   "%tmp_3_i = fadd float %tmp_1_i, %tmp_2_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 392 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.44>
ST_55 : Operation 393 [1/2] (2.32ns)   --->   "%configReg_load_4 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:110->pynq_dsp_hls.cpp:237]   --->   Operation 393 'load' 'configReg_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 394 [2/2] (2.32ns)   --->   "%configReg_load_9 = load i32* %configReg_addr_6, align 4" [pynq_dsp_hls.cpp:117->pynq_dsp_hls.cpp:237]   --->   Operation 394 'load' 'configReg_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 395 [1/1] (0.00ns)   --->   "%bz2R = bitcast i32 %configReg_load_16 to float" [pynq_dsp_hls.cpp:124->pynq_dsp_hls.cpp:237]   --->   Operation 395 'bitcast' 'bz2R' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 396 [3/7] (6.44ns)   --->   "%tmp_5_i = fadd float %tmp_i, %tmp_4_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 396 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 397 [3/4] (5.70ns)   --->   "%tmp_6_i = fmul float %bz2L, %b2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 397 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 398 [4/7] (6.44ns)   --->   "%tmp_3_i = fadd float %tmp_1_i, %tmp_2_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 398 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 399 [4/4] (5.70ns)   --->   "%tmp_10_i = fmul float %bz2R, %b2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 399 'fmul' 'tmp_10_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.44>
ST_56 : Operation 400 [1/2] (2.32ns)   --->   "%configReg_load_9 = load i32* %configReg_addr_6, align 4" [pynq_dsp_hls.cpp:117->pynq_dsp_hls.cpp:237]   --->   Operation 400 'load' 'configReg_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 401 [2/2] (2.32ns)   --->   "%configReg_load_10 = load i32* %configReg_addr_7, align 4" [pynq_dsp_hls.cpp:118->pynq_dsp_hls.cpp:237]   --->   Operation 401 'load' 'configReg_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 402 [2/7] (6.44ns)   --->   "%tmp_5_i = fadd float %tmp_i, %tmp_4_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 402 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 403 [2/4] (5.70ns)   --->   "%tmp_6_i = fmul float %bz2L, %b2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 403 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 404 [3/7] (6.44ns)   --->   "%tmp_3_i = fadd float %tmp_1_i, %tmp_2_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 404 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 405 [3/4] (5.70ns)   --->   "%tmp_10_i = fmul float %bz2R, %b2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 405 'fmul' 'tmp_10_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.44>
ST_57 : Operation 406 [2/2] (2.32ns)   --->   "%configReg_load_5 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:111->pynq_dsp_hls.cpp:237]   --->   Operation 406 'load' 'configReg_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 407 [1/2] (2.32ns)   --->   "%configReg_load_10 = load i32* %configReg_addr_7, align 4" [pynq_dsp_hls.cpp:118->pynq_dsp_hls.cpp:237]   --->   Operation 407 'load' 'configReg_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 408 [1/7] (6.44ns)   --->   "%tmp_5_i = fadd float %tmp_i, %tmp_4_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 408 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 409 [1/4] (5.70ns)   --->   "%tmp_6_i = fmul float %bz2L, %b2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 409 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 410 [2/7] (6.44ns)   --->   "%tmp_3_i = fadd float %tmp_1_i, %tmp_2_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 410 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 411 [2/4] (5.70ns)   --->   "%tmp_10_i = fmul float %bz2R, %b2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 411 'fmul' 'tmp_10_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.44>
ST_58 : Operation 412 [1/2] (2.32ns)   --->   "%configReg_load_5 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:111->pynq_dsp_hls.cpp:237]   --->   Operation 412 'load' 'configReg_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 413 [2/2] (2.32ns)   --->   "%configReg_load_11 = load i32* %configReg_addr_8, align 4" [pynq_dsp_hls.cpp:119->pynq_dsp_hls.cpp:237]   --->   Operation 413 'load' 'configReg_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 414 [7/7] (6.44ns)   --->   "%tmp_7_i = fadd float %tmp_5_i, %tmp_6_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 414 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 415 [1/7] (6.44ns)   --->   "%tmp_3_i = fadd float %tmp_1_i, %tmp_2_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 415 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 416 [1/4] (5.70ns)   --->   "%tmp_10_i = fmul float %bz2R, %b2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 416 'fmul' 'tmp_10_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.44>
ST_59 : Operation 417 [1/2] (2.32ns)   --->   "%configReg_load_11 = load i32* %configReg_addr_8, align 4" [pynq_dsp_hls.cpp:119->pynq_dsp_hls.cpp:237]   --->   Operation 417 'load' 'configReg_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 418 [2/2] (2.32ns)   --->   "%configReg_load_12 = load i32* %configReg_addr_9, align 4" [pynq_dsp_hls.cpp:120->pynq_dsp_hls.cpp:237]   --->   Operation 418 'load' 'configReg_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 419 [6/7] (6.44ns)   --->   "%tmp_7_i = fadd float %tmp_5_i, %tmp_6_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 419 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 420 [7/7] (6.44ns)   --->   "%tmp_11_i = fadd float %tmp_3_i, %tmp_10_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 420 'fadd' 'tmp_11_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.44>
ST_60 : Operation 421 [1/2] (2.32ns)   --->   "%configReg_load_12 = load i32* %configReg_addr_9, align 4" [pynq_dsp_hls.cpp:120->pynq_dsp_hls.cpp:237]   --->   Operation 421 'load' 'configReg_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 422 [5/7] (6.44ns)   --->   "%tmp_7_i = fadd float %tmp_5_i, %tmp_6_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 422 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 423 [6/7] (6.44ns)   --->   "%tmp_11_i = fadd float %tmp_3_i, %tmp_10_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 423 'fadd' 'tmp_11_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 424 [1/1] (2.32ns)   --->   "store i32 %configReg_load_9, i32* %configReg_addr_8, align 4" [pynq_dsp_hls.cpp:136->pynq_dsp_hls.cpp:237]   --->   Operation 424 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 61 <SV = 60> <Delay = 6.44>
ST_61 : Operation 425 [1/1] (0.00ns)   --->   "%a1 = bitcast i32 %configReg_load_4 to float" [pynq_dsp_hls.cpp:110->pynq_dsp_hls.cpp:237]   --->   Operation 425 'bitcast' 'a1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 426 [1/1] (0.00ns)   --->   "%a2 = bitcast i32 %configReg_load_5 to float" [pynq_dsp_hls.cpp:111->pynq_dsp_hls.cpp:237]   --->   Operation 426 'bitcast' 'a2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 427 [1/1] (0.00ns)   --->   "%az1L = bitcast i32 %configReg_load_9 to float" [pynq_dsp_hls.cpp:117->pynq_dsp_hls.cpp:237]   --->   Operation 427 'bitcast' 'az1L' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 428 [1/1] (0.00ns)   --->   "%az1R = bitcast i32 %configReg_load_10 to float" [pynq_dsp_hls.cpp:118->pynq_dsp_hls.cpp:237]   --->   Operation 428 'bitcast' 'az1R' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 429 [1/1] (0.00ns)   --->   "%az2L = bitcast i32 %configReg_load_11 to float" [pynq_dsp_hls.cpp:119->pynq_dsp_hls.cpp:237]   --->   Operation 429 'bitcast' 'az2L' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 430 [1/1] (0.00ns)   --->   "%az2R = bitcast i32 %configReg_load_12 to float" [pynq_dsp_hls.cpp:120->pynq_dsp_hls.cpp:237]   --->   Operation 430 'bitcast' 'az2R' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 431 [4/7] (6.44ns)   --->   "%tmp_7_i = fadd float %tmp_5_i, %tmp_6_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 431 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 432 [4/4] (5.70ns)   --->   "%tmp_8_i = fmul float %az1L, %a1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 432 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 433 [4/4] (5.70ns)   --->   "%tmp_i_8 = fmul float %az2L, %a2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 433 'fmul' 'tmp_i_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 434 [5/7] (6.44ns)   --->   "%tmp_11_i = fadd float %tmp_3_i, %tmp_10_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 434 'fadd' 'tmp_11_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 435 [4/4] (5.70ns)   --->   "%tmp_12_i = fmul float %az1R, %a1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 435 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 436 [4/4] (5.70ns)   --->   "%tmp_14_i = fmul float %az2R, %a2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 436 'fmul' 'tmp_14_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 437 [1/1] (2.32ns)   --->   "store i32 %configReg_load_9, i32* %configReg_addr_9, align 4" [pynq_dsp_hls.cpp:137->pynq_dsp_hls.cpp:237]   --->   Operation 437 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 6.44>
ST_62 : Operation 438 [3/7] (6.44ns)   --->   "%tmp_7_i = fadd float %tmp_5_i, %tmp_6_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 438 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 439 [3/4] (5.70ns)   --->   "%tmp_8_i = fmul float %az1L, %a1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 439 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 440 [3/4] (5.70ns)   --->   "%tmp_i_8 = fmul float %az2L, %a2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 440 'fmul' 'tmp_i_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 441 [4/7] (6.44ns)   --->   "%tmp_11_i = fadd float %tmp_3_i, %tmp_10_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 441 'fadd' 'tmp_11_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 442 [3/4] (5.70ns)   --->   "%tmp_12_i = fmul float %az1R, %a1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 442 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 443 [3/4] (5.70ns)   --->   "%tmp_14_i = fmul float %az2R, %a2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 443 'fmul' 'tmp_14_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln705_2 = bitcast float %bz0L to i32" [pynq_dsp_hls.cpp:138->pynq_dsp_hls.cpp:237]   --->   Operation 444 'bitcast' 'bitcast_ln705_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 445 [1/1] (2.32ns)   --->   "store i32 %bitcast_ln705_2, i32* %configReg_addr_10, align 4" [pynq_dsp_hls.cpp:138->pynq_dsp_hls.cpp:237]   --->   Operation 445 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 62> <Delay = 6.44>
ST_63 : Operation 446 [2/7] (6.44ns)   --->   "%tmp_7_i = fadd float %tmp_5_i, %tmp_6_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 446 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 447 [2/4] (5.70ns)   --->   "%tmp_8_i = fmul float %az1L, %a1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 447 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 448 [2/4] (5.70ns)   --->   "%tmp_i_8 = fmul float %az2L, %a2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 448 'fmul' 'tmp_i_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 449 [3/7] (6.44ns)   --->   "%tmp_11_i = fadd float %tmp_3_i, %tmp_10_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 449 'fadd' 'tmp_11_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 450 [2/4] (5.70ns)   --->   "%tmp_12_i = fmul float %az1R, %a1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 450 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 451 [2/4] (5.70ns)   --->   "%tmp_14_i = fmul float %az2R, %a2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 451 'fmul' 'tmp_14_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln705_3 = bitcast float %bz0R to i32" [pynq_dsp_hls.cpp:139->pynq_dsp_hls.cpp:237]   --->   Operation 452 'bitcast' 'bitcast_ln705_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 453 [1/1] (2.32ns)   --->   "store i32 %bitcast_ln705_3, i32* %configReg_addr_11, align 4" [pynq_dsp_hls.cpp:139->pynq_dsp_hls.cpp:237]   --->   Operation 453 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 64 <SV = 63> <Delay = 6.44>
ST_64 : Operation 454 [1/7] (6.44ns)   --->   "%tmp_7_i = fadd float %tmp_5_i, %tmp_6_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 454 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 455 [1/4] (5.70ns)   --->   "%tmp_8_i = fmul float %az1L, %a1" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 455 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 456 [1/4] (5.70ns)   --->   "%tmp_i_8 = fmul float %az2L, %a2" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 456 'fmul' 'tmp_i_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 457 [2/7] (6.44ns)   --->   "%tmp_11_i = fadd float %tmp_3_i, %tmp_10_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 457 'fadd' 'tmp_11_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 458 [1/4] (5.70ns)   --->   "%tmp_12_i = fmul float %az1R, %a1" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 458 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 459 [1/4] (5.70ns)   --->   "%tmp_14_i = fmul float %az2R, %a2" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 459 'fmul' 'tmp_14_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 460 [1/1] (2.32ns)   --->   "store i32 %configReg_load_13, i32* %configReg_addr_12, align 4" [pynq_dsp_hls.cpp:140->pynq_dsp_hls.cpp:237]   --->   Operation 460 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 65 <SV = 64> <Delay = 6.44>
ST_65 : Operation 461 [7/7] (6.44ns)   --->   "%tmp_9_i = fadd float %tmp_7_i, %tmp_8_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 461 'fadd' 'tmp_9_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 462 [1/7] (6.44ns)   --->   "%tmp_11_i = fadd float %tmp_3_i, %tmp_10_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 462 'fadd' 'tmp_11_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 463 [1/1] (2.32ns)   --->   "store i32 %configReg_load_14, i32* %configReg_addr_13, align 4" [pynq_dsp_hls.cpp:141->pynq_dsp_hls.cpp:237]   --->   Operation 463 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 66 <SV = 65> <Delay = 6.44>
ST_66 : Operation 464 [6/7] (6.44ns)   --->   "%tmp_9_i = fadd float %tmp_7_i, %tmp_8_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 464 'fadd' 'tmp_9_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 465 [7/7] (6.44ns)   --->   "%tmp_13_i = fadd float %tmp_11_i, %tmp_12_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 465 'fadd' 'tmp_13_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.44>
ST_67 : Operation 466 [5/7] (6.44ns)   --->   "%tmp_9_i = fadd float %tmp_7_i, %tmp_8_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 466 'fadd' 'tmp_9_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 467 [6/7] (6.44ns)   --->   "%tmp_13_i = fadd float %tmp_11_i, %tmp_12_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 467 'fadd' 'tmp_13_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.44>
ST_68 : Operation 468 [4/7] (6.44ns)   --->   "%tmp_9_i = fadd float %tmp_7_i, %tmp_8_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 468 'fadd' 'tmp_9_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 469 [5/7] (6.44ns)   --->   "%tmp_13_i = fadd float %tmp_11_i, %tmp_12_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 469 'fadd' 'tmp_13_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.44>
ST_69 : Operation 470 [3/7] (6.44ns)   --->   "%tmp_9_i = fadd float %tmp_7_i, %tmp_8_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 470 'fadd' 'tmp_9_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 471 [4/7] (6.44ns)   --->   "%tmp_13_i = fadd float %tmp_11_i, %tmp_12_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 471 'fadd' 'tmp_13_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.44>
ST_70 : Operation 472 [2/7] (6.44ns)   --->   "%tmp_9_i = fadd float %tmp_7_i, %tmp_8_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 472 'fadd' 'tmp_9_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 473 [3/7] (6.44ns)   --->   "%tmp_13_i = fadd float %tmp_11_i, %tmp_12_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 473 'fadd' 'tmp_13_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.44>
ST_71 : Operation 474 [1/7] (6.44ns)   --->   "%tmp_9_i = fadd float %tmp_7_i, %tmp_8_i" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 474 'fadd' 'tmp_9_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 475 [2/7] (6.44ns)   --->   "%tmp_13_i = fadd float %tmp_11_i, %tmp_12_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 475 'fadd' 'tmp_13_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.44>
ST_72 : Operation 476 [7/7] (6.44ns)   --->   "%az0L = fadd float %tmp_9_i, %tmp_i_8" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 476 'fadd' 'az0L' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 477 [1/7] (6.44ns)   --->   "%tmp_13_i = fadd float %tmp_11_i, %tmp_12_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 477 'fadd' 'tmp_13_i' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.44>
ST_73 : Operation 478 [6/7] (6.44ns)   --->   "%az0L = fadd float %tmp_9_i, %tmp_i_8" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 478 'fadd' 'az0L' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 479 [7/7] (6.44ns)   --->   "%az0R = fadd float %tmp_13_i, %tmp_14_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 479 'fadd' 'az0R' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.44>
ST_74 : Operation 480 [5/7] (6.44ns)   --->   "%az0L = fadd float %tmp_9_i, %tmp_i_8" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 480 'fadd' 'az0L' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 481 [6/7] (6.44ns)   --->   "%az0R = fadd float %tmp_13_i, %tmp_14_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 481 'fadd' 'az0R' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.44>
ST_75 : Operation 482 [4/7] (6.44ns)   --->   "%az0L = fadd float %tmp_9_i, %tmp_i_8" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 482 'fadd' 'az0L' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 483 [5/7] (6.44ns)   --->   "%az0R = fadd float %tmp_13_i, %tmp_14_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 483 'fadd' 'az0R' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.44>
ST_76 : Operation 484 [3/7] (6.44ns)   --->   "%az0L = fadd float %tmp_9_i, %tmp_i_8" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 484 'fadd' 'az0L' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 485 [4/7] (6.44ns)   --->   "%az0R = fadd float %tmp_13_i, %tmp_14_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 485 'fadd' 'az0R' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.44>
ST_77 : Operation 486 [2/7] (6.44ns)   --->   "%az0L = fadd float %tmp_9_i, %tmp_i_8" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 486 'fadd' 'az0L' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 487 [3/7] (6.44ns)   --->   "%az0R = fadd float %tmp_13_i, %tmp_14_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 487 'fadd' 'az0R' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.44>
ST_78 : Operation 488 [1/7] (6.44ns)   --->   "%az0L = fadd float %tmp_9_i, %tmp_i_8" [pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237]   --->   Operation 488 'fadd' 'az0L' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 489 [2/7] (6.44ns)   --->   "%az0R = fadd float %tmp_13_i, %tmp_14_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 489 'fadd' 'az0R' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.44>
ST_79 : Operation 490 [1/7] (6.44ns)   --->   "%az0R = fadd float %tmp_13_i, %tmp_14_i" [pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237]   --->   Operation 490 'fadd' 'az0R' <Predicate = true> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %az0L to i32" [pynq_dsp_hls.cpp:134->pynq_dsp_hls.cpp:237]   --->   Operation 491 'bitcast' 'bitcast_ln705' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 492 [1/1] (2.32ns)   --->   "store i32 %bitcast_ln705, i32* %configReg_addr_6, align 4" [pynq_dsp_hls.cpp:134->pynq_dsp_hls.cpp:237]   --->   Operation 492 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 80 <SV = 79> <Delay = 3.67>
ST_80 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln705_1 = bitcast float %az0R to i32" [pynq_dsp_hls.cpp:135->pynq_dsp_hls.cpp:237]   --->   Operation 493 'bitcast' 'bitcast_ln705_1' <Predicate = (id == 4)> <Delay = 0.00>
ST_80 : Operation 494 [1/1] (2.32ns)   --->   "store i32 %bitcast_ln705_1, i32* %configReg_addr_7, align 4" [pynq_dsp_hls.cpp:135->pynq_dsp_hls.cpp:237]   --->   Operation 494 'store' <Predicate = (id == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 495 [1/1] (1.76ns)   --->   "switch i2 %trunc_ln237, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]" [pynq_dsp_hls.cpp:237]   --->   Operation 495 'switch' <Predicate = (id == 4)> <Delay = 1.76>
ST_80 : Operation 496 [1/1] (1.76ns)   --->   "br label %branch16" [pynq_dsp_hls.cpp:237]   --->   Operation 496 'br' <Predicate = (id == 4 & trunc_ln237 == 2)> <Delay = 1.76>
ST_80 : Operation 497 [1/1] (1.76ns)   --->   "br label %branch16" [pynq_dsp_hls.cpp:237]   --->   Operation 497 'br' <Predicate = (id == 4 & trunc_ln237 == 1)> <Delay = 1.76>
ST_80 : Operation 498 [1/1] (1.76ns)   --->   "br label %branch16" [pynq_dsp_hls.cpp:237]   --->   Operation 498 'br' <Predicate = (id == 4 & trunc_ln237 == 3)> <Delay = 1.76>
ST_80 : Operation 499 [1/1] (0.00ns)   --->   "%dstDatas_l_3_4 = phi float [ %az0L, %branch19 ], [ %dstDatas_l_3_0, %branch18 ], [ %dstDatas_l_3_0, %branch17 ], [ %dstDatas_l_3_0, %5 ]"   --->   Operation 499 'phi' 'dstDatas_l_3_4' <Predicate = (id == 4)> <Delay = 0.00>
ST_80 : Operation 500 [1/1] (0.00ns)   --->   "%dstDatas_l_2_4 = phi float [ %dstDatas_l_2_0, %branch19 ], [ %az0L, %branch18 ], [ %dstDatas_l_2_0, %branch17 ], [ %dstDatas_l_2_0, %5 ]"   --->   Operation 500 'phi' 'dstDatas_l_2_4' <Predicate = (id == 4)> <Delay = 0.00>
ST_80 : Operation 501 [1/1] (0.00ns)   --->   "%dstDatas_l_1_4 = phi float [ %dstDatas_l_1_0, %branch19 ], [ %dstDatas_l_1_0, %branch18 ], [ %az0L, %branch17 ], [ %dstDatas_l_1_0, %5 ]"   --->   Operation 501 'phi' 'dstDatas_l_1_4' <Predicate = (id == 4)> <Delay = 0.00>
ST_80 : Operation 502 [1/1] (0.00ns)   --->   "%dstDatas_l_0_4 = phi float [ %dstDatas_l_0_0, %branch19 ], [ %dstDatas_l_0_0, %branch18 ], [ %dstDatas_l_0_0, %branch17 ], [ %az0L, %5 ]"   --->   Operation 502 'phi' 'dstDatas_l_0_4' <Predicate = (id == 4)> <Delay = 0.00>
ST_80 : Operation 503 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln237, label %branch43 [
    i2 0, label %branch16.branch36.backedge_crit_edge
    i2 1, label %branch41
    i2 -2, label %branch42
  ]" [pynq_dsp_hls.cpp:237]   --->   Operation 503 'switch' <Predicate = (id == 4)> <Delay = 1.30>
ST_80 : Operation 504 [1/1] (1.90ns)   --->   "store float %az0R, float* %dstDatas_3_r_2" [pynq_dsp_hls.cpp:237]   --->   Operation 504 'store' <Predicate = (id == 4 & trunc_ln237 == 2)> <Delay = 1.90>
ST_80 : Operation 505 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:237]   --->   Operation 505 'br' <Predicate = (id == 4 & trunc_ln237 == 2)> <Delay = 1.90>
ST_80 : Operation 506 [1/1] (1.90ns)   --->   "store float %az0R, float* %dstDatas_3_r_1" [pynq_dsp_hls.cpp:237]   --->   Operation 506 'store' <Predicate = (id == 4 & trunc_ln237 == 1)> <Delay = 1.90>
ST_80 : Operation 507 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:237]   --->   Operation 507 'br' <Predicate = (id == 4 & trunc_ln237 == 1)> <Delay = 1.90>
ST_80 : Operation 508 [1/1] (1.90ns)   --->   "store float %az0R, float* %dstDatas_3_r" [pynq_dsp_hls.cpp:237]   --->   Operation 508 'store' <Predicate = (id == 4 & trunc_ln237 == 0)> <Delay = 1.90>
ST_80 : Operation 509 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:237]   --->   Operation 509 'br' <Predicate = (id == 4 & trunc_ln237 == 0)> <Delay = 1.90>
ST_80 : Operation 510 [1/1] (1.90ns)   --->   "store float %az0R, float* %dstDatas_3_r_3" [pynq_dsp_hls.cpp:237]   --->   Operation 510 'store' <Predicate = (id == 4 & trunc_ln237 == 3)> <Delay = 1.90>
ST_80 : Operation 511 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:237]   --->   Operation 511 'br' <Predicate = (id == 4 & trunc_ln237 == 3)> <Delay = 1.90>
ST_80 : Operation 512 [1/1] (0.00ns)   --->   "%dstDatas_l_3_0_be = phi float [ %dstDatas_l_3_1, %branch55 ], [ %dstDatas_l_3_1, %branch54 ], [ %dstDatas_l_3_1, %branch53 ], [ %dstDatas_l_3_2, %branch51 ], [ %dstDatas_l_3_2, %branch50 ], [ %dstDatas_l_3_2, %branch49 ], [ %dstDatas_l_3_3, %branch47 ], [ %dstDatas_l_3_3, %branch46 ], [ %dstDatas_l_3_3, %branch45 ], [ %dstDatas_l_3_4, %branch43 ], [ %dstDatas_l_3_4, %branch42 ], [ %dstDatas_l_3_4, %branch41 ], [ %dstDatas_l_3_5, %branch39 ], [ %dstDatas_l_3_5, %branch38 ], [ %dstDatas_l_3_5, %branch37 ], [ %dstDatas_l_3_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_3_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_3_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_3_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_3_1, %branch28.branch36.backedge_crit_edge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 512 'phi' 'dstDatas_l_3_0_be' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 513 [1/1] (0.00ns)   --->   "%dstDatas_l_2_0_be = phi float [ %dstDatas_l_2_1, %branch55 ], [ %dstDatas_l_2_1, %branch54 ], [ %dstDatas_l_2_1, %branch53 ], [ %dstDatas_l_2_2, %branch51 ], [ %dstDatas_l_2_2, %branch50 ], [ %dstDatas_l_2_2, %branch49 ], [ %dstDatas_l_2_3, %branch47 ], [ %dstDatas_l_2_3, %branch46 ], [ %dstDatas_l_2_3, %branch45 ], [ %dstDatas_l_2_4, %branch43 ], [ %dstDatas_l_2_4, %branch42 ], [ %dstDatas_l_2_4, %branch41 ], [ %dstDatas_l_2_5, %branch39 ], [ %dstDatas_l_2_5, %branch38 ], [ %dstDatas_l_2_5, %branch37 ], [ %dstDatas_l_2_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_2_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_2_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_2_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_2_1, %branch28.branch36.backedge_crit_edge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 513 'phi' 'dstDatas_l_2_0_be' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 514 [1/1] (0.00ns)   --->   "%dstDatas_l_1_0_be = phi float [ %dstDatas_l_1_1, %branch55 ], [ %dstDatas_l_1_1, %branch54 ], [ %dstDatas_l_1_1, %branch53 ], [ %dstDatas_l_1_2, %branch51 ], [ %dstDatas_l_1_2, %branch50 ], [ %dstDatas_l_1_2, %branch49 ], [ %dstDatas_l_1_3, %branch47 ], [ %dstDatas_l_1_3, %branch46 ], [ %dstDatas_l_1_3, %branch45 ], [ %dstDatas_l_1_4, %branch43 ], [ %dstDatas_l_1_4, %branch42 ], [ %dstDatas_l_1_4, %branch41 ], [ %dstDatas_l_1_5, %branch39 ], [ %dstDatas_l_1_5, %branch38 ], [ %dstDatas_l_1_5, %branch37 ], [ %dstDatas_l_1_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_1_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_1_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_1_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_1_1, %branch28.branch36.backedge_crit_edge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 514 'phi' 'dstDatas_l_1_0_be' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 515 [1/1] (0.00ns)   --->   "%dstDatas_l_0_0_be = phi float [ %dstDatas_l_0_1, %branch55 ], [ %dstDatas_l_0_1, %branch54 ], [ %dstDatas_l_0_1, %branch53 ], [ %dstDatas_l_0_2, %branch51 ], [ %dstDatas_l_0_2, %branch50 ], [ %dstDatas_l_0_2, %branch49 ], [ %dstDatas_l_0_3, %branch47 ], [ %dstDatas_l_0_3, %branch46 ], [ %dstDatas_l_0_3, %branch45 ], [ %dstDatas_l_0_4, %branch43 ], [ %dstDatas_l_0_4, %branch42 ], [ %dstDatas_l_0_4, %branch41 ], [ %dstDatas_l_0_5, %branch39 ], [ %dstDatas_l_0_5, %branch38 ], [ %dstDatas_l_0_5, %branch37 ], [ %dstDatas_l_0_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_0_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_0_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_0_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_0_1, %branch28.branch36.backedge_crit_edge ]" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 515 'phi' 'dstDatas_l_0_0_be' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 516 [1/1] (0.00ns)   --->   "br label %branch36"   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 43> <Delay = 4.28>
ST_81 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i3 %t_V to i2" [pynq_dsp_hls.cpp:234]   --->   Operation 517 'trunc' 'trunc_ln234' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 518 [1/1] (0.00ns)   --->   "%srcDatas_l_0_load_3 = load float* @srcDatas_l_0, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 518 'load' 'srcDatas_l_0_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 519 [1/1] (0.00ns)   --->   "%srcDatas_l_1_load_3 = load float* @srcDatas_l_1, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 519 'load' 'srcDatas_l_1_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 520 [1/1] (0.00ns)   --->   "%srcDatas_l_2_load_3 = load float* @srcDatas_l_2, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 520 'load' 'srcDatas_l_2_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 521 [1/1] (0.00ns)   --->   "%srcDatas_l_3_load_3 = load float* @srcDatas_l_3, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 521 'load' 'srcDatas_l_3_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 522 [1/1] (1.95ns)   --->   "%tmp_35 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_3, float %srcDatas_l_1_load_3, float %srcDatas_l_2_load_3, float %srcDatas_l_3_load_3, i2 %trunc_ln234)" [pynq_dsp_hls.cpp:234]   --->   Operation 522 'mux' 'tmp_35' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 523 [1/1] (0.00ns)   --->   "%srcDatas_r_0_load_2 = load float* @srcDatas_r_0, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 523 'load' 'srcDatas_r_0_load_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 524 [1/1] (0.00ns)   --->   "%srcDatas_r_1_load_2 = load float* @srcDatas_r_1, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 524 'load' 'srcDatas_r_1_load_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 525 [1/1] (0.00ns)   --->   "%srcDatas_r_2_load_2 = load float* @srcDatas_r_2, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 525 'load' 'srcDatas_r_2_load_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 526 [1/1] (0.00ns)   --->   "%srcDatas_r_3_load_2 = load float* @srcDatas_r_3, align 4" [pynq_dsp_hls.cpp:234]   --->   Operation 526 'load' 'srcDatas_r_3_load_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 527 [1/1] (1.95ns)   --->   "%tmp_36 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_2, float %srcDatas_r_1_load_2, float %srcDatas_r_2_load_2, float %srcDatas_r_3_load_2, i2 %trunc_ln234)" [pynq_dsp_hls.cpp:234]   --->   Operation 527 'mux' 'tmp_36' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 528 [2/2] (2.32ns)   --->   "%tmp_37 = call fastcc { float, float } @effect_delay(float %tmp_35, float %tmp_36, [64 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:234]   --->   Operation 528 'call' 'tmp_37' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 44> <Delay = 1.76>
ST_82 : Operation 529 [1/2] (1.76ns)   --->   "%tmp_37 = call fastcc { float, float } @effect_delay(float %tmp_35, float %tmp_36, [64 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:234]   --->   Operation 529 'call' 'tmp_37' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 530 [1/1] (0.00ns)   --->   "%dstDatas_0_l = extractvalue { float, float } %tmp_37, 0" [pynq_dsp_hls.cpp:234]   --->   Operation 530 'extractvalue' 'dstDatas_0_l' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 531 [1/1] (0.00ns)   --->   "%dstDatas_0_r = extractvalue { float, float } %tmp_37, 1" [pynq_dsp_hls.cpp:234]   --->   Operation 531 'extractvalue' 'dstDatas_0_r' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 532 [1/1] (1.76ns)   --->   "switch i2 %trunc_ln234, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]" [pynq_dsp_hls.cpp:234]   --->   Operation 532 'switch' <Predicate = true> <Delay = 1.76>
ST_82 : Operation 533 [1/1] (1.76ns)   --->   "br label %branch20" [pynq_dsp_hls.cpp:234]   --->   Operation 533 'br' <Predicate = (trunc_ln234 == 2)> <Delay = 1.76>
ST_82 : Operation 534 [1/1] (1.76ns)   --->   "br label %branch20" [pynq_dsp_hls.cpp:234]   --->   Operation 534 'br' <Predicate = (trunc_ln234 == 1)> <Delay = 1.76>
ST_82 : Operation 535 [1/1] (1.76ns)   --->   "br label %branch20" [pynq_dsp_hls.cpp:234]   --->   Operation 535 'br' <Predicate = (trunc_ln234 == 3)> <Delay = 1.76>

State 83 <SV = 45> <Delay = 1.90>
ST_83 : Operation 536 [1/1] (0.00ns)   --->   "%dstDatas_l_3_3 = phi float [ %dstDatas_0_l, %branch23 ], [ %dstDatas_l_3_0, %branch22 ], [ %dstDatas_l_3_0, %branch21 ], [ %dstDatas_l_3_0, %4 ]"   --->   Operation 536 'phi' 'dstDatas_l_3_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 537 [1/1] (0.00ns)   --->   "%dstDatas_l_2_3 = phi float [ %dstDatas_l_2_0, %branch23 ], [ %dstDatas_0_l, %branch22 ], [ %dstDatas_l_2_0, %branch21 ], [ %dstDatas_l_2_0, %4 ]"   --->   Operation 537 'phi' 'dstDatas_l_2_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 538 [1/1] (0.00ns)   --->   "%dstDatas_l_1_3 = phi float [ %dstDatas_l_1_0, %branch23 ], [ %dstDatas_l_1_0, %branch22 ], [ %dstDatas_0_l, %branch21 ], [ %dstDatas_l_1_0, %4 ]"   --->   Operation 538 'phi' 'dstDatas_l_1_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 539 [1/1] (0.00ns)   --->   "%dstDatas_l_0_3 = phi float [ %dstDatas_l_0_0, %branch23 ], [ %dstDatas_l_0_0, %branch22 ], [ %dstDatas_l_0_0, %branch21 ], [ %dstDatas_0_l, %4 ]"   --->   Operation 539 'phi' 'dstDatas_l_0_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 540 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln234, label %branch47 [
    i2 0, label %branch20.branch36.backedge_crit_edge
    i2 1, label %branch45
    i2 -2, label %branch46
  ]" [pynq_dsp_hls.cpp:234]   --->   Operation 540 'switch' <Predicate = true> <Delay = 1.30>
ST_83 : Operation 541 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r, float* %dstDatas_3_r_2" [pynq_dsp_hls.cpp:234]   --->   Operation 541 'store' <Predicate = (trunc_ln234 == 2)> <Delay = 1.90>
ST_83 : Operation 542 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:234]   --->   Operation 542 'br' <Predicate = (trunc_ln234 == 2)> <Delay = 1.90>
ST_83 : Operation 543 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r, float* %dstDatas_3_r_1" [pynq_dsp_hls.cpp:234]   --->   Operation 543 'store' <Predicate = (trunc_ln234 == 1)> <Delay = 1.90>
ST_83 : Operation 544 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:234]   --->   Operation 544 'br' <Predicate = (trunc_ln234 == 1)> <Delay = 1.90>
ST_83 : Operation 545 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r, float* %dstDatas_3_r" [pynq_dsp_hls.cpp:234]   --->   Operation 545 'store' <Predicate = (trunc_ln234 == 0)> <Delay = 1.90>
ST_83 : Operation 546 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:234]   --->   Operation 546 'br' <Predicate = (trunc_ln234 == 0)> <Delay = 1.90>
ST_83 : Operation 547 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r, float* %dstDatas_3_r_3" [pynq_dsp_hls.cpp:234]   --->   Operation 547 'store' <Predicate = (trunc_ln234 == 3)> <Delay = 1.90>
ST_83 : Operation 548 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:234]   --->   Operation 548 'br' <Predicate = (trunc_ln234 == 3)> <Delay = 1.90>

State 84 <SV = 43> <Delay = 5.74>
ST_84 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i3 %t_V to i2" [pynq_dsp_hls.cpp:231]   --->   Operation 549 'trunc' 'trunc_ln231' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 550 [1/1] (0.00ns)   --->   "%srcDatas_l_0_load_2 = load float* @srcDatas_l_0, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 550 'load' 'srcDatas_l_0_load_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 551 [1/1] (0.00ns)   --->   "%srcDatas_l_1_load_2 = load float* @srcDatas_l_1, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 551 'load' 'srcDatas_l_1_load_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 552 [1/1] (0.00ns)   --->   "%srcDatas_l_2_load_2 = load float* @srcDatas_l_2, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 552 'load' 'srcDatas_l_2_load_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 553 [1/1] (0.00ns)   --->   "%srcDatas_l_3_load_2 = load float* @srcDatas_l_3, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 553 'load' 'srcDatas_l_3_load_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 554 [1/1] (1.95ns)   --->   "%x_assign_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_2, float %srcDatas_l_1_load_2, float %srcDatas_l_2_load_2, float %srcDatas_l_3_load_2, i2 %trunc_ln231)" [pynq_dsp_hls.cpp:231]   --->   Operation 554 'mux' 'x_assign_5' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 555 [1/1] (0.00ns)   --->   "%srcDatas_r_0_load_1 = load float* @srcDatas_r_0, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 555 'load' 'srcDatas_r_0_load_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 556 [1/1] (0.00ns)   --->   "%srcDatas_r_1_load_1 = load float* @srcDatas_r_1, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 556 'load' 'srcDatas_r_1_load_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 557 [1/1] (0.00ns)   --->   "%srcDatas_r_2_load_1 = load float* @srcDatas_r_2, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 557 'load' 'srcDatas_r_2_load_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 558 [1/1] (0.00ns)   --->   "%srcDatas_r_3_load_1 = load float* @srcDatas_r_3, align 4" [pynq_dsp_hls.cpp:231]   --->   Operation 558 'load' 'srcDatas_r_3_load_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 559 [1/1] (1.95ns)   --->   "%x_assign_6 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_1, float %srcDatas_r_1_load_1, float %srcDatas_r_2_load_1, float %srcDatas_r_3_load_1, i2 %trunc_ln231)" [pynq_dsp_hls.cpp:231]   --->   Operation 559 'mux' 'x_assign_6' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 560 [1/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %configReg_addr_14, align 4" [pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:231]   --->   Operation 560 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_84 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = trunc i32 %p_Val2_7 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:231]   --->   Operation 561 'trunc' 'trunc_ln368_3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %p_Val2_7 to i23" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 562 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 563 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 564 [1/1] (1.55ns)   --->   "%icmp_ln24_2 = icmp ne i8 %tmp_28, -1" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 564 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 565 [1/1] (2.44ns)   --->   "%icmp_ln24_3 = icmp eq i23 %trunc_ln31, 0" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 565 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 566 [1/1] (0.97ns)   --->   "%or_ln24_1 = or i1 %icmp_ln24_3, %icmp_ln24_2" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 566 'or' 'or_ln24_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 44> <Delay = 5.43>
ST_85 : Operation 567 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:231]   --->   Operation 567 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 568 [1/1] (0.00ns)   --->   "%thresh = bitcast i32 %p_Result_14 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:231]   --->   Operation 568 'bitcast' 'thresh' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 569 [1/1] (0.00ns)   --->   "%p_Val2_9 = bitcast float %x_assign_5 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:231]   --->   Operation 569 'bitcast' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_9 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:231]   --->   Operation 570 'trunc' 'trunc_ln368_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %p_Val2_9 to i23" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 571 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 572 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:231]   --->   Operation 572 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 573 [1/1] (0.00ns)   --->   "%absL = bitcast i32 %p_Result_16 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:21->pynq_dsp_hls.cpp:231]   --->   Operation 573 'bitcast' 'absL' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 574 [1/1] (0.00ns)   --->   "%p_Val2_10 = bitcast float %x_assign_6 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:231]   --->   Operation 574 'bitcast' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln368_6 = trunc i32 %p_Val2_10 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:231]   --->   Operation 575 'trunc' 'trunc_ln368_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i32 %p_Val2_10 to i23" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 576 'trunc' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 577 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:231]   --->   Operation 577 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 578 [1/1] (0.00ns)   --->   "%absR = bitcast i32 %p_Result_17 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:22->pynq_dsp_hls.cpp:231]   --->   Operation 578 'bitcast' 'absR' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_9, i32 23, i32 30)" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 579 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 580 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp ne i8 %tmp_27, -1" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 580 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 581 [1/1] (2.44ns)   --->   "%icmp_ln24_1 = icmp eq i23 %trunc_ln24, 0" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 581 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 582 [1/1] (0.97ns)   --->   "%or_ln24 = or i1 %icmp_ln24_1, %icmp_ln24" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 582 'or' 'or_ln24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 583 [2/2] (5.43ns)   --->   "%tmp_29 = fcmp olt float %absL, %thresh" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 583 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_10, i32 23, i32 30)" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 584 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 585 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp ne i8 %tmp_32, -1" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 585 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 586 [1/1] (2.44ns)   --->   "%icmp_ln31_1 = icmp eq i23 %trunc_ln31_1, 0" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 586 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 587 [1/1] (0.97ns)   --->   "%or_ln31 = or i1 %icmp_ln31_1, %icmp_ln31" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 587 'or' 'or_ln31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 588 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp olt float %absR, %thresh" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 588 'fcmp' 'tmp_33' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 45> <Delay = 6.40>
ST_86 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%and_ln24 = and i1 %or_ln24, %or_ln24_1" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 589 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 590 [1/2] (5.43ns)   --->   "%tmp_29 = fcmp olt float %absL, %thresh" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 590 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 591 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24_1 = and i1 %and_ln24, %tmp_29" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 591 'and' 'and_ln24_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_1)   --->   "%and_ln31 = and i1 %or_ln31, %or_ln24_1" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 592 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 593 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp olt float %absR, %thresh" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 593 'fcmp' 'tmp_33' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 594 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln31_1 = and i1 %and_ln31, %tmp_33" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 594 'and' 'and_ln31_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 46> <Delay = 6.44>
ST_87 : Operation 595 [7/7] (6.44ns)   --->   "%tmp_i1 = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 595 'fsub' 'tmp_i1' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 596 [7/7] (6.44ns)   --->   "%tmp_24_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 596 'fsub' 'tmp_24_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 47> <Delay = 6.44>
ST_88 : Operation 597 [6/7] (6.44ns)   --->   "%tmp_i1 = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 597 'fsub' 'tmp_i1' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 598 [6/7] (6.44ns)   --->   "%tmp_24_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 598 'fsub' 'tmp_24_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 48> <Delay = 6.44>
ST_89 : Operation 599 [5/7] (6.44ns)   --->   "%tmp_i1 = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 599 'fsub' 'tmp_i1' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 600 [5/7] (6.44ns)   --->   "%tmp_24_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 600 'fsub' 'tmp_24_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 49> <Delay = 6.44>
ST_90 : Operation 601 [4/7] (6.44ns)   --->   "%tmp_i1 = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 601 'fsub' 'tmp_i1' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 602 [4/7] (6.44ns)   --->   "%tmp_24_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 602 'fsub' 'tmp_24_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 50> <Delay = 6.44>
ST_91 : Operation 603 [3/7] (6.44ns)   --->   "%tmp_i1 = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 603 'fsub' 'tmp_i1' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 604 [3/7] (6.44ns)   --->   "%tmp_24_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 604 'fsub' 'tmp_24_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 51> <Delay = 6.44>
ST_92 : Operation 605 [2/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %configReg_addr_15, align 4" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 605 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 606 [2/7] (6.44ns)   --->   "%tmp_i1 = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 606 'fsub' 'tmp_i1' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 607 [2/7] (6.44ns)   --->   "%tmp_24_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 607 'fsub' 'tmp_24_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 52> <Delay = 6.44>
ST_93 : Operation 608 [1/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %configReg_addr_15, align 4" [pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 608 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_8 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 609 'trunc' 'trunc_ln368_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 610 [1/7] (6.44ns)   --->   "%tmp_i1 = fsub float %absL, %thresh" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 610 'fsub' 'tmp_i1' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 611 [1/7] (6.44ns)   --->   "%tmp_24_i = fsub float %absR, %thresh" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 611 'fsub' 'tmp_24_i' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 53> <Delay = 5.70>
ST_94 : Operation 612 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 612 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 613 [1/1] (0.00ns)   --->   "%ratio = bitcast i32 %p_Result_15 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:18->pynq_dsp_hls.cpp:231]   --->   Operation 613 'bitcast' 'ratio' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 614 [4/4] (5.70ns)   --->   "%tmp_21_i = fmul float %tmp_i1, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 614 'fmul' 'tmp_21_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 615 [4/4] (5.70ns)   --->   "%tmp_25_i = fmul float %tmp_24_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 615 'fmul' 'tmp_25_i' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 54> <Delay = 5.70>
ST_95 : Operation 616 [3/4] (5.70ns)   --->   "%tmp_21_i = fmul float %tmp_i1, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 616 'fmul' 'tmp_21_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 617 [3/4] (5.70ns)   --->   "%tmp_25_i = fmul float %tmp_24_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 617 'fmul' 'tmp_25_i' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 55> <Delay = 5.70>
ST_96 : Operation 618 [2/4] (5.70ns)   --->   "%tmp_21_i = fmul float %tmp_i1, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 618 'fmul' 'tmp_21_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 619 [2/4] (5.70ns)   --->   "%tmp_25_i = fmul float %tmp_24_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 619 'fmul' 'tmp_25_i' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 56> <Delay = 5.70>
ST_97 : Operation 620 [1/4] (5.70ns)   --->   "%tmp_21_i = fmul float %tmp_i1, %ratio" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 620 'fmul' 'tmp_21_i' <Predicate = (!and_ln24_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 621 [1/4] (5.70ns)   --->   "%tmp_25_i = fmul float %tmp_24_i, %ratio" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 621 'fmul' 'tmp_25_i' <Predicate = (!and_ln31_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 57> <Delay = 6.44>
ST_98 : Operation 622 [7/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_21_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 622 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 623 [7/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_25_i" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 623 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 58> <Delay = 6.44>
ST_99 : Operation 624 [6/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_21_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 624 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 625 [6/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_25_i" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 625 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 59> <Delay = 6.44>
ST_100 : Operation 626 [5/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_21_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 626 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 627 [5/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_25_i" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 627 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 60> <Delay = 6.44>
ST_101 : Operation 628 [4/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_21_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 628 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 629 [4/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_25_i" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 629 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 61> <Delay = 6.44>
ST_102 : Operation 630 [3/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_21_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 630 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 631 [3/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_25_i" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 631 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 62> <Delay = 6.44>
ST_103 : Operation 632 [2/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_21_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 632 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 633 [2/2] (5.43ns)   --->   "%tmp_31 = fcmp olt float %x_assign_5, 0.000000e+00" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 633 'fcmp' 'tmp_31' <Predicate = (!and_ln24_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 634 [2/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_25_i" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 634 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 635 [2/2] (5.43ns)   --->   "%tmp_34 = fcmp olt float %x_assign_6, 0.000000e+00" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 635 'fcmp' 'tmp_34' <Predicate = (!and_ln31_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 63> <Delay = 6.44>
ST_104 : Operation 636 [1/7] (6.44ns)   --->   "%absDst = fadd float %thresh, %tmp_21_i" [pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231]   --->   Operation 636 'fadd' 'absDst' <Predicate = (!and_ln24_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 637 [1/2] (5.43ns)   --->   "%tmp_31 = fcmp olt float %x_assign_5, 0.000000e+00" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 637 'fcmp' 'tmp_31' <Predicate = (!and_ln24_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 638 [1/7] (6.44ns)   --->   "%absDst_1 = fadd float %thresh, %tmp_25_i" [pynq_dsp_hls.cpp:34->pynq_dsp_hls.cpp:231]   --->   Operation 638 'fadd' 'absDst_1' <Predicate = (!and_ln31_1)> <Delay = 6.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 639 [1/2] (5.43ns)   --->   "%tmp_34 = fcmp olt float %x_assign_6, 0.000000e+00" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 639 'fcmp' 'tmp_34' <Predicate = (!and_ln31_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 64> <Delay = 1.76>
ST_105 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln24, %tmp_31" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 640 'and' 'and_ln28' <Predicate = (!and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%bitcast_ln28 = bitcast float %absDst to i32" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 641 'bitcast' 'bitcast_ln28' <Predicate = (!and_ln24_1)> <Delay = 0.00>
ST_105 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i32 %bitcast_ln28, -2147483648" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 642 'xor' 'xor_ln28' <Predicate = (!and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%bitcast_ln28_1 = bitcast i32 %xor_ln28 to float" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 643 'bitcast' 'bitcast_ln28_1' <Predicate = (!and_ln24_1)> <Delay = 0.00>
ST_105 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln24 = xor i1 %and_ln24_1, true" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 644 'xor' 'xor_ln24' <Predicate = (!and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28_1 = and i1 %and_ln28, %xor_ln24" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 645 'and' 'and_ln28_1' <Predicate = (!and_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 646 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %bitcast_ln28_1, float %absDst" [pynq_dsp_hls.cpp:28->pynq_dsp_hls.cpp:231]   --->   Operation 646 'select' 'select_ln28' <Predicate = (!and_ln24_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 647 [1/1] (0.69ns) (out node of the LUT)   --->   "%dst_l_1 = select i1 %and_ln24_1, float %x_assign_5, float %select_ln28" [pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231]   --->   Operation 647 'select' 'dst_l_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%and_ln35 = and i1 %or_ln31, %tmp_34" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 648 'and' 'and_ln35' <Predicate = (!and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%bitcast_ln35 = bitcast float %absDst_1 to i32" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 649 'bitcast' 'bitcast_ln35' <Predicate = (!and_ln31_1)> <Delay = 0.00>
ST_105 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%xor_ln35 = xor i32 %bitcast_ln35, -2147483648" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 650 'xor' 'xor_ln35' <Predicate = (!and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%bitcast_ln35_1 = bitcast i32 %xor_ln35 to float" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 651 'bitcast' 'bitcast_ln35_1' <Predicate = (!and_ln31_1)> <Delay = 0.00>
ST_105 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%xor_ln31 = xor i1 %and_ln31_1, true" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 652 'xor' 'xor_ln31' <Predicate = (!and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%and_ln35_1 = and i1 %and_ln35, %xor_ln31" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 653 'and' 'and_ln35_1' <Predicate = (!and_ln31_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 654 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %and_ln35_1, float %bitcast_ln35_1, float %absDst_1" [pynq_dsp_hls.cpp:35->pynq_dsp_hls.cpp:231]   --->   Operation 654 'select' 'select_ln35' <Predicate = (!and_ln31_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 655 [1/1] (0.69ns) (out node of the LUT)   --->   "%dst_r_1 = select i1 %and_ln31_1, float %x_assign_6, float %select_ln35" [pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231]   --->   Operation 655 'select' 'dst_r_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 656 [1/1] (1.76ns)   --->   "switch i2 %trunc_ln231, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]" [pynq_dsp_hls.cpp:231]   --->   Operation 656 'switch' <Predicate = true> <Delay = 1.76>
ST_105 : Operation 657 [1/1] (1.76ns)   --->   "br label %branch24" [pynq_dsp_hls.cpp:231]   --->   Operation 657 'br' <Predicate = (trunc_ln231 == 2)> <Delay = 1.76>
ST_105 : Operation 658 [1/1] (1.76ns)   --->   "br label %branch24" [pynq_dsp_hls.cpp:231]   --->   Operation 658 'br' <Predicate = (trunc_ln231 == 1)> <Delay = 1.76>
ST_105 : Operation 659 [1/1] (1.76ns)   --->   "br label %branch24" [pynq_dsp_hls.cpp:231]   --->   Operation 659 'br' <Predicate = (trunc_ln231 == 3)> <Delay = 1.76>

State 106 <SV = 65> <Delay = 1.90>
ST_106 : Operation 660 [1/1] (0.00ns)   --->   "%dstDatas_l_3_2 = phi float [ %dst_l_1, %branch27 ], [ %dstDatas_l_3_0, %branch26 ], [ %dstDatas_l_3_0, %branch25 ], [ %dstDatas_l_3_0, %3 ]"   --->   Operation 660 'phi' 'dstDatas_l_3_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 661 [1/1] (0.00ns)   --->   "%dstDatas_l_2_2 = phi float [ %dstDatas_l_2_0, %branch27 ], [ %dst_l_1, %branch26 ], [ %dstDatas_l_2_0, %branch25 ], [ %dstDatas_l_2_0, %3 ]"   --->   Operation 661 'phi' 'dstDatas_l_2_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 662 [1/1] (0.00ns)   --->   "%dstDatas_l_1_2 = phi float [ %dstDatas_l_1_0, %branch27 ], [ %dstDatas_l_1_0, %branch26 ], [ %dst_l_1, %branch25 ], [ %dstDatas_l_1_0, %3 ]"   --->   Operation 662 'phi' 'dstDatas_l_1_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 663 [1/1] (0.00ns)   --->   "%dstDatas_l_0_2 = phi float [ %dstDatas_l_0_0, %branch27 ], [ %dstDatas_l_0_0, %branch26 ], [ %dstDatas_l_0_0, %branch25 ], [ %dst_l_1, %3 ]"   --->   Operation 663 'phi' 'dstDatas_l_0_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 664 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln231, label %branch51 [
    i2 0, label %branch24.branch36.backedge_crit_edge
    i2 1, label %branch49
    i2 -2, label %branch50
  ]" [pynq_dsp_hls.cpp:231]   --->   Operation 664 'switch' <Predicate = true> <Delay = 1.30>
ST_106 : Operation 665 [1/1] (1.90ns)   --->   "store float %dst_r_1, float* %dstDatas_3_r_2" [pynq_dsp_hls.cpp:231]   --->   Operation 665 'store' <Predicate = (trunc_ln231 == 2)> <Delay = 1.90>
ST_106 : Operation 666 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:231]   --->   Operation 666 'br' <Predicate = (trunc_ln231 == 2)> <Delay = 1.90>
ST_106 : Operation 667 [1/1] (1.90ns)   --->   "store float %dst_r_1, float* %dstDatas_3_r_1" [pynq_dsp_hls.cpp:231]   --->   Operation 667 'store' <Predicate = (trunc_ln231 == 1)> <Delay = 1.90>
ST_106 : Operation 668 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:231]   --->   Operation 668 'br' <Predicate = (trunc_ln231 == 1)> <Delay = 1.90>
ST_106 : Operation 669 [1/1] (1.90ns)   --->   "store float %dst_r_1, float* %dstDatas_3_r" [pynq_dsp_hls.cpp:231]   --->   Operation 669 'store' <Predicate = (trunc_ln231 == 0)> <Delay = 1.90>
ST_106 : Operation 670 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:231]   --->   Operation 670 'br' <Predicate = (trunc_ln231 == 0)> <Delay = 1.90>
ST_106 : Operation 671 [1/1] (1.90ns)   --->   "store float %dst_r_1, float* %dstDatas_3_r_3" [pynq_dsp_hls.cpp:231]   --->   Operation 671 'store' <Predicate = (trunc_ln231 == 3)> <Delay = 1.90>
ST_106 : Operation 672 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:231]   --->   Operation 672 'br' <Predicate = (trunc_ln231 == 3)> <Delay = 1.90>

State 107 <SV = 43> <Delay = 5.74>
ST_107 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i3 %t_V to i2" [pynq_dsp_hls.cpp:228]   --->   Operation 673 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 674 [1/1] (0.00ns)   --->   "%srcDatas_l_0_load_1 = load float* @srcDatas_l_0, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 674 'load' 'srcDatas_l_0_load_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 675 [1/1] (0.00ns)   --->   "%srcDatas_l_1_load_1 = load float* @srcDatas_l_1, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 675 'load' 'srcDatas_l_1_load_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 676 [1/1] (0.00ns)   --->   "%srcDatas_l_2_load_1 = load float* @srcDatas_l_2, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 676 'load' 'srcDatas_l_2_load_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 677 [1/1] (0.00ns)   --->   "%srcDatas_l_3_load_1 = load float* @srcDatas_l_3, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 677 'load' 'srcDatas_l_3_load_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 678 [1/1] (1.95ns)   --->   "%x_assign_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_1, float %srcDatas_l_1_load_1, float %srcDatas_l_2_load_1, float %srcDatas_l_3_load_1, i2 %trunc_ln228)" [pynq_dsp_hls.cpp:228]   --->   Operation 678 'mux' 'x_assign_4' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 679 [1/1] (0.00ns)   --->   "%srcDatas_r_0_load = load float* @srcDatas_r_0, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 679 'load' 'srcDatas_r_0_load' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 680 [1/1] (0.00ns)   --->   "%srcDatas_r_1_load = load float* @srcDatas_r_1, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 680 'load' 'srcDatas_r_1_load' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 681 [1/1] (0.00ns)   --->   "%srcDatas_r_2_load = load float* @srcDatas_r_2, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 681 'load' 'srcDatas_r_2_load' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 682 [1/1] (0.00ns)   --->   "%srcDatas_r_3_load = load float* @srcDatas_r_3, align 4" [pynq_dsp_hls.cpp:228]   --->   Operation 682 'load' 'srcDatas_r_3_load' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 683 [1/1] (1.95ns)   --->   "%x_assign = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load, float %srcDatas_r_1_load, float %srcDatas_r_2_load, float %srcDatas_r_3_load, i2 %trunc_ln228)" [pynq_dsp_hls.cpp:228]   --->   Operation 683 'mux' 'x_assign' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 684 [1/2] (2.32ns)   --->   "%p_Val2_4 = load i32* %configReg_addr_14, align 4" [pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 684 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_107 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_4 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 685 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %p_Val2_4 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 686 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 687 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 688 [1/1] (1.55ns)   --->   "%icmp_ln257_2 = icmp ne i8 %tmp_12, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 688 'icmp' 'icmp_ln257_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 689 [1/1] (2.44ns)   --->   "%icmp_ln257_3 = icmp eq i23 %trunc_ln257, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 689 'icmp' 'icmp_ln257_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 690 [1/1] (0.97ns)   --->   "%or_ln257_1 = or i1 %icmp_ln257_3, %icmp_ln257_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 690 'or' 'or_ln257_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 44> <Delay = 5.43>
ST_108 : Operation 691 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 691 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 692 [1/1] (0.00ns)   --->   "%thresh_1 = bitcast i32 %p_Result_11 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228]   --->   Operation 692 'bitcast' 'thresh_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 693 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast float %x_assign_4 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:228]   --->   Operation 693 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %p_Val2_5 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:228]   --->   Operation 694 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i32 %p_Val2_5 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 695 'trunc' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 696 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:228]   --->   Operation 696 'bitconcatenate' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 697 [1/1] (0.00ns)   --->   "%absL_1 = bitcast i32 %p_Result_12 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:7->pynq_dsp_hls.cpp:228]   --->   Operation 697 'bitcast' 'absL_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 698 [1/1] (0.00ns)   --->   "%p_Val2_6 = bitcast float %x_assign to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:228]   --->   Operation 698 'bitcast' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i32 %p_Val2_6 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:228]   --->   Operation 699 'trunc' 'trunc_ln368_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = trunc i32 %p_Val2_6 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 700 'trunc' 'trunc_ln257_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 701 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:228]   --->   Operation 701 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 702 [1/1] (0.00ns)   --->   "%absR_1 = bitcast i32 %p_Result_13 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:8->pynq_dsp_hls.cpp:228]   --->   Operation 702 'bitcast' 'absR_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 703 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 704 [1/1] (1.55ns)   --->   "%icmp_ln257 = icmp ne i8 %tmp_11, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 704 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 705 [1/1] (2.44ns)   --->   "%icmp_ln257_1 = icmp eq i23 %trunc_ln257_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 705 'icmp' 'icmp_ln257_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 706 [1/1] (0.97ns)   --->   "%or_ln257 = or i1 %icmp_ln257_1, %icmp_ln257" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 706 'or' 'or_ln257' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 707 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %absL_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 707 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 708 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 709 [1/1] (1.55ns)   --->   "%icmp_ln257_4 = icmp ne i8 %tmp_14, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 709 'icmp' 'icmp_ln257_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 710 [1/1] (2.44ns)   --->   "%icmp_ln257_5 = icmp eq i23 %trunc_ln257_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 710 'icmp' 'icmp_ln257_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 711 [1/1] (0.97ns)   --->   "%or_ln257_2 = or i1 %icmp_ln257_5, %icmp_ln257_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 711 'or' 'or_ln257_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 712 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp olt float %absR_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 712 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 713 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp olt float %x_assign_4, 0.000000e+00" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 713 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 714 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %x_assign, 0.000000e+00" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228]   --->   Operation 714 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 45> <Delay = 6.40>
ST_109 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node monitorDstL_1)   --->   "%and_ln257 = and i1 %or_ln257, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 715 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 716 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %absL_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 716 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node monitorDstL_1)   --->   "%and_ln257_1 = and i1 %and_ln257, %tmp_13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 717 'and' 'and_ln257_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 718 [1/1] (0.97ns) (out node of the LUT)   --->   "%monitorDstL_1 = select i1 %and_ln257_1, float %absL_1, float %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228]   --->   Operation 718 'select' 'monitorDstL_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node monitorDstR_1)   --->   "%and_ln257_2 = and i1 %or_ln257_2, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 719 'and' 'and_ln257_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 720 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp olt float %absR_1, %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 720 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node monitorDstR_1)   --->   "%and_ln257_3 = and i1 %and_ln257_2, %tmp_16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 721 'and' 'and_ln257_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 722 [1/1] (0.97ns) (out node of the LUT)   --->   "%monitorDstR_1 = select i1 %and_ln257_3, float %absR_1, float %thresh_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:10->pynq_dsp_hls.cpp:228]   --->   Operation 722 'select' 'monitorDstR_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 723 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp olt float %x_assign_4, 0.000000e+00" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 723 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 724 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %x_assign, 0.000000e+00" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228]   --->   Operation 724 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 46> <Delay = 1.76>
ST_110 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%and_ln11 = and i1 %or_ln257, %tmp_18" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 725 'and' 'and_ln11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%bitcast_ln11 = bitcast float %monitorDstL_1 to i32" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 726 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%xor_ln11 = xor i32 %bitcast_ln11, -2147483648" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 727 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node dst_l)   --->   "%bitcast_ln11_1 = bitcast i32 %xor_ln11 to float" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 728 'bitcast' 'bitcast_ln11_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 729 [1/1] (0.99ns) (out node of the LUT)   --->   "%dst_l = select i1 %and_ln11, float %bitcast_ln11_1, float %monitorDstL_1" [pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228]   --->   Operation 729 'select' 'dst_l' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%and_ln12 = and i1 %or_ln257_2, %tmp_20" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228]   --->   Operation 730 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%bitcast_ln12 = bitcast float %monitorDstR_1 to i32" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228]   --->   Operation 731 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%xor_ln12 = xor i32 %bitcast_ln12, -2147483648" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228]   --->   Operation 732 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node dst_r)   --->   "%bitcast_ln12_1 = bitcast i32 %xor_ln12 to float" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228]   --->   Operation 733 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 734 [1/1] (0.99ns) (out node of the LUT)   --->   "%dst_r = select i1 %and_ln12, float %bitcast_ln12_1, float %monitorDstR_1" [pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228]   --->   Operation 734 'select' 'dst_r' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 735 [1/1] (1.76ns)   --->   "switch i2 %trunc_ln228, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]" [pynq_dsp_hls.cpp:228]   --->   Operation 735 'switch' <Predicate = true> <Delay = 1.76>
ST_110 : Operation 736 [1/1] (1.76ns)   --->   "br label %branch28" [pynq_dsp_hls.cpp:228]   --->   Operation 736 'br' <Predicate = (trunc_ln228 == 2)> <Delay = 1.76>
ST_110 : Operation 737 [1/1] (1.76ns)   --->   "br label %branch28" [pynq_dsp_hls.cpp:228]   --->   Operation 737 'br' <Predicate = (trunc_ln228 == 1)> <Delay = 1.76>
ST_110 : Operation 738 [1/1] (1.76ns)   --->   "br label %branch28" [pynq_dsp_hls.cpp:228]   --->   Operation 738 'br' <Predicate = (trunc_ln228 == 3)> <Delay = 1.76>

State 111 <SV = 47> <Delay = 1.90>
ST_111 : Operation 739 [1/1] (0.00ns)   --->   "%dstDatas_l_3_1 = phi float [ %dst_l, %branch31 ], [ %dstDatas_l_3_0, %branch30 ], [ %dstDatas_l_3_0, %branch29 ], [ %dstDatas_l_3_0, %2 ]"   --->   Operation 739 'phi' 'dstDatas_l_3_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 740 [1/1] (0.00ns)   --->   "%dstDatas_l_2_1 = phi float [ %dstDatas_l_2_0, %branch31 ], [ %dst_l, %branch30 ], [ %dstDatas_l_2_0, %branch29 ], [ %dstDatas_l_2_0, %2 ]"   --->   Operation 740 'phi' 'dstDatas_l_2_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 741 [1/1] (0.00ns)   --->   "%dstDatas_l_1_1 = phi float [ %dstDatas_l_1_0, %branch31 ], [ %dstDatas_l_1_0, %branch30 ], [ %dst_l, %branch29 ], [ %dstDatas_l_1_0, %2 ]"   --->   Operation 741 'phi' 'dstDatas_l_1_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 742 [1/1] (0.00ns)   --->   "%dstDatas_l_0_1 = phi float [ %dstDatas_l_0_0, %branch31 ], [ %dstDatas_l_0_0, %branch30 ], [ %dstDatas_l_0_0, %branch29 ], [ %dst_l, %2 ]"   --->   Operation 742 'phi' 'dstDatas_l_0_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 743 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln228, label %branch55 [
    i2 0, label %branch28.branch36.backedge_crit_edge
    i2 1, label %branch53
    i2 -2, label %branch54
  ]" [pynq_dsp_hls.cpp:228]   --->   Operation 743 'switch' <Predicate = true> <Delay = 1.30>
ST_111 : Operation 744 [1/1] (1.90ns)   --->   "store float %dst_r, float* %dstDatas_3_r_2" [pynq_dsp_hls.cpp:228]   --->   Operation 744 'store' <Predicate = (trunc_ln228 == 2)> <Delay = 1.90>
ST_111 : Operation 745 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:228]   --->   Operation 745 'br' <Predicate = (trunc_ln228 == 2)> <Delay = 1.90>
ST_111 : Operation 746 [1/1] (1.90ns)   --->   "store float %dst_r, float* %dstDatas_3_r_1" [pynq_dsp_hls.cpp:228]   --->   Operation 746 'store' <Predicate = (trunc_ln228 == 1)> <Delay = 1.90>
ST_111 : Operation 747 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:228]   --->   Operation 747 'br' <Predicate = (trunc_ln228 == 1)> <Delay = 1.90>
ST_111 : Operation 748 [1/1] (1.90ns)   --->   "store float %dst_r, float* %dstDatas_3_r" [pynq_dsp_hls.cpp:228]   --->   Operation 748 'store' <Predicate = (trunc_ln228 == 0)> <Delay = 1.90>
ST_111 : Operation 749 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:228]   --->   Operation 749 'br' <Predicate = (trunc_ln228 == 0)> <Delay = 1.90>
ST_111 : Operation 750 [1/1] (1.90ns)   --->   "store float %dst_r, float* %dstDatas_3_r_3" [pynq_dsp_hls.cpp:228]   --->   Operation 750 'store' <Predicate = (trunc_ln228 == 3)> <Delay = 1.90>
ST_111 : Operation 751 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:228]   --->   Operation 751 'br' <Predicate = (trunc_ln228 == 3)> <Delay = 1.90>

State 112 <SV = 43> <Delay = 3.86>
ST_112 : Operation 752 [1/1] (0.00ns)   --->   "%dstDatas_l_3_5 = phi float [ %dstDatas_0_l_5, %branch15 ], [ %dstDatas_l_3_0, %branch14 ], [ %dstDatas_l_3_0, %branch13 ], [ %dstDatas_l_3_0, %6 ]"   --->   Operation 752 'phi' 'dstDatas_l_3_5' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 753 [1/1] (0.00ns)   --->   "%dstDatas_l_2_5 = phi float [ %dstDatas_l_2_0, %branch15 ], [ %dstDatas_0_l_5, %branch14 ], [ %dstDatas_l_2_0, %branch13 ], [ %dstDatas_l_2_0, %6 ]"   --->   Operation 753 'phi' 'dstDatas_l_2_5' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 754 [1/1] (0.00ns)   --->   "%dstDatas_l_1_5 = phi float [ %dstDatas_l_1_0, %branch15 ], [ %dstDatas_l_1_0, %branch14 ], [ %dstDatas_0_l_5, %branch13 ], [ %dstDatas_l_1_0, %6 ]"   --->   Operation 754 'phi' 'dstDatas_l_1_5' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 755 [1/1] (0.00ns)   --->   "%dstDatas_l_0_5 = phi float [ %dstDatas_l_0_0, %branch15 ], [ %dstDatas_l_0_0, %branch14 ], [ %dstDatas_l_0_0, %branch13 ], [ %dstDatas_0_l_5, %6 ]"   --->   Operation 755 'phi' 'dstDatas_l_0_5' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 756 [1/1] (0.00ns)   --->   "%srcDatas_r_0_load_4 = load float* @srcDatas_r_0, align 4" [pynq_dsp_hls.cpp:242]   --->   Operation 756 'load' 'srcDatas_r_0_load_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 757 [1/1] (0.00ns)   --->   "%srcDatas_r_1_load_4 = load float* @srcDatas_r_1, align 4" [pynq_dsp_hls.cpp:242]   --->   Operation 757 'load' 'srcDatas_r_1_load_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 758 [1/1] (0.00ns)   --->   "%srcDatas_r_2_load_4 = load float* @srcDatas_r_2, align 4" [pynq_dsp_hls.cpp:242]   --->   Operation 758 'load' 'srcDatas_r_2_load_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 759 [1/1] (0.00ns)   --->   "%srcDatas_r_3_load_4 = load float* @srcDatas_r_3, align 4" [pynq_dsp_hls.cpp:242]   --->   Operation 759 'load' 'srcDatas_r_3_load_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 760 [1/1] (1.95ns)   --->   "%dstDatas_0_r_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_4, float %srcDatas_r_1_load_4, float %srcDatas_r_2_load_4, float %srcDatas_r_3_load_4, i2 %trunc_ln241)" [pynq_dsp_hls.cpp:242]   --->   Operation 760 'mux' 'dstDatas_0_r_5' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 761 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln241, label %branch39 [
    i2 0, label %branch12.branch36.backedge_crit_edge
    i2 1, label %branch37
    i2 -2, label %branch38
  ]" [pynq_dsp_hls.cpp:242]   --->   Operation 761 'switch' <Predicate = true> <Delay = 1.30>
ST_112 : Operation 762 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r_5, float* %dstDatas_3_r_2" [pynq_dsp_hls.cpp:242]   --->   Operation 762 'store' <Predicate = (trunc_ln241 == 2)> <Delay = 1.90>
ST_112 : Operation 763 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:242]   --->   Operation 763 'br' <Predicate = (trunc_ln241 == 2)> <Delay = 1.90>
ST_112 : Operation 764 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r_5, float* %dstDatas_3_r_1" [pynq_dsp_hls.cpp:242]   --->   Operation 764 'store' <Predicate = (trunc_ln241 == 1)> <Delay = 1.90>
ST_112 : Operation 765 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:242]   --->   Operation 765 'br' <Predicate = (trunc_ln241 == 1)> <Delay = 1.90>
ST_112 : Operation 766 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r_5, float* %dstDatas_3_r" [pynq_dsp_hls.cpp:242]   --->   Operation 766 'store' <Predicate = (trunc_ln241 == 0)> <Delay = 1.90>
ST_112 : Operation 767 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:242]   --->   Operation 767 'br' <Predicate = (trunc_ln241 == 0)> <Delay = 1.90>
ST_112 : Operation 768 [1/1] (1.90ns)   --->   "store float %dstDatas_0_r_5, float* %dstDatas_3_r_3" [pynq_dsp_hls.cpp:242]   --->   Operation 768 'store' <Predicate = (trunc_ln241 == 3)> <Delay = 1.90>
ST_112 : Operation 769 [1/1] (1.90ns)   --->   "br label %branch36.backedge" [pynq_dsp_hls.cpp:242]   --->   Operation 769 'br' <Predicate = (trunc_ln241 == 3)> <Delay = 1.90>

State 113 <SV = 42> <Delay = 5.70>
ST_113 : Operation 770 [1/1] (0.00ns)   --->   "%dstDatas_3_r_3_load = load float* %dstDatas_3_r_3" [pynq_dsp_hls.cpp:249]   --->   Operation 770 'load' 'dstDatas_3_r_3_load' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 771 [3/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06" [pynq_dsp_hls.cpp:248]   --->   Operation 771 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 772 [4/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 772 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 43> <Delay = 5.70>
ST_114 : Operation 773 [2/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06" [pynq_dsp_hls.cpp:248]   --->   Operation 773 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 774 [3/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 774 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 44> <Delay = 5.70>
ST_115 : Operation 775 [1/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06" [pynq_dsp_hls.cpp:248]   --->   Operation 775 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 776 [2/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 776 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 45> <Delay = 5.70>
ST_116 : Operation 777 [1/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 777 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 778 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %floatDstL to i32" [pynq_dsp_hls.cpp:250]   --->   Operation 778 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [pynq_dsp_hls.cpp:250]   --->   Operation 779 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 780 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:250]   --->   Operation 780 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 781 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [pynq_dsp_hls.cpp:250]   --->   Operation 781 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 782 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [pynq_dsp_hls.cpp:250]   --->   Operation 782 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [pynq_dsp_hls.cpp:250]   --->   Operation 783 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 784 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [pynq_dsp_hls.cpp:250]   --->   Operation 784 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 785 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [pynq_dsp_hls.cpp:250]   --->   Operation 785 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 786 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [pynq_dsp_hls.cpp:250]   --->   Operation 786 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 46> <Delay = 6.84>
ST_117 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [pynq_dsp_hls.cpp:250]   --->   Operation 787 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [pynq_dsp_hls.cpp:250]   --->   Operation 788 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_117 : Operation 789 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [pynq_dsp_hls.cpp:250]   --->   Operation 789 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 790 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [pynq_dsp_hls.cpp:250]   --->   Operation 790 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 791 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [pynq_dsp_hls.cpp:250]   --->   Operation 791 'sub' 'sh_amt_1' <Predicate = (!icmp_ln278)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 792 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_1, 24" [pynq_dsp_hls.cpp:250]   --->   Operation 792 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln278)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_2, %sext_ln281" [pynq_dsp_hls.cpp:250]   --->   Operation 793 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 794 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [pynq_dsp_hls.cpp:250]   --->   Operation 794 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [pynq_dsp_hls.cpp:250]   --->   Operation 795 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 796 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [pynq_dsp_hls.cpp:250]   --->   Operation 796 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [pynq_dsp_hls.cpp:250]   --->   Operation 797 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 798 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 0" [pynq_dsp_hls.cpp:250]   --->   Operation 798 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [pynq_dsp_hls.cpp:250]   --->   Operation 799 'or' 'or_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [pynq_dsp_hls.cpp:250]   --->   Operation 800 'xor' 'xor_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 801 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [pynq_dsp_hls.cpp:250]   --->   Operation 801 'and' 'and_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 802 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %floatDstR to i32" [pynq_dsp_hls.cpp:251]   --->   Operation 802 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [pynq_dsp_hls.cpp:251]   --->   Operation 803 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 804 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:251]   --->   Operation 804 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 805 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [pynq_dsp_hls.cpp:251]   --->   Operation 805 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 806 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_4 to i9" [pynq_dsp_hls.cpp:251]   --->   Operation 806 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [pynq_dsp_hls.cpp:251]   --->   Operation 807 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 808 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [pynq_dsp_hls.cpp:251]   --->   Operation 808 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 809 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_1" [pynq_dsp_hls.cpp:251]   --->   Operation 809 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 810 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_4, -106" [pynq_dsp_hls.cpp:251]   --->   Operation 810 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 47> <Delay = 6.84>
ST_118 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294 = sext i9 %sh_amt_1 to i32" [pynq_dsp_hls.cpp:250]   --->   Operation 811 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_118 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:250]   --->   Operation 812 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_6, i24 -1, i24 0" [pynq_dsp_hls.cpp:250]   --->   Operation 813 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i24" [pynq_dsp_hls.cpp:250]   --->   Operation 814 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_118 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i24 %tmp_2, %sext_ln294cast" [pynq_dsp_hls.cpp:250]   --->   Operation 815 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i24 %shl_ln297, i24 %select_ln285" [pynq_dsp_hls.cpp:250]   --->   Operation 816 'select' 'select_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 817 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i24 0, i24 %select_ln295" [pynq_dsp_hls.cpp:250]   --->   Operation 817 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [pynq_dsp_hls.cpp:250]   --->   Operation 818 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [pynq_dsp_hls.cpp:250]   --->   Operation 819 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 820 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i24 %select_ln288, i24 %select_ln278" [pynq_dsp_hls.cpp:250]   --->   Operation 820 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [pynq_dsp_hls.cpp:250]   --->   Operation 821 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [pynq_dsp_hls.cpp:250]   --->   Operation 822 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 823 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp_2, i24 %select_ln285_1" [pynq_dsp_hls.cpp:250]   --->   Operation 823 'select' 'select_ln282' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [pynq_dsp_hls.cpp:251]   --->   Operation 824 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%sext_ln281_1 = sext i9 %sh_amt_2 to i24" [pynq_dsp_hls.cpp:251]   --->   Operation 825 'sext' 'sext_ln281_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_118 : Operation 826 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0" [pynq_dsp_hls.cpp:251]   --->   Operation 826 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 827 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25" [pynq_dsp_hls.cpp:251]   --->   Operation 827 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 828 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [pynq_dsp_hls.cpp:251]   --->   Operation 828 'sub' 'sh_amt_3' <Predicate = (!icmp_ln278_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 829 [1/1] (1.66ns)   --->   "%icmp_ln295_1 = icmp slt i9 %sh_amt_3, 24" [pynq_dsp_hls.cpp:251]   --->   Operation 829 'icmp' 'icmp_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%lshr_ln286_1 = lshr i24 %tmp_s, %sext_ln281_1" [pynq_dsp_hls.cpp:251]   --->   Operation 830 'lshr' 'lshr_ln286_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 831 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [pynq_dsp_hls.cpp:251]   --->   Operation 831 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [pynq_dsp_hls.cpp:251]   --->   Operation 832 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 833 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [pynq_dsp_hls.cpp:251]   --->   Operation 833 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [pynq_dsp_hls.cpp:251]   --->   Operation 834 'and' 'and_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 835 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 0" [pynq_dsp_hls.cpp:251]   --->   Operation 835 'select' 'select_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [pynq_dsp_hls.cpp:251]   --->   Operation 836 'or' 'or_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [pynq_dsp_hls.cpp:251]   --->   Operation 837 'xor' 'xor_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 838 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [pynq_dsp_hls.cpp:251]   --->   Operation 838 'and' 'and_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 839 [1/1] (2.49ns)   --->   "%ret_V_1 = add i31 2, %zext_ln215" [pynq_dsp_hls.cpp:252]   --->   Operation 839 'add' 'ret_V_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 48> <Delay = 7.00>
ST_119 : Operation 840 [1/1] (2.31ns)   --->   "%sub_ln461 = sub i24 0, %select_ln282" [pynq_dsp_hls.cpp:250]   --->   Operation 840 'sub' 'sub_ln461' <Predicate = (p_Result_18)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 841 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %p_Result_18, i24 %sub_ln461, i24 %select_ln282" [pynq_dsp_hls.cpp:250]   --->   Operation 841 'select' 'select_ln303' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1 = sext i9 %sh_amt_3 to i32" [pynq_dsp_hls.cpp:251]   --->   Operation 842 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_119 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:251]   --->   Operation 843 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%select_ln288_1 = select i1 %tmp_9, i24 -1, i24 0" [pynq_dsp_hls.cpp:251]   --->   Operation 844 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1cast = trunc i32 %sext_ln294_1 to i24" [pynq_dsp_hls.cpp:251]   --->   Operation 845 'trunc' 'sext_ln294_1cast' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_119 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%shl_ln297_1 = shl i24 %tmp_s, %sext_ln294_1cast" [pynq_dsp_hls.cpp:251]   --->   Operation 846 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln295_1 = select i1 %and_ln295_1, i24 %shl_ln297_1, i24 %select_ln285_2" [pynq_dsp_hls.cpp:251]   --->   Operation 847 'select' 'select_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 848 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %icmp_ln278_1, i24 0, i24 %select_ln295_1" [pynq_dsp_hls.cpp:251]   --->   Operation 848 'select' 'select_ln278_1' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [pynq_dsp_hls.cpp:251]   --->   Operation 849 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [pynq_dsp_hls.cpp:251]   --->   Operation 850 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 851 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_3 = select i1 %and_ln285_3, i24 %select_ln288_1, i24 %select_ln278_1" [pynq_dsp_hls.cpp:251]   --->   Operation 851 'select' 'select_ln285_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [pynq_dsp_hls.cpp:251]   --->   Operation 852 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [pynq_dsp_hls.cpp:251]   --->   Operation 853 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 854 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_s, i24 %select_ln285_3" [pynq_dsp_hls.cpp:251]   --->   Operation 854 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i31 %ret_V_1 to i64" [pynq_dsp_hls.cpp:252]   --->   Operation 855 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 856 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2" [pynq_dsp_hls.cpp:252]   --->   Operation 856 'getelementptr' 'physMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 857 [1/1] (7.00ns)   --->   "%physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)" [pynq_dsp_hls.cpp:252]   --->   Operation 857 'writereq' 'physMemPtr_V_addr_3_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 49> <Delay = 7.00>
ST_120 : Operation 858 [1/1] (2.31ns)   --->   "%sub_ln461_1 = sub i24 0, %select_ln282_1" [pynq_dsp_hls.cpp:251]   --->   Operation 858 'sub' 'sub_ln461_1' <Predicate = (p_Result_19)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 859 [1/1] (0.69ns)   --->   "%select_ln303_1 = select i1 %p_Result_19, i24 %sub_ln461_1, i24 %select_ln282_1" [pynq_dsp_hls.cpp:251]   --->   Operation 859 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i24 %select_ln303 to i32" [pynq_dsp_hls.cpp:252]   --->   Operation 860 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 861 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214, i4 -1)" [pynq_dsp_hls.cpp:252]   --->   Operation 861 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 50> <Delay = 7.00>
ST_121 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i24 %select_ln303_1 to i32" [pynq_dsp_hls.cpp:253]   --->   Operation 862 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 863 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214_1, i4 -1)" [pynq_dsp_hls.cpp:253]   --->   Operation 863 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 51> <Delay = 7.00>
ST_122 : Operation 864 [5/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:253]   --->   Operation 864 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 52> <Delay = 7.00>
ST_123 : Operation 865 [4/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:253]   --->   Operation 865 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 53> <Delay = 7.00>
ST_124 : Operation 866 [3/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:253]   --->   Operation 866 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 54> <Delay = 7.00>
ST_125 : Operation 867 [2/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:253]   --->   Operation 867 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 55> <Delay = 7.00>
ST_126 : Operation 868 [1/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:253]   --->   Operation 868 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 869 [1/1] (1.76ns)   --->   "br label %7" [pynq_dsp_hls.cpp:256]   --->   Operation 869 'br' <Predicate = true> <Delay = 1.76>

State 127 <SV = 56> <Delay = 1.81>
ST_127 : Operation 870 [1/1] (0.00ns)   --->   "%t_V_1 = phi i2 [ 0, %_ifconv ], [ %stageIndex_V_1, %9 ]"   --->   Operation 870 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 871 [1/1] (0.95ns)   --->   "%icmp_ln887_1 = icmp eq i2 %t_V_1, -1" [pynq_dsp_hls.cpp:256]   --->   Operation 871 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 872 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 872 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 873 [1/1] (1.56ns)   --->   "%stageIndex_V_1 = add i2 %t_V_1, 1" [pynq_dsp_hls.cpp:256]   --->   Operation 873 'add' 'stageIndex_V_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 874 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %10, label %8" [pynq_dsp_hls.cpp:256]   --->   Operation 874 'br' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 875 [1/1] (1.81ns)   --->   "switch i2 %t_V_1, label %branch10 [
    i2 0, label %branch8
    i2 1, label %branch9
  ]" [pynq_dsp_hls.cpp:257]   --->   Operation 875 'switch' <Predicate = (!icmp_ln887_1)> <Delay = 1.81>
ST_127 : Operation 876 [1/1] (1.81ns)   --->   "br label %branch8" [pynq_dsp_hls.cpp:257]   --->   Operation 876 'br' <Predicate = (!icmp_ln887_1 & t_V_1 == 1)> <Delay = 1.81>
ST_127 : Operation 877 [1/1] (1.81ns)   --->   "br label %branch8" [pynq_dsp_hls.cpp:257]   --->   Operation 877 'br' <Predicate = (!icmp_ln887_1 & t_V_1 != 0 & t_V_1 != 1)> <Delay = 1.81>
ST_127 : Operation 878 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)" [pynq_dsp_hls.cpp:262]   --->   Operation 878 'write' <Predicate = (icmp_ln887_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_127 : Operation 879 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)" [pynq_dsp_hls.cpp:263]   --->   Operation 879 'write' <Predicate = (icmp_ln887_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_127 : Operation 880 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:264]   --->   Operation 880 'write' <Predicate = (icmp_ln887_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_127 : Operation 881 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:265]   --->   Operation 881 'write' <Predicate = (icmp_ln887_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 128 <SV = 57> <Delay = 1.65>
ST_128 : Operation 882 [1/1] (0.00ns)   --->   "%phi_ln257 = phi float [ %dstDatas_l_1_0, %branch9 ], [ %dstDatas_l_2_0, %branch10 ], [ %dstDatas_l_0_0, %8 ]" [pynq_dsp_hls.cpp:257]   --->   Operation 882 'phi' 'phi_ln257' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 883 [1/1] (0.00ns)   --->   "%dstDatas_3_r_load = load float* %dstDatas_3_r" [pynq_dsp_hls.cpp:258]   --->   Operation 883 'load' 'dstDatas_3_r_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 884 [1/1] (0.00ns)   --->   "%dstDatas_3_r_1_load = load float* %dstDatas_3_r_1" [pynq_dsp_hls.cpp:258]   --->   Operation 884 'load' 'dstDatas_3_r_1_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 885 [1/1] (0.00ns)   --->   "%dstDatas_3_r_2_load = load float* %dstDatas_3_r_2" [pynq_dsp_hls.cpp:258]   --->   Operation 885 'load' 'dstDatas_3_r_2_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 886 [1/1] (0.95ns)   --->   "%icmp_ln258 = icmp eq i2 %t_V_1, 0" [pynq_dsp_hls.cpp:258]   --->   Operation 886 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln258_1)   --->   "%select_ln258 = select i1 %icmp_ln258, float %dstDatas_3_r_load, float %dstDatas_3_r_2_load" [pynq_dsp_hls.cpp:258]   --->   Operation 887 'select' 'select_ln258' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 888 [1/1] (0.95ns)   --->   "%icmp_ln258_1 = icmp eq i2 %t_V_1, 1" [pynq_dsp_hls.cpp:258]   --->   Operation 888 'icmp' 'icmp_ln258_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 889 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln258_1 = select i1 %icmp_ln258_1, float %dstDatas_3_r_1_load, float %select_ln258" [pynq_dsp_hls.cpp:258]   --->   Operation 889 'select' 'select_ln258_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 890 [1/1] (1.13ns)   --->   "switch i2 %t_V_1, label %branch7 [
    i2 0, label %branch5
    i2 1, label %branch6
  ]" [pynq_dsp_hls.cpp:257]   --->   Operation 890 'switch' <Predicate = true> <Delay = 1.13>
ST_128 : Operation 891 [1/1] (0.00ns)   --->   "store float %phi_ln257, float* @srcDatas_l_2, align 8" [pynq_dsp_hls.cpp:257]   --->   Operation 891 'store' <Predicate = (t_V_1 == 1)> <Delay = 0.00>
ST_128 : Operation 892 [1/1] (0.00ns)   --->   "store float %select_ln258_1, float* @srcDatas_r_2, align 4" [pynq_dsp_hls.cpp:258]   --->   Operation 892 'store' <Predicate = (t_V_1 == 1)> <Delay = 0.00>
ST_128 : Operation 893 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 893 'br' <Predicate = (t_V_1 == 1)> <Delay = 0.00>
ST_128 : Operation 894 [1/1] (0.00ns)   --->   "store float %phi_ln257, float* @srcDatas_l_1, align 8" [pynq_dsp_hls.cpp:257]   --->   Operation 894 'store' <Predicate = (t_V_1 == 0)> <Delay = 0.00>
ST_128 : Operation 895 [1/1] (0.00ns)   --->   "store float %select_ln258_1, float* @srcDatas_r_1, align 4" [pynq_dsp_hls.cpp:258]   --->   Operation 895 'store' <Predicate = (t_V_1 == 0)> <Delay = 0.00>
ST_128 : Operation 896 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 896 'br' <Predicate = (t_V_1 == 0)> <Delay = 0.00>
ST_128 : Operation 897 [1/1] (0.00ns)   --->   "store float %phi_ln257, float* @srcDatas_l_3, align 8" [pynq_dsp_hls.cpp:257]   --->   Operation 897 'store' <Predicate = (t_V_1 != 0 & t_V_1 != 1)> <Delay = 0.00>
ST_128 : Operation 898 [1/1] (0.00ns)   --->   "store float %select_ln258_1, float* @srcDatas_r_3, align 4" [pynq_dsp_hls.cpp:258]   --->   Operation 898 'store' <Predicate = (t_V_1 != 0 & t_V_1 != 1)> <Delay = 0.00>
ST_128 : Operation 899 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 899 'br' <Predicate = (t_V_1 != 0 & t_V_1 != 1)> <Delay = 0.00>
ST_128 : Operation 900 [1/1] (0.00ns)   --->   "br label %7" [pynq_dsp_hls.cpp:256]   --->   Operation 900 'br' <Predicate = true> <Delay = 0.00>

State 129 <SV = 57> <Delay = 1.81>
ST_129 : Operation 901 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)" [pynq_dsp_hls.cpp:262]   --->   Operation 901 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_129 : Operation 902 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)" [pynq_dsp_hls.cpp:263]   --->   Operation 902 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_129 : Operation 903 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:264]   --->   Operation 903 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_129 : Operation 904 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:265]   --->   Operation 904 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_129 : Operation 905 [1/1] (1.81ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge" [pynq_dsp_hls.cpp:266]   --->   Operation 905 'br' <Predicate = true> <Delay = 1.81>

State 130 <SV = 58> <Delay = 0.00>
ST_130 : Operation 906 [1/1] (0.00ns)   --->   "%readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %10 ], [ %lrclk_read, %0 ]" [pynq_dsp_hls.cpp:152]   --->   Operation 906 'phi' 'readyRch_flag_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 907 [1/1] (0.00ns)   --->   "%readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %10 ], [ true, %0 ]"   --->   Operation 907 'phi' 'readyRch_new_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 908 [1/1] (0.00ns)   --->   "%readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %10 ], [ %xor_ln193, %0 ]" [pynq_dsp_hls.cpp:193]   --->   Operation 908 'phi' 'readyLch_flag_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 909 [1/1] (0.00ns)   --->   "br i1 %readyLch_flag_1, label %mergeST155, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new156" [pynq_dsp_hls.cpp:193]   --->   Operation 909 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 910 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyLch, align 1" [pynq_dsp_hls.cpp:196]   --->   Operation 910 'store' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_130 : Operation 911 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new156"   --->   Operation 911 'br' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_130 : Operation 912 [1/1] (0.00ns)   --->   "br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new" [pynq_dsp_hls.cpp:152]   --->   Operation 912 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 913 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyRch, align 1" [pynq_dsp_hls.cpp:194]   --->   Operation 913 'store' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_130 : Operation 914 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new"   --->   Operation 914 'br' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_130 : Operation 915 [1/1] (0.00ns)   --->   "ret void" [pynq_dsp_hls.cpp:266]   --->   Operation 915 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:152) [36]  (1 ns)

 <State 2>: 3.49ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:152) [36]  (1 ns)
	'add' operation ('ret.V', pynq_dsp_hls.cpp:185) [56]  (2.49 ns)

 <State 3>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr', pynq_dsp_hls.cpp:185) [58]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [59]  (7 ns)

 <State 4>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [59]  (7 ns)

 <State 5>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [59]  (7 ns)

 <State 6>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [59]  (7 ns)

 <State 7>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [59]  (7 ns)

 <State 8>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [59]  (7 ns)

 <State 9>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [59]  (7 ns)

 <State 10>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [60]  (7 ns)

 <State 11>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_1', pynq_dsp_hls.cpp:210) [84]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [85]  (7 ns)

 <State 12>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [85]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [85]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [85]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [85]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [85]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [85]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [86]  (7 ns)

 <State 19>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:211) [87]  (7 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [91]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [91]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [91]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [91]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [91]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [91]  (6.41 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('floatSrcL', pynq_dsp_hls.cpp:214) [92]  (6.08 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'phi' operation ('dstDatas_l_3_0', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [100]  (0 ns)
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:248) [521]  (5.7 ns)

 <State 43>: 3.62ns
The critical path consists of the following:
	'load' operation ('configReg_load', pynq_dsp_hls.cpp:225) on array 'configReg' [158]  (2.32 ns)
	blocking operation 1.3 ns on control path)

 <State 44>: 2.32ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:112->pynq_dsp_hls.cpp:237) on array 'configReg' [177]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:113->pynq_dsp_hls.cpp:237) on array 'configReg' [179]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:121->pynq_dsp_hls.cpp:237) on array 'configReg' [191]  (2.32 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [199]  (5.7 ns)

 <State 48>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237) [209]  (5.7 ns)

 <State 49>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [199]  (5.7 ns)

 <State 50>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [199]  (5.7 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [201]  (6.44 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [201]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [201]  (6.44 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [201]  (6.44 ns)

 <State 55>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [201]  (6.44 ns)

 <State 56>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [201]  (6.44 ns)

 <State 57>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [201]  (6.44 ns)

 <State 58>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [203]  (6.44 ns)

 <State 59>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [203]  (6.44 ns)

 <State 60>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [203]  (6.44 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [203]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [203]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [203]  (6.44 ns)

 <State 64>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [203]  (6.44 ns)

 <State 65>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [205]  (6.44 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [205]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [205]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [205]  (6.44 ns)

 <State 69>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [205]  (6.44 ns)

 <State 70>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [205]  (6.44 ns)

 <State 71>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_9_i', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [205]  (6.44 ns)

 <State 72>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [207]  (6.44 ns)

 <State 73>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [207]  (6.44 ns)

 <State 74>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [207]  (6.44 ns)

 <State 75>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [207]  (6.44 ns)

 <State 76>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [207]  (6.44 ns)

 <State 77>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [207]  (6.44 ns)

 <State 78>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) [207]  (6.44 ns)

 <State 79>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('az0R', pynq_dsp_hls.cpp:131->pynq_dsp_hls.cpp:237) [216]  (6.44 ns)

 <State 80>: 3.68ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[3].l') with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [237]  (1.77 ns)
	'phi' operation ('dstDatas[3].l') with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [237]  (0 ns)
	multiplexor before 'phi' operation ('dstDatas_l_3_0_be', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [514]  (1.91 ns)
	'phi' operation ('dstDatas_l_3_0_be', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [514]  (0 ns)

 <State 81>: 4.28ns
The critical path consists of the following:
	'mux' operation ('tmp_35', pynq_dsp_hls.cpp:234) [260]  (1.96 ns)
	'call' operation ('tmp_37', pynq_dsp_hls.cpp:234) to 'effect_delay' [266]  (2.32 ns)

 <State 82>: 1.77ns
The critical path consists of the following:
	'call' operation ('tmp_37', pynq_dsp_hls.cpp:234) to 'effect_delay' [266]  (1.77 ns)

 <State 83>: 1.91ns
The critical path consists of the following:
	'store' operation ('store_ln234', pynq_dsp_hls.cpp:234) of variable 'dstDatas[0].r', pynq_dsp_hls.cpp:234 on local variable 'dstDatas[3].r' [283]  (1.91 ns)

 <State 84>: 5.75ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:231) on array 'configReg' [306]  (2.32 ns)
	'icmp' operation ('icmp_ln24_3', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) [331]  (2.45 ns)
	'or' operation ('or_ln24_1', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) [332]  (0.978 ns)

 <State 85>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) [334]  (5.43 ns)

 <State 86>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) [334]  (5.43 ns)
	'and' operation ('and_ln24_1', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) [335]  (0.978 ns)

 <State 87>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [336]  (6.44 ns)

 <State 88>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [336]  (6.44 ns)

 <State 89>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [336]  (6.44 ns)

 <State 90>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [336]  (6.44 ns)

 <State 91>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [336]  (6.44 ns)

 <State 92>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [336]  (6.44 ns)

 <State 93>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_i1', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [336]  (6.44 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [337]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [337]  (5.7 ns)

 <State 96>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [337]  (5.7 ns)

 <State 97>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21_i', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [337]  (5.7 ns)

 <State 98>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [338]  (6.44 ns)

 <State 99>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [338]  (6.44 ns)

 <State 100>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [338]  (6.44 ns)

 <State 101>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [338]  (6.44 ns)

 <State 102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [338]  (6.44 ns)

 <State 103>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [338]  (6.44 ns)

 <State 104>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('absDst', pynq_dsp_hls.cpp:27->pynq_dsp_hls.cpp:231) [338]  (6.44 ns)

 <State 105>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[3].l') with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [375]  (1.77 ns)

 <State 106>: 1.91ns
The critical path consists of the following:
	'store' operation ('store_ln231', pynq_dsp_hls.cpp:231) of variable 'dst.r', pynq_dsp_hls.cpp:31->pynq_dsp_hls.cpp:231 on local variable 'dstDatas[3].r' [381]  (1.91 ns)

 <State 107>: 5.75ns
The critical path consists of the following:
	'load' operation ('pi', pynq_dsp_hls.cpp:4->pynq_dsp_hls.cpp:228) on array 'configReg' [404]  (2.32 ns)
	'icmp' operation ('icmp_ln257_3', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228) [425]  (2.45 ns)
	'or' operation ('or_ln257_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228) [426]  (0.978 ns)

 <State 108>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228) [428]  (5.43 ns)

 <State 109>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228) [428]  (5.43 ns)
	'and' operation ('and_ln257_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228) [429]  (0 ns)
	'select' operation ('monitorDstL', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:9->pynq_dsp_hls.cpp:228) [430]  (0.978 ns)

 <State 110>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[3].l') with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [459]  (1.77 ns)

 <State 111>: 1.91ns
The critical path consists of the following:
	'store' operation ('store_ln228', pynq_dsp_hls.cpp:228) of variable 'dst.r', pynq_dsp_hls.cpp:12->pynq_dsp_hls.cpp:228 on local variable 'dstDatas[3].r' [465]  (1.91 ns)

 <State 112>: 3.86ns
The critical path consists of the following:
	'load' operation ('srcDatas_r_0_load_4', pynq_dsp_hls.cpp:242) on static variable 'srcDatas_r_0' [495]  (0 ns)
	'mux' operation ('dstDatas[0].r', pynq_dsp_hls.cpp:242) [499]  (1.96 ns)
	'store' operation ('store_ln242', pynq_dsp_hls.cpp:242) of variable 'dstDatas[0].r', pynq_dsp_hls.cpp:242 on local variable 'dstDatas[3].r' [505]  (1.91 ns)

 <State 113>: 5.7ns
The critical path consists of the following:
	'load' operation ('dstDatas_3_r_3_load', pynq_dsp_hls.cpp:249) on local variable 'dstDatas[3].r' [520]  (0 ns)
	'fmul' operation ('floatDstR', pynq_dsp_hls.cpp:249) [522]  (5.7 ns)

 <State 114>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:248) [521]  (5.7 ns)

 <State 115>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:248) [521]  (5.7 ns)

 <State 116>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstR', pynq_dsp_hls.cpp:249) [522]  (5.7 ns)

 <State 117>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284', pynq_dsp_hls.cpp:250) [534]  (1.66 ns)
	'and' operation ('and_ln284', pynq_dsp_hls.cpp:250) [546]  (0.978 ns)
	'and' operation ('and_ln285', pynq_dsp_hls.cpp:250) [547]  (0 ns)
	'select' operation ('select_ln285', pynq_dsp_hls.cpp:250) [548]  (4.2 ns)

 <State 118>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284_1', pynq_dsp_hls.cpp:251) [573]  (1.66 ns)
	'and' operation ('and_ln284_1', pynq_dsp_hls.cpp:251) [585]  (0.978 ns)
	'and' operation ('and_ln285_2', pynq_dsp_hls.cpp:251) [586]  (0 ns)
	'select' operation ('select_ln285_2', pynq_dsp_hls.cpp:251) [587]  (4.2 ns)

 <State 119>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_2', pynq_dsp_hls.cpp:252) [604]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:252) [605]  (7 ns)

 <State 120>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:252) [606]  (7 ns)

 <State 121>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [608]  (7 ns)

 <State 122>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [609]  (7 ns)

 <State 123>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [609]  (7 ns)

 <State 124>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [609]  (7 ns)

 <State 125>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [609]  (7 ns)

 <State 126>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [609]  (7 ns)

 <State 127>: 1.81ns
The critical path consists of the following:
	'phi' operation ('stageIndex.V') with incoming values : ('stageIndex.V', pynq_dsp_hls.cpp:256) [612]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln257', pynq_dsp_hls.cpp:257) with incoming values : ('az0L', pynq_dsp_hls.cpp:130->pynq_dsp_hls.cpp:237) ('dstDatas[0].l', pynq_dsp_hls.cpp:234) ('dst.l', pynq_dsp_hls.cpp:24->pynq_dsp_hls.cpp:231) ('dst.l', pynq_dsp_hls.cpp:11->pynq_dsp_hls.cpp:228) ('dstDatas[0].l', pynq_dsp_hls.cpp:241) [624]  (1.81 ns)

 <State 128>: 1.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln258', pynq_dsp_hls.cpp:258) [628]  (0.959 ns)
	'select' operation ('select_ln258', pynq_dsp_hls.cpp:258) [629]  (0 ns)
	'select' operation ('select_ln258_1', pynq_dsp_hls.cpp:258) [631]  (0.698 ns)
	'store' operation ('store_ln258', pynq_dsp_hls.cpp:258) of variable 'select_ln258_1', pynq_dsp_hls.cpp:258 on static variable 'srcDatas_r_1' [639]  (0 ns)

 <State 129>: 1.81ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('readyRch_flag_1', pynq_dsp_hls.cpp:152) with incoming values : ('lrclk', pynq_dsp_hls.cpp:152) [654]  (1.81 ns)

 <State 130>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
