[![Open in Visual Studio Code](https://classroom.github.com/assets/open-in-vscode-f059dc9a6f8d3a56e377f745f24479a46679e63a5d9fe6f495e02850cd0d8118.svg)](https://classroom.github.com/online_ide?assignment_repo_id=5517627&assignment_repo_type=AssignmentRepo)
# Compiler Design Lab Record

## Introduction
| NAME | Hrishika Agrawal |
|------|------------------|
| ROLL NO. | 2019UGCS015R |
| BRANCH | Computer Science and Engineering |
| SUBJECT | Compiler Design Lab Record |
| SUBJECT CODE | CS324 |
| FACULTY | Dr. Bhaskar Mondal |

## Lab Work
|Sr. No.| Description | Date | 
|-------|-------------|------|
|1.     | Lab 1      | 07/08/2021 |
|1.     | Lab 2      | 13/08/2021 |
|1.     | Lab 3     | 20/08/2021 |
|1.     | Lab 4     | 27/08/2021 |
|1.     | Lab 5      | 03/09/2021 |
|1.     | Lab 6     | 10/09/2021 |
|1.     | Lab 7     | 17/09/2021 |
