I0: io16_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_0
i1: io1_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_valid
I2: io16_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_0
i3: io1_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid
I4: io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_0
i5: io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid
I6: io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_0
i7: io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid
I8: io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_0
i9: io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid
I10: io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_0
i11: io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid
p12: op_hcompute_b_gb_stencil$inner_compute$add_denoised_1_stencil_6_denoised_1_stencil_7_467_i2602_i2231
p13: op_hcompute_b_gb_stencil$inner_compute$lshr_467_468_469_i2604_i212
p14: op_hcompute_g_b_stencil$inner_compute$add_denoised_1_stencil_1_denoised_1_stencil_2_422_i3420_i2231
p15: op_hcompute_g_b_stencil$inner_compute$lshr_422_423_424_i3422_i212
p16: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_356_357_tree$opN_1$_join$max_mux_i3380_i812
p17: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_356_357_tree$opN_0$_join$max_mux_i3384_i812
p18: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_356_357_tree$_join$max_mux_i3386_i812
p19: op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_1_357_358$min_mux_i3389_i2192
p20: op_hcompute_g_b_stencil$inner_compute$add_denoised_1_stencil_3_denoised_1_stencil_4_425_i3415_i2231
p21: op_hcompute_g_b_stencil$inner_compute$lshr_425_423_426_i3417_i212
p22: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$sub_i3430_i134
p23: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$abs$mult_i3431_i1096
p24: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$abs$is_pos_i3433_i2391
p25: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$abs$out_mux_i3434_i1784
p26: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$sub_i3424_i134
p27: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$abs$mult_i3425_i1096
p28: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$abs$is_pos_i3427_i2391
p29: op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$abs$out_mux_i3428_i1784
p30: op_hcompute_g_b_stencil$inner_compute$ult_419_420_421_i3435_i571
p31: op_hcompute_g_b_stencil$inner_compute$mux_421_424_426_i3436_i1784
p32: op_hcompute_b_gb_stencil$inner_compute$add_g_b_stencil_1_g_b_stencil_2_471_i2609_i2231
p33: op_hcompute_b_gb_stencil$inner_compute$lshr_471_468_472_i2611_i212
p34: op_hcompute_b_gb_stencil$inner_compute$sub_470_472_473_i2612_i1985
m35: b_gb_stencil$ub_b_gb_stencil_BANK_0_garnet
p36: op_hcompute_b_gr_stencil$inner_compute$add_denoised_1_stencil_9_denoised_1_stencil_10_502_i2628_i2231
p37: op_hcompute_b_gr_stencil$inner_compute$lshr_502_503_504_i2630_i212
p38: op_hcompute_b_gr_stencil$inner_compute$add_g_b_stencil_3_g_b_stencil_4_506_i2635_i2231
p39: op_hcompute_b_gr_stencil$inner_compute$lshr_506_503_507_i2637_i212
p40: op_hcompute_b_gr_stencil$inner_compute$sub_505_507_508_i2638_i1985
m41: b_gr_stencil$ub_b_gr_stencil_BANK_0_garnet
p42: op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_380_381_tree$opN_1$_join$max_mux_i3398_i812
p43: op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_380_381_tree$opN_0$_join$max_mux_i3402_i812
p44: op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_380_381_tree$_join$max_mux_i3404_i812
p45: op_hcompute_denoised_1_stencil_1$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_6_381_382$min_mux_i3407_i2192
r46: denoised_1_stencil$d_reg__U16$reg0
r47: denoised_1_stencil$d_reg__U17$reg0
r48: denoised_1_stencil$d_reg__U18$reg0
r49: denoised_1_stencil$d_reg__U19$reg0
r50: denoised_1_stencil$d_reg__U20$reg0
m51: denoised_1_stencil$ub_denoised_1_stencil_BANK_10_garnet
m52: denoised_1_stencil$ub_denoised_1_stencil_BANK_11_garnet
m53: denoised_1_stencil$ub_denoised_1_stencil_BANK_12_garnet
m54: denoised_1_stencil$ub_denoised_1_stencil_BANK_13_garnet
m55: denoised_1_stencil$ub_denoised_1_stencil_BANK_3_garnet
m56: denoised_1_stencil$ub_denoised_1_stencil_BANK_4_garnet
m57: denoised_1_stencil$ub_denoised_1_stencil_BANK_5_garnet
m58: denoised_1_stencil$ub_denoised_1_stencil_BANK_6_garnet
m59: denoised_1_stencil$ub_denoised_1_stencil_BANK_7_garnet
m60: denoised_1_stencil$ub_denoised_1_stencil_bank_18_garnet
m61: denoised_1_stencil$ub_denoised_1_stencil_bank_19_garnet
m62: denoised_1_stencil$ub_denoised_1_stencil_bank_20_garnet
m63: denoised_1_stencil$ub_denoised_1_stencil_bank_21_garnet
m64: denoised_1_stencil$ub_denoised_1_stencil_bank_22_garnet
r65: g_b_stencil$d_reg__U25$reg0
m66: g_b_stencil$ub_g_b_stencil_bank_10_garnet
m67: g_b_stencil$ub_g_b_stencil_bank_7_garnet
m68: g_b_stencil$ub_g_b_stencil_bank_8_garnet
m69: g_b_stencil$ub_g_b_stencil_bank_9_garnet
p70: op_hcompute_g_r_stencil$inner_compute$add_denoised_1_stencil_11_denoised_1_stencil_12_550_i3477_i2231
p71: op_hcompute_g_r_stencil$inner_compute$lshr_550_551_552_i3479_i212
p72: op_hcompute_g_r_stencil$inner_compute$add_denoised_1_stencil_13_denoised_1_stencil_14_553_i3472_i2231
p73: op_hcompute_g_r_stencil$inner_compute$lshr_553_551_554_i3474_i212
p74: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$sub_i3487_i134
p75: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$abs$mult_i3488_i1096
p76: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$abs$is_pos_i3490_i2391
p77: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$abs$out_mux_i3491_i1784
p78: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$sub_i3481_i134
p79: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$abs$mult_i3482_i1096
p80: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$abs$is_pos_i3484_i2391
p81: op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$abs$out_mux_i3485_i1784
p82: op_hcompute_g_r_stencil$inner_compute$ult_547_548_549_i3492_i571
p83: op_hcompute_g_r_stencil$inner_compute$mux_549_552_554_i3493_i1784
r84: g_r_stencil$d_reg__U30$reg0
m85: g_r_stencil$ub_g_r_stencil_bank_10_garnet
m86: g_r_stencil$ub_g_r_stencil_bank_7_garnet
m87: g_r_stencil$ub_g_r_stencil_bank_8_garnet
m88: g_r_stencil$ub_g_r_stencil_bank_9_garnet
r89: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U34$reg0
r90: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U35$reg0
r91: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U36$reg0
r92: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U37$reg0
r93: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U38$reg0
r94: hw_input_global_wrapper_global_wrapper_stencil$d_reg__U39$reg0
m95: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_garnet
m96: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_3_garnet
m97: hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_bank_4_garnet
p98: op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_773_774_i3222_i371
p99: op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_7740_775_i3224_i1135
p100: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_775_b_gr_stencil_1_denoised_1_stencil_26_i3225_i1784
p101: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_941_949$min_mux_i2667_i2192
p102: op_hcompute_corrected_stencil$inner_compute$mult_middle_9507_951_i2669_i1258
p103: op_hcompute_corrected_stencil$inner_compute$add_952_953_954_tree$opN_1$_join_i2671_i2231
p104: op_hcompute_demosaicked_1_stencil$inner_compute$add_denoised_1_stencil_21_denoised_1_stencil_22_690_i3112_i2231
p105: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_690_691_692_i3114_i212
p106: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_r_stencil_5_g_r_stencil_6_694_i3118_i2231
p107: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_694_691_695_i3120_i212
p108: op_hcompute_demosaicked_1_stencil$inner_compute$sub_693_695_696_i3121_i1985
p109: op_hcompute_demosaicked_1_stencil$inner_compute$add_denoised_1_stencil_23_denoised_1_stencil_24_697_i3099_i2231
p110: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_697_691_698_i3101_i212
p111: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_r_stencil_7_g_r_stencil_8_700_i3106_i2231
p112: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_700_691_701_i3108_i212
p113: op_hcompute_demosaicked_1_stencil$inner_compute$sub_699_701_702_i3109_i1985
p114: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$sub_i3129_i134
p115: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$abs$mult_i3130_i1096
p116: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$abs$is_pos_i3132_i2391
p117: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$abs$out_mux_i3133_i1784
p118: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$sub_i3123_i134
p119: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$abs$mult_i3124_i1096
p120: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$abs$is_pos_i3126_i2391
p121: op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$abs$out_mux_i3127_i1784
p122: op_hcompute_demosaicked_1_stencil$inner_compute$ult_687_688_689_i3134_i571
p123: op_hcompute_demosaicked_1_stencil$inner_compute$mux_689_696_702_i3135_i1784
p124: op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_684_685_i3140_i371
p125: op_hcompute_demosaicked_1_stencil$inner_compute$eq_6850_686_i3142_i1135
p126: op_hcompute_demosaicked_1_stencil$inner_compute$mux_686_r_gr_stencil_1_703_i3143_i1784
p127: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_941_942$min_mux_i2654_i2192
p128: op_hcompute_corrected_stencil$inner_compute$mult_middle_943549_944_i2656_i1258
p129: op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_755_756_i3203_i371
p130: op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7560_757_i3205_i1135
p131: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_757_denoised_1_stencil_25_g_b_stencil_6_i3206_i1784
p132: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_941_945$min_mux_i2660_i2192
p133: op_hcompute_corrected_stencil$inner_compute$mult_middle_946n103_947_i2662_i1258
p134: op_hcompute_corrected_stencil$inner_compute$add_952_953_954_tree$_join_i2672_i1176
p135: op_hcompute_curved_stencil$inner_compute$smax_3328_3329_3330$max_mux_i2969_i1301
p136: op_hcompute_curved_stencil$inner_compute$i2976_i2977_i292
m137: op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet
p138: op_hcompute_demosaicked_1_stencil_5$inner_compute$add_denoised_1_stencil_29_denoised_1_stencil_30_858_i3293_i2231
p139: op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_858_859_860_i3295_i212
p140: op_hcompute_demosaicked_1_stencil_5$inner_compute$add_g_b_stencil_7_g_b_stencil_8_862_i3299_i2231
p141: op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_862_859_863_i3301_i212
p142: op_hcompute_demosaicked_1_stencil_5$inner_compute$sub_861_863_864_i3302_i1985
p143: op_hcompute_demosaicked_1_stencil_5$inner_compute$add_denoised_1_stencil_31_denoised_1_stencil_32_865_i3280_i2231
p144: op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_865_859_866_i3282_i212
p145: op_hcompute_demosaicked_1_stencil_5$inner_compute$add_g_b_stencil_9_g_b_stencil_10_868_i3287_i2231
p146: op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_868_859_869_i3289_i212
p147: op_hcompute_demosaicked_1_stencil_5$inner_compute$sub_867_869_870_i3290_i1985
p148: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$sub_i3310_i134
p149: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$abs$mult_i3311_i1096
p150: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$abs$is_pos_i3313_i2391
p151: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$abs$out_mux_i3314_i1784
p152: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$sub_i3304_i134
p153: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$abs$mult_i3305_i1096
p154: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$abs$is_pos_i3307_i2391
p155: op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$abs$out_mux_i3308_i1784
p156: op_hcompute_demosaicked_1_stencil_5$inner_compute$ult_855_856_857_i3315_i571
p157: op_hcompute_demosaicked_1_stencil_5$inner_compute$mux_857_864_870_i3316_i1784
p158: op_hcompute_demosaicked_1_stencil_5$inner_compute$and_demosaicked_1_s0_y_852_853_i3319_i371
p159: op_hcompute_demosaicked_1_stencil_5$inner_compute$eq_8530_854_i3321_i1135
p160: op_hcompute_demosaicked_1_stencil_5$inner_compute$mux_854_871_b_gb_stencil_1_i3322_i1784
p161: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_999_1007$min_mux_i2719_i2192
p162: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_10087_1009_i2721_i1258
p163: op_hcompute_corrected_stencil_1$inner_compute$add_1010_1011_1012_tree$opN_1$_join_i2723_i2231
p164: op_hcompute_demosaicked_1_stencil_3$inner_compute$and_demosaicked_1_s0_y_790_791_i3241_i371
p165: op_hcompute_demosaicked_1_stencil_3$inner_compute$eq_7910_792_i3243_i1135
p166: op_hcompute_demosaicked_1_stencil_3$inner_compute$mux_792_denoised_1_stencil_27_r_gb_stencil_1_i3244_i1784
p167: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_999_1000$min_mux_i2706_i2192
p168: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1001549_1002_i2708_i1258
p169: op_hcompute_demosaicked_1_stencil_4$inner_compute$and_demosaicked_1_s0_y_808_809_i3260_i371
p170: op_hcompute_demosaicked_1_stencil_4$inner_compute$eq_8090_810_i3262_i1135
p171: op_hcompute_demosaicked_1_stencil_4$inner_compute$mux_810_g_r_stencil_9_denoised_1_stencil_28_i3263_i1784
p172: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_999_1003$min_mux_i2712_i2192
p173: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1004n103_1005_i2714_i1258
p174: op_hcompute_corrected_stencil_1$inner_compute$add_1010_1011_1012_tree$_join_i2724_i1176
p175: op_hcompute_curved_stencil_1$inner_compute$smax_4374_4375_4376$max_mux_i2991_i1301
p176: op_hcompute_curved_stencil_1$inner_compute$i2998_i2999_i292
m177: op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet
p178: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1058_1066$min_mux_i2771_i2192
p179: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_106762_1068_i2773_i1258
p180: op_hcompute_corrected_stencil_2$inner_compute$add_1069_1070_1071_tree$opN_1$_join_i2775_i2231
p181: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1058_1059$min_mux_i2758_i2192
p182: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1060n96_1061_i2760_i1258
p183: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1058_1062$min_mux_i2764_i2192
p184: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1063373_1064_i2766_i1258
p185: op_hcompute_corrected_stencil_2$inner_compute$add_1069_1070_1071_tree$_join_i2776_i1176
p186: op_hcompute_curved_stencil_2$inner_compute$smax_5421_5422_5423$max_mux_i3013_i1301
p187: op_hcompute_curved_stencil_2$inner_compute$i3020_i3021_i292
m188: op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet
p189: op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_12_1116_1124$min_mux_i2823_i2192
p190: op_hcompute_corrected_stencil_3$inner_compute$mult_middle_112562_1126_i2825_i1258
p191: op_hcompute_corrected_stencil_3$inner_compute$add_1127_1128_1129_tree$opN_1$_join_i2827_i2231
p192: op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_10_1116_1117$min_mux_i2810_i2192
p193: op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1118n96_1119_i2812_i1258
p194: op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_11_1116_1120$min_mux_i2816_i2192
p195: op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1121373_1122_i2818_i1258
p196: op_hcompute_corrected_stencil_3$inner_compute$add_1127_1128_1129_tree$_join_i2828_i1176
p197: op_hcompute_curved_stencil_3$inner_compute$smax_6467_6468_6469$max_mux_i3035_i1301
p198: op_hcompute_curved_stencil_3$inner_compute$i3042_i3043_i292
m199: op_hcompute_curved_stencil_3$inner_compute$rom_curvea0$3_garnet
p200: op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_15_1175_1183$min_mux_i2875_i2192
p201: op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1184883_1185_i2877_i1258
p202: op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$opN_1$_join_i2879_i2231
p203: op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_13_1175_1176$min_mux_i2862_i2192
p204: op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1177n31_1178_i2864_i1258
p205: op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_14_1175_1179$min_mux_i2868_i2192
p206: op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1180n261_1181_i2870_i1258
p207: op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$_join_i2880_i1176
p208: op_hcompute_curved_stencil_4$inner_compute$smax_7514_7515_7516$max_mux_i3057_i1301
p209: op_hcompute_curved_stencil_4$inner_compute$i3064_i3065_i292
m210: op_hcompute_curved_stencil_4$inner_compute$rom_curvea0$4_garnet
p211: op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_18_1233_1241$min_mux_i2927_i2192
p212: op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1242883_1243_i2929_i1258
p213: op_hcompute_corrected_stencil_5$inner_compute$add_1244_1245_1246_tree$opN_1$_join_i2931_i2231
p214: op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_16_1233_1234$min_mux_i2914_i2192
p215: op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1235n31_1236_i2916_i1258
p216: op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_17_1233_1237$min_mux_i2920_i2192
p217: op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1238n261_1239_i2922_i1258
p218: op_hcompute_corrected_stencil_5$inner_compute$add_1244_1245_1246_tree$_join_i2932_i1176
p219: op_hcompute_curved_stencil_5$inner_compute$smax_8560_8561_8562$max_mux_i3079_i1301
p220: op_hcompute_curved_stencil_5$inner_compute$i3086_i3087_i292
m221: op_hcompute_curved_stencil_5$inner_compute$rom_curvea0$5_garnet
m222: op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_1_garnet
m223: op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_1_garnet
m224: op_hcompute_demosaicked_1_stencil_3_port_controller$op_hcompute_demosaicked_1_stencil_3_port_controller_Counter_1_garnet
m225: op_hcompute_demosaicked_1_stencil_4_port_controller$op_hcompute_demosaicked_1_stencil_4_port_controller_Counter_1_garnet
m226: op_hcompute_demosaicked_1_stencil_5_port_controller$op_hcompute_demosaicked_1_stencil_5_port_controller_Counter_1_garnet
m227: op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_1_garnet
m228: op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet
m229: op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_garnet
m230: op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_garnet
m231: op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_garnet
m232: op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_garnet
m233: op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet
p234: op_hcompute_r_gb_stencil$inner_compute$add_denoised_1_stencil_16_denoised_1_stencil_17_595_i3562_i2231
p235: op_hcompute_r_gb_stencil$inner_compute$lshr_595_596_597_i3564_i212
p236: op_hcompute_r_gb_stencil$inner_compute$add_g_r_stencil_1_g_r_stencil_2_599_i3569_i2231
p237: op_hcompute_r_gb_stencil$inner_compute$lshr_599_596_600_i3571_i212
p238: op_hcompute_r_gb_stencil$inner_compute$sub_598_600_601_i3572_i1985
m239: r_gb_stencil$ub_r_gb_stencil_BANK_0_garnet
p240: op_hcompute_r_gr_stencil$inner_compute$add_denoised_1_stencil_19_denoised_1_stencil_20_630_i3588_i2231
p241: op_hcompute_r_gr_stencil$inner_compute$lshr_630_631_632_i3590_i212
p242: op_hcompute_r_gr_stencil$inner_compute$add_g_r_stencil_3_g_r_stencil_4_634_i3595_i2231
p243: op_hcompute_r_gr_stencil$inner_compute$lshr_634_631_635_i3597_i212
p244: op_hcompute_r_gr_stencil$inner_compute$sub_633_635_636_i3598_i1985
m245: r_gr_stencil$ub_r_gr_stencil_BANK_0_garnet
r246: io16_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_0$reg0
r247: io1_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_valid$reg1
r248: io16_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_0$reg2
r249: io1_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid$reg3
r250: io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_0$reg4
r251: io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid$reg5
r252: io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_0$reg6
r253: io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid$reg7
r254: io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_0$reg8
r255: io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid$reg9
r256: io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_0$reg10
r257: io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid$reg11
I258: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0
r259: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg12
r260: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg13
r261: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg14
r262: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg15
r263: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg16
r264: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg17
I265: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0
r266: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg18
r267: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg19
r268: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg20
r269: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg21
r270: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg22
r271: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg23
r272: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg24
r273: pnr_pipelining273
r274: pnr_pipelining274
r275: pnr_pipelining275
r276: pnr_pipelining276
r277: pnr_pipelining277
r278: pnr_pipelining278
r279: pnr_pipelining279
r280: pnr_pipelining280
r281: pnr_pipelining281
r282: pnr_pipelining282
r283: pnr_pipelining283
r284: pnr_pipelining284
r285: pnr_pipelining285
r286: pnr_pipelining286
r287: pnr_pipelining287
r288: pnr_pipelining288
r289: pnr_pipelining289
r290: pnr_pipelining290
r291: pnr_pipelining291
r292: pnr_pipelining292
r293: pnr_pipelining293
r294: pnr_pipelining294
r295: pnr_pipelining295
r296: pnr_pipelining296
r297: pnr_pipelining297
r298: pnr_pipelining298
r299: pnr_pipelining299
r300: pnr_pipelining300
r301: pnr_pipelining301
r302: pnr_pipelining302
r303: pnr_pipelining303
r304: pnr_pipelining304
r305: pnr_pipelining305
r306: pnr_pipelining306
r307: pnr_pipelining307
r308: pnr_pipelining308
r309: pnr_pipelining309
r310: pnr_pipelining310
