// Seed: 1971243168
module module_0 (
    input id_0,
    output reg id_1
);
  always
    if (1 + id_0) begin
      id_1 <= 1;
    end
endmodule
