<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx
clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf

</twCmdLine><twDesign>clbv2_wr_ref_top.ncd</twDesign><twDesignPath>clbv2_wr_ref_top.ncd</twDesignPath><twPCF>clbv2_wr_ref_top.pcf</twPCF><twPcfPath>clbv2_wr_ref_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k160t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_20m_vcxo_i = PERIOD TIMEGRP &quot;clk_20m_vcxo_i&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0 (SLICE_X22Y142.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.284</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.292</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twDest><twTotPathDel>1.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.966</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.378</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twDest><twTotPathDel>1.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>0.882</twRouteDel><twTotDel>1.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1 (SLICE_X22Y142.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.284</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.292</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twDest><twTotPathDel>1.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.966</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.378</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twDest><twTotPathDel>1.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>0.882</twRouteDel><twTotDel>1.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2 (SLICE_X22Y142.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.284</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.292</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twDest><twTotPathDel>1.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.966</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>48.378</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twDest><twTotPathDel>1.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_2</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>0.882</twRouteDel><twTotDel>1.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP &quot;clk_20m_vcxo_i&quot; 50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn (SLICE_X23Y142.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.176</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twDest><twTotPathDel>0.187</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.109</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y142.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o1</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.109</twRouteDel><twTotDel>0.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn (SLICE_X23Y142.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twDest><twTotPathDel>0.214</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y142.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o1</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3 (SLICE_X22Y142.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3</twDest><twTotPathDel>0.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y142.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y142.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y142.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/Result&lt;3&gt;1</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20m_vcxo_i_IBUFG</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP &quot;clk_20m_vcxo_i&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="14.751" period="16.000" constraintValue="16.000" deviceLimit="1.249" freqLimit="800.641" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll/CLKOUT0" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll/CLKOUT0" locationPin="MMCME2_ADV_X0Y1.CLKOUT0" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_20m_vcxo_buf"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_20m_vcxo_buf"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_125m_gtx_p_i = PERIOD TIMEGRP &quot;clk_125m_gtx_p_i&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_125m_gtx_p_i = PERIOD TIMEGRP &quot;clk_125m_gtx_p_i&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/clk_125m_pllref_buf"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/clk_125m_pllref_buf"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/clk_125m_pllref_buf"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_125m_gtx_n_i = PERIOD TIMEGRP &quot;clk_125m_gtx_n_i&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>99</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>52</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.363</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0 (SLICE_X71Y173.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.637</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twDest><twTotPathDel>1.731</twTotPathDel><twClkSkew dest = "1.419" src = "5.878">4.459</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.096" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X49Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_txclk/data_i</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y173.C5</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_txclk/data_i</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>1.444</twRouteDel><twTotDel>1.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0 (SLICE_X71Y173.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.820</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twDest><twTotPathDel>1.568</twTotPathDel><twClkSkew dest = "1.419" src = "5.858">4.439</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.096" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X59Y178.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/data_i</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y173.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/data_i</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0 (SLICE_X71Y173.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.652</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twDest><twTotPathDel>0.735</twTotPathDel><twClkSkew dest = "1.419" src = "5.859">4.440</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.096" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.173</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X69Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/data_i</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y173.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/data_i</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y173.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>0.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_125m_gtx_n_i = PERIOD TIMEGRP &quot;clk_125m_gtx_n_i&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5 (SLICE_X90Y176.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_4</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_4</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twSrcClk><twPathDel><twSite>SLICE_X91Y176.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt&lt;4&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y176.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.104</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y176.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/Mcount_p_reset_pulse.reset_cnt_xor&lt;5&gt;11</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync1 (SLICE_X71Y173.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync1</twDest><twTotPathDel>0.161</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twSrcClk><twPathDel><twSite>SLICE_X71Y173.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y173.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y173.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync1</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5 (SLICE_X90Y176.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_3</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5</twDest><twTotPathDel>0.200</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_3</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twSrcClk><twPathDel><twSite>SLICE_X90Y176.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y176.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y176.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/Mcount_p_reset_pulse.reset_cnt_xor&lt;5&gt;11</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_5</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.clk_125m_gtx_buf</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_125m_gtx_n_i = PERIOD TIMEGRP &quot;clk_125m_gtx_n_i&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="54" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/clk_125m_pllref_buf"/><twPinLimit anchorID="55" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/clk_125m_pllref_buf"/><twPinLimit anchorID="56" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll/CLKIN1" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/clk_125m_pllref_buf"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd         = PERIOD TIMEGRP         &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd&quot;         TS_clk_20m_vcxo_i / 3.125 HIGH 50%;</twConstName><twItemCnt>8095</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1726</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.026</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20 (SLICE_X76Y159.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.974</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twDest><twTotPathDel>3.870</twTotPathDel><twClkSkew dest = "0.656" src = "0.679">0.023</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X58Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;0&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y154.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;7&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y159.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y159.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>2.731</twRouteDel><twTotDel>3.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.988</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twDest><twTotPathDel>3.857</twTotPathDel><twClkSkew dest = "0.656" src = "0.678">0.022</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X57Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;11&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;2&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y154.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;7&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y159.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y159.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.835</twRouteDel><twTotDel>3.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.998</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twDest><twTotPathDel>3.846</twTotPathDel><twClkSkew dest = "0.656" src = "0.679">0.023</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X58Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;1&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y154.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;7&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y159.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y159.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_20</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>3.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21 (SLICE_X76Y159.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.974</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twDest><twTotPathDel>3.870</twTotPathDel><twClkSkew dest = "0.656" src = "0.679">0.023</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X58Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;0&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y154.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;7&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y159.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y159.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>2.731</twRouteDel><twTotDel>3.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.988</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twDest><twTotPathDel>3.857</twTotPathDel><twClkSkew dest = "0.656" src = "0.678">0.022</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X57Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;11&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;2&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y154.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;7&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y159.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y159.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.835</twRouteDel><twTotDel>3.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.998</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twDest><twTotPathDel>3.846</twTotPathDel><twClkSkew dest = "0.656" src = "0.679">0.023</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X58Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;1&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y154.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;7&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y159.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0151_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y159.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_o_21</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>3.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1 (SLICE_X73Y153.CE), 18 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.037</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twTotPathDel>3.808</twTotPathDel><twClkSkew dest = "0.657" src = "0.679">0.022</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X58Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;0&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y153.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0168_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y153.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0168_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y153.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/data_i</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twBEL></twPathDel><twLogDel>1.298</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>3.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.051</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twTotPathDel>3.795</twTotPathDel><twClkSkew dest = "0.657" src = "0.678">0.021</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X57Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;11&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;2&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y153.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0168_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y153.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0168_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y153.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/data_i</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twBEL></twPathDel><twLogDel>1.181</twLogDel><twRouteDel>2.614</twRouteDel><twTotDel>3.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.061</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twTotPathDel>3.784</twTotPathDel><twClkSkew dest = "0.657" src = "0.679">0.022</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X58Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y155.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y155.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut&lt;1&gt;</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y156.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y153.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0168_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y153.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/_n0168_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y153.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/data_i</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twBEL></twPathDel><twLogDel>1.309</twLogDel><twRouteDel>2.475</twRouteDel><twTotDel>3.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd
        = PERIOD TIMEGRP
        &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd&quot;
        TS_clk_20m_vcxo_i / 3.125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/q_p_o (SLICE_X20Y114.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/out_ext</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/q_p_o</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/out_ext</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/q_p_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X21Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/out_ext</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/out_ext</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y114.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/out_ext</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/q_p_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/out_ext_d_in2out[2]_AND_88_o1</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/q_p_o</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/synced_o (SLICE_X74Y152.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync1</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/synced_o</twDest><twTotPathDel>0.137</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync1</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/synced_o</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X75Y152.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync1</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y152.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.055</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y152.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/synced_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/synced_o</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.055</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1 (SLICE_X73Y153.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_2</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twTotPathDel>0.150</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_2</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twSrcClk><twPathDel><twSite>SLICE_X72Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y153.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/data_i</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/Mmux_state[1]_X_44_o_wide_mux_20_OUT21</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg_1</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_dmtd</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd
        = PERIOD TIMEGRP
        &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd&quot;
        TS_clk_20m_vcxo_i / 3.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="14.400" period="16.000" constraintValue="16.000" deviceLimit="1.600" freqLimit="625.000" physResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_dmtd_buf_o/I0" logResource="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_dmtd_buf_o/I0" locationPin="BUFGCTRL_X0Y4.I0" clockNet="cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Trpw" slack="15.200" period="16.000" constraintValue="8.000" deviceLimit="0.400" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas&lt;3&gt;/SR" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_0/SR" locationPin="SLICE_X22Y121.SR" clockNet="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Trpw" slack="15.200" period="16.000" constraintValue="8.000" deviceLimit="0.400" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas&lt;3&gt;/SR" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/cntr_meas_1/SR" locationPin="SLICE_X22Y121.SR" clockNet="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/rst_n_i_inv"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys         = PERIOD TIMEGRP         &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys&quot;         TS_clk_125m_gtx_p_i / 0.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.292</twMinPer></twConstHead><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys
        = PERIOD TIMEGRP
        &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys&quot;
        TS_clk_125m_gtx_p_i / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="12.708" period="16.000" constraintValue="16.000" deviceLimit="3.292" freqLimit="303.767" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT/CLK" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT/CLK" locationPin="DSP48_X2Y58.CLK" clockNet="cmp_xwrc_board_clbv2/clk_pll_62m5"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="13.505" period="16.000" constraintValue="16.000" deviceLimit="2.495" freqLimit="400.802" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKL" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKL" locationPin="RAMB36_X2Y32.CLKARDCLKL" clockNet="cmp_xwrc_board_clbv2/clk_pll_62m5"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA" slack="13.505" period="16.000" constraintValue="16.000" deviceLimit="2.495" freqLimit="400.802" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKU" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKU" locationPin="RAMB36_X2Y32.CLKARDCLKU" clockNet="cmp_xwrc_board_clbv2/clk_pll_62m5"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0         = PERIOD TIMEGRP         &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0&quot;         TS_clk_125m_gtx_n_i / 0.5 HIGH 50%;</twConstName><twItemCnt>336703</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>22312</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.382</twMinPer></twConstHead><twPathRptBanner iPaths="103" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0 (SLICE_X39Y154.B5), 103 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.618</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_5</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twDest><twTotPathDel>7.186</twTotPathDel><twClkSkew dest = "1.280" src = "1.400">0.120</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_5</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X47Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o&lt;12&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y156.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_net_rst_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/mux5911</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_slave_i[1]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[1]_adr&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y156.C1</twSite><twDelType>net</twDelType><twFanCnt>168</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[1]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/secbar_master_o[2]_adr&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/master_oe[2]_adr&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y126.A6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/secbar_master_o[2]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT42</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg&lt;1&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT44</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y154.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT44</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg&lt;1&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT46</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>6.633</twRouteDel><twTotDel>7.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.784</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twDest><twTotPathDel>7.114</twTotPathDel><twClkSkew dest = "0.663" src = "0.689">0.026</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X46Y154.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg&lt;14&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y156.C2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_net_rst_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/mux5911</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_slave_i[1]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[1]_adr&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y156.C1</twSite><twDelType>net</twDelType><twFanCnt>168</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[1]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/secbar_master_o[2]_adr&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/master_oe[2]_adr&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y126.A6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/secbar_master_o[2]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT42</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg&lt;1&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT44</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y154.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT44</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg&lt;1&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT46</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>6.448</twRouteDel><twTotDel>7.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.940</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_5</twSrc><twDest BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twDest><twTotPathDel>6.866</twTotPathDel><twClkSkew dest = "1.280" src = "1.398">0.118</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_5</twSrc><twDest BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X47Y141.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y169.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.780</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg&lt;21&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[1]_adr&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y156.C1</twSite><twDelType>net</twDelType><twFanCnt>168</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[1]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/secbar_master_o[2]_adr&lt;5&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/master_oe[2]_adr&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y126.A6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/secbar_master_o[2]_adr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y126.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT42</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg&lt;1&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT44</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y154.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT44</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg&lt;1&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[5]_rddata_reg[31]_wide_mux_5_OUT46</twBEL><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_0</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>6.366</twRouteDel><twTotDel>6.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31 (RAMB36_X4Y38.WEAL2), 18 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.765</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twTotPathDel>7.133</twTotPathDel><twClkSkew dest = "1.240" src = "1.266">0.026</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X46Y154.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg&lt;14&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y156.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/I_STB_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[0]_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[0]_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;0&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y38.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.995</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y38.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twBEL></twPathDel><twLogDel>1.171</twLogDel><twRouteDel>5.962</twRouteDel><twTotDel>7.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.125</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twTotPathDel>6.776</twTotPathDel><twClkSkew dest = "1.240" src = "1.263">0.023</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X48Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y156.B3</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/I_STB_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[0]_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[0]_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;0&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y38.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.995</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y38.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>6.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.223</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twTotPathDel>6.680</twTotPathDel><twClkSkew dest = "1.240" src = "1.261">0.021</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X48Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y156.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/I_STB_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[0]_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[0]_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;0&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y38.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.995</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y38.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>5.622</twRouteDel><twTotDel>6.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31 (RAMB36_X4Y38.WEAL3), 18 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.765</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twTotPathDel>7.133</twTotPathDel><twClkSkew dest = "1.240" src = "1.266">0.026</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X46Y154.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg&lt;14&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y156.B2</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_was_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/I_STB_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[0]_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[0]_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;0&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y38.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.995</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y38.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twBEL></twPathDel><twLogDel>1.171</twLogDel><twRouteDel>5.962</twRouteDel><twTotDel>7.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.125</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twTotPathDel>6.776</twTotPathDel><twClkSkew dest = "1.240" src = "1.263">0.023</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X48Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y156.B3</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/I_STB_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[0]_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[0]_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;0&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y38.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.995</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y38.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>6.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.223</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twTotPathDel>6.680</twTotPathDel><twClkSkew dest = "1.240" src = "1.261">0.021</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X48Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y156.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_remaining&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/I_STB_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y149.B5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/slave1_out_ack</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/master_oe[0]_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/cbar_master_o[0]_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;0&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/s_wea</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;2&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y38.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.995</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/s_we_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y38.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/Mram_ram31</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>5.622</twRouteDel><twTotDel>6.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0
        = PERIOD TIMEGRP
        &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0&quot;
        TS_clk_125m_gtx_n_i / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram (RAMB36_X2Y29.ADDRARDADDRL13), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twDest><twTotPathDel>0.231</twTotPathDel><twClkSkew dest = "0.711" src = "0.481">-0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X56Y145.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address&lt;13&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y29.ADDRARDADDRL13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y29.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>-35.9</twPctLog><twPctRoute>135.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram (RAMB36_X2Y29.ADDRARDADDRU13), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twDest><twTotPathDel>0.231</twTotPathDel><twClkSkew dest = "0.711" src = "0.481">-0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X56Y145.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address&lt;13&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y29.ADDRARDADDRU13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y29.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>-35.9</twPctLog><twPctRoute>135.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram (RAMB36_X2Y29.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_0</twSrc><twDest BELType="RAM">cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twDest><twTotPathDel>0.068</twTotPathDel><twClkSkew dest = "0.358" src = "0.298">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_0</twSrc><twDest BELType='RAM'>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twSrcClk><twPathDel><twSite>SLICE_X39Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data&lt;3&gt;</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y29.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache_refill_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y29.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twComp><twBEL>cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">cmp_xwrc_board_clbv2/clk_pll_62m5</twDestClk><twPctLog>-288.2</twPctLog><twPctRoute>388.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0
        = PERIOD TIMEGRP
        &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0&quot;
        TS_clk_125m_gtx_n_i / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="117" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="12.708" period="16.000" constraintValue="16.000" deviceLimit="3.292" freqLimit="303.767" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT/CLK" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/Mmult_a0[15]_b0[15]_MuLt_9_OUT/CLK" locationPin="DSP48_X2Y58.CLK" clockNet="cmp_xwrc_board_clbv2/clk_pll_62m5"/><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLKA" slack="13.505" period="16.000" constraintValue="16.000" deviceLimit="2.495" freqLimit="400.802" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKL" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKL" locationPin="RAMB36_X2Y32.CLKARDCLKL" clockNet="cmp_xwrc_board_clbv2/clk_pll_62m5"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA" slack="13.505" period="16.000" constraintValue="16.000" deviceLimit="2.495" freqLimit="400.802" physResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKU" logResource="cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKARDCLKU" locationPin="RAMB36_X2Y32.CLKARDCLKU" clockNet="cmp_xwrc_board_clbv2/clk_pll_62m5"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="120"><twConstRollup name="TS_clk_20m_vcxo_i" fullName="TS_clk_20m_vcxo_i = PERIOD TIMEGRP &quot;clk_20m_vcxo_i&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="12.581" errors="0" errorRollup="0" items="30" itemsRollup="8095"/><twConstRollup name="TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd" fullName="TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd         = PERIOD TIMEGRP         &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_dmtd&quot;         TS_clk_20m_vcxo_i / 3.125 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="4.026" actualRollup="N/A" errors="0" errorRollup="0" items="8095" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="121"><twConstRollup name="TS_clk_125m_gtx_p_i" fullName="TS_clk_125m_gtx_p_i = PERIOD TIMEGRP &quot;clk_125m_gtx_p_i&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="1.646" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys" fullName="TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys         = PERIOD TIMEGRP         &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys&quot;         TS_clk_125m_gtx_p_i / 0.5 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="3.292" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="122"><twConstRollup name="TS_clk_125m_gtx_n_i" fullName="TS_clk_125m_gtx_n_i = PERIOD TIMEGRP &quot;clk_125m_gtx_n_i&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="6.363" actualRollup="3.691" errors="0" errorRollup="0" items="99" itemsRollup="336703"/><twConstRollup name="TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0" fullName="TS_cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0         = PERIOD TIMEGRP         &quot;cmp_xwrc_board_clbv2_cmp_xwrc_platform_gen_default_plls_gen_kintex7_default_plls_clk_sys_0&quot;         TS_clk_125m_gtx_n_i / 0.5 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="7.382" actualRollup="N/A" errors="0" errorRollup="0" items="336703" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="123">0</twUnmetConstCnt><twDataSheet anchorID="124" twNameLen="16"><twClk2SUList anchorID="125" twDestWidth="14"><twDest>clk_20m_vcxo_i</twDest><twClk2SU><twSrc>clk_20m_vcxo_i</twSrc><twRiseRise>4.026</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="126" twDestWidth="16"><twDest>clk_125m_gtx_n_i</twDest><twClk2SU><twSrc>clk_125m_gtx_n_i</twSrc><twRiseRise>7.382</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_125m_gtx_p_i</twSrc><twRiseRise>7.382</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="127" twDestWidth="16"><twDest>clk_125m_gtx_p_i</twDest><twClk2SU><twSrc>clk_125m_gtx_n_i</twSrc><twRiseRise>7.382</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_125m_gtx_p_i</twSrc><twRiseRise>7.382</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="128"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>344927</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>31507</twConnCnt></twConstCov><twStats anchorID="129"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Mar 14 15:17:08 2019 </twTimestamp></twFoot><twClientInfo anchorID="130"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 999 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
