*----------------------------------------------------------------------------------------
*	Innovus 23.13-s082_1 (64bit) 11/13/2024 13:42 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Mar-21 16:18:11 (2025-Mar-21 08:18:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       11.77621329 	   48.9256%
Total Switching Power:      11.97055780 	   49.7331%
Total Leakage Power:         0.32284135 	    1.3413%
Total Power:                24.06961244
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.107      0.9477     0.05047       5.105       21.21
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      7.448       10.01      0.2719       17.73       73.66
Clock (Combinational)             0.2211       1.013   0.0005195       1.234       5.129
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              11.78       11.97      0.3228       24.07         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      11.78       11.97      0.3228       24.07         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2211       1.013   0.0005195       1.234       5.129
-----------------------------------------------------------------------------------------
Total                             0.2211       1.013   0.0005195       1.234       5.129
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.000820 usec 
Clock Toggle Rate:  2439.0244 Mhz 
Clock Static Probability:  0.5000

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.459  |  0.552  |   N/A   |  0.000  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1427   |   785   |   530   |   129   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (192)      |   -0.033   |     1 (192)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Physical Design Stage, Core Area (um^2), Standard Cell Area (um^2), Macro Area (um^2), Total Power (mW), Wirelength(um), WS(ns), TNS(ns), Congestion(H), Congestion(V)
postSynth,22643.768,14139.762,0,75.25289600,126862.39,-0.067,-0.722,,
preCTS,22643.768,14171.15,0,22.04008558,125994.7035,-0.001,-0.001,0.00%,0.11%
postCTS,22643.768,14214.242,0,23.30213017,127559.491,0.000,0.000,0.01%,0.05%
postRoute,22643.768,14214.242,0,24.01416705,140810.71,-0.032,-0.718,,
postRouteOpt,22643.768,14242.97,0,24.06961244,141097.155,-0.001,-0.003,,
