\hypertarget{struct_f_s_m_c___bank2___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank2___type_def}\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{P\-C\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}{S\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{P\-M\-E\-M2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}{P\-A\-T\-T2}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{E\-C\-C\-R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!E\-C\-C\-R2@{E\-C\-C\-R2}}
\index{E\-C\-C\-R2@{E\-C\-C\-R2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{E\-C\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t E\-C\-C\-R2}}\label{struct_f_s_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}
N\-A\-N\-D Flash E\-C\-C result registers 2, Address offset\-: 0x74 \hypertarget{struct_f_s_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!P\-A\-T\-T2@{P\-A\-T\-T2}}
\index{P\-A\-T\-T2@{P\-A\-T\-T2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-T\-T2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-A\-T\-T2}}\label{struct_f_s_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}
N\-A\-N\-D Flash Attribute memory space timing register 2, Address offset\-: 0x6\-C \hypertarget{struct_f_s_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!P\-C\-R2@{P\-C\-R2}}
\index{P\-C\-R2@{P\-C\-R2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{P\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-C\-R2}}\label{struct_f_s_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}
N\-A\-N\-D Flash control register 2, Address offset\-: 0x60 \hypertarget{struct_f_s_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!P\-M\-E\-M2@{P\-M\-E\-M2}}
\index{P\-M\-E\-M2@{P\-M\-E\-M2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-E\-M2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-M\-E\-M2}}\label{struct_f_s_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}
N\-A\-N\-D Flash Common memory space timing register 2, Address offset\-: 0x68 \hypertarget{struct_f_s_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_f_s_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}
Reserved, 0x70 \hypertarget{struct_f_s_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!S\-R2@{S\-R2}}
\index{S\-R2@{S\-R2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{S\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R2}}\label{struct_f_s_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}
N\-A\-N\-D Flash F\-I\-F\-O status and interrupt register 2, Address offset\-: 0x64 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
