Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /mnt/sda1/DOC/23-24_HK02/ICSD/MIDTERM_PRJECT/MID_PROPR/show_wave_isim_beh.exe -prj /mnt/sda1/DOC/23-24_HK02/ICSD/MIDTERM_PRJECT/MID_PROPR/show_wave_beh.prj work.show_wave work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/mnt/sda1/DOC/23-24_HK02/ICSD/MIDTERM_PRJECT/MID_PROPR/test_module.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83032 KB
Fuse CPU Usage: 980 ms
Compiling module clk_gen
Compiling module d_ff
Compiling module SHIFT_REGISTER_4BIT
Compiling module SHIFT_REGISTER_8BIT
Compiling module SENDER
Compiling module RECEIVER
Compiling module show_wave
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /mnt/sda1/DOC/23-24_HK02/ICSD/MIDTERM_PRJECT/MID_PROPR/show_wave_isim_beh.exe
Fuse Memory Usage: 1167376 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 1530 ms
