================================================================================ 
Commit: e4251d55edb6e41b8206ff113dff91812f71e351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:39:00 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec and remove some GFX files

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverSimics.efi
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostAcpiTables.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostSsdt.asl
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1a54d6f934bce422db492dfa6c55786646493f89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:50 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Rpe: Fix bugs about log

Fix following wrong logs:
SSD Erase Action - Failed. Status = Success
Platform Erase: BIOS NVM Variable Clear Status = Unsupported

Hsd-es-id: 16016819205
Original commit date: Fri May 27 22:03:24 2022 +0800
Change-Id: Ie2a13da7c1e86a3ef9ee2ead6053c6c247d959f7
Original commit hash: 15e1d674b5108f6f96fdb2be662f15863588b44a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 67803f8a4c0190b50deca64e39f2f0e44a7f2431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:49 2022 +0800 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Add NULL check

Add NULL check before using AKMSuite or CipherSuite

Hsd-es-id: 15011286539
Original commit date: Fri May 27 19:35:47 2022 +0800
Change-Id: Ie5548b0a4f25a74e8e24e27a30c590a7205c371c
Original commit hash: 8f8ca055f9b6527ac9c3621010996d24c371e4b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 4d93ebf239a4f389f2d0d454068f7353fa43a06c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:47 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.8

(cherry picked from commit 9c36c98819fe705099a89fc6f62948f2b2d2495d)

Fri May 27 11:41:43 2022 +0000
Original commit date: Fri May 27 11:41:43 2022 +0000
Original commit hash: c3835c5f111587805d39609beaf4224abf662585

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2e77e2bf681131c61c094ce70beef1af2f08e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x3

Add uCode m_c0_b06a2_00004103.pdb for RPL-P J0

Hsd-es-id: 15011284395
Original commit date: Fri May 27 12:05:57 2022 +0800
Change-Id: Idc4d490c0c105b8d1b2192d4e7a7c1698242251e
Original commit hash: f7ea6968cfe5646c9fe245a358816715080d0609

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3548f51f4d0ae013fbd511aca8929212afed6c8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:41 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/SiInitPreMem: Fix build error for RC build of RPL-S and RPL-P.

Add PCD of RPL-S and RPL-P in inf file.
Also remove a space at line end.

Hsd-es-id: 15011220878
Original commit date: Thu May 26 11:34:54 2022 +0800
Change-Id: I7f54e66e820ea70e6a4218575f58eb4f090d387a
Original commit hash: aff08f8761ad6b7333e709fe225286a912aff9d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 6db80ac9a8f6819643bca98960554d6b8a90587f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:39 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/ClientOneSiliconBuild.py: Add support of other projects

The original code only build default project ADL-S.
Now add the support of other projects.
Add a parameter -P for indicate which project, such as following:
AlderLakeS
AlderLakeP

Hsd-es-id: 15011220878
Original commit date: Thu May 26 09:59:30 2022 +0800
Change-Id: Ie5063354a95d91dc9196f7617d01e328059c96e4
Original commit hash: 5618eb5fb52231179a17c84ad398d56c9f856f14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 83474d7ac09e3e7c0e534feb3e895623c8670e49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:37 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakePBoard: Request to add new HWID

Change Behavior from
1. For ADL-P Silicon + ADL-P Board, disable WovLed : Default Disable, HID: INTC1090
2. For RPL-P Silicon + ADL-P Board, disable WovLed : Default Enable, HID: INTC1090
3. For ADL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8
4. For RPL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8

To
1. For ADL-P Silicon + ADL-P Board, disable WovLed : Default Disable, HID: INTC1090
2. For RPL-P Silicon + ADL-P Board, disable WovLed : Default Enable, HID: INTC10B8
3. For RPL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8

Hsd-es-id: 15010899461
Original commit date: Sun May 29 13:24:24 2022 +0800
Change-Id: I0fbea879554efa92c633922c846db09a070d1168
Original commit hash: 625f254421585c600e748ee9ddb777237178e1da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 0ed65629e1cdd81a01968feb06de3a6f6581d85f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3227_00

(cherry picked from commit 9a7a576b984a62cee81871ad0031e8587d686032)

Sun May 29 08:46:29 2022 -0700
Original commit date: Sun May 29 08:46:29 2022 -0700
Original commit hash: 7e60d9e3b77cfae14f74ae0ace4b1f42e9073c80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7867689e9def2f2169a2c7bb610a72adcfa5d8db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 4

(cherry picked from commit bd70b4e407286b112e43df3e300a6537e92e19aa)

Sun May 29 01:22:12 2022 -0700
Original commit date: Sun May 29 01:22:12 2022 -0700
Original commit hash: 0583fddf8e462ec136534b01858af0f8f768d768

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9030cb3150787fd3127715b9d7bfe58213cf8145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3226_00

(cherry picked from commit 58daff433448cf8de2e601af9cc190758d3fa949)

Sat May 28 08:46:32 2022 -0700
Original commit date: Sat May 28 08:46:32 2022 -0700
Original commit hash: b706f16865aa51741ba0086002e50c4e58f75707

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e492ce904e8cbab0e680ed5575edcb352f3a1ab5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 3

(cherry picked from commit 8a467ace7839bb043169e88dc85db90b98fedd5d)

Sat May 28 01:25:18 2022 -0700
Original commit date: Sat May 28 01:25:18 2022 -0700
Original commit hash: 3c19eb7447575714b28011bc62bfa1839b8b6ae0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2d194857ed04029f792a1a24c91ff3805d422503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:25 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3225_00

(cherry picked from commit 19bfb776c3bb7b960536d31a3fe4fd76e41c2bda)

Fri May 27 08:46:41 2022 -0700
Original commit date: Fri May 27 08:46:41 2022 -0700
Original commit hash: 2f344d6ea36c19f7a8e2d7c2ff294741b357cc31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15063e85a0d1af4ae507a6d6f5c7154348f5d7b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:23 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 2

(cherry picked from commit 33f0bb1ede2fe87acc4376c7811f598fdcf2f3aa)

Fri May 27 01:22:27 2022 -0700
Original commit date: Fri May 27 01:22:27 2022 -0700
Original commit hash: db750ec637981a3e57e6b7780d9fffab6a2382f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 31d8e40db37a27a1a20c9dc0ac0ddd58f6beef55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:22 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] Critical KW issues found in 3221_00_306

1. Status value initialization
2. NULL pointer check for PcieClocks

Hsd-es-id: 15011260935
Original commit date: Wed May 25 15:51:44 2022 +0800
Change-Id: Ie51ec34406238fba4414c86f71fb98bb37218169
Original commit hash: 2eb844a601ff75f6773189b56f8f2e65f95ac30d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: ead606683d815259c9dd9c6987fefd39b2524e51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 1

(cherry picked from commit e7eb60c6b79e8ffb47114bedc2220cfe2fba2221)

Thu May 26 01:22:09 2022 -0700
Original commit date: Thu May 26 01:22:09 2022 -0700
Original commit hash: b4618fafc2486256dc0a73f267e5cfdc5a127c4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c16a5ae582a287b6e84d55d6bbf5ab94a46c7088 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3223_00

(cherry picked from commit 1df036ab0b531c3b069cd39f1f9c6dde717a40f8)

Wed May 25 08:46:52 2022 -0700
Original commit date: Wed May 25 08:46:52 2022 -0700
Original commit hash: 68da0d88790a8f7013a0988c097ecae7c112b318

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bbac06db20eb8cc6e3a6586588725f78197addc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:10 2022 +0800 
-------------------------------------------------------------------------------- 
[Part_2] [RPL] Revert "Extra Bus Reserved" to 42

Revert "Extra Bus Reserved" to 42 in *.uni, 56 are only suitable for use in ADL.

Hsd-es-id: 16016708768, 22015123517
Original commit date: Tue May 24 14:46:01 2022 +0800
Change-Id: I7ecca785d05de0ec309b3ae0c0e91c3880c73d42
Original commit hash: 44f643171007ae2febbbea08a1564a5bae140711

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 1461809d7fbdcec8b1a8460274c33c3ac541ac1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:05 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: BIOS Resiliency OBB backup fails when an old OBB.bin exists in ESP and the freespace is less then 64MB

[Description]
ChasmFalls recovery feature relies on an ESP in external storage to keep backup images (e.g., OBB binary and/or Capsule image).
Before the backup process, BIOS checks if the frees pace on the discovered ESP is sufficient to contain the backup images. (current criteria is 64MB)
If the free space is < 64MB, the backup process is aborted.

[Changes]
Remove the condition that the space of ESP should be larger than SIZE_64MB when initializing the file system.
Instead, find the file system which has the largest available volume.

Hsd-es-id: 16016568638
Original commit date: Fri May 20 15:18:57 2022 +0800
Change-Id: I36b782a2b3ab0cb04e2d24f3cf2544e315f1f2dd
Original commit hash: 2c3a480b292eb9a15235188208f828345bc58b29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 54c1784d439b2b0ff2c75de8718fbddd92157e44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 39

(cherry picked from commit 475311c6cf4218bee8dafa104c0362ffc1d4e332)

Wed May 25 01:22:31 2022 -0700
Original commit date: Wed May 25 01:22:31 2022 -0700
Original commit hash: abbe2fe51f0b009db59e7e72d7652b1cafdf17ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 34eaea364963f023a599d7ad1072181bc1e5ea0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:02 2022 +0800 
-------------------------------------------------------------------------------- 
Support Ucode Resiliency Capsule update on RPL

[issue] The bgup uCode capsule is based on the Resiliency BIOS, the capsule generation tool does not support bgup uCode capsule on BKC BIOS

Hsd-es-id: 16016656596
Original commit date: Mon May 23 10:35:41 2022 +0800
Change-Id: I6751d2ffa668410f137d5d48d727070e605d05f8
Original commit hash: 4427c75cb5a2dcd875894dba18c5d29af225f0ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 405a7bf021d6d1dc05b654df188c03e6a52b82ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:05:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3222_00

(cherry picked from commit ce423e0d685c1b503d34ab14dd9eadebe7061601)

Tue May 24 23:50:05 2022 -0700
Original commit date: Tue May 24 23:50:05 2022 -0700
Original commit hash: 982fc74f079a9defd3f3ff9782f1a7bb1c6f0fad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 252b2c8c1569b4b276af20f32cf3a6b2709e8d2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:58 2022 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp] lan x1 card will be running as gen1 speed in x4 slot.

Added a check for gen2 devices while performing speed change.

Hsd-es-id: 15011231938
Original commit date: Wed May 18 14:45:55 2022 -0700
Change-Id: I7689fff13da1b0c7d1e519566222646ac72741b3
Original commit hash: 28f9b6cc9bd1924687fabae504c77be836f2a81b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 3c095bf47ee9edba5f816901906faa699138d7e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:57 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - C1S/ME: BIOS option to configure CSE data resilience on/off

Hsd-es-id: 16016568499
Original commit date: Wed May 4 15:08:31 2022 +0800
Change-Id: Ie3c8aa0a72acfc7ef27d2e61e9d270e9e10c9aa5
Original commit hash: 9791e241b8e9184c27ad4e22e9a0c3b22928ea73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: 62f3f784a4c0bd01070a491751c0057bd9346ce4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:54 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg / Me : Core Bios Default doesn't match set up default.

restore the change of mMeIpBlocks

Hsd-es-id: 14016729168
Original commit date: Tue May 24 13:36:44 2022 +0800
Change-Id: I7c39f1fa8dfac5d7292528f886599549f1b53b56
Original commit hash: 2c5b9dfb7f2ee7ef23393cb5350c1a52552601bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c

================================================================================ 
Commit: b0c1676bc4e3f7fc9f2fa433f195f4be86ac000a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 38

(cherry picked from commit d8b1a479a238c2de722cda5f8495ad40f890c87f)

Tue May 24 01:21:55 2022 -0700
Original commit date: Tue May 24 01:21:55 2022 -0700
Original commit hash: 53d545db9940227fd85acd3dee655ca553c72290

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 416c90be8c46ff1aff547703c25737444c49f2ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:49 2022 +0800 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Add WPA3 support

WPA3-Personal:
Ieee80211AkmSuiteSAE = 8
WPA3-Enterprise:
Ieee80211AkmSuite8021XSuiteB = 11
Ieee80211AkmSuite8021XSuiteB192 = 12
Wi-Fi CERTIFIED Enhanced Open:
Ieee80211AkmSuiteOWE = 18

Hsd-es-id: 15011212156
Original commit date: Thu May 19 09:21:49 2022 +0800
Change-Id: I38db0be96f50948bcc66ca922138b2c3a3f9df50
Original commit hash: 0c9074201207d1fd6a55b1d10cd90e7040924f74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: a674f967e7ad556d1f30ac7c8ad8ab8142b0aaef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:47 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH

Add Edk2Staging in PACKAGES_PATH if it exists.

Hsd-es-id: 15011169043
Original commit date: Tue May 24 08:12:19 2022 +0800
Change-Id: I3d2c9cfa4baaf1a087008443c07a33d0a64eff8b
Original commit hash: 963fc3d1951578ad8a919aad0be0773dd80ca7da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 3ccec2840300144fc7080c14ecb0f0f60ce281e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:45 2022 +0800 
-------------------------------------------------------------------------------- 
Get Premem config data from Fspm UPD for FSP API mode

This patch is to fix the issue that can't locate gSiPreMemPolicyPpiGuid
during postmem policy update phase (FSP API mode).

Hsd-es-id: 15011257868
Original commit date: Tue May 24 09:19:34 2022 +0800
Change-Id: Id4dc9e9a9e62a8227acd84c2d7fc4e8096b44609
Original commit hash: ee2ce585b964959f63514167aa251dfb368c6785

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 8b4762a1ab124f4f214efce773cfd2062bd82d95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.7

(cherry picked from commit 02cd35b093939ab9bcf4645cfea5ee8a7a4cdcba)

Tue May 24 01:52:49 2022 +0000
Original commit date: Tue May 24 01:52:49 2022 +0000
Original commit hash: 327f189c18f78cc3683018f57d835866e93fc701

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e29704831993e4a5ef34b38b731d1c1be109ef80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:42 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][14016774760][ADL-S | DDR4 DDR5] EccSupport checks might be incorrect in mixed DIMM configs

[Issue/Feature Description]
Some MRC algorithms are using DimmOut->EccSupport to check for ECC capability of a DIMM.
In a mixed ECC / non-ECC DIMM config, DimmOut->EccSupport might be TRUE for some DIMMs,
even though ECC is not used because some DIMMs are non-ECC.

[Resolution]
Zero out DimmOut->EccSupport when ECC is disabled.

[Impacted Platform]
DDR4 / DDR5 ECC

Hsd-es-id: 14016774760
Original commit date: Mon May 23 13:05:34 2022 -0700
Change-Id: I85fa777698b9a24e8e38cad38248fea062ea405d
Original commit hash: cf8ebe9c64d677e17f23979e71568c6ec61558f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e6529b4fcc9e700e3b64c3b0e7c66c5ec548d9c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:38 2022 +0800 
-------------------------------------------------------------------------------- 
POC: Desktop-Psys (System Power Management) Support

Add StepDownMode and PlatformAtxTelemetryUnit

Hsd-es-id: 16016770379
Original commit date: Mon May 23 17:50:19 2022 +0530
Change-Id: I09978249871c1876ef5e60b671c2407cf26407bf
Original commit hash: e9cd46cad68a0fed9101d58431154fb20e37c981

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 3dba07568239d32bb59ed2c4ff69408372ad7a26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3221_00

(cherry picked from commit c3190769e08058b836609fd729d3c59061dd53fa)

Mon May 23 08:46:22 2022 -0700
Original commit date: Mon May 23 08:46:22 2022 -0700
Original commit hash: 44103011484fbd955facf6534b99c475f7ded74a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa06f5df2bcb5d3bd4b09299915de34064604357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:31 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Revert "Extra Bus Reserved" to 42

Revert "Extra Bus Reserved" to 42, 56 are only suitable for use in ADL.

Hsd-es-id: 16016708768
Original commit date: Mon May 23 17:43:16 2022 +0800
Change-Id: I31a1a5d96cd72c1b4a9233af3ae529e383ce4fd4
Original commit hash: fd7239b92f8863655204e8a3d902d1f0acdb5607

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr

================================================================================ 
Commit: e40bf24efd5718941f6b27ada4488f779044d413 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:30 2022 +0800 
-------------------------------------------------------------------------------- 
Nvme recovery: add support for rpl bios support adl platform

for adl platform, when flash an rpl bios, getseed cmd will finally cause boot hang.
so add pch information to make boot continue.

Hsd-es-id: 15011255433
Original commit date: Mon May 23 19:51:53 2022 +0800
Change-Id: I04edf67a3bb670ee06426666d3c2fde82da14fd7
Original commit hash: 02555c2b3d4b5d28f96b0d42576f5c899a810d3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: e97281a5f6f9a52afe0a097414bb3860d48a4f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:28 2022 +0800 
-------------------------------------------------------------------------------- 
Catlow: Fix for NM ACPI PETE symbol not resolved

PETE symbol definition was included in SpsNm asl code, but
when NM is disabled, SpsNm SSDT is not loaded, so PETE is not defined.
Moved PETE symbol definition and changed symbol calls to full path '\PETE'.

Hsd-es-id: 18021689981
Original commit date: Tue May 17 16:17:40 2022 +0200
Change-Id: I96883cb236921b74cec681bedcf0758931c85281
Original commit hash: 99929196665b13f231258fa3fe1c4cb086433879

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf

================================================================================ 
Commit: 14802fde5653a7d9cb8b57cf127c03e2755a1732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:26 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPLS] Fix SUT getting hang at postcode 0B06

Hsd-es-id: 16016735209
Original commit date: Mon May 23 15:42:35 2022 +0800
Change-Id: I301302a56fb881e5cfd8301f72b366b59f64b879
Original commit hash: b3162854c489a0407f4b37f2e209b39f4df42144

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: d5a6da5cd96c69c83341ca142cb6e8b674fa05d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:25 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Align PSR string labels to be consistent with CSME FAS.

Align PSR displayed labels for genesis, counters and events to be consistent
with CSME string Labels

Hsd-es-id: 16016695625
Original commit date: Wed May 18 09:46:08 2022 +0530
Change-Id: Ifdd573f31277fc8887176e624c872b81b534e54f
Original commit hash: 431a63989cea2c3515ac7350d0477db475b81484

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni

================================================================================ 
Commit: bc4d2568c7d39592bf6891fc6234411b1d41252f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000021 update for ADLS C0

Updated patch 0x00000021 for ADLS C0

Hsd-es-id: 15011252679
Original commit date: Mon May 23 14:03:08 2022 +0800
Change-Id: If71400097f85fe57d8681d48bb6a593581c68397
Original commit hash: 1c41e65c65b5b9170ce6513333727bb529195cf4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5dca22078a521675f603e85064aabdb52352f32d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:21 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 37

(cherry picked from commit 403c9df669075b01481539379f33d354fba8ef56)

Mon May 23 01:21:59 2022 -0700
Original commit date: Mon May 23 01:21:59 2022 -0700
Original commit hash: ef9806c153d8608a07ab9ed3e5acc6f8324435c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cc97984e6a2ca367641a856eefe25bf34847b789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:19 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1054

Hsd-es-id: 16016770562
Original commit date: Mon May 23 11:25:25 2022 +0530
Change-Id: Ib6c3739ee481bc0e8a2f8f8a2e9dbfbf8350dfe4
Original commit hash: 8b59451e33e6241b95d73e2f285fded34e846e63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: db46cc21e38cdb959c8ae4be6cd8042baf8ed246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:18 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041f

Hsd-es-id: 16016769312
Original commit date: Mon May 23 10:10:34 2022 +0530
Change-Id: I72c77408662918f90294e575b9a355b74c3bd128
Original commit hash: 739e5e01ed1a9ecc4beb788a113a1558c089e6fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bfd6829d360255549873a91777558495e1d833f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3217_00

(cherry picked from commit d803aa65ab94d6d9ea9b999d736209fdd5625a72)

Sun May 22 08:46:53 2022 -0700
Original commit date: Sun May 22 08:46:53 2022 -0700
Original commit hash: f6791a3d1284fd90cfea54e8c773be8dca54baa2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0dbcc6459da2b192e3bf09d6165a374c249a365c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 36

(cherry picked from commit 0186e2e678458aa14aca32df681f6919c0701a94)

Sun May 22 01:24:53 2022 -0700
Original commit date: Sun May 22 01:24:53 2022 -0700
Original commit hash: c63daa67f98aad4d49d35c2f8426f3e159eb7401

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e3cca0b0e9e560fb332ecbcfccafa65bdd2bf984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3216_00

(cherry picked from commit defbfaca0ef3d70710245cd9c8b1cb1d2a07949e)

Sat May 21 08:51:39 2022 -0700
Original commit date: Sat May 21 08:51:39 2022 -0700
Original commit hash: 6e899f3efb0f92aeec348151cc85590c1a42a2bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b750a6c29bde78d74b99eef6c039d6f51a9afdfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 35

(cherry picked from commit fbc5fa940fa90d7af79a47e8e721e864cd704164)

Sat May 21 01:22:11 2022 -0700
Original commit date: Sat May 21 01:22:11 2022 -0700
Original commit hash: ee6b961d7d2ac7083ea9d178cf248b89fb5e36dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9398980d21313d0b30e92082c8d804c1cc60554d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3215_00

(cherry picked from commit f6abeb1c35b955d9579ddf86f79020a3948ebe4d)

Fri May 20 08:46:28 2022 -0700
Original commit date: Fri May 20 08:46:28 2022 -0700
Original commit hash: 8a93e7c106091c676886e11378d90a0e4240d0a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b4d688f0b3bf1f3233df7a825ccb1865bb690011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:01 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.6

(cherry picked from commit 70f634c2024f37b390bdb543c545a6ad616acb7c)

Fri May 20 13:36:19 2022 +0000
Original commit date: Fri May 20 13:36:19 2022 +0000
Original commit hash: f099d05b639d89823f8bd4d4d1a8ce103eee85f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7562c664fc2f97256d9adefaddfee759bca11db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:04:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011248266][ADL-P LPDDR5] CMD/CTL PI Codes are restore before the FSP-OP switch to high frequency
[Feature Description]
For LP5, need to firstly switch to high frequency, and then restore the CMD/CTL PI codes.

[Resolution]
For LP5, switch to high frequency firstly, and then restore the CMD/CTL PI codes.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15011248266
Original commit date: Tue May 10 14:18:35 2022 +0800
Change-Id: Ibd934d092dc0a37464c4e0f876120e08c9ba6dd7
Original commit hash: 600bf058ef30b4379a1092b09499fb769726365e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 8c6fc9c8a5e44811b7809bb0af14a444eecfc02a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:58 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - Add dTBT SW CM support in pre-boot and OS hands off

Hsd-es-id: 15011199043
Original commit date: Wed May 18 10:27:20 2022 +0800
Change-Id: I74b9dc8bc7f26efaf36f81a138bddfac0c19c6cf
Original commit hash: 83dd11568e17d83132b1b1d784b56394e6553eb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: db09ac8879a786f87bf36ecc4cd16f6b052e0a92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.5

(cherry picked from commit a29f3b763af6cd3ee2d77909bc2de96e920a4fe7)

Fri May 20 11:48:46 2022 +0000
Original commit date: Fri May 20 11:48:46 2022 +0000
Original commit hash: 6626606d1e0bf7808f06168342983fb596b1eddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b993d0297f1e8050744d33579d8925fa62e8f186 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:55 2022 +0800 
-------------------------------------------------------------------------------- 
Enable nvme recovery feature on RPLP RVP and fix existing bugs

This change is only target for BoardIdRplPDdr5Rvp, due to at this moment, only this slot
is visible to developer, will enable more SBGA/P board later.

Hsd-es-id: 15011169040
Original commit date: Wed May 18 14:19:38 2022 +0800
Change-Id: Ib4acd2a58e28176013c41039bcd394cbba5cc46e
Original commit hash: a88a8ea9867fd042f0a1db96a03cac8e1c3f4424

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: 0325ffeb4839cf48d4c13435f67bb92b60b9a11c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011245640][ADL-S ADL-SBGA | DDR5] Disable unused CCC Pins

[Feature Description]
Power Savings Feature enabling - Disable unused CCC Buffer Pins for ADL-S and ADL-SBGA DDR5 and DDR4.

[Impacted Area]
ADL-S ADL-SBGA | DDR5 DDR4

[Registers impacted]
Phy

Hsd-es-id: 15011245640
Original commit date: Mon Nov 15 10:13:15 2021 +0530
Change-Id: Ic75e93c069d03998bd069f96cca85f4cbe4d033b
Original commit hash: 27c5daaae6d5a4f8ae440db42d752f45ba2c8a9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: adfaed399960caa41e6ba030a82106d5fdc2e4f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:51 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.4

(cherry picked from commit b8a8cea8902867b965768c3acbe3ac7d1687134e)

Fri May 20 10:55:06 2022 +0000
Original commit date: Fri May 20 10:55:06 2022 +0000
Original commit hash: 39108db6248d16e9fd3666a267d0dd02179f09ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77c58e8214dae1b48dbf91aa3efad0e66dd29053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:49 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Tune RxFifoChDelay DDR5 Gear4 data

[Issues]
RPL-S OverClock hits failure at Gear4 and 6400 freq.

[Resolution]
Sometimes, Early ReadMPR fails, or Early Write 2D fails,
or LCT fails.

Tune RxFifoChDelay DDR5 Gear4 data by decreasing 4 ticks.

Hsd-es-id: 15011227525
Original commit date: Tue May 17 15:59:30 2022 +0800
Change-Id: I0982cdd0919cb0101dd16fda4b5f92cf8c6ca08c
Original commit hash: e763f459a278d97fbd83ae1db8b9cca3f9a89102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: eedab4598a2aaa28612bc0a0b38bd38e11fc01df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:47 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg / Me : BIOS Setup Shows ME Failed Under PCH-FW Page With Entering ME SECOVR_JMPR mode By Jumper J8H4 (HDA_SDO)

Read the FWSTS from stored HOB not directly from HECI device.

Hsd-es-id: 15011238320
Original commit date: Fri May 20 16:47:42 2022 +0800
Change-Id: Ib55e7306ace38c9a964203dc5f505304953f7020
Original commit hash: 6ccd2d10f9ffe24ea94d712bb1c5c4b0b37cde03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: e4491520b89f45e77b8d04f1816c4a850ef4411b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:46 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakePBoard: Request to add new HWID

1. For ADL-P Silicon + ADL-P Board, disable WovLed : Default Disable, HID: INTC1090
2. For RPL-P Silicon + ADL-P Board, disable WovLed : Default Enable, HID: INTC1090
3. For ADL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8
4. For RPL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8

Hsd-es-id: 15010899461
Original commit date: Fri May 20 15:27:21 2022 +0800
Change-Id: Ia06c94e2da1912c35c2267889654160aee869953
Original commit hash: 7a44b6cfbd21890ab8e4682af35940d6ec18a03f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: c7dffcc2f87df200678f2a2ab1b15dfe798eae83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] BIOS to support RPL 6+0 65W reused from ADL 6+0 65W

Hsd-es-id: 15011243017
Original commit date: Fri May 20 15:21:48 2022 +0800
Change-Id: I8eed9a1ddb0c4a12139903db7d15c89c43a98574
Original commit hash: c0af2a5f2449cf8b9bc6006683184443e5b37b6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: d3c70d10a383749838c350891d5d117df85bbae7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 34

(cherry picked from commit 796eaf83893758b8bb74f1b7721d89649e9f638d)

Fri May 20 01:22:13 2022 -0700
Original commit date: Fri May 20 01:22:13 2022 -0700
Original commit hash: 575dd4d257c31b0ed56ebdc1c0955ad1e3323cf9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 910e7d8d6b86fb876d21a5ff566f1b7c97214f8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:40 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.3

(cherry picked from commit a36117026a1de9d4d3aa06324520e60b95b20831)

Fri May 20 05:52:33 2022 +0000
Original commit date: Fri May 20 05:52:33 2022 +0000
Original commit hash: 92460cf8a779fe1c254b652f2e2ea615565fae1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8105add3a003cedc62a2e16bda419da5771622b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011246110][RPL-P][LPDDR5][5200] CTE: TAT fix

[Feature Description]
RD to WR TAT issue on CTE 8 bank mode

[Resolution]
Add CTE wa for TAT

[Impacted Area]
CTE

[Register Impacted]
PHY

Hsd-es-id: 15011246110
Original commit date: Fri May 20 11:07:51 2022 +0800
Change-Id: I336484c64986b44ee2d8bcad3830871fe2425bfa
Original commit hash: ae7d8cc808b83b805a4182270b63475c800680cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: b793e46d23dca5fe1fbedd874331e341770dd760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 dynamic frequency in task manager is abnormal issue

- Part 2: Resolved dynamic speed abnormal issue in Windows task manager

Hsd-es-id: 22015135473
Original commit date: Wed May 18 21:04:52 2022 -0700
Change-Id: I87334664e7b0d8ebf587df12fcf12a8ea64bc2fb
Original commit hash: 133beb6a3639e3bac812e56bf2f115e148c8276b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: af946da0e30575c6d779c0775d1eac95da1a1a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:35 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS to enable FVM after checking IMVP version & deny list.

This patch adds the IMVP version & deny list check.

Hsd-es-id: 15011126555
Original commit date: Wed May 18 15:33:58 2022 +0800
Change-Id: Ia07d8d0b61313d74289a07506b8ca9720c358449
Original commit hash: 3765ae866d5f697a89fcf3e0eddf6a42350d86d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: 4d010a5435797abdccc08031656ea9a04d50db13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:34 2022 +0800 
-------------------------------------------------------------------------------- 
Disable FVM if CEP is disabled & Check FVM capability before IccMax/LccLimit override

1) Add prompt message in platform setup knob & FSP UPD parts:
EnableFastVmode will only be effective by enabling the corresponding CEP.

2) For platform/fsp config policy, it will be updated according the feature requirement:
Disable the FVM when CEP disabled. EnableFastVmode only when CEP enabled.

3) For silicon init code, ICCMAX/ICCLIMIT setting will only depends on the config policy.
Check the config policy before override ICCMAX/ICCLIMIT. if conflict, assert directly.
Set ICCMAX/ICCLIMIT value only depends on EnableFastVmode flag.

Hsd-es-id: 1309793920
Original commit date: Mon May 16 18:16:43 2022 +0800
Change-Id: Ib79e5ec3d004eff964120f4aee45494a98696f58
Original commit hash: 48b6aefdb771b24d0dec95be5747f066e7ce2cbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/PeiVrDomainLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: d855a8d1f5230b272e7ebf1fc1140e65afd53f1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3214_00

(cherry picked from commit 82d27af2912efb3a67660cefd244dd1f3f14fb94)

Thu May 19 08:46:40 2022 -0700
Original commit date: Thu May 19 08:46:40 2022 -0700
Original commit hash: 27805fa1ec53aee289689ab0aa4639c4f3c469e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dcb6b45a1a24aa77fa2376c67b4d4400ab391460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.2

(cherry picked from commit 31c8fc927ac6b3eb321c0c7d0cc06f2845108379)

Thu May 19 11:30:11 2022 +0000
Original commit date: Thu May 19 11:30:11 2022 +0000
Original commit hash: 44db6695063dd0e3c463f8b868688606cd0aed1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 646788c1292f303c2453652f9b9a69c67282b7c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:24 2022 +0800 
-------------------------------------------------------------------------------- 
Add support for new M.2 PEG module for RPL-S HMP RVP

Hsd-es-id: 1309801472
Original commit date: Wed May 11 16:43:27 2022 +0300
Change-Id: I54c80d6bbf4fcee64d21e3c4d41294033f81863a
Original commit hash: 685cbb125a6e2b0436a2ebb6069a06bed955f0cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSHmpRvpRtd3.asl

================================================================================ 
Commit: d6f682052fccf3d6c183e5c34b41d457af17c1b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 33

(cherry picked from commit 2e45b92b657db4297be41352f5d9919d6a14d704)

Thu May 19 01:21:52 2022 -0700
Original commit date: Thu May 19 01:21:52 2022 -0700
Original commit hash: e797c240ab1d8111ea407cb87d95bbd330e352f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 05158c64586b6757070cc1858fb777de4b0834a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:20 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow][SPS]: Platform stops booting with assert in Recovery for PEG60 slot

Skip DEKEL FW load when SPS in recovery

Hsd-es-id: 16016731623
Original commit date: Thu May 19 10:53:18 2022 +0530
Change-Id: I7bc6ce4e00560c3aad82a5a134c10b93bcb1e0e3
Original commit hash: 24a23770885222a0d25bb5aea205e5f2572da2f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf

================================================================================ 
Commit: ed5903596946b6f2c38d1663a4f921caef7b332f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3213_00

(cherry picked from commit e563d7920dcad52d3035e14f857c8c61ad9fbf77)

Wed May 18 08:47:06 2022 -0700
Original commit date: Wed May 18 08:47:06 2022 -0700
Original commit hash: de1632dcbf8201b6e531c4fb3be13970039b3137

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 56bed6caeb401ae282f21e35b899cff3f60a5483 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:11 2022 +0800 
-------------------------------------------------------------------------------- 
XmlCli: XmlCliCommonSmm SW SMI 0xF6 consumes data outside of SMRAM

Hsd-es-id: 22014664556
Original commit date: Thu Apr 21 10:35:24 2022 +0530
Change-Id: I6219b88e9f0c9a59244dbf1e3a861e69928e1a77
Original commit hash: 303294b125aa77c28d2e9acc0228495910eec2d1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c

================================================================================ 
Commit: 16a2a08b0c6f532528fc1d1406c313602c86237b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][RPL-S] Revise - Fix incorrect platform info

Reverts commit a0a9bf8c7322b70b17bc9661cfb2842fd0974ab8 to avoid regression on board config.
Fix the issue in UpdateSystemManufacturerInfo().

Hsd-es-id: 15011229582
Original commit date: Wed May 18 14:15:18 2022 +0800
Change-Id: Idd6c27b1828dd8fec245dc31a01e8686615ab038
Original commit hash: 233581ba4f74407d0624d341f12b9780c7f95377

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: cd8d0967a2f9994ab065472acda6989bc5a0e153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 32

(cherry picked from commit 19fe3da89a566b1a2af70ee93bfb8ccaebe62cd8)

Wed May 18 01:22:16 2022 -0700
Original commit date: Wed May 18 01:22:16 2022 -0700
Original commit hash: 5d79c14f5d90ac39cd1f84521a08b892c8b7af5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f9f045ece4f5c9bbd992137437e01aac72fdc62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:06 2022 +0800 
-------------------------------------------------------------------------------- 
When SUT is in CS state seeing increment PC as 01CS,0101,0201,0301

Hsd-es-id: 16016055791
Original commit date: Tue May 17 17:56:08 2022 +0800
Change-Id: Icfa404c42370f009f678b66174dccdf045f66532
Original commit hash: 7cf8a806541b79811a029210bbc71e6368dab5ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 6dc3055b841e458dd8a3c5395617a05c38de77b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:04 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][RPL-S] Fix incorrect platform info

Correct PcdSkuType setting for RPL RVPs which reusing ADL board configure.

Hsd-es-id: 15011229582
Original commit date: Tue May 17 20:12:28 2022 +0800
Change-Id: I0d9d034c77979c1c7ce97317fa8de6e9abb4daf5
Original commit hash: ff07fcf9497116725e10e5316e2d24e6df27358a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: b9bea92a4f79893cd55efcdf8b0751b6b853d4ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:03:02 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] BIOS Support for TPG ACPI object

Created new asl file to define the SSDT table and the ACPI methods for the Dynamic boost feature. Added a function to load the table in the existing dxe init library

Hsd-es-id: 15011033891
Original commit date: Tue May 10 23:30:31 2022 -0700
Change-Id: I47d9f94734b60f1e25c2ff160a81cb5b6c788687
Original commit hash: 05356fb8175f7f6f1c10bd9f13bbe5ecaaf2faa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostAcpiTables.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostSsdt.asl

================================================================================ 
Commit: 3e6de5dde8ba9618df14c2ebd6c2ee935f1261e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:58 2022 +0800 
-------------------------------------------------------------------------------- 
[SPS][Catlow] Platform stops booting with assert in Recovery

- when SPS is in recovery DmiDekelFwStatus () should returns FALSE
- System should not go for DEKEL FW load flow in this case

Hsd-es-id: 16016451942
Original commit date: Tue May 17 17:38:55 2022 +0530
Change-Id: I3e97b8a12534d6d2eac4a5a9c9f90ace5c42f381
Original commit hash: 9f3aaee9f25bef71a99dcb234a196272d844a715

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf

================================================================================ 
Commit: 5de0830037c4060bdee2066c7c239e0c502d6382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:56 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3212_00

(cherry picked from commit c45036e9e7b400e72ee768cb39bef88dd180fa7f)

Tue May 17 08:47:05 2022 -0700
Original commit date: Tue May 17 08:47:05 2022 -0700
Original commit hash: 39da49d45793626e43a0ca815dc04fc567a07d63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f116548b2085ad114267bb80cf20c97685253cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:53 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] DMI GenIO for eSPI CS1 address change

This change fixes invalid bit shifting and masking for GenIO register
programming in DMI for eSPI CS1 which leads to incorrect decoding of
transactions.

Hsd-es-id: 15011170336
Original commit date: Fri May 13 15:49:05 2022 +0200
Change-Id: Ib5798ba3410cf149cb504d232be510876e974072
Original commit hash: 944fbdcbfd20366239cafeb5fee93ce0e84d2db8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c

================================================================================ 
Commit: 3b4ef96ff030afcd196dea14ccec8288113390a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:50 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] PCH SKU is reflecting as Undefined SKU in BIOS under PCH information.

Added required Ids.

Hsd-es-id: 16016681907
Original commit date: Tue May 17 10:56:20 2022 +0530
Change-Id: I33e85f76bba471a1f0bf24783733707bfb04458d
Original commit hash: d7f9bf86584ee98653ae9daa75b8dc016309c4c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: eacaccd9cc6b857aea27fd3ddceedec9cfc22169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:47 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Program Gfx Aperture region to WriteCombined in PEI
-Configured FrameBuffer Memory as WC before PEIM GOP load

Hsd-es-id: 16016462601
Original commit date: Thu Apr 21 17:25:48 2022 +0530
Change-Id: I6132cba98096d825f4ce11dae189e21f204624f1
Original commit hash: b6380e837b54165c5847bb938c8e8de5e8ddd1d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 493aea1f2426206cad7a8bd95a57873a442e6682 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:45 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][OC] Wrong core /cluster mapping of per-core ratio and V/f voltage overrides after specific per core disabled

Using Atom CLuster number to avoid potential bug.

Hsd-es-id: 22015102819
Original commit date: Thu May 12 11:23:42 2022 +0800
Change-Id: I64fa4598e195e1cd903ab61dcc2a9f1ea8395193
Original commit hash: c2d6e946895b1af6a1e6c6b124b2d65d37d30f7b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 3a181f67ea2f03d4bc3ef4d5495752e580565fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:44 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 31

(cherry picked from commit 3fc8c150995d2a197c6a940800eb8c6b0b769dda)

Tue May 17 01:22:20 2022 -0700
Original commit date: Tue May 17 01:22:20 2022 -0700
Original commit hash: ed5771bb5ca4857cbeb5f2f6213079ace8b3eb79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5c0831587d24f5e98329020dfcaa94fb99252100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:42 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] WgdsWiFiSarDeltaGroup6PowerMax1 is not updated in CnvConfigInit

Update WgdsWiFiSarDeltaGroup6PowerMax1 in CnvConfigInit.

Hsd-es-id: 15011214691
Original commit date: Mon May 16 13:24:31 2022 +0800
Change-Id: I804b05feda438caed6ccf0c16cd51c6e92c222b4
Original commit hash: 7d03c617cef642ff864cbf10ff1a97897061f998

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c

================================================================================ 
Commit: 1aa6e6f676b208fdb9f0a81f9d1c7634205f51c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:40 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Revert "[RPLS][dTBT/PCH USB Type-C Ports] USBC Over Current Support"

Hsd-es-id: 15011216665
Original commit date: Mon May 16 11:29:23 2022 +0800
Change-Id: I1b7c0baac106308d7365bb8dc802330941c42635
Original commit hash: cf7962bacef7f3d7887bda2198058cdd6aac7250

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 3ef665ac72c07316170fe903247ec0a991710f5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:37 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3211_00

(cherry picked from commit 762c0042d323946ad3becc7e7a120e9966a15ec1)

Mon May 16 08:46:53 2022 -0700
Original commit date: Mon May 16 08:46:53 2022 -0700
Original commit hash: ca17e567c6a0bb64e1f613dd2d82dfec58d7811b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3e11802bdecade4b04a9f3b6e867dee6b52fb06e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:36 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Configurable TDP Boot Mode can't show level2

Hsd-es-id: 15011222904
Original commit date: Mon May 16 18:39:23 2022 +0800
Change-Id: Ifdfe343bb60e22a3a5c17b66c49ad64896fd85e4
Original commit hash: ec03319ddd3305f6a13b0df2ba03149954868458

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: af76a5c6bec966a7fa942f048639bec3887d98a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.1

(cherry picked from commit 9f6aa196b729e5de2cedb83d8d17f7e322f244a8)

Mon May 16 12:46:47 2022 +0000
Original commit date: Mon May 16 12:46:47 2022 +0000
Original commit hash: c5a6d8f097306f040997c1c9e8496e2bb6c2450b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28b4da788facb9ad9f2f611cf2b4198d6b3d6007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011208665] MRC Tuning - "refresh_abr_release" modification

[Feature Description]
MRC Tuning - "refresh_abr_release" modification

[Resolution]
change field refresh_abr_release from 5 to 6

[Impacted Area]
MC

[Register Impacted]
MC0_CH0_CR_SC_PBR_REG

Hsd-es-id: 15011208665
Original commit date: Thu Apr 7 23:05:29 2022 +0800
Change-Id: I7d39258cc30d1cf1fb191e05252f4907eb8b6470
Original commit hash: 77ab3ff253da8d303ad84e31448809cdae55dcdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: a9862388eb2417ed7b63412c2b33050507c4d5df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:31 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][Upgrade] V3141performance build hangs up post code 0b23 when first boot with Corp_IFWI.

Increase SMRAM size only for performance build.

Hsd-es-id: 15011044944
Original commit date: Thu May 12 15:28:34 2022 +0800
Change-Id: I5f7084a859faa08ac86488ab4a2caf0a0953c0cd
Original commit hash: 7b28af1d8cb26ae539963e9cb51c029435616cb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 7b66b2366de11719c3d07628d72cfc7d671a2406 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 30

(cherry picked from commit 8b9eac2a3e07a529a3a92e417a8ff1d131472a01)

Mon May 16 01:22:19 2022 -0700
Original commit date: Mon May 16 01:22:19 2022 -0700
Original commit hash: 385319d140504ea0b3778fbd373b13ce1cd41d73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: db27a01efc64af74257a99f34c7d834dcdfe7061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:26 2022 +0800 
-------------------------------------------------------------------------------- 
[NO_HSD] Update MRC version to 0.0.4.0
[Feature Description]
Update MRC version to 0.0.4.0

[Resolution]
Update MRC version to 0.0.4.0

[Impacted Area]
MRC Version

[Register Impacted]
NA

Hsd-es-id: NA
Original commit date: Mon May 16 02:02:20 2022 +0800
Change-Id: Ia344deda1d9a5b130304ac760e2f4ddcfe62fb5b
Original commit hash: da3b090b8876725eaaff6f634bf8c0637008fe77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52c47d55843b5b951b734aeb3ca0a7fbe86d1973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:24 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.247

(cherry picked from commit e57e2faa46e8dfafd0d2118b8a7a1074c8bc4992)

Mon May 16 05:37:32 2022 +0000
Original commit date: Mon May 16 05:37:32 2022 +0000
Original commit hash: 404026347f43836370389edd181262d1abbe13d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df0b037445017cdf1c4c578e4e0b2794bfa1bac2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011218393][LPDDR5] ECC clean update for LP5 BG and 16B mode

[Feature Description]
ECC clean update for LP5 BG and 16B mode

[Resolution]
ECC clean update for LP5 BG and 16B mode

[Impacted Area]
LPDDR5 ECC Clean

[Register Impacted]
CPGC

Hsd-es-id: 15011218393
Original commit date: Sun May 15 23:05:24 2022 +0800
Change-Id: I150630556dadfdf974cc8ba50c83d1faf5433d41
Original commit hash: 7ec2f5c6ff655102441210d3c74ff3fa151cd5c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: ac5297853ea42047d014eea23421c2535be80577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:21 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.246

(cherry picked from commit a5da06c2405bafca793bbe66b5d0fac66d1e17b4)

Mon May 16 05:15:57 2022 +0000
Original commit date: Mon May 16 05:15:57 2022 +0000
Original commit hash: cd56d425174055e2b65a3ca21967c413ba1c8101

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d0f4391e5c0ac0400d873105ee192d30f26f72d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:19 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16016502309][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Update CccRxVref to avoid boundary scan failures

[Issue Description]
Boundary scan failures on WCK pins with DRAM.

[Resolution]
Update CccRxVref to below values based on DDR Type.
DDR4 - 0x20
DDR5 - 0x30
LP4 - 0xB
LP5 - 0x9

[Impacted Area]
ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
MC [] Phy [X] Both []

Hsd-es-id: 16016502309
Original commit date: Fri Apr 22 13:09:32 2022 +0530
Change-Id: I17fd5afbfd5f231f3110480f8bbca42756fac832
Original commit hash: b5638e7214d986418d8ad5cf92dd85e3391b26e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2a8465c6fccf373146f9c3aa35968800a782c93b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:17 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/AMT: "AMT BIOS features" BIOS option inside Intel Advanced Menu > PCH-FW Configuration remains disabled even after disabling DAM.

Issue: When DAM set enabled (from DAM disabled IFWI), CSME returns consumer type in MBP, and it leads to ME_SETUP.Amt set 0.
After changing DAM back to disabled, ME_SETUP.Amt remains 0 and cause AMT BIOS features grayed out.
Solution: ME_SETUP.Amt should not be overriden based on corporate/consumer type, it should be based on setup selection.
Instead, AMT_PEI_CONFIG.AmtEnabled should be updated based on ME_SETUP.Amt and CSME type.

Hsd-es-id: 16016276340
Original commit date: Fri May 13 16:38:42 2022 +0800
Change-Id: Ia3ce29112c4b4086bdfa00843e2b8be379fdfbac
Original commit hash: d948b3bb28a06b7acbc8c58d119f75a0b9c52e7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: a3601ab5f5086ce1e1fa0578e1d6c5d2a3ad2df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3207_00

(cherry picked from commit 17ff2c2aac25b6fe79c3946ac53130c6f69f7d1b)

Sun May 15 08:47:07 2022 -0700
Original commit date: Sun May 15 08:47:07 2022 -0700
Original commit hash: bec4787be484648e4604e52f99f5c068f76e43da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c595cf302b711294e0f377c3e4e3df6597df6e11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 29

(cherry picked from commit cdc469b710a87c76f3d645dfdc52d8684212466b)

Sun May 15 01:21:33 2022 -0700
Original commit date: Sun May 15 01:21:33 2022 -0700
Original commit hash: 1fbbe640ff06a201aa4fadbeb904808cf9efad8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d0e8f5fc216978d2482821592fc761e2b7cb47a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3206_00

(cherry picked from commit 6b8cf464e361fc3b09d05fac91bae20b692f0de9)

Sat May 14 08:50:10 2022 -0700
Original commit date: Sat May 14 08:50:10 2022 -0700
Original commit hash: 2009668b2a14cf3236187e59d37e5b759babb68a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b1e8e1cf84ebba72c052c2403f0f1d7878f6533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 28

(cherry picked from commit c66028e5a396b08121a9d8e6ff90027624451ea3)

Sat May 14 01:21:40 2022 -0700
Original commit date: Sat May 14 01:21:40 2022 -0700
Original commit hash: 7a284467bd4efb16fc14479769ee230fa476c392

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0e0ea34847e63b2ed976d551fc04e31a1759dcb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:02:03 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.245

(cherry picked from commit f554756172ffdce1dfdcd8e010039f18c7e12078)

Sat May 14 03:12:16 2022 +0000
Original commit date: Sat May 14 03:12:16 2022 +0000
Original commit hash: 1669f1a6ab7e3083ae50d7f16aff0105fbfb154e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 751cc15675d1aaf76d89af3573376b7d1fee29b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3205_00

(cherry picked from commit 66ca34fa5f751cbc3b510c2042cbf4e7f4422048)

Fri May 13 08:47:06 2022 -0700
Original commit date: Fri May 13 08:47:06 2022 -0700
Original commit hash: 68a3004691c6b5a88193c9f6777c1e96764af8ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2bca43de44516e7af76e923b2dec2d48b469eed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.244

(cherry picked from commit 3dae9f766ff1f5407ba47c018ed777291c018290)

Fri May 13 11:55:08 2022 +0000
Original commit date: Fri May 13 11:55:08 2022 +0000
Original commit hash: 7c118c748107567417a5777aa53a97e3ef53f8c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63c2115297ea0941b6b7f650bf7240e7e4eebfc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011140070][ADL-S | DDR5 DDR4 ] Add RPL CPU support to ADL BIOS - MRC

[Feature Description]
Add limited RPL-S support in ADL-S

[Resolution]
Add limited RPL-S support in ADL-S

[Impacted Area]
CPU Boot

[Register Impacted]
MC, PHY

Hsd-es-id: 15011140070
Original commit date: Thu May 12 14:44:38 2022 +0800
Change-Id: Iaa73d816f84225058cd37f3dc5d11f7958fec002
Original commit hash: e2e6271339bd47c3904725825097f469b2542230

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf

================================================================================ 
Commit: 96a94221da0ba7f0df90609442765e7f63a3be34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:49 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA][RCR] Disable Discrete TBT support with RPLSBGA PERF build for responsiveness regular test.

To disable Discrete TBT support with RPLSBGA PERF wihich follows the RPLS platform setting.

Hsd-es-id: 15011214202
Original commit date: Fri Apr 29 19:18:25 2022 +0800
Change-Id: I86deee1d9cfc2b920ecfebc6e01cf94952615e6b
Original commit hash: 8e8d7b2129c8061f67f629903b7ad85fc3151bd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 480fdeda756ff082ee1fabd9e0087d46142ba9e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 27

(cherry picked from commit 6ecaa622c304deab261674d50b92aa5be22649b5)

Fri May 13 01:22:16 2022 -0700
Original commit date: Fri May 13 01:22:16 2022 -0700
Original commit hash: 25c5abb241ac5a7ef26ba0c55f9bffd8e2494946

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cc8ad838a7bb9849f88a91174627446042913d85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:44 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 base frequency in system setting and task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.(F/R:2/2 unit,10/10 times,100%)

- Issue caused by E-Core Nominal performance (P1) greater then Highest performance (P0)
- Correct Nominal performance of E-Core in ACPI _CPC object

Hsd-es-id: 22015103442
Original commit date: Thu May 12 00:40:44 2022 -0700
Change-Id: I63bdbc885041a805cae7d8a6dade87a589355217
Original commit hash: 7bcb88154e231a3d6518806c11ed61af4f25e667

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: e6a975ffd1806c8c9e787377fcc756d2fd282138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:42 2022 +0800 
-------------------------------------------------------------------------------- 
ADL-S: Add limited support of RPL-S.

Add limited support of RPL-S CPU.
Need to upgrade to RPL-S BIOS for full support of RPL-S.
This change does not include the MRC and RST.

Hsd-es-id: 22015008102
Original commit date: Fri May 13 09:11:06 2022 +0800
Change-Id: If2783993250549f2530bd7d3336fa9ccad6e6c62
Original commit hash: 526ba5a036d108393bc862d93d57f228b34a9293

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: b9a70758a44e08c2cc6e52f195242298a0813d3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:38 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][RPL-P]CrashLog: Set CPU Crashlog enabled by default

Set Cpu Crashlog (Device 10) to Enable by default in BIOS as this setting is mandatory to collect the Crashlog data.

Hsd-es-id: 16016632443
Original commit date: Thu May 12 15:53:18 2022 +0800
Change-Id: If11c2031ae82b510b736f1c7519e47157a005860
Original commit hash: 8cfe115d882370e38b31eb295e3a8b5c8ab5ba26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: d9c37fb6d53a5955c53f5ec427c72a6787f48d9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3204_00

(cherry picked from commit 67af4a5ac10c80bd21a70fa0a0eaed5bc12f6148)

Thu May 12 08:46:50 2022 -0700
Original commit date: Thu May 12 08:46:50 2022 -0700
Original commit hash: 0f2b109ca2fcf4ec91c41ac37a98f3fede04d243

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 16fcb85412be57356ee4e62dd0e32efec1fef3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:30 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "C1S/AMT: "AMT BIOS features" BIOS option inside Intel Advanced Menu > PCH-FW Configuration remains disabled even after disabling DAM."
This reverts commit 7f4a25fcdda677abd2547faa8c021b96a89f7d52.

Hsd-es-id: N/A
Original commit date: Thu May 12 17:06:11 2022 +0800
Original commit hash: a1af492c1675ecf64ea55fb39ce4eef790a3f94e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: b2e57e48313fec6e2454b8ff0c8a48f1d204ac04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 26

(cherry picked from commit 827e7a08d19ec17437ee19b47d9a4f8fc553c110)

Thu May 12 01:22:05 2022 -0700
Original commit date: Thu May 12 01:22:05 2022 -0700
Original commit hash: 7ae94b1c00caa9b99e96fb1501c9a033e24a55df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 11d0d9f54cc98793c54bf43581416d21479fe2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:26 2022 +0800 
-------------------------------------------------------------------------------- 
MebxFeaturePkg /MebxSetup: the malfunction when the load default is executed on MEBx

Add Interactive flag to the related MEBx options and do nothing when F3 is pressed.
Also remove the unused question ids in MebxSetup.h.

Hsd-es-id: 15011199060
Original commit date: Wed May 11 17:50:40 2022 +0800
Change-Id: Icecd7f6ff60f494054070550f9cba1fbbfe637cf
Original commit hash: 05f09d541d8ba5f3ef8fa17f3113b05bd638221d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 208c2c1a2fd8a86fcd28710489fc37f4b0e02e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:24 2022 +0800 
-------------------------------------------------------------------------------- 
[OC] Correction for Dynamic Undervolt Protection changes.

Correcting some debug code changes that got submitted by mistake.

Hsd-es-id: 22015008137
Original commit date: Tue May 10 22:53:16 2022 -0700
Change-Id: I672589b97e1f33211f4e26b594a561d22aa1fb81
Original commit hash: 30f67bd078b53096cfccc9103e48b2dd2729f22a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: bd8c629d673c996763aecf5df4986c1803916bb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:23 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/AMT: "AMT BIOS features" BIOS option inside Intel Advanced Menu > PCH-FW Configuration remains disabled even after disabling DAM.

Issue: When DAM set enabled (from DAM disabled IFWI), CSME returns consumer type in MBP, and it leads to ME_SETUP.Amt set 0.
After changing DAM back to disabled, ME_SETUP.Amt remains 0 and cause AMT BIOS features grayed out.
Solution: ME_SETUP.Amt should not be overriden based on corporate/consumer type, it should be based on setup selection.
Instead, AMT_PEI_CONFIG.AmtEnabled should be updated based on ME_SETUP.Amt and CSME type.

Hsd-es-id: 16016276340
Original commit date: Tue May 10 16:55:10 2022 +0800
Change-Id: Ia0320d0e539d629aab9405feeeb6f5d3d2bc618f
Original commit hash: 4399f985869e963ee5b9de74da2d5a2093eb63da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 792e0293613eea4ba7754d5b229b3c14c69a9dc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:21 2022 +0800 
-------------------------------------------------------------------------------- 
[USB4] [RPLS] PCIe disabled notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 16016355644
Original commit date: Mon Apr 11 19:13:35 2022 -0700
Change-Id: I0b370d0547a696b2e729c64cb45514c92fe12e71
Original commit hash: ae0126e49c8189fc58fa101bdf2a2eaeff928767

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5c69e20e97a18ebf5ce534a4e7e6e7ad11c5f9c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:19 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P]HSIO LP4 RVP - Board Support #3

Set HSIO RVP PlatformFlavor to FlavorMobile.

Hsd-es-id: 15011041384
Original commit date: Wed May 11 17:14:05 2022 +0800
Change-Id: Ic2168ae00240befc4ad2faf39358fefc7107a60d
Original commit hash: 99339c4be891e67daf19aefb3d636507440c3649

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 73029183ada87c54e25bf73e4a931e45bb6f6d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3203_00

(cherry picked from commit b575e87f514badd54737ada614ab769f970b20d0)

Wed May 11 08:46:55 2022 -0700
Original commit date: Wed May 11 08:46:55 2022 -0700
Original commit hash: 440dcf37ef19c050594bfbe87f7b6bcb0a16830d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5107a3be3de1f5769d7f7c645113ce75e741d24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:13 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLP][TCSS] Enable Cpx values for RPL-P USB3

Hsd-es-id: 18021974514
Original commit date: Mon May 9 15:41:32 2022 +0200
Change-Id: I137b4ba5d8eb2a92c73d3a678deb71d2a1fabf59
Original commit hash: b4b7a7d80b0f48f83905a9895f45411bc030622d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 3643db2fbaf71295cf59e94962722c70ce0afa37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:11 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.243

(cherry picked from commit 01d5336ca18bec6bf6427eef7a76f7d3f1dad4f8)

Wed May 11 13:25:00 2022 +0000
Original commit date: Wed May 11 13:25:00 2022 +0000
Original commit hash: ce43a0b6c8c9be9d49595aeba34a997892aec937

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2184ce69d7d85ea280249485aea7ebd750a79062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011169423][ADL-S ADL-P ADL-M | All] The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display
[Feature Description]
The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display

[Resolution]
The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display.
The fix is to change the VC1_Isoc_latency_guard_timer_x8 to 75ns.

[Impacted Area]
performance

[Register Impacted]
MC

Hsd-es-id: 15011169423
Original commit date: Tue May 3 20:55:38 2022 +0800
Change-Id: I0daf1ee496a6cadcd553f195379ffa5362baa089
Original commit hash: 99ae32291abe490d4131720899903b1184e45351

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h

================================================================================ 
Commit: a628f5d6cb4f04f766820e536102b038af2d3ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 25

(cherry picked from commit 85aa836d5a3423eda8d58afed55577281f6aa1f8)

Wed May 11 01:22:05 2022 -0700
Original commit date: Wed May 11 01:22:05 2022 -0700
Original commit hash: 80448c288d759e38005eead87cfb8c08a9facd87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 842a04caabf4371a48278fce25d8247d42696aea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.242

(cherry picked from commit 962d85006a548e34a6d7ed4221aa858b7dd87477)

Wed May 11 04:59:06 2022 +0000
Original commit date: Wed May 11 04:59:06 2022 +0000
Original commit hash: eff0d05194411597bbb4095bff5cbb78c2029b49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57cd6aee2f6641658ceb0f96026c3e793d8f7458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:01:00 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][16016642735][ADL-P | DDR5] MRC boot time increased by 8 seconds with MRC V0.0.3.236

[Issue Description]
PreSdl algorithm enhancement changes made as part of mrc v0.0.3.236 impacting DDR5
boot time by 8 seconds. For DDR5, PreSdl algorithm is run multiple times and re-running
DCC accumulator every time in the algorithm increasing the boot time significantly.

[Resolution]
Skip PreSdl enhancement changes implemented as part of V0.0.3.236 for DDR5.

[Impacted Area]
DDR5

[Register Impacted]
Phy

Hsd-es-id: 16016642735
Original commit date: Mon May 9 21:05:31 2022 +0530
Change-Id: Ic3ca674a36cc07459f7bdbd24a467664d2ee9176
Original commit hash: 8d9a0c6a3bcdbc7bfdb709c4f9af905474fed667

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 760c5c260c7996afff81b1d2ddd118fd1472eb9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:58 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] ADL HX reuse for RPL support

Hsd-es-id: 15011189280
Original commit date: Tue May 10 15:16:03 2022 +0800
Change-Id: I3b43e4996d15c727b32396dccf54810ac49fe67d
Original commit hash: d79540c60cbbbfddbea7b4a06fd2d00a930d1ece

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: d18a1cd0b6ada992702bdd24c40fe0ede5861e61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:56 2022 +0800 
-------------------------------------------------------------------------------- 
[OC] Dynamic Undervolt Protection for Overclocking.

Addition of new UnderVolt Protection Control knob in BIOS.
This option will be exposed based on the capability bit for availability of Overclocking MSR.

Hsd-es-id: 22015008137
Original commit date: Mon Apr 25 15:46:02 2022 -0700
Change-Id: Ice7b66b162d55cc06bc12f7f7c48ce87660e02ea
Original commit hash: 2473901a162c2006a6be43f2dbeaac92162c2a80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 66fc1a136a869da88edb0fcdac768337271e65eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:52 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.241

(cherry picked from commit e1e83f506132770c4c46e2cd7a38a06931fe49e6)

Tue May 10 17:16:39 2022 +0000
Original commit date: Tue May 10 17:16:39 2022 +0000
Original commit hash: 73480cc92e39d0afbd35f08b205295389bde6eb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c416ab30d37cf7f3b7f427ab1587dbb465e8557 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:50 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011194068][ADL-S | DDR5] Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R

[Feature Description]
Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R

[Resolution]
Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R (128)

tRDRDdr += 2;
tRDRDdd += 2;
tRDWRdr += 2;
tRDWRdd += 2;
tWRRDdr += 2;
tWRRDdd += 2;
tWRWRdr += 2;
tWRWRdd += 2;

[Impacted Area]
DDR5 TAT

[Register Impacted]
MC

Hsd-es-id: 15011194068
Original commit date: Mon Mar 7 14:10:01 2022 +0800
Change-Id: I69608c4b5e4923bb5ab7579d5bb23b04f3b8d525
Original commit hash: 21d6e679ab25e3b04f4ca811f98b2e6764caaa79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 89252c42bf5e03692226bb074831c2e1e3124ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3202_00

(cherry picked from commit 1a881b0aa732750798ca630ad1384f55ac8f2ea8)

Tue May 10 08:47:10 2022 -0700
Original commit date: Tue May 10 08:47:10 2022 -0700
Original commit hash: 71b4f399d51d22b2c9efaef37cc583faa522b4ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee0b4fa5a61710a515d6bfa0ff11add867d29c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 24

(cherry picked from commit 3e07f253ed9e33a24d9ce49602350146d8f5e793)

Tue May 10 01:22:03 2022 -0700
Original commit date: Tue May 10 01:22:03 2022 -0700
Original commit hash: 95fa1e943dadf97705df842109e16950d24f158a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: df9057cbbb7f00c33d8d0f8f6fbcd431f9de56c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.240

(cherry picked from commit a79a1252089b6696ece36e5660e5cb276aa2bc64)

Mon May 9 17:02:37 2022 +0000
Original commit date: Mon May 9 17:02:37 2022 +0000
Original commit hash: e11aa578ae282bc98777229415ad35ab6f2374f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48c65a73f5bec599ce6390a831918dc124994c08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010812849]Request installing Ppi to indicate mrc cold boot

[Feature Description]
Request installing Ppi to indicate mrc cold boot

[Resolution]
Install gMrcColdBootRequiredPpi before memory training

[Impacted Area]
NA

[Register Impacted]
NA

Hsd-es-id: 15010812849
Original commit date: Thu Apr 21 15:15:53 2022 +0800
Change-Id: I18988f3ba5dea9753cf0fce7f8a6d8b28250536d
Original commit hash: 305182ef9b5d2ba1e36f87a24874a8d46a00e255

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: e7bddd6e9d75de2347225da1bf02cbaee92fe882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3201_00

(cherry picked from commit cf7883ef729e444646fc9a6f65b132947622ac44)

Mon May 9 08:47:01 2022 -0700
Original commit date: Mon May 9 08:47:01 2022 -0700
Original commit hash: 240f4d69fdab1fb69006f6b9b9f625fa78acfe65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 75b19e52fc768886947107a4e445185a3f62d9a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:39 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow] DEKEL and HSPHY version to display 'N/A' when not available

Added feature to display "N/A" on the BIOS setup menu when DEKEL version, HSPHY recipe version and HSPHY version were not available.
Earlier it was showing garbage value when these versions were not available.

Hsd-es-id: 16016559556
Original commit date: Mon May 2 12:39:33 2022 +0530
Change-Id: I2b7de555e5ad0175697efeba8c84268ecf4b905e
Original commit hash: 772e6ad2943226d940a4903b5bf409eef009b421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: fc813d6500bb4de80e021953843aead515f2d2ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:37 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 23

(cherry picked from commit 067cea4f2dbf4c8af15931d7b0eaa0d84ecfb27a)

Mon May 9 01:21:54 2022 -0700
Original commit date: Mon May 9 01:21:54 2022 -0700
Original commit hash: f800e3aa08e5cd36cba94944e249f84affd4d0a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ec61562818fd2951e79bdbdeb8a9d810d45ef4f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:35 2022 +0800 
-------------------------------------------------------------------------------- 
[IOTG][RPLS]: Fusa: PRMRR: Change the PRMRR size for Fusa

With the following combination:
SAF = 4MB
C6DRAM + SAF = 8MB
SAF + KeyLocker = 4MB
C6DRAM + SAF + KeyLocker = 8MB

Hsd-es-id: 14016224254
Original commit date: Wed Jan 5 14:30:00 2022 +0800
Change-Id: I0f11cc84960ed87c7202302799ea2e53beeb9009
Original commit hash: b3ce2516ec9a19e8a627d6753e5e02d06e225b03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/FusaInfoLib.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.c
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc

================================================================================ 
Commit: e0b83106978aff6a9914ec12c51d41ad6e1d0f85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:33 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.239

(cherry picked from commit b689cca8357fecd491c6892a78d4f363268ba075)

Mon May 9 07:50:18 2022 +0000
Original commit date: Mon May 9 07:50:18 2022 +0000
Original commit hash: 94c90f2dadea8fa00cb95c48f7ebdd27067c27ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 785759051db24b936440e8c1333a54bf8601ce59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:31 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011175204] add new BGA BOM ID to support 1 DPC Configuration

[Feature Description]
add new BGA BOM ID to support 1 DPC Configuration

[Resolution]
add BOM ID 0x10 for BGA DDR5 SODIMM 1DPC PPV.

[Impacted Area]
NA

[Register Impacted]
NA

Hsd-es-id: 15011175204
Original commit date: Thu May 5 16:47:58 2022 +0800
Change-Id: Ia7d1214ac1c1fdd919ca6825b97fd4deb0efa35d
Original commit hash: 260e8e9730c66925846e87340eaf34d67487d8b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: b244813aafaccb7e8cd10f1d330e6182c4f683cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:28 2022 +0800 
-------------------------------------------------------------------------------- 
RPE: Add OEM Hook to support Clear All NVM Variable erase action

Added a Hook fucntion to clearNVM erase action for OEM to add secure boot Variables back.

Hsd-es-id: 16016544761
Original commit date: Fri Apr 29 15:31:20 2022 +0530
Change-Id: I8c2fc67045316e6d20f8866cdc1432167260f7f2
Original commit hash: b3a2f1bfd108569153425ac97447d23959841436

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 8dc2cc19c993b217e478c33387aa77e10f843556 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:25 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.238

(cherry picked from commit 31c1a0ace794221eaa90ad5d060c506c0e3edb25)

Mon May 9 02:51:27 2022 +0000
Original commit date: Mon May 9 02:51:27 2022 +0000
Original commit hash: 4302a3d9ba5c4ccd90a3192f4bc64791c460366f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cee97f0ca8950ce5911e0a7cdcdd90d03e8c5b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011182786][LPDDR5] tRDWRdr TAT calculation update for LP5 BG mode
[Feature Description]
tRDWRdr calculation update for LP5 BG mode

[Resolution]
tRDWRdr calculation update for LP5 BG mode.
In RDWRDR calculation, it uses BL/n_min for calculation. The value needs to be multiplied by 4 for LP5 WCK.

[Impacted Area]
LP5 BG mode tRDWRdr

[Register Impacted]
MC

Hsd-es-id: 15011182786
Original commit date: Sun May 8 21:40:50 2022 +0800
Change-Id: Ieed77fbe782deb53bcfcf2f596d49bf2be5654d8
Original commit hash: 752970dec72b5097de73d0e2cdf79975ffec22f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 48a45b8a30f1b17eda87e3d5fc2691f318c6f442 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.237

(cherry picked from commit b20b931ec68077be33e790fbbe36087ba6466c58)

Mon May 9 00:37:55 2022 +0000
Original commit date: Mon May 9 00:37:55 2022 +0000
Original commit hash: 74502a2e7624321f3c66e006f665cfd0de786d94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f24e374f6cb21bbefe6668df69b5e2b0441bd16c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3197_00

(cherry picked from commit 9ab9b7bc8492fdd39cd2f1c648e869e8c7addc8b)

Sun May 8 08:46:58 2022 -0700
Original commit date: Sun May 8 08:46:58 2022 -0700
Original commit hash: 8f4a272fecb749b689e8f8a8c76a5d1a573a2235

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b302dbc7ed3c362ff1fc743921835b7a7e66cd8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:18 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011182573][DDR5 LPDDR5 LP4 ] Correct the value print for tMRR and tMRRMRW
[Feature Description]
Correct the value print for tMRR and tMRRMRW

[Resolution]
Correct the value print for tMRR and tMRRMRW

[Impacted Area]
DDR5, LP5, LP4 tMRR and tMRRMRW print

[Register Impacted]
NA

Hsd-es-id: 15011182573
Original commit date: Sun May 8 19:40:27 2022 +0800
Change-Id: I5e93a17679d3c438acc49fbaf9716d9424fec55d
Original commit hash: c46948b478ecbdf8c807725a3fe18df365b49e8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 3e9a99140e48c359068c6a047e96f39a17e31f6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:15 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Check that TME is supported

Measuring and logging TME data only for platforms
which support TME.

Hsd-es-id: 14016312590
Original commit date: Fri May 6 15:58:21 2022 -0700
Change-Id: I9e6b63d6e47cb2380f7565f844ab762b96068899
Original commit hash: 88c9be718e7c51c89c9fe1be0b2609452db99ff1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 91fcadbaf39fb8c19244d8b98ff164ece7aa0864 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 22

(cherry picked from commit 5768d17a057b4d04fb13a96d26e2a743b1a0d8ea)

Sun May 8 01:21:41 2022 -0700
Original commit date: Sun May 8 01:21:41 2022 -0700
Original commit hash: 77535ebcbe3d17d362b697497f3d48d09dd3b651

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6feb731ace715ad93953ff5ecb2515153c9edb35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3196_00

(cherry picked from commit eefd5343a9a6f40fa30846edaba407005d1fbcfd)

Sat May 7 08:47:08 2022 -0700
Original commit date: Sat May 7 08:47:08 2022 -0700
Original commit hash: 4dd0a8e79e179fdd149ba594b42eb6788e2dd134

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d1c26767c182a5be58707f9cdeb002ab0c7e432d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 21

(cherry picked from commit f85bf4848769d3f872c762aa08bd05e37760fd7a)

Sat May 7 01:21:34 2022 -0700
Original commit date: Sat May 7 01:21:34 2022 -0700
Original commit hash: ce73ef8b491ea0fc5f79095c82886bb543b2de03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3811bb40fcb92207ac1a707ae082ea21c0999797 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:05 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-Px][ERB] Correct GPIO config of GPP_D16

Change GPP_D16 to output low to avoid unexpected GPE event.

Hsd-es-id: 15011181584
Original commit date: Sat May 7 12:51:26 2022 +0800
Change-Id: I89179348fbf8a0bcffe3e20858cacd6d3ab3fb74
Original commit hash: 1991aa0e2961b0cd9bfcb4b0714c0cd842a4dc95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc

================================================================================ 
Commit: 4ca4964102f0ea3586ef0ed18d57b571f490f767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 14:00:03 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakePBoard: Request to add new HWID for HidWovLed driver for RPL

Closed Lid WoV with lighting support has been common ask from OEMs form
two generations, it is supported by OS

Hsd-es-id: 15010899461
Original commit date: Sat Apr 9 22:11:17 2022 +0800
Change-Id: I43a68b70319aa1b00126217ad7c9119d9bb53849
Original commit hash: 4a9817c78ab388ba8ca3279318e57fa50f4ec4ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: eee1a36e748c4c7ad437a4795eee793f6c69d922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3195_00

(cherry picked from commit 8ac0e64002347500b0c6e3acc2f4f9fae7f9e407)

Fri May 6 08:47:09 2022 -0700
Original commit date: Fri May 6 08:47:09 2022 -0700
Original commit hash: 9d4d9e7c2c87e011c1939a7ff3354e3e46d0c7a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9f602a769f29af26387687e0cca8bb11452923a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:56 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-P] Enable SRCCLK_OEB GPIO programming for RPL-P boards

Hsd-es-id: 15011180469
Original commit date: Wed Mar 23 18:41:03 2022 +0800
Change-Id: I3fb479e639a7def7b83f29275e8f8717d4e54927
Original commit hash: 0779ac236410d95e75739199063590fced6c0dfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: e76fc9c881b54d2ff836023b3c289941b68bc000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.236

(cherry picked from commit 72f7daf99bba627f28dc2647f64b97c72a916e8f)

Fri May 6 11:28:18 2022 +0000
Original commit date: Fri May 6 11:28:18 2022 +0000
Original commit hash: 617c5078b1a363b4175a468ace7dd9961cc7f193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 765d7ea03d5039066a813a0a48ef529689a2cce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16016555963][ADL-P ADL-M | DDR5 LP5] RxPreSdl algorithm enhancments

1) Run accumulator to detect bad duty cycles with default VOC start code and
sweep left and right of default VOC code to find optimum VOC start code if
default VCC code is not good.
2) Rerun Accumulator upto 4 times if bad duty cycles detected during VOC code
sweep in PreSDL training

Hsd-es-id: 16016555963
Original commit date: Wed Apr 20 18:57:24 2022 +0530
Change-Id: Ib6ed0dc21b170698190a7c769d2c40177c2d51e4
Original commit hash: 822c0c01ec2b098b5f53a445f44c773339efb9ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f9ac60315c41d080d7cecfaac67ce3c9c2a0b4e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 20

(cherry picked from commit 513dc9572c0fc1e280d404c0522c947632e8098c)

Fri May 6 01:21:40 2022 -0700
Original commit date: Fri May 6 01:21:40 2022 -0700
Original commit hash: 4a52fb1daeb09a5d25412541fc961d1df1762e11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9634475cd0e47d36011138c2220a8659504185b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:42 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Add TME data to TPM log

TME state and configuration will be measured into PCR[1]
and PCR[7]. PCR[1] is extended with TME_ACIVATE_MSR data
PCR[7] is extended only if TME is not protecting all OS
and VMM usable memory.

Hsd-es-id: 14016312590
Original commit date: Wed May 4 15:04:22 2022 -0700
Change-Id: I7327d0eb812dc26f269e7674ef00d3af88088516
Original commit hash: c5c7912a6f987cac85e948cb3e5ead5203ca7389

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 8f24ff6cdb1fd6629ae164e60329ac41a01a7a58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3194_00

(cherry picked from commit 408a66e7b744e80dcb46686ca110c511a9d89e0b)

Thu May 5 08:47:05 2022 -0700
Original commit date: Thu May 5 08:47:05 2022 -0700
Original commit hash: fb8c01ff17c5b8283954e05748cfd3a407ab4293

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f00b7270add09819827f6534f8e23cba4f7db3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:36 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.235

(cherry picked from commit ea69e63d40f97eec8cbe6625487d7cc5bab3552e)

Thu May 5 10:37:13 2022 +0000
Original commit date: Thu May 5 10:37:13 2022 +0000
Original commit hash: cfdc1a4c63370531ff8fb3408f8ad0e51e66666f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec57c3125b6da78960b65964ba0b18307fb02c97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:35 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16016468293][ADL-P ADL-M | LP5] CS is not centered after LCT on LP5

[Issue Description]
CS is not centered properly with respect to Clock after LCT training on
few systems due to speckling during training.

[Resolution]
Issue Jedec Reset between CMD sweep and CS sweep during LCT.

[Impacted Area]
ADL-P ADL-M | LP5

[Registers impacted]
MC [] Phy [X] Both []

Hsd-es-id: 16016468293
Original commit date: Fri Apr 22 13:09:32 2022 +0530
Change-Id: Ie4adaaa5fb7d34649fc7519d99de5c84f18a4f05
Original commit hash: f359fae60c41076756c4100da18755716ee29149

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: b7cabb5a227398f907f085a21bdaa423e332ae21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 19

(cherry picked from commit c661124fa397381a77e2e55f4064de8ed17aca2d)

Thu May 5 01:21:44 2022 -0700
Original commit date: Thu May 5 01:21:44 2022 -0700
Original commit hash: 0d421f7f44df86c1d262c3cb8ed52861fbd4f020

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 06c6433411fdac13057d80a6a314c3d98d51c2a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:30 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.234

(cherry picked from commit 65728afcd9680dab0521c8ed3aeacb2d653b6439)

Thu May 5 00:45:34 2022 +0000
Original commit date: Thu May 5 00:45:34 2022 +0000
Original commit hash: ea98cd7ab8f8597ae13b00f82c6430f13f0ff2db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 908334317c01c7da2eefd0cd2b3033d1570c82e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011170782][LPDDR5] Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)
[Feature Description]
Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)

[Resolution]
Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)

[Impacted Area]
DDR5 tWRWRDR

[Register Impacted]
MC

Hsd-es-id: 15011170782
Original commit date: Tue May 3 15:47:25 2022 +0800
Change-Id: I19235304b924ee8c0c12032ccb81a3a8bcda69ae
Original commit hash: ee5d6427c32e1107828dee3360a80b9cbed2daf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7da604cad458b2ce71d04e9428377476360e2eb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:23 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3193_00

(cherry picked from commit 08d11f3c056608057444b65abb69d6484f27880a)

Wed May 4 08:47:07 2022 -0700
Original commit date: Wed May 4 08:47:07 2022 -0700
Original commit hash: 779641dd9db408b8e8658a98e2db439c388044ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 138a1838dd657e39a63341347e6e23110aec7d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:21 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1077

Hsd-es-id: 16016533856
Original commit date: Thu Apr 28 16:44:34 2022 +0530
Change-Id: I56df5bd14e8394358a62324832d1f4db1c2648eb
Original commit hash: af4e7d5179c42881226d0a16d71ab82894a97efc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: e4b8267783bdefa696bd29ababa5a4a8890293c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:17 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 18

(cherry picked from commit 70518045dad076488c865c31f0c16f86f7c106c4)

Wed May 4 01:22:20 2022 -0700
Original commit date: Wed May 4 01:22:20 2022 -0700
Original commit hash: 4a62dcca57051c190aaab249d89e3e5369ca398e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5294563bd337315f3827d3ef6b47cc2c614ad418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:15 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs (IDC Gaming Lab)

- Add C6DRAM/TmeEnable/SAGV into SkipPatchSet
- Assign question ID > 0x8000 to these BIOS knobs
- xmlcli will recognize question ID and set BIT7
- BIOS to check once BIT7 set, then skip patch table process

Hsd-es-id: 15011076417
Original commit date: Wed May 4 14:02:57 2022 +0800
Change-Id: I863c6dd5d9d295297a03c1ea16c99c29744b7732
Original commit hash: 39e753c5c1dcad5bc2fdeff097d6ee997ff8d30f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 840369aea74e70c77b76ffd959708c4df57c99c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:11 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3192_00

(cherry picked from commit 59891f768713dbbb6722d7baa247d5f9ba8deb18)

Tue May 3 08:47:01 2022 -0700
Original commit date: Tue May 3 08:47:01 2022 -0700
Original commit hash: deba60aa687be27bbb1afab1336826d5ee9db8ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e144750fbfae87a94fc90d08391ecde7cc330ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:09 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.233

(cherry picked from commit 368b7a43b92e751f15bc9091c4e2d9586e3c3af9)

Tue May 3 13:41:43 2022 +0000
Original commit date: Tue May 3 13:41:43 2022 +0000
Original commit hash: 4b8d693fcac0be719e62fb2a1901031553d2faca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d61d1dfd4cb30bfc7e6c69892a5d42501ac264b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:08 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011168875][LPDDR5] tPREMRR calculation update for LP5
[Feature Description]
tPREMRR calculation update for LP5

[Resolution]
tPREMRR calculation update for LP5
For LP5: the formula here is : RL + (BL/N_max) + RD (tWCKPST/tCK) + 2

[Impacted Area]
LP5 tPREMRR

[Register Impacted]
MC

Hsd-es-id: 15011168875
Original commit date: Mon May 2 23:18:58 2022 +0800
Change-Id: Ia8df4bb069f2e0e8859d762ec1a7ab484437273b
Original commit hash: 7f789ce7b6218d9fc70f1739968c86bd38b305a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 3e8b5a9cbedd3d2e2ed6f503284475e70066adba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 17

(cherry picked from commit ad7b9168bb3407cdb4ed559bff992b68ba184178)

Tue May 3 01:22:04 2022 -0700
Original commit date: Tue May 3 01:22:04 2022 -0700
Original commit hash: 2d36dcd80dca1ad894e162d71f146e2772da05d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e7b11dd451ae8e0c3b8f30edb49a4519f0df62d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:59:02 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL HX] DDR4 SKU flavor should be MobileWorkstation inside bios

Make correction in RPL BIOS. We should treat all RPL-HX as FlavorMobileWorkstation.

Hsd-es-id: 15011132225
Original commit date: Thu Apr 28 11:22:28 2022 +0800
Change-Id: If10eb0339ce044d77e791bea1f12d8ccf0d37dce
Original commit hash: 2c7683a3ffff268a2f0ab160e3749b40c5422ff9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: d1aa7e57d105956855625bae23ff101e240027b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3191_00

(cherry picked from commit c4ecffcd63c0be2134ec2740fcfd90d69014d0ce)

Mon May 2 08:47:00 2022 -0700
Original commit date: Mon May 2 08:47:00 2022 -0700
Original commit hash: 0dae50690deb5b26141c0e5d000dfa0f1c399c68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: efa55839e3b3b0c4164bf2c64666bd7b93337d37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:58 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.232

(cherry picked from commit 3a847417dcc24ff1dff945095b9630a168038c02)

Mon May 2 14:21:10 2022 +0000
Original commit date: Mon May 2 14:21:10 2022 +0000
Original commit hash: 28828949173de54d2b2d8bde61673bd56a68385f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50773e41c1bf40ab660302f0d7d6ae868f537bce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011168794][LPDDR5] tRDRDdr calculation update for LP5 BG mode
[Feature Description]
tRDRDdr calculation update for LP5 BG mode

[Resolution]
tRDRDdr calculation update for LP5 BG mode
In RDRDDR calculation, it uses BL/n_min for calculation.

[Impacted Area]
LP5 BG mode tRDRDdr

[Register Impacted]
MC

Hsd-es-id: 15011168794
Original commit date: Mon May 2 16:28:29 2022 +0800
Change-Id: I7f185cefa91eca283959e88f2b2e8c50ac09ac38
Original commit hash: c04ff7317b86d8c652a785549c9c4c83c7d42a33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: a1dc2a412c04634acec95b7483530d2ca03d774d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:53 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs (IDC Gaming Lab)"

The original code will cause can't boot to OS in ADL-S RVP S07.

Hsd-es-id: 15011168852
Original commit date: Mon May 2 20:36:52 2022 +0800
Change-Id: I83b1c207139b936241e1d3729e9eae052694267c
Original commit hash: 013bb9dfb7749b3179b656d3f198a85c94516efe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: da730409f376e8a4c7cf1a1fab37c2db97b4abfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:50 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] BIOS ACPI code will suppress PCIe device 25-28, if they are not supported

PCH PCIe device 25-28 are suppressed for P/M/N SKUs, as they are
supported only for S SKUs

Hsd-es-id: 16015799200
Original commit date: Wed Feb 23 10:50:35 2022 +0530
Original commit hash: 766f46e76b73937ad6dc47aa6470cef43f266e3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: dda85d296eb4c9dfcb88bcd4aff35b626987b8b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:46 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Code refactoring

Hsd-es-id: 16016554127
Original commit date: Sun May 1 13:24:46 2022 +0530
Change-Id: I0bb50af1d0eacd9d388890a1e4ed3bf6dbe8e928
Original commit hash: 6d0b9578261e91495a7582d17f4860ed9385b3dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: fd2f229fca5efb3a7b8fad6ff0889344c569dd9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:44 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 16

(cherry picked from commit af4f002f40f62d7e80aa73a9f026e2f3b8166ad0)

Mon May 2 01:21:26 2022 -0700
Original commit date: Mon May 2 01:21:26 2022 -0700
Original commit hash: bcde9eebbd50d93c42bfa730307ad4cef2c306f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d1e610f241aa4d0d3d1d7fc2d19d67d5c441e2f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.231

(cherry picked from commit 4cb2e18f37765c1fd5b9abd31e835eeb3252823c)

Mon May 2 06:13:41 2022 +0000
Original commit date: Mon May 2 06:13:41 2022 +0000
Original commit hash: 6368f52455656c44b51ad06d025bdb2f76f6cf2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a00362888789ec5df49f5f3a2cfffc9a5b7a7f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:41 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011164305][LPDDR5] tRDWRdr calculation update for LP5 BG mode
[Feature Description]
tRDWRdr calculation update for LP5 BG mode

[Resolution]
tRDWRdr calculation update for LP5 BG mode.
In RDWRDR calculation, it uses BL/n_min for calculation.

[Impacted Area]
LP5 BG mode tRDWRdr

[Register Impacted]
MC

Hsd-es-id: 15011164305
Original commit date: Sun May 1 23:47:04 2022 +0800
Change-Id: I36506ad9cf13ea53a277587980c4600c20eb2ec7
Original commit hash: 4c5ae41a51f001380ab62769ecf43e29ce242f0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 95a3c7f0f9783fb4c8737f6ba2320fcf3d37b387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 14 13:58:39 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Original commit date: Mon May 9 08:52:56 2022 +0800
Change-Id: I0eb0c38285660e811be2a2bac6d6c4a1c328aad0
Original commit hash: c4f3b7fd8b23440bfc9f60a0c1ade9be5db4a234

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
