Source Block: serv/rtl/serv_ctrl.v@66:82@HdlStmProcess

   assign pc_plus_offset_aligned = pc_plus_offset & en_pc_r;

   assign o_ibus_cyc = en_pc_r & !i_pc_en;

   always @(posedge clk) begin
      pc_plus_4_cy_r <= i_pc_en & pc_plus_4_cy;
      pc_plus_offset_cy_r <= i_pc_en & pc_plus_offset_cy;

      if (o_ibus_cyc & i_ibus_ack | i_pc_en | i_rst)
	en_pc_r <= i_pc_en | i_rst;

      if (i_pc_en | i_rst) begin
	 o_ibus_adr <= i_rst ? RESET_PC : {new_pc, o_ibus_adr[31:1]};
      end
   end
endmodule

Diff Content:
- 78       if (i_pc_en | i_rst) begin
- 79 	 o_ibus_adr <= i_rst ? RESET_PC : {new_pc, o_ibus_adr[31:1]};
+ 79       if (RESET_STRATEGY == "NONE") begin
+ 79 	 if (i_pc_en)
+ 79 	   o_ibus_adr <= {new_pc, o_ibus_adr[31:1]};
+ 79       end else begin
+ 79 	 if (i_pc_en | i_rst)
+ 79 	   o_ibus_adr <= i_rst ? RESET_PC : {new_pc, o_ibus_adr[31:1]};

Clone Blocks:
