[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847501 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847501 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847501 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 12657200 heartbeat IPC: 1.019 cumulative IPC: 1.019 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 20454815 heartbeat IPC: 1.282 cumulative IPC: 1.136 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 29600398 heartbeat IPC: 1.093 cumulative IPC: 1.121 (Simulation time: 00 hr 03 min 51 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35297753 cumulative IPC: 1.133 (Simulation time: 00 hr 04 min 52 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35297753 cumulative IPC: 1.133 (Simulation time: 00 hr 04 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.133 instructions: 40000000 cycles: 35297753
CPU 0 Branch Prediction Accuracy: 92.39% MPKI: 17.19 Average ROB Occupancy at Mispredict: 26.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 15.31
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197949 HIT:     194340 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197949 HIT:     194340 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568321 HIT:     461550 MISS:     106771 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430645 HIT:     344327 MISS:      86318 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35276 HIT:      21856 MISS:      13420 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95323 HIT:      95100 MISS:        223 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        267 MISS:       6810 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3166264 HIT:    2903307 MISS:     262957 MSHR_MERGE:      63187
cpu0->cpu0_L1I LOAD         ACCESS:    3166264 HIT:    2903307 MISS:     262957 MSHR_MERGE:      63187
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.381 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13753987 HIT:   13343565 MISS:     410422 MSHR_MERGE:     137194
cpu0->cpu0_L1D LOAD         ACCESS:    7847466 HIT:    7556986 MISS:     290480 MSHR_MERGE:      59605
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5898782 HIT:    5785928 MISS:     112854 MSHR_MERGE:      77578
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        651 MISS:       7088 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2803317 HIT:    2761020 MISS:      42297 MSHR_MERGE:      26424
cpu0->cpu0_ITLB LOAD         ACCESS:    2803317 HIT:    2761020 MISS:      42297 MSHR_MERGE:      26424
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.34 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13113311 HIT:   12875878 MISS:     237433 MSHR_MERGE:      55357
cpu0->cpu0_DTLB LOAD         ACCESS:   13113311 HIT:   12875878 MISS:     237433 MSHR_MERGE:      55357
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.84 cycles
cpu0->LLC TOTAL        ACCESS:     134808 HIT:     127482 MISS:       7326 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86318 HIT:      83149 MISS:       3169 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13420 HIT:      10707 MISS:       2713 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28260 HIT:      28159 MISS:        101 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6810 HIT:       5467 MISS:       1343 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        525
  ROW_BUFFER_MISS:       6700
  AVG DBUS CONGESTED CYCLE: 5
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        119
  FULL:          0
Channel 0 REFRESHES ISSUED:       2941
