
*** Running vivado
    with args -log Mercury_XU5_smartconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mercury_XU5_smartconnect_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/lxeng99/.Xilinx/Vivado/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2019.psg' discarded because strategy with same name already parsed from '/opt/Xilinx/Vivado/2020.1/strategies/VDS2019.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/lxeng99/.Xilinx/Vivado/strategies/Vivado Implementation Defaults.Vivado Implementation 2019.psg' discarded because strategy with same name already parsed from '/opt/Xilinx/Vivado/2020.1/strategies/VDI2019.psg'
source Mercury_XU5_smartconnect_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.312 ; gain = 2.016 ; free physical = 3814 ; free virtual = 19667
Command: synth_design -top Mercury_XU5_smartconnect_0_0 -part xczu5ev-sfvc784-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31451
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2627.793 ; gain = 7.801 ; free physical = 1408 ; free virtual = 17474
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mercury_XU5_smartconnect_0_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/synth/Mercury_XU5_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1EWZOV3' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1256]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_one_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_cb04_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_one_0' (2#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_cb04_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_cb04_psr_aclk_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_cb04_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_cb04_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_cb04_psr_aclk_0' (9#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_cb04_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_cb04_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1297]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_cb04_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1297]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_cb04_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1297]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_cb04_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1297]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_cb04_psr_aclk_0' has 10 connections declared, but only 6 given [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1297]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1EWZOV3' (10#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1256]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_LYXKCK' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1602]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m00e_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_cb04_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m00e_0' (17#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_cb04_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_LYXKCK' (18#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_8MQK4O' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1903]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m00arn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_cb04_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m00arn_0' (28#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_cb04_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m00awn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_cb04_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m00awn_0' (29#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_cb04_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m00bn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_cb04_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m00bn_0' (30#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_cb04_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m00rn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_cb04_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m00rn_0' (31#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_cb04_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m00wn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_cb04_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m00wn_0' (32#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_cb04_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_8MQK4O' (33#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1903]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m00s2a_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_cb04_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m00s2a_0' (35#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_cb04_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_OF9X8K' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:2199]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m01e_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_cb04_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m01e_0' (36#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_cb04_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_OF9X8K' (37#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:2199]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_103BNKU' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:2500]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m01arn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_cb04_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m01arn_0' (38#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_cb04_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m01awn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_cb04_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m01awn_0' (39#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_cb04_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m01bn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_cb04_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m01bn_0' (40#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_cb04_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m01rn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_cb04_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m01rn_0' (41#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_cb04_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m01wn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_cb04_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m01wn_0' (42#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_cb04_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_103BNKU' (43#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:2500]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_m01s2a_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_cb04_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_m01s2a_0' (44#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_cb04_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_s00a2s_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_cb04_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_s00a2s_0' (46#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_cb04_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1KLZI2V' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:2796]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_s00mmu_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_cb04_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_s00mmu_0' (51#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_cb04_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_s00sic_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_cb04_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_s00sic_0' (54#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_cb04_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_s00tr_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_cb04_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_s00tr_0' (57#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_cb04_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1KLZI2V' (58#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:2796]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1OEYWD9' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:3455]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_sarn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_cb04_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_sarn_0' (59#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_cb04_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_sawn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_cb04_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_sawn_0' (60#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_cb04_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_sbn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_cb04_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_sbn_0' (61#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_cb04_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_srn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_cb04_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_srn_0' (62#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_cb04_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_swn_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_cb04_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_swn_0' (63#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_cb04_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1OEYWD9' (64#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:3455]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1DGV495' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:3751]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_arinsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_cb04_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_arinsw_0' (67#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_cb04_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_aroutsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_cb04_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_aroutsw_0' (68#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_cb04_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_awinsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_cb04_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_awinsw_0' (69#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_cb04_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_awoutsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_cb04_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_awoutsw_0' (70#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_cb04_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_binsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_cb04_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_binsw_0' (71#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_cb04_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_boutsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb04_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_boutsw_0' (72#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_cb04_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_WV0BJL' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1306]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_arni_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_cb04_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_arni_0' (77#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_cb04_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_awni_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_cb04_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_awni_0' (78#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_cb04_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_bni_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_cb04_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_bni_0' (81#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_cb04_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_rni_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_cb04_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_rni_0' (82#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_cb04_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_wni_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_cb04_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_wni_0' (83#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_cb04_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_WV0BJL' (84#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:1306]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_rinsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_cb04_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_rinsw_0' (85#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_cb04_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_routsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb04_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_routsw_0' (86#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_cb04_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_winsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_cb04_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_winsw_0' (87#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_cb04_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_cb04_woutsw_0' [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_cb04_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04_woutsw_0' (88#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_cb04_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1DGV495' (89#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:3751]
INFO: [Synth 8-6155] done synthesizing module 'bd_cb04' (90#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/synth/bd_cb04.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mercury_XU5_smartconnect_0_0' (91#1) [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/synth/Mercury_XU5_smartconnect_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2777.605 ; gain = 157.613 ; free physical = 1275 ; free virtual = 17346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2794.449 ; gain = 174.457 ; free physical = 1327 ; free virtual = 17397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2794.449 ; gain = 174.457 ; free physical = 1327 ; free virtual = 17397
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2802.449 ; gain = 0.000 ; free physical = 1172 ; free virtual = 17239
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_1/bd_cb04_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_1/bd_cb04_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_1/bd_cb04_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.srcs/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_smartconnect_0_0/bd_0/ip/ip_1/bd_cb04_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.runs/Mercury_XU5_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.runs/Mercury_XU5_smartconnect_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.559 ; gain = 0.000 ; free physical = 983 ; free virtual = 17118
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3102.559 ; gain = 0.000 ; free physical = 979 ; free virtual = 17114
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 3102.559 ; gain = 482.566 ; free physical = 1184 ; free virtual = 17319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-sfvc784-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 3102.559 ; gain = 482.566 ; free physical = 1184 ; free virtual = 17319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.runs/Mercury_XU5_smartconnect_0_0_synth_1/dont_touch.xdc, line 204).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 3102.559 ; gain = 482.566 ; free physical = 1184 ; free virtual = 17318
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_9_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_9_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3102.559 ; gain = 482.566 ; free physical = 1072 ; free virtual = 17210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	             2178 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              183 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 272   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 6     
	   2 Input   55 Bit        Muxes := 5     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 42    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 131   
	   3 Input    1 Bit        Muxes := 26    
	   5 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3102.559 ; gain = 482.566 ; free physical = 499 ; free virtual = 16662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:56 . Memory (MB): peak = 3290.293 ; gain = 670.301 ; free physical = 7872 ; free virtual = 24052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:57 . Memory (MB): peak = 3324.332 ; gain = 704.340 ; free physical = 7895 ; free virtual = 24040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 3332.340 ; gain = 712.348 ; free physical = 7882 ; free virtual = 24040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.277 ; gain = 718.285 ; free physical = 7824 ; free virtual = 24033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.277 ; gain = 718.285 ; free physical = 7824 ; free virtual = 24033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.277 ; gain = 718.285 ; free physical = 7823 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.277 ; gain = 718.285 ; free physical = 7823 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.277 ; gain = 718.285 ; free physical = 7823 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.277 ; gain = 718.285 ; free physical = 7823 ; free virtual = 24032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    86|
|2     |LUT2  |   124|
|3     |LUT3  |   130|
|4     |LUT4  |   202|
|5     |LUT5  |    89|
|6     |LUT6  |   122|
|7     |SRL16 |     1|
|8     |FDR   |     4|
|9     |FDRE  |   557|
|10    |FDSE  |    35|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.277 ; gain = 718.285 ; free physical = 7823 ; free virtual = 24032
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:45 . Memory (MB): peak = 3338.277 ; gain = 410.176 ; free physical = 7861 ; free virtual = 24070
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3338.285 ; gain = 718.285 ; free physical = 7861 ; free virtual = 24070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3338.285 ; gain = 0.000 ; free physical = 7930 ; free virtual = 24140
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.027 ; gain = 0.000 ; free physical = 7858 ; free virtual = 24068
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:23 . Memory (MB): peak = 3372.027 ; gain = 1240.715 ; free physical = 8010 ; free virtual = 24221
INFO: [Common 17-1381] The checkpoint '/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.runs/Mercury_XU5_smartconnect_0_0_synth_1/Mercury_XU5_smartconnect_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Mercury_XU5_smartconnect_0_0, cache-ID = ada7d1c2902c2fee
INFO: [Coretcl 2-1174] Renamed 148 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lxeng99/PTC/ptc-firmware/reference_design/Vivado/ME-XU5-5EV-2I-D12E/Mercury_XU5_PE1.runs/Mercury_XU5_smartconnect_0_0_synth_1/Mercury_XU5_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mercury_XU5_smartconnect_0_0_utilization_synth.rpt -pb Mercury_XU5_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 15:19:46 2022...
