$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % al $end
  $var wire  8 # din [7:0] $end
  $var wire  8 ' dout [7:0] $end
  $var wire  1 & lr $end
  $var wire  3 $ shamt [2:0] $end
  $scope module top $end
   $var wire  1 % al $end
   $var wire  8 # din [7:0] $end
   $var wire  8 ' dout [7:0] $end
   $var wire  1 & lr $end
   $var wire  3 $ shamt [2:0] $end
   $var wire  8 ( temp [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b10011001 #
b001 $
0%
0&
b11001100 '
b11001100 (
#2
b100 $
b11111100 '
b11111100 (
#3
b011 $
1%
b00011111 '
b00011111 (
#4
b001 $
b00001111 '
b00001111 (
#5
b011 $
1&
b01111000 '
b01111000 (
#6
b001 $
b11110000 '
b11110000 (
#7
