# compile vhdl design source files
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/20df/src/ClockGen.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsync.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsyncReset.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/20df/src/DVI_Constants.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/20df/src/OutputSERDES.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/20df/src/TMDS_Encoder.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/20df/src/rgb2dvi.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk_S00_AXI.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_axi_intc_0_0/sim/design_1_axi_intc_0_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd"
vhdl xil_defaultlib  "../../../logic_analyzer.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd"

# Do not sort compile order
nosort
