TimeQuest Timing Analyzer report for fpga_top
Wed Jun 17 10:01:31 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk25'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'clk25'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Recovery: 'clk25'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'clk25'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk25'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'clk25'
 35. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'clk25'
 38. Slow 1200mV 0C Model Recovery: 'clk25'
 39. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'clk25'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk25'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'clk25'
 56. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 57. Fast 1200mV 0C Model Hold: 'clk25'
 58. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Recovery: 'clk25'
 60. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Removal: 'clk25'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'clk25'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Slow Corner Signal Integrity Metrics
 79. Fast Corner Signal Integrity Metrics
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; fpga_top                                                          ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; fpga_top.sdc  ; OK     ; Wed Jun 17 10:01:23 2015 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                  ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------+-------------------------------------------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source      ; Targets                                                     ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------+-------------------------------------------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;             ; { altera_reserved_tck }                                     ;
; clk                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;             ; { clk }                                                     ;
; clk25               ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clk~input|o ; { i_prescaler|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------+-------------------------------------------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 27.5 MHz  ; 27.5 MHz        ; clk25               ;      ;
; 99.86 MHz ; 99.86 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk25               ; 3.642  ; 0.000         ;
; altera_reserved_tck ; 44.993 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk25               ; 0.357 ; 0.000         ;
; altera_reserved_tck ; 0.359 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk25               ; 17.124 ; 0.000         ;
; altera_reserved_tck ; 48.191 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Removal Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 0.886  ; 0.000         ;
; clk25               ; 22.341 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk                 ; 9.740  ; 0.000              ;
; clk25               ; 19.730 ; 0.000              ;
; altera_reserved_tck ; 49.486 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk25'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.642 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.085     ; 36.301     ;
; 3.682 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 36.274     ;
; 3.706 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.076     ; 36.246     ;
; 3.711 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 36.249     ;
; 3.753 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.096     ; 36.179     ;
; 3.808 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 36.152     ;
; 3.817 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.087     ; 36.124     ;
; 3.822 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.079     ; 36.127     ;
; 3.884 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.080     ; 36.064     ;
; 3.924 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.067     ; 36.037     ;
; 3.936 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.065     ; 36.027     ;
; 3.948 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.071     ; 36.009     ;
; 3.953 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.063     ; 36.012     ;
; 3.976 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.052     ; 36.000     ;
; 4.000 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.056     ; 35.972     ;
; 4.005 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.048     ; 35.975     ;
; 4.059 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 35.892     ;
; 4.072 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.075     ; 35.881     ;
; 4.082 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.070     ; 35.876     ;
; 4.084 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.079     ; 35.865     ;
; 4.097 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 35.854     ;
; 4.100 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.073     ; 35.855     ;
; 4.107 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.072     ; 35.849     ;
; 4.123 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 35.837     ;
; 4.125 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.075     ; 35.828     ;
; 4.126 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.075     ; 35.827     ;
; 4.128 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 35.840     ;
; 4.136 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.066     ; 35.826     ;
; 4.141 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.058     ; 35.829     ;
; 4.143 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.089     ; 35.796     ;
; 4.146 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.061     ; 35.821     ;
; 4.151 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.053     ; 35.824     ;
; 4.151 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 35.800     ;
; 4.160 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.085     ; 35.783     ;
; 4.164 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.064     ; 35.800     ;
; 4.169 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.056     ; 35.803     ;
; 4.172 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 35.779     ;
; 4.172 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.080     ; 35.776     ;
; 4.172 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.086     ; 35.770     ;
; 4.175 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.086     ; 35.767     ;
; 4.178 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 35.778     ;
; 4.183 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.076     ; 35.769     ;
; 4.188 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.087     ; 35.753     ;
; 4.190 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.066     ; 35.772     ;
; 4.195 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.058     ; 35.775     ;
; 4.195 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.066     ; 35.767     ;
; 4.197 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.079     ; 35.752     ;
; 4.200 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 35.756     ;
; 4.207 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.080     ; 35.741     ;
; 4.212 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 35.744     ;
; 4.212 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.067     ; 35.749     ;
; 4.212 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.073     ; 35.743     ;
; 4.215 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.073     ; 35.740     ;
; 4.224 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.076     ; 35.728     ;
; 4.228 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.074     ; 35.726     ;
; 4.229 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 35.731     ;
; 4.235 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.053     ; 35.740     ;
; 4.236 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 35.724     ;
; 4.236 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.071     ; 35.721     ;
; 4.236 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 35.715     ;
; 4.239 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.077     ; 35.712     ;
; 4.241 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 35.727     ;
; 4.241 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.063     ; 35.724     ;
; 4.241 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.069     ; 35.718     ;
; 4.244 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.069     ; 35.715     ;
; 4.252 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.078     ; 35.698     ;
; 4.257 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.070     ; 35.701     ;
; 4.259 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 35.712     ;
; 4.264 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.049     ; 35.715     ;
; 4.289 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.083     ; 35.656     ;
; 4.298 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.085     ; 35.645     ;
; 4.306 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.088     ; 35.634     ;
; 4.306 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.070     ; 35.652     ;
; 4.325 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.070     ; 35.633     ;
; 4.350 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.072     ; 35.606     ;
; 4.352 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.100     ; 35.576     ;
; 4.353 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 35.618     ;
; 4.361 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.060     ; 35.607     ;
; 4.362 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.076     ; 35.590     ;
; 4.367 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 35.593     ;
; 4.370 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.079     ; 35.579     ;
; 4.375 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.071     ; 35.582     ;
; 4.383 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.073     ; 35.572     ;
; 4.389 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.061     ; 35.578     ;
; 4.394 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.080     ; 35.554     ;
; 4.394 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.053     ; 35.581     ;
; 4.407 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 35.549     ;
; 4.408 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.075     ; 35.545     ;
; 4.416 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.091     ; 35.521     ;
; 4.417 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.081     ; 35.530     ;
; 4.419 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.082     ; 35.527     ;
; 4.420 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.067     ; 35.541     ;
; 4.421 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.083     ; 35.524     ;
; 4.447 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.064     ; 35.517     ;
; 4.452 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.056     ; 35.520     ;
; 4.453 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 35.516     ;
; 4.458 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.071     ; 35.499     ;
; 4.463 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.063     ; 35.502     ;
; 4.469 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.085     ; 35.474     ;
; 4.472 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.052     ; 35.504     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.993 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 5.197      ;
; 46.214 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 3.985      ;
; 46.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.916      ;
; 46.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.906      ;
; 46.655 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 3.557      ;
; 46.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.449      ;
; 46.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.351      ;
; 47.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.054      ;
; 47.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.939      ;
; 47.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.719      ;
; 47.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.703      ;
; 47.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.701      ;
; 47.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.526      ;
; 47.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.330      ;
; 47.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.201      ;
; 48.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 1.851      ;
; 49.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 0.690      ;
; 93.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 7.225      ;
; 93.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 7.145      ;
; 93.307 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 6.338      ;
; 93.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 6.891      ;
; 93.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 6.877      ;
; 93.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 6.811      ;
; 93.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 6.797      ;
; 93.612 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.332     ; 6.051      ;
; 93.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 6.611      ;
; 93.680 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.332     ; 5.983      ;
; 93.786 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 5.897      ;
; 93.804 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 5.841      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.084      ;
; 93.856 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 5.794      ;
; 93.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.074      ;
; 93.930 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 5.717      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 6.277      ;
; 93.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 6.263      ;
; 94.029 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 5.620      ;
; 94.047 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 5.588      ;
; 94.096 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.559      ;
; 94.116 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 5.530      ;
; 94.149 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 5.496      ;
; 94.207 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 5.475      ;
; 94.255 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 5.399      ;
; 94.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 5.973      ;
; 94.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 5.956      ;
; 94.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 5.898      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 5.899      ;
; 94.332 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 5.353      ;
; 94.343 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 5.313      ;
; 94.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 5.893      ;
; 94.360 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 5.285      ;
; 94.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 5.818      ;
; 94.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 5.819      ;
; 94.431 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.308     ; 5.256      ;
; 94.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.751      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 5.730      ;
; 94.492 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.334     ; 5.169      ;
; 94.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.701      ;
; 94.517 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 5.142      ;
; 94.523 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 5.125      ;
; 94.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.395      ;
; 94.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 5.671      ;
; 94.554 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.305     ; 5.136      ;
; 94.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 5.650      ;
; 94.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 5.621      ;
; 94.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 5.633      ;
; 94.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 5.622      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.632      ;
; 94.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 5.608      ;
; 94.631 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.348     ; 5.016      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 5.528      ;
; 94.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 5.548      ;
; 94.692 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.990      ;
; 94.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 5.517      ;
; 94.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 5.529      ;
; 94.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 5.528      ;
; 94.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.507      ;
; 94.726 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 5.509      ;
; 94.737 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 4.919      ;
; 94.741 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.939      ;
; 94.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 5.448      ;
; 94.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 5.468      ;
; 94.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.457      ;
; 94.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 5.437      ;
; 94.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 5.427      ;
; 94.825 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 4.858      ;
; 94.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 5.377      ;
; 94.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.354      ;
; 94.873 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.353      ;
; 94.873 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.353      ;
; 94.874 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 5.357      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 5.359      ;
; 94.921 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.759      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 5.284      ;
; 94.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 5.285      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 5.243      ;
; 94.973 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 4.681      ;
; 94.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 5.238      ;
; 94.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.943      ;
; 94.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.943      ;
; 95.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.933      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk25'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; s_reset_8051                                                                                                               ; s_reset_8051                                                                                                                                                                ; clk25        ; clk25       ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]                                                         ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]                                                    ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]                                                           ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]                                                           ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                                                                           ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]                                                           ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]                                                           ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]                                                           ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]                                                           ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]                                                            ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]                                                            ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]                                                            ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb                                                         ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]                                                          ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]                                                      ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[3]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[3]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh                                                       ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2                                                       ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]                                                            ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                                                            ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]                                                            ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                                                            ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]                                                            ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.580      ;
; 0.369 ; s_sync_locked[2]                                                                                                           ; s_reset_8051                                                                                                                                                                ; clk25        ; clk25       ; 0.000        ; 0.063      ; 0.589      ;
; 0.372 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ; clk25        ; clk25       ; 0.000        ; 0.379      ; 0.938      ;
; 0.372 ; s_sync_locked[0]                                                                                                           ; s_sync_locked[1]                                                                                                                                                            ; clk25        ; clk25       ; 0.000        ; 0.063      ; 0.592      ;
; 0.376 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]                                                     ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.596      ;
; 0.380 ; s_sync_locked[1]                                                                                                           ; s_sync_locked[2]                                                                                                                                                            ; clk25        ; clk25       ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][4]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][3]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][2]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][2]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][6]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][6]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[7]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.602      ;
; 0.384 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.602      ;
; 0.386 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]                                                                ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.606      ;
; 0.388 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.607      ;
; 0.388 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.609      ;
; 0.394 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[4]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][2] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[2]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][7] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[7]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.613      ;
; 0.401 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ; clk25        ; clk25       ; 0.000        ; 0.379      ; 0.967      ;
; 0.408 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                    ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.626      ;
; 0.499 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][5] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[5]                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.717      ;
; 0.504 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                                                                  ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.722      ;
; 0.517 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[7]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.737      ;
; 0.524 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]    ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2[0]                                                     ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.743      ;
; 0.526 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff1                      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff2                                                                       ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.744      ;
; 0.526 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.744      ;
; 0.545 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                                                                           ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.763      ;
; 0.562 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][5]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][4]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][3]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.781      ;
; 0.569 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]                                                                ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.787      ;
; 0.571 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]                                                                ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]                                                                ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]                                                                ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.792      ;
; 0.576 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][5]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.794      ;
; 0.577 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]                                                                ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]                                                                ; clk25        ; clk25       ; 0.000        ; 0.062      ; 0.798      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.596      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.596      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.604      ;
; 0.394 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.611      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.612      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.620      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.621      ;
; 0.406 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.623      ;
; 0.409 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.908      ;
; 0.424 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.310      ; 0.921      ;
; 0.437 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.936      ;
; 0.445 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.944      ;
; 0.446 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.945      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.703      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.705      ;
; 0.501 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.718      ;
; 0.501 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.718      ;
; 0.503 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.720      ;
; 0.505 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.723      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.729      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.742      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.742      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.527 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.745      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.745      ;
; 0.528 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.746      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.745      ;
; 0.530 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 1.029      ;
; 0.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.747      ;
; 0.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.752      ;
; 0.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.756      ;
; 0.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.756      ;
; 0.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.756      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.757      ;
; 0.545 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
; 0.545 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
; 0.545 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
; 0.546 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.763      ;
; 0.546 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.763      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.775      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.779      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.790      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.792      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.793      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.794      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.794      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.795      ;
; 0.580 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.797      ;
; 0.580 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.797      ;
; 0.583 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.800      ;
; 0.583 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.800      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk25'                                                                                                                                                                                  ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; clk25        ; clk25       ; 20.000       ; -0.082     ; 2.789      ;
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; clk25        ; clk25       ; 20.000       ; -0.082     ; 2.789      ;
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10]         ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.791      ;
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; clk25        ; clk25       ; 20.000       ; -0.082     ; 2.789      ;
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; clk25        ; clk25       ; 20.000       ; -0.082     ; 2.789      ;
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; clk25        ; clk25       ; 20.000       ; -0.082     ; 2.789      ;
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[15]         ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.790      ;
; 17.124 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]          ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.791      ;
; 17.125 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.791      ;
; 17.125 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.791      ;
; 17.125 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]         ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.791      ;
; 17.125 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[12]         ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.791      ;
; 17.125 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.791      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[5]         ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.778      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2]     ; clk25        ; clk25       ; 20.000       ; -0.089     ; 2.779      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]         ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.778      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[2]                  ; clk25        ; clk25       ; 20.000       ; -0.089     ; 2.779      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[7]         ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.778      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ; clk25        ; clk25       ; 20.000       ; -0.088     ; 2.780      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ; clk25        ; clk25       ; 20.000       ; -0.088     ; 2.780      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ; clk25        ; clk25       ; 20.000       ; -0.088     ; 2.780      ;
; 17.127 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.778      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.787      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.787      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.787      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.787      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.787      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; clk25        ; clk25       ; 20.000       ; -0.080     ; 2.787      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[6]          ; clk25        ; clk25       ; 20.000       ; -0.083     ; 2.784      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][7] ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[7]          ; clk25        ; clk25       ; 20.000       ; -0.083     ; 2.784      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[0]          ; clk25        ; clk25       ; 20.000       ; -0.083     ; 2.784      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[1]          ; clk25        ; clk25       ; 20.000       ; -0.083     ; 2.784      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][2] ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[2]          ; clk25        ; clk25       ; 20.000       ; -0.083     ; 2.784      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][5] ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[5]          ; clk25        ; clk25       ; 20.000       ; -0.083     ; 2.784      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[2]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[1]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[4]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[5]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[2]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[4]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[14]   ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[6]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[6]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[3]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[7]          ; clk25        ; clk25       ; 20.000       ; -0.079     ; 2.788      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[3]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[11]   ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[15]   ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[7]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[4]          ; clk25        ; clk25       ; 20.000       ; -0.083     ; 2.784      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[12]   ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[1]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[9]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[8]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[0]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[10]   ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[13]   ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[5]    ; clk25        ; clk25       ; 20.000       ; -0.081     ; 2.786      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][3] ; clk25        ; clk25       ; 20.000       ; -0.087     ; 2.780      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]         ; clk25        ; clk25       ; 20.000       ; -0.088     ; 2.779      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[3]          ; clk25        ; clk25       ; 20.000       ; -0.087     ; 2.780      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[3]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[4]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[6]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[7]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][1] ; clk25        ; clk25       ; 20.000       ; -0.087     ; 2.780      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[5]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[1]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[2]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; clk25        ; clk25       ; 20.000       ; -0.085     ; 2.782      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; clk25        ; clk25       ; 20.000       ; -0.085     ; 2.782      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; clk25        ; clk25       ; 20.000       ; -0.085     ; 2.782      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]     ; clk25        ; clk25       ; 20.000       ; -0.089     ; 2.778      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; clk25        ; clk25       ; 20.000       ; -0.085     ; 2.782      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][6] ; clk25        ; clk25       ; 20.000       ; -0.087     ; 2.780      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][1]     ; clk25        ; clk25       ; 20.000       ; -0.089     ; 2.778      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[6]         ; clk25        ; clk25       ; 20.000       ; -0.088     ; 2.779      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[0]          ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[1]      ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[0]      ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.128 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[2]      ; clk25        ; clk25       ; 20.000       ; -0.086     ; 2.781      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.STARTUP  ; clk25        ; clk25       ; 20.000       ; -0.094     ; 2.771      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.775      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[7]        ; clk25        ; clk25       ; 20.000       ; -0.091     ; 2.774      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]    ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.775      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]    ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.775      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0[0]        ; clk25        ; clk25       ; 20.000       ; -0.090     ; 2.775      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[1]        ; clk25        ; clk25       ; 20.000       ; -0.095     ; 2.770      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][4]     ; clk25        ; clk25       ; 20.000       ; -0.093     ; 2.772      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]         ; clk25        ; clk25       ; 20.000       ; -0.093     ; 2.772      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]          ; clk25        ; clk25       ; 20.000       ; -0.093     ; 2.772      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[1]          ; clk25        ; clk25       ; 20.000       ; -0.093     ; 2.772      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[3]          ; clk25        ; clk25       ; 20.000       ; -0.093     ; 2.772      ;
; 17.130 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[4]          ; clk25        ; clk25       ; 20.000       ; -0.093     ; 2.772      ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 2.008      ;
; 97.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.413      ;
; 97.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.413      ;
; 97.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.413      ;
; 97.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.374      ;
; 97.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.374      ;
; 97.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.374      ;
; 97.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.374      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.271      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.167      ;
; 97.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.962      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.847      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.836      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.836      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.836      ;
; 98.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.836      ;
; 98.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.824      ;
; 98.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.824      ;
; 98.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.824      ;
; 98.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.824      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.624      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.231      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.886  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.103      ;
; 1.279  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.496      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.536      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.687      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.687      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.687      ;
; 1.471  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.687      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.696      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.696      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.696      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.696      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.483  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.699      ;
; 1.585  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.800      ;
; 1.797  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.013      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.851  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.076      ;
; 1.937  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.153      ;
; 1.937  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.153      ;
; 1.937  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.153      ;
; 1.937  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.153      ;
; 1.990  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.217      ;
; 1.990  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.217      ;
; 1.990  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.217      ;
; 51.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.327      ; 1.866      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk25'                                                                                                                                                                                   ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.341 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[3]      ; clk25        ; clk25       ; -20.000      ; 0.068      ; 2.586      ;
; 22.341 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[4]      ; clk25        ; clk25       ; -20.000      ; 0.068      ; 2.586      ;
; 22.341 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[0]         ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.582      ;
; 22.341 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]          ; clk25        ; clk25       ; -20.000      ; 0.067      ; 2.585      ;
; 22.341 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]          ; clk25        ; clk25       ; -20.000      ; 0.067      ; 2.585      ;
; 22.341 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[7]      ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.582      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[5]        ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.593      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]        ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.593      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[7]        ; clk25        ; clk25       ; -20.000      ; 0.065      ; 2.592      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]         ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]    ; clk25        ; clk25       ; -20.000      ; 0.065      ; 2.592      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]    ; clk25        ; clk25       ; -20.000      ; 0.065      ; 2.592      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]         ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][4]     ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]         ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]         ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                    ; clk25        ; clk25       ; -20.000      ; 0.059      ; 2.586      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]     ; clk25        ; clk25       ; -20.000      ; 0.059      ; 2.586      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]     ; clk25        ; clk25       ; -20.000      ; 0.059      ; 2.586      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][2]     ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[2]          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][7]     ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]         ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[1]          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[4]          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[3]          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[0]          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][3]     ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[1]         ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]     ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]    ; clk25        ; clk25       ; -20.000      ; 0.065      ; 2.592      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][1]     ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[4]        ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.593      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][5]     ; clk25        ; clk25       ; -20.000      ; 0.061      ; 2.588      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; clk25        ; clk25       ; -20.000      ; 0.074      ; 2.601      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[14]         ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.604      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; clk25        ; clk25       ; -20.000      ; 0.074      ; 2.601      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10]         ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[6]          ; clk25        ; clk25       ; -20.000      ; 0.073      ; 2.600      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][7] ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[7]          ; clk25        ; clk25       ; -20.000      ; 0.073      ; 2.600      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[0]          ; clk25        ; clk25       ; -20.000      ; 0.073      ; 2.600      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[1]          ; clk25        ; clk25       ; -20.000      ; 0.073      ; 2.600      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][2] ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[2]          ; clk25        ; clk25       ; -20.000      ; 0.073      ; 2.600      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][5] ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[5]          ; clk25        ; clk25       ; -20.000      ; 0.073      ; 2.600      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                   ; clk25        ; clk25       ; -20.000      ; 0.074      ; 2.601      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.604      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[2]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][7]  ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][7]  ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][7]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.605      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[1]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[1]         ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.605      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.605      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]         ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.605      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][2]  ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[4]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[5]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[5]         ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.605      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][5]  ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][5]  ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.589      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][5]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.605      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[2]    ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[4]    ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; clk25        ; clk25       ; -20.000      ; 0.074      ; 2.601      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; clk25        ; clk25       ; -20.000      ; 0.074      ; 2.601      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]         ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[12]         ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[14]   ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[6]    ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[6]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[3]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[7]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.603      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff1                    ; clk25        ; clk25       ; -20.000      ; 0.059      ; 2.586      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.590      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.590      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[3]                ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.590      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.590      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_done                    ; clk25        ; clk25       ; -20.000      ; 0.074      ; 2.601      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; clk25        ; clk25       ; -20.000      ; 0.074      ; 2.601      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[3]    ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[11]   ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
; 22.350 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[15]   ; clk25        ; clk25       ; -20.000      ; 0.075      ; 2.602      ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk25'                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.730 ; 19.960       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_address_reg0                           ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_datain_reg0                            ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_we_reg                                 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_address_reg0                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_datain_reg0                             ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_we_reg                                  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_address_reg0                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_datain_reg0                             ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_we_reg                                  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_address_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_datain_reg0                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_we_reg                                  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_address_reg0                           ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_datain_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_we_reg                                 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_address_reg0                           ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_datain_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_we_reg                                 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_address_reg0                           ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_datain_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_we_reg                                 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_address_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_datain_reg0                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_we_reg                                  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_address_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_datain_reg0                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_we_reg                                  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_address_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_datain_reg0                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_we_reg                                  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_address_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_datain_reg0                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_we_reg                                  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_address_reg0                            ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_datain_reg0                             ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_we_reg                                  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_address_reg0                              ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_datain_reg0                               ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_we_reg                                    ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_address_reg0                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_datain_reg0                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_we_reg                                 ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_address_reg0                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_datain_reg0                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_we_reg                                 ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_address_reg0                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_datain_reg0                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_we_reg                                  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_address_reg0                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_datain_reg0                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_we_reg                                  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~porta_address_reg0 ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.EXEC2                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[0]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[1]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[7]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o[0]                                                  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_datain_reg0  ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_datain_reg0  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_datain_reg0  ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_datain_reg0  ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_datain_reg0  ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_datain_reg0  ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.531 ; 49.747       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]           ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.460 ; 3.848 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.519 ; 6.745 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; 6.768 ; 7.411 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; 6.768 ; 7.411 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.672  ; 0.464  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.223 ; -2.443 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; -3.922 ; -4.448 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; -3.922 ; -4.448 ; Rise       ; clk25               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.166 ; 12.112 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 4.760  ; 5.099  ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 4.760  ; 5.099  ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 4.325  ; 4.379  ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 4.325  ; 4.379  ; Rise       ; clk25               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.996 ; 9.946 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 4.288 ; 4.629 ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 4.288 ; 4.629 ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 3.856 ; 3.914 ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 3.856 ; 3.914 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 30.65 MHz  ; 30.65 MHz       ; clk25               ;      ;
; 114.73 MHz ; 114.73 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk25               ; 7.369  ; 0.000         ;
; altera_reserved_tck ; 45.642 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
; clk25               ; 0.312 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk25               ; 17.464 ; 0.000         ;
; altera_reserved_tck ; 48.448 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 0.790  ; 0.000         ;
; clk25               ; 22.081 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.713  ; 0.000             ;
; clk25               ; 19.739 ; 0.000             ;
; altera_reserved_tck ; 49.427 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk25'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.369 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.084     ; 32.567     ;
; 7.445 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.071     ; 32.504     ;
; 7.462 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.066     ; 32.492     ;
; 7.466 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.096     ; 32.458     ;
; 7.482 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.074     ; 32.464     ;
; 7.555 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.070     ; 32.395     ;
; 7.559 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.078     ; 32.383     ;
; 7.579 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.086     ; 32.355     ;
; 7.590 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.081     ; 32.349     ;
; 7.636 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 32.316     ;
; 7.666 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 32.286     ;
; 7.683 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.063     ; 32.274     ;
; 7.703 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.071     ; 32.246     ;
; 7.712 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.055     ; 32.253     ;
; 7.729 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.050     ; 32.241     ;
; 7.749 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.058     ; 32.213     ;
; 7.750 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.078     ; 32.192     ;
; 7.762 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 32.181     ;
; 7.781 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.073     ; 32.166     ;
; 7.799 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.075     ; 32.146     ;
; 7.813 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.078     ; 32.129     ;
; 7.824 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 32.119     ;
; 7.825 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 32.118     ;
; 7.843 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 32.117     ;
; 7.844 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.073     ; 32.103     ;
; 7.852 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.081     ; 32.087     ;
; 7.855 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 32.106     ;
; 7.862 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.085     ; 32.073     ;
; 7.862 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.075     ; 32.083     ;
; 7.863 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 32.089     ;
; 7.866 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.078     ; 32.076     ;
; 7.872 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.086     ; 32.062     ;
; 7.873 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.086     ; 32.061     ;
; 7.874 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.055     ; 32.091     ;
; 7.875 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.067     ; 32.078     ;
; 7.875 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.069     ; 32.076     ;
; 7.878 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.070     ; 32.072     ;
; 7.879 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.089     ; 32.052     ;
; 7.887 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 32.056     ;
; 7.892 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.057     ; 32.071     ;
; 7.894 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.063     ; 32.063     ;
; 7.912 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.065     ; 32.043     ;
; 7.914 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.087     ; 32.019     ;
; 7.917 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 32.044     ;
; 7.928 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.068     ; 32.024     ;
; 7.929 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.078     ; 32.013     ;
; 7.937 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.067     ; 32.016     ;
; 7.938 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 32.010     ;
; 7.945 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.063     ; 32.012     ;
; 7.948 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.073     ; 31.999     ;
; 7.949 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.073     ; 31.998     ;
; 7.951 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.056     ; 32.013     ;
; 7.955 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.067     ; 31.998     ;
; 7.955 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.076     ; 31.989     ;
; 7.959 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 32.001     ;
; 7.965 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.071     ; 31.984     ;
; 7.965 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 31.987     ;
; 7.966 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.068     ; 31.986     ;
; 7.968 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.051     ; 32.001     ;
; 7.972 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.071     ; 31.977     ;
; 7.975 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.082     ; 31.963     ;
; 7.975 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.075     ; 31.970     ;
; 7.979 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 31.973     ;
; 7.985 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.076     ; 31.959     ;
; 7.986 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.076     ; 31.958     ;
; 7.987 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.083     ; 31.950     ;
; 7.988 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 31.973     ;
; 7.990 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.074     ; 31.956     ;
; 7.992 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.079     ; 31.949     ;
; 7.993 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.087     ; 31.940     ;
; 7.996 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 31.956     ;
; 8.007 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.069     ; 31.944     ;
; 8.009 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.070     ; 31.941     ;
; 8.027 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.077     ; 31.916     ;
; 8.032 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.098     ; 31.890     ;
; 8.044 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.075     ; 31.901     ;
; 8.072 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.070     ; 31.878     ;
; 8.076 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 31.887     ;
; 8.080 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.065     ; 31.875     ;
; 8.082 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.061     ; 31.877     ;
; 8.086 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.069     ; 31.865     ;
; 8.093 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.080     ; 31.847     ;
; 8.099 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.067     ; 31.854     ;
; 8.100 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.073     ; 31.847     ;
; 8.101 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.081     ; 31.838     ;
; 8.102 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.052     ; 31.866     ;
; 8.106 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.077     ; 31.837     ;
; 8.107 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.075     ; 31.838     ;
; 8.121 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 31.827     ;
; 8.122 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.060     ; 31.838     ;
; 8.125 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.080     ; 31.815     ;
; 8.133 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 31.828     ;
; 8.137 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 31.826     ;
; 8.145 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.085     ; 31.790     ;
; 8.145 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.054     ; 31.821     ;
; 8.145 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.088     ; 31.787     ;
; 8.157 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.065     ; 31.798     ;
; 8.164 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.081     ; 31.775     ;
; 8.176 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.063     ; 31.781     ;
; 8.185 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.065     ; 31.770     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.642 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.609      ;
; 46.702 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 3.552      ;
; 46.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.484      ;
; 46.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.477      ;
; 47.109 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.160      ;
; 47.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.062      ;
; 47.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.004      ;
; 47.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.730      ;
; 47.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.624      ;
; 47.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.422      ;
; 47.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.419      ;
; 47.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.417      ;
; 47.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.263      ;
; 48.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.068      ;
; 48.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.970      ;
; 48.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.653      ;
; 49.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 0.620      ;
; 93.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 6.486      ;
; 93.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 6.370      ;
; 93.995 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 5.687      ;
; 93.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 6.193      ;
; 93.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 6.194      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 6.077      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 6.078      ;
; 94.256 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.296     ; 5.443      ;
; 94.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 5.903      ;
; 94.355 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.296     ; 5.344      ;
; 94.389 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 5.328      ;
; 94.422 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 5.261      ;
; 94.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.507      ;
; 94.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.487      ;
; 94.499 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 5.189      ;
; 94.532 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 5.152      ;
; 94.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 5.610      ;
; 94.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 5.611      ;
; 94.654 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 5.031      ;
; 94.680 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 4.996      ;
; 94.717 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.975      ;
; 94.742 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 4.942      ;
; 94.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 5.453      ;
; 94.766 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 4.919      ;
; 94.825 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 4.891      ;
; 94.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 5.339      ;
; 94.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 5.341      ;
; 94.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 5.325      ;
; 94.872 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 4.819      ;
; 94.887 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 4.807      ;
; 94.918 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 4.801      ;
; 94.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 5.272      ;
; 94.949 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.733      ;
; 94.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.219      ;
; 94.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 5.206      ;
; 94.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 5.205      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 5.206      ;
; 95.015 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 4.705      ;
; 95.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 5.178      ;
; 95.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 5.177      ;
; 95.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 5.157      ;
; 95.035 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.296     ; 4.664      ;
; 95.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.883      ;
; 95.057 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 4.627      ;
; 95.070 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 4.627      ;
; 95.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 5.075      ;
; 95.114 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.273     ; 4.608      ;
; 95.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 5.054      ;
; 95.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 5.031      ;
; 95.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.032      ;
; 95.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 5.033      ;
; 95.161 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 4.523      ;
; 95.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 5.025      ;
; 95.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 5.027      ;
; 95.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.015      ;
; 95.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 4.986      ;
; 95.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 4.997      ;
; 95.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 4.996      ;
; 95.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 4.994      ;
; 95.232 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 4.484      ;
; 95.258 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.456      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 4.923      ;
; 95.284 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 4.918      ;
; 95.298 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.302     ; 4.395      ;
; 95.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.860      ;
; 95.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 4.855      ;
; 95.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 4.844      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.847      ;
; 95.361 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 4.356      ;
; 95.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 4.817      ;
; 95.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 4.813      ;
; 95.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 4.773      ;
; 95.415 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.778      ;
; 95.415 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.778      ;
; 95.417 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 4.781      ;
; 95.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 4.738      ;
; 95.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 4.739      ;
; 95.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 4.730      ;
; 95.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 4.742      ;
; 95.454 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 4.261      ;
; 95.470 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 4.221      ;
; 95.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 4.717      ;
; 95.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.437      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.360 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.559      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.562      ;
; 0.399 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.846      ;
; 0.411 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.277      ; 0.857      ;
; 0.423 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.870      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.628      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.630      ;
; 0.432 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.879      ;
; 0.433 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.880      ;
; 0.450 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.651      ;
; 0.463 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.663      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.672      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.675      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.676      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.679      ;
; 0.481 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.681      ;
; 0.482 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.682      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.683      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.686      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.686      ;
; 0.487 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.487 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.488 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.489 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.689      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.690      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.694      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.699      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.702      ;
; 0.508 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.955      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.712      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.714      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.716      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.717      ;
; 0.520 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.720      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk25'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]                                                    ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]                                                          ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]                                                      ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh                                                       ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2                                                       ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                                                            ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                                                            ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; s_reset_8051                                                                                                               ; s_reset_8051                                                                                                                                                                ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[3]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[3]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]                                                         ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]                                                            ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]                                                            ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]                                                            ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]                                                            ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]                                                            ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]                                                            ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.519      ;
; 0.330 ; s_sync_locked[2]                                                                                                           ; s_reset_8051                                                                                                                                                                ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.529      ;
; 0.336 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.535      ;
; 0.339 ; s_sync_locked[0]                                                                                                           ; s_sync_locked[1]                                                                                                                                                            ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]                                                                ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]                                                     ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.540      ;
; 0.345 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][4]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][3]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; s_sync_locked[1]                                                                                                           ; s_sync_locked[2]                                                                                                                                                            ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][2]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][2]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.545      ;
; 0.348 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][6]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.546      ;
; 0.349 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][6]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[7]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.547      ;
; 0.349 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.547      ;
; 0.350 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.056      ; 0.550      ;
; 0.350 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ; clk25        ; clk25       ; 0.000        ; 0.339      ; 0.858      ;
; 0.351 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.056      ; 0.551      ;
; 0.351 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.056      ; 0.551      ;
; 0.351 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.056      ; 0.551      ;
; 0.351 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.056      ; 0.551      ;
; 0.356 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[4]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][2] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[2]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][7] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[7]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.557      ;
; 0.371 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                    ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.569      ;
; 0.376 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ; clk25        ; clk25       ; 0.000        ; 0.339      ; 0.884      ;
; 0.446 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                                                                  ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.645      ;
; 0.449 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][5] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[5]                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.648      ;
; 0.465 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[7]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.666      ;
; 0.471 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]    ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2[0]                                                     ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.671      ;
; 0.473 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.671      ;
; 0.475 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff1                      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff2                                                                       ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.673      ;
; 0.490 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                                                                           ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.689      ;
; 0.505 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][5]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][4]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.704      ;
; 0.506 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][3]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.704      ;
; 0.509 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]                                                                ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.056      ; 0.711      ;
; 0.513 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]                                                                ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]                                                                ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]                                                                ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]                                                                ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]                                                                ; clk25        ; clk25       ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][5]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.054      ; 0.717      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk25'                                                                                                                                                                                   ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8]          ; clk25        ; clk25       ; 20.000       ; -0.062     ; 2.469      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]          ; clk25        ; clk25       ; 20.000       ; -0.062     ; 2.469      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                   ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.467      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; clk25        ; clk25       ; 20.000       ; -0.061     ; 2.470      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][7]   ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[1]         ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]   ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]         ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[5]         ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][5]   ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_done                    ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.467      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][0]  ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][0]   ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[3]         ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[4]         ; clk25        ; clk25       ; 20.000       ; -0.060     ; 2.471      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[9]                   ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.467      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                   ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.467      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[5]         ; clk25        ; clk25       ; 20.000       ; -0.068     ; 2.463      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2]     ; clk25        ; clk25       ; 20.000       ; -0.067     ; 2.464      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]         ; clk25        ; clk25       ; 20.000       ; -0.068     ; 2.463      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]         ; clk25        ; clk25       ; 20.000       ; -0.067     ; 2.464      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[3]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[4]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[6]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[7]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[5]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[1]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[2]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]     ; clk25        ; clk25       ; 20.000       ; -0.068     ; 2.463      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[2]                  ; clk25        ; clk25       ; 20.000       ; -0.067     ; 2.464      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[7]         ; clk25        ; clk25       ; 20.000       ; -0.068     ; 2.463      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][1]     ; clk25        ; clk25       ; 20.000       ; -0.068     ; 2.463      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[6]         ; clk25        ; clk25       ; 20.000       ; -0.067     ; 2.464      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[0]          ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.466      ;
; 17.464 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; clk25        ; clk25       ; 20.000       ; -0.068     ; 2.463      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[14]         ; clk25        ; clk25       ; 20.000       ; -0.061     ; 2.469      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; clk25        ; clk25       ; 20.000       ; -0.059     ; 2.471      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; clk25        ; clk25       ; 20.000       ; -0.059     ; 2.471      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; clk25        ; clk25       ; 20.000       ; -0.059     ; 2.471      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; clk25        ; clk25       ; 20.000       ; -0.059     ; 2.471      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; clk25        ; clk25       ; 20.000       ; -0.059     ; 2.471      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; clk25        ; clk25       ; 20.000       ; -0.059     ; 2.471      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][7] ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][2] ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][5] ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[2]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[1]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[4]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[5]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]         ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[12]         ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[6]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[3]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[7]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[15]         ; clk25        ; clk25       ; 20.000       ; -0.059     ; 2.471      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; clk25        ; clk25       ; 20.000       ; -0.058     ; 2.472      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][3] ; clk25        ; clk25       ; 20.000       ; -0.066     ; 2.464      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[3]          ; clk25        ; clk25       ; 20.000       ; -0.066     ; 2.464      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][1] ; clk25        ; clk25       ; 20.000       ; -0.066     ; 2.464      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.466      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.466      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.466      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; clk25        ; clk25       ; 20.000       ; -0.064     ; 2.466      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ; clk25        ; clk25       ; 20.000       ; -0.066     ; 2.464      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ; clk25        ; clk25       ; 20.000       ; -0.066     ; 2.464      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][6] ; clk25        ; clk25       ; 20.000       ; -0.066     ; 2.464      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[1]      ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.465      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[0]      ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.465      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ; clk25        ; clk25       ; 20.000       ; -0.066     ; 2.464      ;
; 17.465 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[2]      ; clk25        ; clk25       ; 20.000       ; -0.065     ; 2.465      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.STARTUP  ; clk25        ; clk25       ; 20.000       ; -0.074     ; 2.455      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; clk25        ; clk25       ; 20.000       ; -0.070     ; 2.459      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[7]        ; clk25        ; clk25       ; 20.000       ; -0.071     ; 2.458      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 2.459      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 2.459      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0[0]        ; clk25        ; clk25       ; 20.000       ; -0.070     ; 2.459      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[1]        ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]         ; clk25        ; clk25       ; 20.000       ; -0.073     ; 2.456      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                          ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][1]     ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[5]        ; clk25        ; clk25       ; 20.000       ; -0.073     ; 2.456      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl0[5]          ; clk25        ; clk25       ; 20.000       ; -0.071     ; 2.458      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[5]          ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                 ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                          ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]     ; clk25        ; clk25       ; 20.000       ; -0.076     ; 2.453      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]     ; clk25        ; clk25       ; 20.000       ; -0.076     ; 2.453      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[4]          ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][7]     ; clk25        ; clk25       ; 20.000       ; -0.075     ; 2.454      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[4]        ; clk25        ; clk25       ; 20.000       ; -0.073     ; 2.456      ;
; 17.466 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4]     ; clk25        ; clk25       ; 20.000       ; -0.073     ; 2.456      ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.806      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.143      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.143      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.143      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.118      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.118      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.118      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.118      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.021      ;
; 97.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.950      ;
; 98.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.749      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.644      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.640      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.640      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.640      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.640      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.626      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.626      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.626      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.626      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.499      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.455      ;
; 98.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.105      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.359      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.335  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.534      ;
; 1.335  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.534      ;
; 1.335  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.534      ;
; 1.335  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.534      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.550      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.550      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.550      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.550      ;
; 1.352  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.549      ;
; 1.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.642      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.825      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.902      ;
; 1.756  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.955      ;
; 1.756  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.955      ;
; 1.756  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.955      ;
; 1.756  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.955      ;
; 1.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.025      ;
; 1.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.025      ;
; 1.821  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.025      ;
; 51.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.372      ; 1.711      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk25'                                                                                                                                                                                    ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.081 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[3]      ; clk25        ; clk25       ; -20.000      ; 0.071      ; 2.316      ;
; 22.081 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[4]      ; clk25        ; clk25       ; -20.000      ; 0.071      ; 2.316      ;
; 22.081 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[0]         ; clk25        ; clk25       ; -20.000      ; 0.067      ; 2.312      ;
; 22.081 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]          ; clk25        ; clk25       ; -20.000      ; 0.070      ; 2.315      ;
; 22.081 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]          ; clk25        ; clk25       ; -20.000      ; 0.070      ; 2.315      ;
; 22.081 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[7]      ; clk25        ; clk25       ; -20.000      ; 0.067      ; 2.312      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10]         ; clk25        ; clk25       ; -20.000      ; 0.079      ; 2.334      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[6]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[7]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[0]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[1]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[2]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[5]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][7]   ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[1]         ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]   ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]         ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[5]         ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][5]   ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[2]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; clk25        ; clk25       ; -20.000      ; 0.080      ; 2.335      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[4]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[14]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[6]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[3]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[11]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[15]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[15]         ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[7]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[4]          ; clk25        ; clk25       ; -20.000      ; 0.076      ; 2.331      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[12]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[1]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[9]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][0]  ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][0]   ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[8]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[0]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[3]         ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[4]         ; clk25        ; clk25       ; -20.000      ; 0.077      ; 2.332      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[10]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[13]   ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[5]    ; clk25        ; clk25       ; -20.000      ; 0.078      ; 2.333      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]          ; clk25        ; clk25       ; -20.000      ; 0.079      ; 2.334      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][3] ; clk25        ; clk25       ; -20.000      ; 0.071      ; 2.326      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]         ; clk25        ; clk25       ; -20.000      ; 0.070      ; 2.325      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[3]          ; clk25        ; clk25       ; -20.000      ; 0.071      ; 2.326      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[3]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[4]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[6]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[7]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][1] ; clk25        ; clk25       ; -20.000      ; 0.071      ; 2.326      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[5]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[1]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[2]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][6] ; clk25        ; clk25       ; -20.000      ; 0.071      ; 2.326      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[6]         ; clk25        ; clk25       ; -20.000      ; 0.070      ; 2.325      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[0]          ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[1]      ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[0]      ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; clk25        ; clk25       ; -20.000      ; 0.069      ; 2.324      ;
; 22.091 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[2]      ; clk25        ; clk25       ; -20.000      ; 0.072      ; 2.327      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.STARTUP  ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.319      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[5]        ; clk25        ; clk25       ; -20.000      ; 0.067      ; 2.323      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.322      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]        ; clk25        ; clk25       ; -20.000      ; 0.067      ; 2.323      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[7]        ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.322      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]         ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]    ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.322      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]    ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.322      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0[0]        ; clk25        ; clk25       ; -20.000      ; 0.066      ; 2.322      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]         ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[1]        ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][4]     ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.319      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]         ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.320      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]         ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]         ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]          ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.319      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]          ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.320      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[1]          ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.320      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[3]          ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.320      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[4]          ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.320      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[5]          ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.320      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                          ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                    ; clk25        ; clk25       ; -20.000      ; 0.060      ; 2.316      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]     ; clk25        ; clk25       ; -20.000      ; 0.060      ; 2.316      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]     ; clk25        ; clk25       ; -20.000      ; 0.060      ; 2.316      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][2]     ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.319      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][1]     ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[2]          ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.319      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][7]     ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]          ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.319      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]         ; clk25        ; clk25       ; -20.000      ; 0.062      ; 2.318      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[1]          ; clk25        ; clk25       ; -20.000      ; 0.063      ; 2.319      ;
; 22.092 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[6]          ; clk25        ; clk25       ; -20.000      ; 0.064      ; 2.320      ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk25'                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.739 ; 19.969       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~porta_address_reg0 ;
; 19.739 ; 19.969       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_address_reg0                            ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_we_reg                                  ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_address_reg0                            ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_we_reg                                  ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~porta_address_reg0  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_address_reg0                            ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_we_reg                                  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_address_reg0                           ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_we_reg                                 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_address_reg0                            ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_we_reg                                  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_address_reg0                            ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_we_reg                                  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~porta_address_reg0  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_address_reg0                              ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_we_reg                                    ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_address_reg0                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_we_reg                                 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_address_reg0                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_we_reg                                 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_address_reg0                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_we_reg                                  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_datain_reg0                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_address_reg0                            ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_we_reg                                  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_datain_reg0                             ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_datain_reg0                             ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_address_reg0                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_we_reg                                 ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_datain_reg0                            ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_address_reg0                            ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_we_reg                                  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_address_reg0                            ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_we_reg                                  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_datain_reg0                             ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_datain_reg0                             ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~porta_address_reg0 ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_datain_reg0                               ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_address_reg0                           ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_we_reg                                 ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_datain_reg0                            ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_datain_reg0                            ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_address_reg0                           ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_we_reg                                 ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_datain_reg0                             ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_datain_reg0                             ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_address_reg0                            ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_we_reg                                  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_datain_reg0                            ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_datain_reg0                             ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_datain_reg0                             ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_datain_reg0                            ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_datain_reg0                            ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_datain_reg0                             ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][0]                                                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][0]                                                   ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][1]                                                   ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][2]                                                   ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][0]                                                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][1]                                                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[9][0]                                                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[9][2]                                                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[0]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[3]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[4]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[5]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[6]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[7]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[0]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[1]                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[2]                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_datain_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_datain_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_datain_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_datain_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_datain_reg0  ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_datain_reg0  ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.387 ; 3.795 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.481 ; 6.738 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; 5.961 ; 6.464 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; 5.961 ; 6.464 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.463  ; 0.239  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.341 ; -2.606 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; -3.389 ; -3.818 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; -3.389 ; -3.818 ; Rise       ; clk25               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.707 ; 11.700 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 4.631  ; 5.063  ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 4.631  ; 5.063  ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 4.214  ; 4.326  ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 4.214  ; 4.326  ; Rise       ; clk25               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.556 ; 9.553 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 4.214 ; 4.644 ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 4.214 ; 4.644 ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 3.801 ; 3.914 ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 3.801 ; 3.914 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk25               ; 19.611 ; 0.000         ;
; altera_reserved_tck ; 47.440 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk25               ; 0.184 ; 0.000         ;
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk25               ; 18.272 ; 0.000         ;
; altera_reserved_tck ; 49.275 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 0.495  ; 0.000         ;
; clk25               ; 21.353 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.425  ; 0.000             ;
; clk25               ; 19.746 ; 0.000             ;
; altera_reserved_tck ; 49.279 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk25'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.611 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.053     ; 20.345     ;
; 19.640 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.062     ; 20.307     ;
; 19.684 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 20.266     ;
; 19.713 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.068     ; 20.228     ;
; 19.716 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.045     ; 20.248     ;
; 19.722 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.058     ; 20.229     ;
; 19.728 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.045     ; 20.236     ;
; 19.728 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.049     ; 20.232     ;
; 19.732 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.046     ; 20.231     ;
; 19.736 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.053     ; 20.220     ;
; 19.745 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.053     ; 20.211     ;
; 19.751 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.056     ; 20.202     ;
; 19.757 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.054     ; 20.198     ;
; 19.767 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.043     ; 20.199     ;
; 19.767 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.048     ; 20.194     ;
; 19.776 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.049     ; 20.184     ;
; 19.789 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.051     ; 20.169     ;
; 19.795 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.058     ; 20.156     ;
; 19.795 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.064     ; 20.150     ;
; 19.805 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.052     ; 20.152     ;
; 19.808 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.054     ; 20.147     ;
; 19.809 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.051     ; 20.149     ;
; 19.809 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 20.141     ;
; 19.818 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.059     ; 20.132     ;
; 19.821 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.055     ; 20.133     ;
; 19.823 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.051     ; 20.135     ;
; 19.824 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.062     ; 20.123     ;
; 19.830 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.051     ; 20.128     ;
; 19.833 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.037     ; 20.139     ;
; 19.839 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.050     ; 20.120     ;
; 19.839 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.052     ; 20.118     ;
; 19.839 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.054     ; 20.116     ;
; 19.840 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.049     ; 20.120     ;
; 19.846 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.049     ; 20.114     ;
; 19.849 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.055     ; 20.105     ;
; 19.849 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.038     ; 20.122     ;
; 19.853 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.045     ; 20.111     ;
; 19.853 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.049     ; 20.107     ;
; 19.860 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.058     ; 20.091     ;
; 19.862 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.045     ; 20.102     ;
; 19.862 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.049     ; 20.098     ;
; 19.867 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.053     ; 20.089     ;
; 19.868 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.064     ; 20.077     ;
; 19.868 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.048     ; 20.093     ;
; 19.868 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.052     ; 20.089     ;
; 19.881 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 20.068     ;
; 19.882 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 20.070     ;
; 19.883 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.054     ; 20.072     ;
; 19.883 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.055     ; 20.071     ;
; 19.884 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.035     ; 20.090     ;
; 19.884 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.039     ; 20.086     ;
; 19.888 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.044     ; 20.077     ;
; 19.891 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.066     ; 20.052     ;
; 19.893 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.041     ; 20.075     ;
; 19.894 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.061     ; 20.054     ;
; 19.903 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 20.049     ;
; 19.909 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.045     ; 20.055     ;
; 19.912 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.050     ; 20.047     ;
; 19.912 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.054     ; 20.043     ;
; 19.916 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 20.036     ;
; 19.919 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.055     ; 20.035     ;
; 19.925 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.046     ; 20.038     ;
; 19.925 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.050     ; 20.034     ;
; 19.926 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.043     ; 20.040     ;
; 19.933 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.064     ; 20.012     ;
; 19.935 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.054     ; 20.020     ;
; 19.937 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.057     ; 20.015     ;
; 19.938 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.047     ; 20.024     ;
; 19.938 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.051     ; 20.020     ;
; 19.940 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 20.010     ;
; 19.947 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.043     ; 20.019     ;
; 19.953 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.055     ; 20.001     ;
; 19.956 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 19.993     ;
; 19.961 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.050     ; 19.998     ;
; 19.963 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.041     ; 20.005     ;
; 19.964 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.072     ; 19.973     ;
; 19.977 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.050     ; 19.982     ;
; 19.982 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.051     ; 19.976     ;
; 19.984 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.045     ; 19.980     ;
; 19.987 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.044     ; 19.978     ;
; 19.990 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 19.959     ;
; 19.992 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.054     ; 19.963     ;
; 19.994 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.039     ; 19.976     ;
; 19.995 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.050     ; 19.964     ;
; 20.000 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.046     ; 19.963     ;
; 20.001 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.042     ; 19.966     ;
; 20.005 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.036     ; 19.968     ;
; 20.007 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.050     ; 19.952     ;
; 20.008 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.060     ; 19.941     ;
; 20.008 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.058     ; 19.943     ;
; 20.016 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.046     ; 19.947     ;
; 20.018 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.052     ; 19.939     ;
; 20.021 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.060     ; 19.928     ;
; 20.025 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.040     ; 19.944     ;
; 20.026 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.037     ; 19.946     ;
; 20.026 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.041     ; 19.942     ;
; 20.027 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.053     ; 19.929     ;
; 20.036 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ; clk25        ; clk25       ; 40.000       ; -0.059     ; 19.914     ;
; 20.052 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.046     ; 19.911     ;
; 20.052 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ; clk25        ; clk25       ; 40.000       ; -0.050     ; 19.907     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.440 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.999      ;
; 48.185 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.259      ;
; 48.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 2.202      ;
; 48.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 2.194      ;
; 48.423 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.468      ; 2.032      ;
; 48.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.947      ;
; 48.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.905      ;
; 48.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.732      ;
; 48.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.648      ;
; 48.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.541      ;
; 48.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.510      ;
; 48.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.506      ;
; 48.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.457      ;
; 49.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.323      ;
; 49.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.247      ;
; 49.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.054      ;
; 50.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 0.369      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 4.402      ;
; 95.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 4.399      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 4.189      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 4.186      ;
; 95.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 4.184      ;
; 95.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 4.181      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 4.073      ;
; 96.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.860      ;
; 96.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 3.855      ;
; 96.356 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.202     ; 3.429      ;
; 96.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.547      ;
; 96.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.537      ;
; 96.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 3.701      ;
; 96.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.555      ;
; 96.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 3.552      ;
; 96.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 3.557      ;
; 96.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.554      ;
; 96.567 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 3.232      ;
; 96.588 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 3.211      ;
; 96.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.521      ;
; 96.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 3.518      ;
; 96.614 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 3.196      ;
; 96.622 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.199     ; 3.166      ;
; 96.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.488      ;
; 96.633 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.202     ; 3.152      ;
; 96.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 3.483      ;
; 96.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.422      ;
; 96.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.419      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.411      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 3.408      ;
; 96.725 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 3.399      ;
; 96.738 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.202     ; 3.047      ;
; 96.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.371      ;
; 96.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 3.368      ;
; 96.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.175      ;
; 96.776 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.206     ; 3.005      ;
; 96.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 3.348      ;
; 96.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 3.345      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.347      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.344      ;
; 96.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 3.302      ;
; 96.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 3.299      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 3.307      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.304      ;
; 96.809 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.982      ;
; 96.812 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.199     ; 2.976      ;
; 96.816 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.201     ; 2.970      ;
; 96.850 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.200     ; 2.937      ;
; 96.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.267      ;
; 96.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 3.264      ;
; 96.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 3.249      ;
; 96.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.246      ;
; 96.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.226      ;
; 96.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 3.228      ;
; 96.894 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 3.224      ;
; 96.894 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 3.224      ;
; 96.896 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 3.225      ;
; 96.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.216      ;
; 96.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 3.213      ;
; 96.913 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.878      ;
; 96.917 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.892      ;
; 96.920 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.871      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.192      ;
; 96.936 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.186      ;
; 96.942 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.114      ; 3.181      ;
; 96.948 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg                                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.203     ; 2.836      ;
; 96.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 3.158      ;
; 96.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 3.155      ;
; 96.988 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 2.825      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.100      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 3.097      ;
; 97.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.093      ;
; 97.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.082      ;
; 97.025 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 3.102      ;
; 97.025 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 3.102      ;
; 97.027 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 3.103      ;
; 97.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.911      ;
; 97.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.073      ;
; 97.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 3.070      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.911      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.911      ;
; 97.045 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg                                   ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.192     ; 2.750      ;
; 97.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.901      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk25'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ; clk25        ; clk25       ; 0.000        ; 0.219      ; 0.507      ;
; 0.185 ; s_reset_8051                                                                                                               ; s_reset_8051                                                                                                                                                                ; clk25        ; clk25       ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]                                                      ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                                                                           ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]                                                           ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]                                                           ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh                                                       ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2                                                       ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                         ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]                                                         ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]                                                          ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[3]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[3]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]                                                         ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]                                                            ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; s_sync_locked[0]                                                                                                           ; s_sync_locked[1]                                                                                                                                                            ; clk25        ; clk25       ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                                                                 ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]                                                     ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; s_sync_locked[2]                                                                                                           ; s_reset_8051                                                                                                                                                                ; clk25        ; clk25       ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; s_sync_locked[1]                                                                                                           ; s_sync_locked[2]                                                                                                                                                            ; clk25        ; clk25       ; 0.000        ; 0.038      ; 0.319      ;
; 0.198 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][4]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][2]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][2]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ; clk25        ; clk25       ; 0.000        ; 0.219      ; 0.522      ;
; 0.200 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][6]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][3]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][6]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[7]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][2] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[2]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[4]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][7] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[7]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.325      ;
; 0.216 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                    ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.335      ;
; 0.266 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][5] ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[5]                                                           ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                                                                           ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[7]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                                                                  ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]    ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2[0]                                                     ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]                                                      ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff1                      ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxd_ff2                                                                       ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.393      ;
; 0.284 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                          ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                                                                           ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.404      ;
; 0.300 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][5]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[5]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][3]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[3]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.419      ;
; 0.303 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][4]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[4]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.422      ;
; 0.303 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][0]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                   ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][1]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[2]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf[0][5]     ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[6]                                                                    ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                                                         ; clk25        ; clk25       ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.429      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]               ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]                                                                ; clk25        ; clk25       ; 0.000        ; 0.035      ; 0.431      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.495      ;
; 0.217 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.336      ;
; 0.226 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.504      ;
; 0.236 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.516      ;
; 0.237 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.517      ;
; 0.240 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.520      ;
; 0.258 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.400      ;
; 0.284 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.285 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.404      ;
; 0.294 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.574      ;
; 0.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.419      ;
; 0.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.430      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk25'                                                                                                                                                                                   ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]         ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; clk25        ; clk25       ; 20.000       ; -0.071     ; 1.644      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[14]         ; clk25        ; clk25       ; 20.000       ; -0.071     ; 1.644      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; clk25        ; clk25       ; 20.000       ; -0.071     ; 1.644      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10]         ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][4] ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[6]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][7] ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[7]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[0]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[1]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][2] ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[2]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][5] ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[5]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                   ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; clk25        ; clk25       ; 20.000       ; -0.071     ; 1.644      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[2]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][7]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[1]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[1]         ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]         ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[4]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[5]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[5]         ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][5]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[2]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[4]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; clk25        ; clk25       ; 20.000       ; -0.071     ; 1.644      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; clk25        ; clk25       ; 20.000       ; -0.071     ; 1.644      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]         ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[12]         ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[14]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[6]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[6]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[3]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[7]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_done                    ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; clk25        ; clk25       ; 20.000       ; -0.071     ; 1.644      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[3]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[11]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[15]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[15]         ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[7]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[4]          ; clk25        ; clk25       ; 20.000       ; -0.072     ; 1.643      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[12]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[1]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[9]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][0]  ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][0]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[8]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[0]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[3]         ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[4]         ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[10]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[13]   ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[5]    ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]          ; clk25        ; clk25       ; 20.000       ; -0.070     ; 1.645      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; clk25        ; clk25       ; 20.000       ; -0.069     ; 1.646      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[9]                   ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_sh[8]                   ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[5]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 1.640      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2]     ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][3] ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 1.640      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]         ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth1[3]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[3]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[4]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[6]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[7]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][1] ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[5]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[1]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[2]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]     ; clk25        ; clk25       ; 20.000       ; -0.075     ; 1.640      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; clk25        ; clk25       ; 20.000       ; -0.073     ; 1.642      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[2]                  ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[7]         ; clk25        ; clk25       ; 20.000       ; -0.075     ; 1.640      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][6] ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][1]     ; clk25        ; clk25       ; 20.000       ; -0.075     ; 1.640      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[6]         ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[0]          ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[1]      ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
; 18.272 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[0]      ; clk25        ; clk25       ; 20.000       ; -0.074     ; 1.641      ;
+--------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.169      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.421      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.421      ;
; 98.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.421      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.345      ;
; 98.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.354      ;
; 98.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.354      ;
; 98.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.354      ;
; 98.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.354      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.279      ;
; 98.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.157      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.066      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.059      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.059      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.059      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.059      ;
; 98.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.029      ;
; 98.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.029      ;
; 98.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.029      ;
; 98.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.029      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.979      ;
; 99.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.933      ;
; 99.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.687      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.495  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.614      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.828      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.913      ;
; 0.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.913      ;
; 0.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.913      ;
; 0.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.913      ;
; 0.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.813  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.930      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.819  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.936      ;
; 0.881  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.997      ;
; 0.968  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.085      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.162      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.170      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.170      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.170      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.170      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.226      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.226      ;
; 1.099  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.226      ;
; 50.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.534      ; 1.036      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk25'                                                                                                                                                                                   ;
+--------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 21.353 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[3]     ; clk25        ; clk25       ; -20.000      ; 0.018      ; 1.475      ;
; 21.353 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[4]     ; clk25        ; clk25       ; -20.000      ; 0.018      ; 1.475      ;
; 21.353 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[0]        ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.471      ;
; 21.353 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]         ; clk25        ; clk25       ; -20.000      ; 0.018      ; 1.475      ;
; 21.353 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]         ; clk25        ; clk25       ; -20.000      ; 0.018      ; 1.475      ;
; 21.353 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[7]     ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.471      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.STARTUP ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_int0_sync[1]       ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]        ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.478      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][1]    ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl0[5]         ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.480      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][7]    ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]        ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.478      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]   ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2[0]   ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh     ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intlow      ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2     ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intblock_o  ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.477      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8]         ; clk25        ; clk25       ; -20.000      ; 0.022      ; 1.485      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]         ; clk25        ; clk25       ; -20.000      ; 0.022      ; 1.485      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10]        ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]    ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]    ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                         ; clk25        ; clk25       ; -20.000      ; 0.023      ; 1.486      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]         ; clk25        ; clk25       ; -20.000      ; 0.025      ; 1.488      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]         ; clk25        ; clk25       ; -20.000      ; 0.024      ; 1.487      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[3]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[4]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[6]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[7]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[5]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[1]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[2]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_countl1[0]         ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[1]     ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[0]     ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb       ; clk25        ; clk25       ; -20.000      ; 0.019      ; 1.482      ;
; 21.359 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[2]     ; clk25        ; clk25       ; -20.000      ; 0.020      ; 1.483      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[5]       ; clk25        ; clk25       ; -20.000      ; 0.018      ; 1.482      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]       ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; clk25        ; clk25       ; -20.000      ; 0.018      ; 1.482      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[7]       ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]        ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]   ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]   ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0[0]       ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]        ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][4]    ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]        ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]        ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]         ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[1]         ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[3]         ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[4]         ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[5]         ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                   ; clk25        ; clk25       ; -20.000      ; 0.011      ; 1.475      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]    ; clk25        ; clk25       ; -20.000      ; 0.011      ; 1.475      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]    ; clk25        ; clk25       ; -20.000      ; 0.011      ; 1.475      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][2]    ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[2]         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][7]    ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]        ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[1]         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[6]         ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[7]         ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[5]       ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[5]         ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]    ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]    ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[4]         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[3]         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[4]         ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[0]         ; clk25        ; clk25       ; -20.000      ; 0.014      ; 1.478      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][3]    ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[4]       ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4]    ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[1]        ; clk25        ; clk25       ; -20.000      ; 0.012      ; 1.476      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]    ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[0]       ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[5]     ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[1]         ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[0]         ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]   ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]       ; clk25        ; clk25       ; -20.000      ; 0.017      ; 1.481      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][1]    ; clk25        ; clk25       ; -20.000      ; 0.015      ; 1.479      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[2]         ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help[6]     ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[4]       ; clk25        ; clk25       ; -20.000      ; 0.018      ; 1.482      ;
; 21.360 ; s_reset_8051 ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[3]         ; clk25        ; clk25       ; -20.000      ; 0.013      ; 1.477      ;
+--------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; i_prescaler|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk25'                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~porta_address_reg0  ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_address_reg0                           ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_we_reg                                 ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_address_reg0                            ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_we_reg                                  ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~porta_address_reg0 ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~porta_address_reg0 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_address_reg0                           ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_we_reg                                 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_address_reg0                           ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_we_reg                                 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_address_reg0                           ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_we_reg                                 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_address_reg0                           ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_we_reg                                 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_address_reg0                            ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_we_reg                                  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_address_reg0                            ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_we_reg                                  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_address_reg0                            ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_we_reg                                  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_address_reg0                            ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_we_reg                                  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_address_reg0                            ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_we_reg                                  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~porta_address_reg0 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~porta_address_reg0 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~porta_address_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~porta_address_reg0 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~porta_address_reg0 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~porta_address_reg0 ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~porta_address_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_address_reg0                              ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_we_reg                                    ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_address_reg0                            ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_we_reg                                  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a13~porta_datain_reg0                            ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_address_reg0                           ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_we_reg                                 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_address_reg0                            ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_we_reg                                  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_address_reg0                            ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_we_reg                                  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a4~porta_datain_reg0                             ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_address_reg0                            ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_we_reg                                  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~porta_address_reg0  ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a10~porta_datain_reg0                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a11~porta_datain_reg0                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a12~porta_datain_reg0                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a15~porta_datain_reg0                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a1~porta_datain_reg0                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a5~porta_datain_reg0                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a7~porta_datain_reg0                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a8~porta_datain_reg0                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a9~porta_datain_reg0                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated|ram_block1a0~porta_datain_reg0                               ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a0~porta_datain_reg0                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a14~porta_datain_reg0                            ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a2~porta_datain_reg0                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a3~porta_datain_reg0                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|ram_block1a6~porta_datain_reg0                             ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; clk25 ; Fall       ; s_reset_8051                                                                                                                                                                ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; clk25 ; Fall       ; s_sync_locked[0]                                                                                                                                                            ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; clk25 ; Fall       ; s_sync_locked[1]                                                                                                                                                            ;
; 19.768 ; 19.984       ; 0.216          ; High Pulse Width ; clk25 ; Fall       ; s_sync_locked[2]                                                                                                                                                            ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o[0]                                                  ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                                                            ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                                                            ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]                                                          ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][0]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][1]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][2]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][3]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][4]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][5]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][7]                                                    ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; clk25 ; Rise       ; mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][1]                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a29~portb_datain_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a16~portb_datain_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a18~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a20~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a26~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a27~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a21~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a24~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a25~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a30~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a31~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.295 ; 49.511       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                            ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                            ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.599 ; 2.036 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.788 ; 3.190 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; 3.855 ; 4.835 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; 3.855 ; 4.835 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.700  ; 0.230  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.771 ; -1.151 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; -2.241 ; -3.042 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; -2.241 ; -3.042 ; Rise       ; clk25               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.578 ; 7.289 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 2.996 ; 3.067 ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 2.996 ; 3.067 ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 2.670 ; 2.627 ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 2.670 ; 2.627 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.432 ; 6.148 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 2.713 ; 2.790 ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 2.713 ; 2.790 ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 2.390 ; 2.352 ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 2.390 ; 2.352 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 3.642  ; 0.184 ; 17.124   ; 0.495   ; 9.425               ;
;  altera_reserved_tck ; 44.993 ; 0.187 ; 48.191   ; 0.495   ; 49.279              ;
;  clk                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  clk25               ; 3.642  ; 0.184 ; 17.124   ; 21.353  ; 19.730              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk25               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.460 ; 3.848 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.519 ; 6.745 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; 6.768 ; 7.411 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; 6.768 ; 7.411 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.700  ; 0.464  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.771 ; -1.151 ; Rise       ; altera_reserved_tck ;
; rx[*]               ; clk                 ; -2.241 ; -3.042 ; Rise       ; clk25               ;
;  rx[0]              ; clk                 ; -2.241 ; -3.042 ; Rise       ; clk25               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.166 ; 12.112 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 4.760  ; 5.099  ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 4.760  ; 5.099  ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 4.325  ; 4.379  ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 4.325  ; 4.379  ; Rise       ; clk25               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.432 ; 6.148 ; Fall       ; altera_reserved_tck ;
; ledg_o[*]           ; clk                 ; 2.713 ; 2.790 ; Rise       ; clk25               ;
;  ledg_o[0]          ; clk                 ; 2.713 ; 2.790 ; Rise       ; clk25               ;
; tx[*]               ; clk                 ; 2.390 ; 2.352 ; Rise       ; clk25               ;
;  tx[0]              ; clk                 ; 2.390 ; 2.352 ; Rise       ; clk25               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ledg_o[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledg_o[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledg_o[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledg_o[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledg_o[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledg_o[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledg_o[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledg_o[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledg_o[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; ledg_o[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; ledg_o[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; 3.56e-06 V          ; 0.129 V                              ; 0.174 V                              ; 1.16e-08 s                  ; 7.95e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; 3.56e-06 V         ; 0.129 V                             ; 0.174 V                             ; 1.16e-08 s                 ; 7.95e-09 s                 ; Yes                       ; Yes                       ;
; ledg_o[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; ledg_o[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; ledg_o[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; ledg_o[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; ledg_o[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; tx[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledg_o[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; ledg_o[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; ledg_o[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.46 V              ; -0.00557 V          ; 0.239 V                              ; 0.325 V                              ; 8.32e-09 s                  ; 5.88e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.46 V             ; -0.00557 V         ; 0.239 V                             ; 0.325 V                             ; 8.32e-09 s                 ; 5.88e-09 s                 ; Yes                       ; No                        ;
; ledg_o[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; ledg_o[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; ledg_o[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; ledg_o[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; ledg_o[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; tx[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2138         ; 0        ; 34       ; 0        ;
; clk25               ; clk25               ; > 2147483647 ; 0        ; 0        ; 5        ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2138         ; 0        ; 34       ; 0        ;
; clk25               ; clk25               ; > 2147483647 ; 0        ; 0        ; 5        ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 55       ; 0        ; 1        ; 0        ;
; clk25               ; clk25               ; 0        ; 496      ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 55       ; 0        ; 1        ; 0        ;
; clk25               ; clk25               ; 0        ; 496      ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 17 10:01:22 2015
Info: Command: quartus_sta mc8051 -c fpga_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_top.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.642         0.000 clk25 
    Info (332119):    44.993         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 clk25 
    Info (332119):     0.359         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.124         0.000 clk25 
    Info (332119):    48.191         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.886         0.000 altera_reserved_tck 
    Info (332119):    22.341         0.000 clk25 
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.740         0.000 clk 
    Info (332119):    19.730         0.000 clk25 
    Info (332119):    49.486         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 7.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.369         0.000 clk25 
    Info (332119):    45.642         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
    Info (332119):     0.312         0.000 clk25 
Info (332146): Worst-case recovery slack is 17.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.464         0.000 clk25 
    Info (332119):    48.448         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.790
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.790         0.000 altera_reserved_tck 
    Info (332119):    22.081         0.000 clk25 
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.713         0.000 clk 
    Info (332119):    19.739         0.000 clk25 
    Info (332119):    49.427         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 19.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.611         0.000 clk25 
    Info (332119):    47.440         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.184         0.000 clk25 
    Info (332119):     0.187         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 18.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.272         0.000 clk25 
    Info (332119):    49.275         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.495         0.000 altera_reserved_tck 
    Info (332119):    21.353         0.000 clk25 
Info (332146): Worst-case minimum pulse width slack is 9.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.425         0.000 clk 
    Info (332119):    19.746         0.000 clk25 
    Info (332119):    49.279         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 512 megabytes
    Info: Processing ended: Wed Jun 17 10:01:31 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


