
6.1_I2C_BME280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08009988  08009988  0000a988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e08  08009e08  0000b200  2**0
                  CONTENTS
  4 .ARM          00000008  08009e08  08009e08  0000ae08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e10  08009e10  0000b200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e10  08009e10  0000ae10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e14  08009e14  0000ae14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  08009e18  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  20000200  0800a018  0000b200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005d4  0800a018  0000b5d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e81  00000000  00000000  0000b230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026f7  00000000  00000000  0001d0b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  0001f7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc1  00000000  00000000  000206d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000283df  00000000  00000000  00021291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013949  00000000  00000000  00049670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2ef1  00000000  00000000  0005cfb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014feaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050e8  00000000  00000000  0014fef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00154fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009970 	.word	0x08009970

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	08009970 	.word	0x08009970

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9b5 	b.w	8000fd4 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b96a 	b.w	8000fd4 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	460c      	mov	r4, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14e      	bne.n	8000dc2 <__udivmoddi4+0xaa>
 8000d24:	4694      	mov	ip, r2
 8000d26:	458c      	cmp	ip, r1
 8000d28:	4686      	mov	lr, r0
 8000d2a:	fab2 f282 	clz	r2, r2
 8000d2e:	d962      	bls.n	8000df6 <__udivmoddi4+0xde>
 8000d30:	b14a      	cbz	r2, 8000d46 <__udivmoddi4+0x2e>
 8000d32:	f1c2 0320 	rsb	r3, r2, #32
 8000d36:	4091      	lsls	r1, r2
 8000d38:	fa20 f303 	lsr.w	r3, r0, r3
 8000d3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d40:	4319      	orrs	r1, r3
 8000d42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4a:	fa1f f68c 	uxth.w	r6, ip
 8000d4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d56:	fb07 1114 	mls	r1, r7, r4, r1
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb04 f106 	mul.w	r1, r4, r6
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x64>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d6e:	f080 8112 	bcs.w	8000f96 <__udivmoddi4+0x27e>
 8000d72:	4299      	cmp	r1, r3
 8000d74:	f240 810f 	bls.w	8000f96 <__udivmoddi4+0x27e>
 8000d78:	3c02      	subs	r4, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	1a59      	subs	r1, r3, r1
 8000d7e:	fa1f f38e 	uxth.w	r3, lr
 8000d82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d86:	fb07 1110 	mls	r1, r7, r0, r1
 8000d8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8e:	fb00 f606 	mul.w	r6, r0, r6
 8000d92:	429e      	cmp	r6, r3
 8000d94:	d90a      	bls.n	8000dac <__udivmoddi4+0x94>
 8000d96:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9e:	f080 80fc 	bcs.w	8000f9a <__udivmoddi4+0x282>
 8000da2:	429e      	cmp	r6, r3
 8000da4:	f240 80f9 	bls.w	8000f9a <__udivmoddi4+0x282>
 8000da8:	4463      	add	r3, ip
 8000daa:	3802      	subs	r0, #2
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000db2:	2100      	movs	r1, #0
 8000db4:	b11d      	cbz	r5, 8000dbe <__udivmoddi4+0xa6>
 8000db6:	40d3      	lsrs	r3, r2
 8000db8:	2200      	movs	r2, #0
 8000dba:	e9c5 3200 	strd	r3, r2, [r5]
 8000dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d905      	bls.n	8000dd2 <__udivmoddi4+0xba>
 8000dc6:	b10d      	cbz	r5, 8000dcc <__udivmoddi4+0xb4>
 8000dc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e7f5      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000dd2:	fab3 f183 	clz	r1, r3
 8000dd6:	2900      	cmp	r1, #0
 8000dd8:	d146      	bne.n	8000e68 <__udivmoddi4+0x150>
 8000dda:	42a3      	cmp	r3, r4
 8000ddc:	d302      	bcc.n	8000de4 <__udivmoddi4+0xcc>
 8000dde:	4290      	cmp	r0, r2
 8000de0:	f0c0 80f0 	bcc.w	8000fc4 <__udivmoddi4+0x2ac>
 8000de4:	1a86      	subs	r6, r0, r2
 8000de6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dea:	2001      	movs	r0, #1
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d0e6      	beq.n	8000dbe <__udivmoddi4+0xa6>
 8000df0:	e9c5 6300 	strd	r6, r3, [r5]
 8000df4:	e7e3      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000df6:	2a00      	cmp	r2, #0
 8000df8:	f040 8090 	bne.w	8000f1c <__udivmoddi4+0x204>
 8000dfc:	eba1 040c 	sub.w	r4, r1, ip
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa1f f78c 	uxth.w	r7, ip
 8000e08:	2101      	movs	r1, #1
 8000e0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e12:	fb08 4416 	mls	r4, r8, r6, r4
 8000e16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e1a:	fb07 f006 	mul.w	r0, r7, r6
 8000e1e:	4298      	cmp	r0, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x11c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x11a>
 8000e2c:	4298      	cmp	r0, r3
 8000e2e:	f200 80cd 	bhi.w	8000fcc <__udivmoddi4+0x2b4>
 8000e32:	4626      	mov	r6, r4
 8000e34:	1a1c      	subs	r4, r3, r0
 8000e36:	fa1f f38e 	uxth.w	r3, lr
 8000e3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb00 f707 	mul.w	r7, r0, r7
 8000e4a:	429f      	cmp	r7, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x148>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x146>
 8000e58:	429f      	cmp	r7, r3
 8000e5a:	f200 80b0 	bhi.w	8000fbe <__udivmoddi4+0x2a6>
 8000e5e:	4620      	mov	r0, r4
 8000e60:	1bdb      	subs	r3, r3, r7
 8000e62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e66:	e7a5      	b.n	8000db4 <__udivmoddi4+0x9c>
 8000e68:	f1c1 0620 	rsb	r6, r1, #32
 8000e6c:	408b      	lsls	r3, r1
 8000e6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e72:	431f      	orrs	r7, r3
 8000e74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e78:	fa04 f301 	lsl.w	r3, r4, r1
 8000e7c:	ea43 030c 	orr.w	r3, r3, ip
 8000e80:	40f4      	lsrs	r4, r6
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	0c38      	lsrs	r0, r7, #16
 8000e88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e90:	fa1f fc87 	uxth.w	ip, r7
 8000e94:	fb00 441e 	mls	r4, r0, lr, r4
 8000e98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000ea0:	45a1      	cmp	r9, r4
 8000ea2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea6:	d90a      	bls.n	8000ebe <__udivmoddi4+0x1a6>
 8000ea8:	193c      	adds	r4, r7, r4
 8000eaa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eae:	f080 8084 	bcs.w	8000fba <__udivmoddi4+0x2a2>
 8000eb2:	45a1      	cmp	r9, r4
 8000eb4:	f240 8081 	bls.w	8000fba <__udivmoddi4+0x2a2>
 8000eb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ebc:	443c      	add	r4, r7
 8000ebe:	eba4 0409 	sub.w	r4, r4, r9
 8000ec2:	fa1f f983 	uxth.w	r9, r3
 8000ec6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eca:	fb00 4413 	mls	r4, r0, r3, r4
 8000ece:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed6:	45a4      	cmp	ip, r4
 8000ed8:	d907      	bls.n	8000eea <__udivmoddi4+0x1d2>
 8000eda:	193c      	adds	r4, r7, r4
 8000edc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ee0:	d267      	bcs.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d965      	bls.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee6:	3b02      	subs	r3, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eee:	fba0 9302 	umull	r9, r3, r0, r2
 8000ef2:	eba4 040c 	sub.w	r4, r4, ip
 8000ef6:	429c      	cmp	r4, r3
 8000ef8:	46ce      	mov	lr, r9
 8000efa:	469c      	mov	ip, r3
 8000efc:	d351      	bcc.n	8000fa2 <__udivmoddi4+0x28a>
 8000efe:	d04e      	beq.n	8000f9e <__udivmoddi4+0x286>
 8000f00:	b155      	cbz	r5, 8000f18 <__udivmoddi4+0x200>
 8000f02:	ebb8 030e 	subs.w	r3, r8, lr
 8000f06:	eb64 040c 	sbc.w	r4, r4, ip
 8000f0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0e:	40cb      	lsrs	r3, r1
 8000f10:	431e      	orrs	r6, r3
 8000f12:	40cc      	lsrs	r4, r1
 8000f14:	e9c5 6400 	strd	r6, r4, [r5]
 8000f18:	2100      	movs	r1, #0
 8000f1a:	e750      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000f1c:	f1c2 0320 	rsb	r3, r2, #32
 8000f20:	fa20 f103 	lsr.w	r1, r0, r3
 8000f24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f28:	fa24 f303 	lsr.w	r3, r4, r3
 8000f2c:	4094      	lsls	r4, r2
 8000f2e:	430c      	orrs	r4, r1
 8000f30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f38:	fa1f f78c 	uxth.w	r7, ip
 8000f3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f40:	fb08 3110 	mls	r1, r8, r0, r3
 8000f44:	0c23      	lsrs	r3, r4, #16
 8000f46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f4a:	fb00 f107 	mul.w	r1, r0, r7
 8000f4e:	4299      	cmp	r1, r3
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x24c>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f5a:	d22c      	bcs.n	8000fb6 <__udivmoddi4+0x29e>
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d92a      	bls.n	8000fb6 <__udivmoddi4+0x29e>
 8000f60:	3802      	subs	r0, #2
 8000f62:	4463      	add	r3, ip
 8000f64:	1a5b      	subs	r3, r3, r1
 8000f66:	b2a4      	uxth	r4, r4
 8000f68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f74:	fb01 f307 	mul.w	r3, r1, r7
 8000f78:	42a3      	cmp	r3, r4
 8000f7a:	d908      	bls.n	8000f8e <__udivmoddi4+0x276>
 8000f7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f84:	d213      	bcs.n	8000fae <__udivmoddi4+0x296>
 8000f86:	42a3      	cmp	r3, r4
 8000f88:	d911      	bls.n	8000fae <__udivmoddi4+0x296>
 8000f8a:	3902      	subs	r1, #2
 8000f8c:	4464      	add	r4, ip
 8000f8e:	1ae4      	subs	r4, r4, r3
 8000f90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f94:	e739      	b.n	8000e0a <__udivmoddi4+0xf2>
 8000f96:	4604      	mov	r4, r0
 8000f98:	e6f0      	b.n	8000d7c <__udivmoddi4+0x64>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e706      	b.n	8000dac <__udivmoddi4+0x94>
 8000f9e:	45c8      	cmp	r8, r9
 8000fa0:	d2ae      	bcs.n	8000f00 <__udivmoddi4+0x1e8>
 8000fa2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fa6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000faa:	3801      	subs	r0, #1
 8000fac:	e7a8      	b.n	8000f00 <__udivmoddi4+0x1e8>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	e7ed      	b.n	8000f8e <__udivmoddi4+0x276>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	e799      	b.n	8000eea <__udivmoddi4+0x1d2>
 8000fb6:	4630      	mov	r0, r6
 8000fb8:	e7d4      	b.n	8000f64 <__udivmoddi4+0x24c>
 8000fba:	46d6      	mov	lr, sl
 8000fbc:	e77f      	b.n	8000ebe <__udivmoddi4+0x1a6>
 8000fbe:	4463      	add	r3, ip
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	e74d      	b.n	8000e60 <__udivmoddi4+0x148>
 8000fc4:	4606      	mov	r6, r0
 8000fc6:	4623      	mov	r3, r4
 8000fc8:	4608      	mov	r0, r1
 8000fca:	e70f      	b.n	8000dec <__udivmoddi4+0xd4>
 8000fcc:	3e02      	subs	r6, #2
 8000fce:	4463      	add	r3, ip
 8000fd0:	e730      	b.n	8000e34 <__udivmoddi4+0x11c>
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fde:	f001 fb83 	bl	80026e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe2:	f000 f861 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe6:	f000 f9b5 	bl	8001354 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fea:	f000 f983 	bl	80012f4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000fee:	f000 f8af 	bl	8001150 <MX_I2C1_Init>
  MX_RTC_Init();
 8000ff2:	f000 f8ed 	bl	80011d0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  I2C_Scan();
 8000ff6:	f000 f9fb 	bl	80013f0 <I2C_Scan>
  //readChipID();
  Who_am_i();
 8000ffa:	f001 fb3f 	bl	800267c <Who_am_i>
  BME280_Config(OSRS_2, OSRS_16, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 8000ffe:	2304      	movs	r3, #4
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	2300      	movs	r3, #0
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2303      	movs	r3, #3
 8001008:	2201      	movs	r2, #1
 800100a:	2105      	movs	r1, #5
 800100c:	2002      	movs	r0, #2
 800100e:	f000 fe0f 	bl	8001c30 <BME280_Config>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001012:	2200      	movs	r2, #0
 8001014:	491c      	ldr	r1, [pc, #112]	@ (8001088 <main+0xb0>)
 8001016:	481d      	ldr	r0, [pc, #116]	@ (800108c <main+0xb4>)
 8001018:	f004 fcd3 	bl	80059c2 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800101c:	2200      	movs	r2, #0
 800101e:	491c      	ldr	r1, [pc, #112]	@ (8001090 <main+0xb8>)
 8001020:	481a      	ldr	r0, [pc, #104]	@ (800108c <main+0xb4>)
 8001022:	f004 fdb1 	bl	8005b88 <HAL_RTC_GetDate>


	  sprintf(date , "Date : %02d.%02d.%02d \t", sDate.Date, sDate.Month, sDate.Year);
 8001026:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <main+0xb8>)
 8001028:	789b      	ldrb	r3, [r3, #2]
 800102a:	461a      	mov	r2, r3
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <main+0xb8>)
 800102e:	785b      	ldrb	r3, [r3, #1]
 8001030:	4619      	mov	r1, r3
 8001032:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <main+0xb8>)
 8001034:	78db      	ldrb	r3, [r3, #3]
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	460b      	mov	r3, r1
 800103a:	4916      	ldr	r1, [pc, #88]	@ (8001094 <main+0xbc>)
 800103c:	4816      	ldr	r0, [pc, #88]	@ (8001098 <main+0xc0>)
 800103e:	f006 fb69 	bl	8007714 <siprintf>
	  sprintf(time , "Time : %02d.%02d.%02d\r\n",sTime.Hours, sTime.Minutes, sTime.Seconds );
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <main+0xb0>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	461a      	mov	r2, r3
 8001048:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <main+0xb0>)
 800104a:	785b      	ldrb	r3, [r3, #1]
 800104c:	4619      	mov	r1, r3
 800104e:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <main+0xb0>)
 8001050:	789b      	ldrb	r3, [r3, #2]
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	460b      	mov	r3, r1
 8001056:	4911      	ldr	r1, [pc, #68]	@ (800109c <main+0xc4>)
 8001058:	4811      	ldr	r0, [pc, #68]	@ (80010a0 <main+0xc8>)
 800105a:	f006 fb5b 	bl	8007714 <siprintf>

	  HAL_UART_Transmit(&huart2, (uint8_t *)date, sizeof(date), 300);
 800105e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001062:	221e      	movs	r2, #30
 8001064:	490c      	ldr	r1, [pc, #48]	@ (8001098 <main+0xc0>)
 8001066:	480f      	ldr	r0, [pc, #60]	@ (80010a4 <main+0xcc>)
 8001068:	f005 f886 	bl	8006178 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t *)time, sizeof(time), 300);
 800106c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001070:	221e      	movs	r2, #30
 8001072:	490b      	ldr	r1, [pc, #44]	@ (80010a0 <main+0xc8>)
 8001074:	480b      	ldr	r0, [pc, #44]	@ (80010a4 <main+0xcc>)
 8001076:	f005 f87f 	bl	8006178 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 800107a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800107e:	f001 fbaf 	bl	80027e0 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001082:	bf00      	nop
 8001084:	e7c5      	b.n	8001012 <main+0x3a>
 8001086:	bf00      	nop
 8001088:	2000031c 	.word	0x2000031c
 800108c:	20000270 	.word	0x20000270
 8001090:	20000330 	.word	0x20000330
 8001094:	08009988 	.word	0x08009988
 8001098:	20000334 	.word	0x20000334
 800109c:	080099a0 	.word	0x080099a0
 80010a0:	20000354 	.word	0x20000354
 80010a4:	20000294 	.word	0x20000294

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b096      	sub	sp, #88	@ 0x58
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	2244      	movs	r2, #68	@ 0x44
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f006 fc24 	bl	8007904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	463b      	mov	r3, r7
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010ce:	f003 f841 	bl	8004154 <HAL_PWREx_ControlVoltageScaling>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010d8:	f000 fa6c 	bl	80015b4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80010dc:	230a      	movs	r3, #10
 80010de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e6:	2310      	movs	r3, #16
 80010e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80010ea:	2301      	movs	r3, #1
 80010ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ee:	2302      	movs	r3, #2
 80010f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f2:	2302      	movs	r3, #2
 80010f4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010f6:	2301      	movs	r3, #1
 80010f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010fa:	230a      	movs	r3, #10
 80010fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010fe:	2307      	movs	r3, #7
 8001100:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001102:	2302      	movs	r3, #2
 8001104:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001106:	2302      	movs	r3, #2
 8001108:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4618      	mov	r0, r3
 8001110:	f003 f876 	bl	8004200 <HAL_RCC_OscConfig>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800111a:	f000 fa4b 	bl	80015b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111e:	230f      	movs	r3, #15
 8001120:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001122:	2303      	movs	r3, #3
 8001124:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	2104      	movs	r1, #4
 8001136:	4618      	mov	r0, r3
 8001138:	f003 fc3e 	bl	80049b8 <HAL_RCC_ClockConfig>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001142:	f000 fa37 	bl	80015b4 <Error_Handler>
  }
}
 8001146:	bf00      	nop
 8001148:	3758      	adds	r7, #88	@ 0x58
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <MX_I2C1_Init+0x74>)
 8001156:	4a1c      	ldr	r2, [pc, #112]	@ (80011c8 <MX_I2C1_Init+0x78>)
 8001158:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800115a:	4b1a      	ldr	r3, [pc, #104]	@ (80011c4 <MX_I2C1_Init+0x74>)
 800115c:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <MX_I2C1_Init+0x7c>)
 800115e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001160:	4b18      	ldr	r3, [pc, #96]	@ (80011c4 <MX_I2C1_Init+0x74>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001166:	4b17      	ldr	r3, [pc, #92]	@ (80011c4 <MX_I2C1_Init+0x74>)
 8001168:	2201      	movs	r2, #1
 800116a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800116c:	4b15      	ldr	r3, [pc, #84]	@ (80011c4 <MX_I2C1_Init+0x74>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001172:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <MX_I2C1_Init+0x74>)
 8001174:	2200      	movs	r2, #0
 8001176:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001178:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <MX_I2C1_Init+0x74>)
 800117a:	2200      	movs	r2, #0
 800117c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <MX_I2C1_Init+0x74>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001184:	4b0f      	ldr	r3, [pc, #60]	@ (80011c4 <MX_I2C1_Init+0x74>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800118a:	480e      	ldr	r0, [pc, #56]	@ (80011c4 <MX_I2C1_Init+0x74>)
 800118c:	f001 fe20 	bl	8002dd0 <HAL_I2C_Init>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001196:	f000 fa0d 	bl	80015b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800119a:	2100      	movs	r1, #0
 800119c:	4809      	ldr	r0, [pc, #36]	@ (80011c4 <MX_I2C1_Init+0x74>)
 800119e:	f002 ff33 	bl	8004008 <HAL_I2CEx_ConfigAnalogFilter>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011a8:	f000 fa04 	bl	80015b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011ac:	2100      	movs	r1, #0
 80011ae:	4805      	ldr	r0, [pc, #20]	@ (80011c4 <MX_I2C1_Init+0x74>)
 80011b0:	f002 ff75 	bl	800409e <HAL_I2CEx_ConfigDigitalFilter>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011ba:	f000 f9fb 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	2000021c 	.word	0x2000021c
 80011c8:	40005400 	.word	0x40005400
 80011cc:	10909cec 	.word	0x10909cec

080011d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b092      	sub	sp, #72	@ 0x48
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80011d6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80011e6:	2300      	movs	r3, #0
 80011e8:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	222c      	movs	r2, #44	@ 0x2c
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f006 fb87 	bl	8007904 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80011f6:	4b3c      	ldr	r3, [pc, #240]	@ (80012e8 <MX_RTC_Init+0x118>)
 80011f8:	4a3c      	ldr	r2, [pc, #240]	@ (80012ec <MX_RTC_Init+0x11c>)
 80011fa:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80011fc:	4b3a      	ldr	r3, [pc, #232]	@ (80012e8 <MX_RTC_Init+0x118>)
 80011fe:	2200      	movs	r2, #0
 8001200:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001202:	4b39      	ldr	r3, [pc, #228]	@ (80012e8 <MX_RTC_Init+0x118>)
 8001204:	227f      	movs	r2, #127	@ 0x7f
 8001206:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001208:	4b37      	ldr	r3, [pc, #220]	@ (80012e8 <MX_RTC_Init+0x118>)
 800120a:	22ff      	movs	r2, #255	@ 0xff
 800120c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800120e:	4b36      	ldr	r3, [pc, #216]	@ (80012e8 <MX_RTC_Init+0x118>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001214:	4b34      	ldr	r3, [pc, #208]	@ (80012e8 <MX_RTC_Init+0x118>)
 8001216:	2200      	movs	r2, #0
 8001218:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800121a:	4b33      	ldr	r3, [pc, #204]	@ (80012e8 <MX_RTC_Init+0x118>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001220:	4b31      	ldr	r3, [pc, #196]	@ (80012e8 <MX_RTC_Init+0x118>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001226:	4830      	ldr	r0, [pc, #192]	@ (80012e8 <MX_RTC_Init+0x118>)
 8001228:	f004 faa6 	bl	8005778 <HAL_RTC_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001232:	f000 f9bf 	bl	80015b4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 8001236:	2310      	movs	r3, #16
 8001238:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 800123c:	2300      	movs	r3, #0
 800123e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 8001242:	2300      	movs	r3, #0
 8001244:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001248:	2300      	movs	r3, #0
 800124a:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800124c:	2300      	movs	r3, #0
 800124e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001250:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001254:	2201      	movs	r2, #1
 8001256:	4619      	mov	r1, r3
 8001258:	4823      	ldr	r0, [pc, #140]	@ (80012e8 <MX_RTC_Init+0x118>)
 800125a:	f004 fb15 	bl	8005888 <HAL_RTC_SetTime>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8001264:	f000 f9a6 	bl	80015b4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001268:	2301      	movs	r3, #1
 800126a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_APRIL;
 800126e:	2304      	movs	r3, #4
 8001270:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x15;
 8001274:	2315      	movs	r3, #21
 8001276:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x24;
 800127a:	2324      	movs	r3, #36	@ 0x24
 800127c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001280:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001284:	2201      	movs	r2, #1
 8001286:	4619      	mov	r1, r3
 8001288:	4817      	ldr	r0, [pc, #92]	@ (80012e8 <MX_RTC_Init+0x118>)
 800128a:	f004 fbf6 	bl	8005a7a <HAL_RTC_SetDate>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8001294:	f000 f98e 	bl	80015b4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x10;
 8001298:	2310      	movs	r3, #16
 800129a:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 800129c:	2300      	movs	r3, #0
 800129e:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_HOURS|RTC_ALARMMASK_MINUTES;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_RTC_Init+0x120>)
 80012b2:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80012b8:	2300      	movs	r3, #0
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x15;
 80012bc:	2315      	movs	r3, #21
 80012be:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 80012c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2201      	movs	r2, #1
 80012cc:	4619      	mov	r1, r3
 80012ce:	4806      	ldr	r0, [pc, #24]	@ (80012e8 <MX_RTC_Init+0x118>)
 80012d0:	f004 fca8 	bl	8005c24 <HAL_RTC_SetAlarm_IT>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 80012da:	f000 f96b 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80012de:	bf00      	nop
 80012e0:	3748      	adds	r7, #72	@ 0x48
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000270 	.word	0x20000270
 80012ec:	40002800 	.word	0x40002800
 80012f0:	00808000 	.word	0x00808000

080012f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012f8:	4b14      	ldr	r3, [pc, #80]	@ (800134c <MX_USART2_UART_Init+0x58>)
 80012fa:	4a15      	ldr	r2, [pc, #84]	@ (8001350 <MX_USART2_UART_Init+0x5c>)
 80012fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012fe:	4b13      	ldr	r3, [pc, #76]	@ (800134c <MX_USART2_UART_Init+0x58>)
 8001300:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001304:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <MX_USART2_UART_Init+0x58>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800130c:	4b0f      	ldr	r3, [pc, #60]	@ (800134c <MX_USART2_UART_Init+0x58>)
 800130e:	2200      	movs	r2, #0
 8001310:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <MX_USART2_UART_Init+0x58>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001318:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <MX_USART2_UART_Init+0x58>)
 800131a:	220c      	movs	r2, #12
 800131c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <MX_USART2_UART_Init+0x58>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001324:	4b09      	ldr	r3, [pc, #36]	@ (800134c <MX_USART2_UART_Init+0x58>)
 8001326:	2200      	movs	r2, #0
 8001328:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800132a:	4b08      	ldr	r3, [pc, #32]	@ (800134c <MX_USART2_UART_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <MX_USART2_UART_Init+0x58>)
 8001332:	2200      	movs	r2, #0
 8001334:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001336:	4805      	ldr	r0, [pc, #20]	@ (800134c <MX_USART2_UART_Init+0x58>)
 8001338:	f004 fed0 	bl	80060dc <HAL_UART_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001342:	f000 f937 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000294 	.word	0x20000294
 8001350:	40004400 	.word	0x40004400

08001354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b088      	sub	sp, #32
 8001358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135a:	f107 030c 	add.w	r3, r7, #12
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800136a:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <MX_GPIO_Init+0x94>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136e:	4a1e      	ldr	r2, [pc, #120]	@ (80013e8 <MX_GPIO_Init+0x94>)
 8001370:	f043 0304 	orr.w	r3, r3, #4
 8001374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <MX_GPIO_Init+0x94>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	f003 0304 	and.w	r3, r3, #4
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001382:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <MX_GPIO_Init+0x94>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	4a18      	ldr	r2, [pc, #96]	@ (80013e8 <MX_GPIO_Init+0x94>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <MX_GPIO_Init+0x94>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800139a:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <MX_GPIO_Init+0x94>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	4a12      	ldr	r2, [pc, #72]	@ (80013e8 <MX_GPIO_Init+0x94>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <MX_GPIO_Init+0x94>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	603b      	str	r3, [r7, #0]
 80013b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : BSP_BUTTON__INTERRUPT_Pin */
  GPIO_InitStruct.Pin = BSP_BUTTON__INTERRUPT_Pin;
 80013b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013be:	2302      	movs	r3, #2
 80013c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BSP_BUTTON__INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	4619      	mov	r1, r3
 80013c8:	4808      	ldr	r0, [pc, #32]	@ (80013ec <MX_GPIO_Init+0x98>)
 80013ca:	f001 fb3f 	bl	8002a4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2100      	movs	r1, #0
 80013d2:	2028      	movs	r0, #40	@ 0x28
 80013d4:	f001 fb03 	bl	80029de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013d8:	2028      	movs	r0, #40	@ 0x28
 80013da:	f001 fb1c 	bl	8002a16 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013de:	bf00      	nop
 80013e0:	3720      	adds	r7, #32
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40021000 	.word	0x40021000
 80013ec:	48000800 	.word	0x48000800

080013f0 <I2C_Scan>:

/* USER CODE BEGIN 4 */

void I2C_Scan(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
    uint8_t ret;
    HAL_UART_Transmit(&huart2, StartMSG, sizeof(StartMSG), 10000);
 80013f6:	f242 7310 	movw	r3, #10000	@ 0x2710
 80013fa:	221a      	movs	r2, #26
 80013fc:	491e      	ldr	r1, [pc, #120]	@ (8001478 <I2C_Scan+0x88>)
 80013fe:	481f      	ldr	r0, [pc, #124]	@ (800147c <I2C_Scan+0x8c>)
 8001400:	f004 feba 	bl	8006178 <HAL_UART_Transmit>

    for (int i = 0; i < 128; i++) {
 8001404:	2300      	movs	r3, #0
 8001406:	607b      	str	r3, [r7, #4]
 8001408:	e028      	b.n	800145c <I2C_Scan+0x6c>
        ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i << 1), 3, 5);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	b29b      	uxth	r3, r3
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	b299      	uxth	r1, r3
 8001412:	2305      	movs	r3, #5
 8001414:	2203      	movs	r2, #3
 8001416:	481a      	ldr	r0, [pc, #104]	@ (8001480 <I2C_Scan+0x90>)
 8001418:	f002 f9b2 	bl	8003780 <HAL_I2C_IsDeviceReady>
 800141c:	4603      	mov	r3, r0
 800141e:	70fb      	strb	r3, [r7, #3]
        if (ret != HAL_OK) { /* No ACK Received At That Address */
 8001420:	78fb      	ldrb	r3, [r7, #3]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d007      	beq.n	8001436 <I2C_Scan+0x46>
            HAL_UART_Transmit(&huart2, Space, sizeof(Space), 10000);
 8001426:	f242 7310 	movw	r3, #10000	@ 0x2710
 800142a:	2204      	movs	r2, #4
 800142c:	4915      	ldr	r1, [pc, #84]	@ (8001484 <I2C_Scan+0x94>)
 800142e:	4813      	ldr	r0, [pc, #76]	@ (800147c <I2C_Scan+0x8c>)
 8001430:	f004 fea2 	bl	8006178 <HAL_UART_Transmit>
 8001434:	e00f      	b.n	8001456 <I2C_Scan+0x66>
        } else {
        	sprintf((char*)Buffer, "0x%X", i);
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	4913      	ldr	r1, [pc, #76]	@ (8001488 <I2C_Scan+0x98>)
 800143a:	4814      	ldr	r0, [pc, #80]	@ (800148c <I2C_Scan+0x9c>)
 800143c:	f006 f96a 	bl	8007714 <siprintf>

            HAL_UART_Transmit(&huart2, (uint8_t *)Buffer, strlen((char*)Buffer), 10000);
 8001440:	4812      	ldr	r0, [pc, #72]	@ (800148c <I2C_Scan+0x9c>)
 8001442:	f7fe ff15 	bl	8000270 <strlen>
 8001446:	4603      	mov	r3, r0
 8001448:	b29a      	uxth	r2, r3
 800144a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800144e:	490f      	ldr	r1, [pc, #60]	@ (800148c <I2C_Scan+0x9c>)
 8001450:	480a      	ldr	r0, [pc, #40]	@ (800147c <I2C_Scan+0x8c>)
 8001452:	f004 fe91 	bl	8006178 <HAL_UART_Transmit>
    for (int i = 0; i < 128; i++) {
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3301      	adds	r3, #1
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001460:	ddd3      	ble.n	800140a <I2C_Scan+0x1a>
        }
    }

    HAL_UART_Transmit(&huart2, EndMSG, sizeof(EndMSG), 10000);
 8001462:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001466:	220b      	movs	r2, #11
 8001468:	4909      	ldr	r1, [pc, #36]	@ (8001490 <I2C_Scan+0xa0>)
 800146a:	4804      	ldr	r0, [pc, #16]	@ (800147c <I2C_Scan+0x8c>)
 800146c:	f004 fe84 	bl	8006178 <HAL_UART_Transmit>
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000004 	.word	0x20000004
 800147c:	20000294 	.word	0x20000294
 8001480:	2000021c 	.word	0x2000021c
 8001484:	20000000 	.word	0x20000000
 8001488:	080099b8 	.word	0x080099b8
 800148c:	200003e4 	.word	0x200003e4
 8001490:	20000020 	.word	0x20000020

08001494 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001494:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001498:	b086      	sub	sp, #24
 800149a:	af04      	add	r7, sp, #16
 800149c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
  if(Who_am_i() == CHIP_ADD){
 800149e:	f001 f8ed 	bl	800267c <Who_am_i>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b60      	cmp	r3, #96	@ 0x60
 80014a6:	d101      	bne.n	80014ac <HAL_RTC_AlarmAEventCallback+0x18>
  		  BME280_Measure();
 80014a8:	f001 f85c 	bl	8002564 <BME280_Measure>
  	  }
  	  //HAL_Delay (1000);

  	  sprintf(buffer, "Temperature: %.2f C, Pressure: %.2f hPa, Humidity: %.2f %%\r\n", Temperature, Pressure, Humidity);
 80014ac:	4b17      	ldr	r3, [pc, #92]	@ (800150c <HAL_RTC_AlarmAEventCallback+0x78>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff f849 	bl	8000548 <__aeabi_f2d>
 80014b6:	4680      	mov	r8, r0
 80014b8:	4689      	mov	r9, r1
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <HAL_RTC_AlarmAEventCallback+0x7c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff f842 	bl	8000548 <__aeabi_f2d>
 80014c4:	4604      	mov	r4, r0
 80014c6:	460d      	mov	r5, r1
 80014c8:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <HAL_RTC_AlarmAEventCallback+0x80>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff f83b 	bl	8000548 <__aeabi_f2d>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014da:	e9cd 4500 	strd	r4, r5, [sp]
 80014de:	4642      	mov	r2, r8
 80014e0:	464b      	mov	r3, r9
 80014e2:	490d      	ldr	r1, [pc, #52]	@ (8001518 <HAL_RTC_AlarmAEventCallback+0x84>)
 80014e4:	480d      	ldr	r0, [pc, #52]	@ (800151c <HAL_RTC_AlarmAEventCallback+0x88>)
 80014e6:	f006 f915 	bl	8007714 <siprintf>
  	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 500);
 80014ea:	480c      	ldr	r0, [pc, #48]	@ (800151c <HAL_RTC_AlarmAEventCallback+0x88>)
 80014ec:	f7fe fec0 	bl	8000270 <strlen>
 80014f0:	4603      	mov	r3, r0
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014f8:	4908      	ldr	r1, [pc, #32]	@ (800151c <HAL_RTC_AlarmAEventCallback+0x88>)
 80014fa:	4809      	ldr	r0, [pc, #36]	@ (8001520 <HAL_RTC_AlarmAEventCallback+0x8c>)
 80014fc:	f004 fe3c 	bl	8006178 <HAL_UART_Transmit>
}
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800150a:	bf00      	nop
 800150c:	20000374 	.word	0x20000374
 8001510:	20000378 	.word	0x20000378
 8001514:	2000037c 	.word	0x2000037c
 8001518:	080099c0 	.word	0x080099c0
 800151c:	20000380 	.word	0x20000380
 8001520:	20000294 	.word	0x20000294

08001524 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001524:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af04      	add	r7, sp, #16
 800152c:	4603      	mov	r3, r0
 800152e:	80fb      	strh	r3, [r7, #6]

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */

	if(Who_am_i() == CHIP_ADD){
 8001530:	f001 f8a4 	bl	800267c <Who_am_i>
 8001534:	4603      	mov	r3, r0
 8001536:	2b60      	cmp	r3, #96	@ 0x60
 8001538:	d101      	bne.n	800153e <HAL_GPIO_EXTI_Callback+0x1a>
	  		  BME280_Measure();
 800153a:	f001 f813 	bl	8002564 <BME280_Measure>
	  	  }
	  	  //HAL_Delay (1000);

	  	  sprintf(buffer, "Temperature: %.2f C, Pressure: %.2f hPa, Humidity: %.2f %%\r\n", Temperature, Pressure, Humidity);
 800153e:	4b17      	ldr	r3, [pc, #92]	@ (800159c <HAL_GPIO_EXTI_Callback+0x78>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff f800 	bl	8000548 <__aeabi_f2d>
 8001548:	4680      	mov	r8, r0
 800154a:	4689      	mov	r9, r1
 800154c:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe fff9 	bl	8000548 <__aeabi_f2d>
 8001556:	4604      	mov	r4, r0
 8001558:	460d      	mov	r5, r1
 800155a:	4b12      	ldr	r3, [pc, #72]	@ (80015a4 <HAL_GPIO_EXTI_Callback+0x80>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7fe fff2 	bl	8000548 <__aeabi_f2d>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800156c:	e9cd 4500 	strd	r4, r5, [sp]
 8001570:	4642      	mov	r2, r8
 8001572:	464b      	mov	r3, r9
 8001574:	490c      	ldr	r1, [pc, #48]	@ (80015a8 <HAL_GPIO_EXTI_Callback+0x84>)
 8001576:	480d      	ldr	r0, [pc, #52]	@ (80015ac <HAL_GPIO_EXTI_Callback+0x88>)
 8001578:	f006 f8cc 	bl	8007714 <siprintf>
	  	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 500);
 800157c:	480b      	ldr	r0, [pc, #44]	@ (80015ac <HAL_GPIO_EXTI_Callback+0x88>)
 800157e:	f7fe fe77 	bl	8000270 <strlen>
 8001582:	4603      	mov	r3, r0
 8001584:	b29a      	uxth	r2, r3
 8001586:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800158a:	4908      	ldr	r1, [pc, #32]	@ (80015ac <HAL_GPIO_EXTI_Callback+0x88>)
 800158c:	4808      	ldr	r0, [pc, #32]	@ (80015b0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800158e:	f004 fdf3 	bl	8006178 <HAL_UART_Transmit>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800159c:	20000374 	.word	0x20000374
 80015a0:	20000378 	.word	0x20000378
 80015a4:	2000037c 	.word	0x2000037c
 80015a8:	080099c0 	.word	0x080099c0
 80015ac:	20000380 	.word	0x20000380
 80015b0:	20000294 	.word	0x20000294

080015b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b8:	b672      	cpsid	i
}
 80015ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <Error_Handler+0x8>

080015c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <HAL_MspInit+0x44>)
 80015c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001604 <HAL_MspInit+0x44>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80015d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <HAL_MspInit+0x44>)
 80015d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <HAL_MspInit+0x44>)
 80015e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e2:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <HAL_MspInit+0x44>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ea:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_MspInit+0x44>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000

08001608 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b0ac      	sub	sp, #176	@ 0xb0
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2288      	movs	r2, #136	@ 0x88
 8001626:	2100      	movs	r1, #0
 8001628:	4618      	mov	r0, r3
 800162a:	f006 f96b 	bl	8007904 <memset>
  if(hi2c->Instance==I2C1)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a21      	ldr	r2, [pc, #132]	@ (80016b8 <HAL_I2C_MspInit+0xb0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d13b      	bne.n	80016b0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001638:	2340      	movs	r3, #64	@ 0x40
 800163a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800163c:	2300      	movs	r3, #0
 800163e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	4618      	mov	r0, r3
 8001646:	f003 fbdb 	bl	8004e00 <HAL_RCCEx_PeriphCLKConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001650:	f7ff ffb0 	bl	80015b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001654:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <HAL_I2C_MspInit+0xb4>)
 8001656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001658:	4a18      	ldr	r2, [pc, #96]	@ (80016bc <HAL_I2C_MspInit+0xb4>)
 800165a:	f043 0302 	orr.w	r3, r3, #2
 800165e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001660:	4b16      	ldr	r3, [pc, #88]	@ (80016bc <HAL_I2C_MspInit+0xb4>)
 8001662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BSP_I2C_SCL_Pin|BSP_I2C_SDA_Pin;
 800166c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001674:	2312      	movs	r3, #18
 8001676:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001680:	2303      	movs	r3, #3
 8001682:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001686:	2304      	movs	r3, #4
 8001688:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001690:	4619      	mov	r1, r3
 8001692:	480b      	ldr	r0, [pc, #44]	@ (80016c0 <HAL_I2C_MspInit+0xb8>)
 8001694:	f001 f9da 	bl	8002a4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001698:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <HAL_I2C_MspInit+0xb4>)
 800169a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800169c:	4a07      	ldr	r2, [pc, #28]	@ (80016bc <HAL_I2C_MspInit+0xb4>)
 800169e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80016a4:	4b05      	ldr	r3, [pc, #20]	@ (80016bc <HAL_I2C_MspInit+0xb4>)
 80016a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016b0:	bf00      	nop
 80016b2:	37b0      	adds	r7, #176	@ 0xb0
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40005400 	.word	0x40005400
 80016bc:	40021000 	.word	0x40021000
 80016c0:	48000400 	.word	0x48000400

080016c4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b0a4      	sub	sp, #144	@ 0x90
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	2288      	movs	r2, #136	@ 0x88
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f006 f915 	bl	8007904 <memset>
  if(hrtc->Instance==RTC)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a14      	ldr	r2, [pc, #80]	@ (8001730 <HAL_RTC_MspInit+0x6c>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d120      	bne.n	8001726 <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80016e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016e8:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80016ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	4618      	mov	r0, r3
 80016f8:	f003 fb82 	bl	8004e00 <HAL_RCCEx_PeriphCLKConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001702:	f7ff ff57 	bl	80015b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001706:	4b0b      	ldr	r3, [pc, #44]	@ (8001734 <HAL_RTC_MspInit+0x70>)
 8001708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800170c:	4a09      	ldr	r2, [pc, #36]	@ (8001734 <HAL_RTC_MspInit+0x70>)
 800170e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001712:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2100      	movs	r1, #0
 800171a:	2029      	movs	r0, #41	@ 0x29
 800171c:	f001 f95f 	bl	80029de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001720:	2029      	movs	r0, #41	@ 0x29
 8001722:	f001 f978 	bl	8002a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001726:	bf00      	nop
 8001728:	3790      	adds	r7, #144	@ 0x90
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40002800 	.word	0x40002800
 8001734:	40021000 	.word	0x40021000

08001738 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b0ac      	sub	sp, #176	@ 0xb0
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001740:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
 800174e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	2288      	movs	r2, #136	@ 0x88
 8001756:	2100      	movs	r1, #0
 8001758:	4618      	mov	r0, r3
 800175a:	f006 f8d3 	bl	8007904 <memset>
  if(huart->Instance==USART2)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a21      	ldr	r2, [pc, #132]	@ (80017e8 <HAL_UART_MspInit+0xb0>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d13b      	bne.n	80017e0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001768:	2302      	movs	r3, #2
 800176a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800176c:	2300      	movs	r3, #0
 800176e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4618      	mov	r0, r3
 8001776:	f003 fb43 	bl	8004e00 <HAL_RCCEx_PeriphCLKConfig>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001780:	f7ff ff18 	bl	80015b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001784:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 8001786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001788:	4a18      	ldr	r2, [pc, #96]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 800178a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800178e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001790:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 8001792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800179c:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 800179e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a0:	4a12      	ldr	r2, [pc, #72]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a8:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 80017aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BSP_UART_TX_Pin|BSP_UART_RX_Pin;
 80017b4:	230c      	movs	r3, #12
 80017b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	2302      	movs	r3, #2
 80017bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c6:	2303      	movs	r3, #3
 80017c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017cc:	2307      	movs	r3, #7
 80017ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017d6:	4619      	mov	r1, r3
 80017d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017dc:	f001 f936 	bl	8002a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017e0:	bf00      	nop
 80017e2:	37b0      	adds	r7, #176	@ 0xb0
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40004400 	.word	0x40004400
 80017ec:	40021000 	.word	0x40021000

080017f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f4:	bf00      	nop
 80017f6:	e7fd      	b.n	80017f4 <NMI_Handler+0x4>

080017f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017fc:	bf00      	nop
 80017fe:	e7fd      	b.n	80017fc <HardFault_Handler+0x4>

08001800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001804:	bf00      	nop
 8001806:	e7fd      	b.n	8001804 <MemManage_Handler+0x4>

08001808 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <BusFault_Handler+0x4>

08001810 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <UsageFault_Handler+0x4>

08001818 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001846:	f000 ffab 	bl	80027a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}

0800184e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BSP_BUTTON__INTERRUPT_Pin);
 8001852:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001856:	f001 faa3 	bl	8002da0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001864:	4802      	ldr	r0, [pc, #8]	@ (8001870 <RTC_Alarm_IRQHandler+0x10>)
 8001866:	f004 fb19 	bl	8005e9c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000270 	.word	0x20000270

08001874 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return 1;
 8001878:	2301      	movs	r3, #1
}
 800187a:	4618      	mov	r0, r3
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <_kill>:

int _kill(int pid, int sig)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800188e:	f006 f88b 	bl	80079a8 <__errno>
 8001892:	4603      	mov	r3, r0
 8001894:	2216      	movs	r2, #22
 8001896:	601a      	str	r2, [r3, #0]
  return -1;
 8001898:	f04f 33ff 	mov.w	r3, #4294967295
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <_exit>:

void _exit (int status)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018ac:	f04f 31ff 	mov.w	r1, #4294967295
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ffe7 	bl	8001884 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018b6:	bf00      	nop
 80018b8:	e7fd      	b.n	80018b6 <_exit+0x12>

080018ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b086      	sub	sp, #24
 80018be:	af00      	add	r7, sp, #0
 80018c0:	60f8      	str	r0, [r7, #12]
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	e00a      	b.n	80018e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018cc:	f3af 8000 	nop.w
 80018d0:	4601      	mov	r1, r0
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	1c5a      	adds	r2, r3, #1
 80018d6:	60ba      	str	r2, [r7, #8]
 80018d8:	b2ca      	uxtb	r2, r1
 80018da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	3301      	adds	r3, #1
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	dbf0      	blt.n	80018cc <_read+0x12>
  }

  return len;
 80018ea:	687b      	ldr	r3, [r7, #4]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (const unsigned char *)ptr, len, 1000);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	b29a      	uxth	r2, r3
 8001904:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001908:	68b9      	ldr	r1, [r7, #8]
 800190a:	4804      	ldr	r0, [pc, #16]	@ (800191c <_write+0x28>)
 800190c:	f004 fc34 	bl	8006178 <HAL_UART_Transmit>
  return len;
 8001910:	687b      	ldr	r3, [r7, #4]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000294 	.word	0x20000294

08001920 <_close>:

int _close(int file)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001928:	f04f 33ff 	mov.w	r3, #4294967295
}
 800192c:	4618      	mov	r0, r3
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001948:	605a      	str	r2, [r3, #4]
  return 0;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <_isatty>:

int _isatty(int file)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001960:	2301      	movs	r3, #1
}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800196e:	b480      	push	{r7}
 8001970:	b085      	sub	sp, #20
 8001972:	af00      	add	r7, sp, #0
 8001974:	60f8      	str	r0, [r7, #12]
 8001976:	60b9      	str	r1, [r7, #8]
 8001978:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800197a:	2300      	movs	r3, #0
}
 800197c:	4618      	mov	r0, r3
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001990:	4a14      	ldr	r2, [pc, #80]	@ (80019e4 <_sbrk+0x5c>)
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <_sbrk+0x60>)
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800199c:	4b13      	ldr	r3, [pc, #76]	@ (80019ec <_sbrk+0x64>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d102      	bne.n	80019aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019a4:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <_sbrk+0x64>)
 80019a6:	4a12      	ldr	r2, [pc, #72]	@ (80019f0 <_sbrk+0x68>)
 80019a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019aa:	4b10      	ldr	r3, [pc, #64]	@ (80019ec <_sbrk+0x64>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d207      	bcs.n	80019c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019b8:	f005 fff6 	bl	80079a8 <__errno>
 80019bc:	4603      	mov	r3, r0
 80019be:	220c      	movs	r2, #12
 80019c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295
 80019c6:	e009      	b.n	80019dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019c8:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <_sbrk+0x64>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ce:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <_sbrk+0x64>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	4a05      	ldr	r2, [pc, #20]	@ (80019ec <_sbrk+0x64>)
 80019d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019da:	68fb      	ldr	r3, [r7, #12]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3718      	adds	r7, #24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20018000 	.word	0x20018000
 80019e8:	00000400 	.word	0x00000400
 80019ec:	20000448 	.word	0x20000448
 80019f0:	200005d8 	.word	0x200005d8

080019f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019f8:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <SystemInit+0x20>)
 80019fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019fe:	4a05      	ldr	r2, [pc, #20]	@ (8001a14 <SystemInit+0x20>)
 8001a00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a1c:	f7ff ffea 	bl	80019f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a20:	480c      	ldr	r0, [pc, #48]	@ (8001a54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a22:	490d      	ldr	r1, [pc, #52]	@ (8001a58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a24:	4a0d      	ldr	r2, [pc, #52]	@ (8001a5c <LoopForever+0xe>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a28:	e002      	b.n	8001a30 <LoopCopyDataInit>

08001a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a2e:	3304      	adds	r3, #4

08001a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a34:	d3f9      	bcc.n	8001a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a36:	4a0a      	ldr	r2, [pc, #40]	@ (8001a60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a38:	4c0a      	ldr	r4, [pc, #40]	@ (8001a64 <LoopForever+0x16>)
  movs r3, #0
 8001a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a3c:	e001      	b.n	8001a42 <LoopFillZerobss>

08001a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a40:	3204      	adds	r2, #4

08001a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a44:	d3fb      	bcc.n	8001a3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a46:	f005 ffb5 	bl	80079b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a4a:	f7ff fac5 	bl	8000fd8 <main>

08001a4e <LoopForever>:

LoopForever:
    b LoopForever
 8001a4e:	e7fe      	b.n	8001a4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a58:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8001a5c:	08009e18 	.word	0x08009e18
  ldr r2, =_sbss
 8001a60:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8001a64:	200005d4 	.word	0x200005d4

08001a68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a68:	e7fe      	b.n	8001a68 <ADC1_2_IRQHandler>
	...

08001a6c <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08c      	sub	sp, #48	@ 0x30
 8001a70:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	9302      	str	r3, [sp, #8]
 8001a78:	2319      	movs	r3, #25
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2301      	movs	r3, #1
 8001a82:	2288      	movs	r2, #136	@ 0x88
 8001a84:	21ec      	movs	r1, #236	@ 0xec
 8001a86:	4857      	ldr	r0, [pc, #348]	@ (8001be4 <TrimRead+0x178>)
 8001a88:	f001 fd60 	bl	800354c <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	3319      	adds	r3, #25
 8001a90:	f04f 32ff 	mov.w	r2, #4294967295
 8001a94:	9202      	str	r2, [sp, #8]
 8001a96:	2207      	movs	r2, #7
 8001a98:	9201      	str	r2, [sp, #4]
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	22e1      	movs	r2, #225	@ 0xe1
 8001aa0:	21ec      	movs	r1, #236	@ 0xec
 8001aa2:	4850      	ldr	r0, [pc, #320]	@ (8001be4 <TrimRead+0x178>)
 8001aa4:	f001 fd52 	bl	800354c <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 8001aa8:	787b      	ldrb	r3, [r7, #1]
 8001aaa:	021b      	lsls	r3, r3, #8
 8001aac:	b21a      	sxth	r2, r3
 8001aae:	783b      	ldrb	r3, [r7, #0]
 8001ab0:	b21b      	sxth	r3, r3
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	b21b      	sxth	r3, r3
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	4b4b      	ldr	r3, [pc, #300]	@ (8001be8 <TrimRead+0x17c>)
 8001aba:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	021b      	lsls	r3, r3, #8
 8001ac0:	b21a      	sxth	r2, r3
 8001ac2:	78bb      	ldrb	r3, [r7, #2]
 8001ac4:	b21b      	sxth	r3, r3
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	b21a      	sxth	r2, r3
 8001aca:	4b48      	ldr	r3, [pc, #288]	@ (8001bec <TrimRead+0x180>)
 8001acc:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 8001ace:	797b      	ldrb	r3, [r7, #5]
 8001ad0:	021b      	lsls	r3, r3, #8
 8001ad2:	b21a      	sxth	r2, r3
 8001ad4:	793b      	ldrb	r3, [r7, #4]
 8001ad6:	b21b      	sxth	r3, r3
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	b21a      	sxth	r2, r3
 8001adc:	4b44      	ldr	r3, [pc, #272]	@ (8001bf0 <TrimRead+0x184>)
 8001ade:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	b21a      	sxth	r2, r3
 8001ae6:	797b      	ldrb	r3, [r7, #5]
 8001ae8:	b21b      	sxth	r3, r3
 8001aea:	4313      	orrs	r3, r2
 8001aec:	b21b      	sxth	r3, r3
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	4b40      	ldr	r3, [pc, #256]	@ (8001bf4 <TrimRead+0x188>)
 8001af2:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001af4:	7a7b      	ldrb	r3, [r7, #9]
 8001af6:	021b      	lsls	r3, r3, #8
 8001af8:	b21a      	sxth	r2, r3
 8001afa:	79bb      	ldrb	r3, [r7, #6]
 8001afc:	b21b      	sxth	r3, r3
 8001afe:	4313      	orrs	r3, r2
 8001b00:	b21a      	sxth	r2, r3
 8001b02:	4b3d      	ldr	r3, [pc, #244]	@ (8001bf8 <TrimRead+0x18c>)
 8001b04:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 8001b06:	7afb      	ldrb	r3, [r7, #11]
 8001b08:	021b      	lsls	r3, r3, #8
 8001b0a:	b21a      	sxth	r2, r3
 8001b0c:	7abb      	ldrb	r3, [r7, #10]
 8001b0e:	b21b      	sxth	r3, r3
 8001b10:	4313      	orrs	r3, r2
 8001b12:	b21a      	sxth	r2, r3
 8001b14:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <TrimRead+0x190>)
 8001b16:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 8001b18:	7b7b      	ldrb	r3, [r7, #13]
 8001b1a:	021b      	lsls	r3, r3, #8
 8001b1c:	b21a      	sxth	r2, r3
 8001b1e:	7b3b      	ldrb	r3, [r7, #12]
 8001b20:	b21b      	sxth	r3, r3
 8001b22:	4313      	orrs	r3, r2
 8001b24:	b21a      	sxth	r2, r3
 8001b26:	4b36      	ldr	r3, [pc, #216]	@ (8001c00 <TrimRead+0x194>)
 8001b28:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	021b      	lsls	r3, r3, #8
 8001b2e:	b21a      	sxth	r2, r3
 8001b30:	7bbb      	ldrb	r3, [r7, #14]
 8001b32:	b21b      	sxth	r3, r3
 8001b34:	4313      	orrs	r3, r2
 8001b36:	b21a      	sxth	r2, r3
 8001b38:	4b32      	ldr	r3, [pc, #200]	@ (8001c04 <TrimRead+0x198>)
 8001b3a:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 8001b3c:	7c7b      	ldrb	r3, [r7, #17]
 8001b3e:	021b      	lsls	r3, r3, #8
 8001b40:	b21a      	sxth	r2, r3
 8001b42:	7c3b      	ldrb	r3, [r7, #16]
 8001b44:	b21b      	sxth	r3, r3
 8001b46:	4313      	orrs	r3, r2
 8001b48:	b21a      	sxth	r2, r3
 8001b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c08 <TrimRead+0x19c>)
 8001b4c:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 8001b4e:	7cfb      	ldrb	r3, [r7, #19]
 8001b50:	021b      	lsls	r3, r3, #8
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	7cbb      	ldrb	r3, [r7, #18]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	b21a      	sxth	r2, r3
 8001b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001c0c <TrimRead+0x1a0>)
 8001b5e:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 8001b60:	7d7b      	ldrb	r3, [r7, #21]
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	b21a      	sxth	r2, r3
 8001b66:	7d3b      	ldrb	r3, [r7, #20]
 8001b68:	b21b      	sxth	r3, r3
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	b21a      	sxth	r2, r3
 8001b6e:	4b28      	ldr	r3, [pc, #160]	@ (8001c10 <TrimRead+0x1a4>)
 8001b70:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 8001b72:	7dfb      	ldrb	r3, [r7, #23]
 8001b74:	021b      	lsls	r3, r3, #8
 8001b76:	b21a      	sxth	r2, r3
 8001b78:	7dbb      	ldrb	r3, [r7, #22]
 8001b7a:	b21b      	sxth	r3, r3
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	b21a      	sxth	r2, r3
 8001b80:	4b24      	ldr	r3, [pc, #144]	@ (8001c14 <TrimRead+0x1a8>)
 8001b82:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 8001b84:	7e3b      	ldrb	r3, [r7, #24]
 8001b86:	461a      	mov	r2, r3
 8001b88:	4b23      	ldr	r3, [pc, #140]	@ (8001c18 <TrimRead+0x1ac>)
 8001b8a:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 8001b8c:	7ebb      	ldrb	r3, [r7, #26]
 8001b8e:	021b      	lsls	r3, r3, #8
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	7e7b      	ldrb	r3, [r7, #25]
 8001b94:	b21b      	sxth	r3, r3
 8001b96:	4313      	orrs	r3, r2
 8001b98:	b21a      	sxth	r2, r3
 8001b9a:	4b20      	ldr	r3, [pc, #128]	@ (8001c1c <TrimRead+0x1b0>)
 8001b9c:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 8001b9e:	7efb      	ldrb	r3, [r7, #27]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c20 <TrimRead+0x1b4>)
 8001ba4:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 8001ba6:	7f3b      	ldrb	r3, [r7, #28]
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	b21a      	sxth	r2, r3
 8001bac:	7f7b      	ldrb	r3, [r7, #29]
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	f003 030f 	and.w	r3, r3, #15
 8001bb4:	b21b      	sxth	r3, r3
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	b21a      	sxth	r2, r3
 8001bba:	4b1a      	ldr	r3, [pc, #104]	@ (8001c24 <TrimRead+0x1b8>)
 8001bbc:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 8001bbe:	7fbb      	ldrb	r3, [r7, #30]
 8001bc0:	011b      	lsls	r3, r3, #4
 8001bc2:	b21a      	sxth	r2, r3
 8001bc4:	7f7b      	ldrb	r3, [r7, #29]
 8001bc6:	091b      	lsrs	r3, r3, #4
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	b21b      	sxth	r3, r3
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	b21a      	sxth	r2, r3
 8001bd0:	4b15      	ldr	r3, [pc, #84]	@ (8001c28 <TrimRead+0x1bc>)
 8001bd2:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 8001bd4:	7ffb      	ldrb	r3, [r7, #31]
 8001bd6:	b21a      	sxth	r2, r3
 8001bd8:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <TrimRead+0x1c0>)
 8001bda:	801a      	strh	r2, [r3, #0]
}
 8001bdc:	bf00      	nop
 8001bde:	3720      	adds	r7, #32
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	2000021c 	.word	0x2000021c
 8001be8:	2000045c 	.word	0x2000045c
 8001bec:	20000464 	.word	0x20000464
 8001bf0:	20000466 	.word	0x20000466
 8001bf4:	2000045e 	.word	0x2000045e
 8001bf8:	20000468 	.word	0x20000468
 8001bfc:	2000046a 	.word	0x2000046a
 8001c00:	2000046c 	.word	0x2000046c
 8001c04:	2000046e 	.word	0x2000046e
 8001c08:	20000470 	.word	0x20000470
 8001c0c:	20000472 	.word	0x20000472
 8001c10:	20000474 	.word	0x20000474
 8001c14:	20000476 	.word	0x20000476
 8001c18:	20000460 	.word	0x20000460
 8001c1c:	20000478 	.word	0x20000478
 8001c20:	20000462 	.word	0x20000462
 8001c24:	2000047a 	.word	0x2000047a
 8001c28:	2000047c 	.word	0x2000047c
 8001c2c:	2000047e 	.word	0x2000047e

08001c30 <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b089      	sub	sp, #36	@ 0x24
 8001c34:	af04      	add	r7, sp, #16
 8001c36:	4604      	mov	r4, r0
 8001c38:	4608      	mov	r0, r1
 8001c3a:	4611      	mov	r1, r2
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4623      	mov	r3, r4
 8001c40:	71fb      	strb	r3, [r7, #7]
 8001c42:	4603      	mov	r3, r0
 8001c44:	71bb      	strb	r3, [r7, #6]
 8001c46:	460b      	mov	r3, r1
 8001c48:	717b      	strb	r3, [r7, #5]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 8001c4e:	f7ff ff0d 	bl	8001a6c <TrimRead>


	uint8_t datatowrite = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 8001c5a:	23b6      	movs	r3, #182	@ 0xb6
 8001c5c:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c62:	9302      	str	r3, [sp, #8]
 8001c64:	2301      	movs	r3, #1
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	f107 030f 	add.w	r3, r7, #15
 8001c6c:	9300      	str	r3, [sp, #0]
 8001c6e:	2301      	movs	r3, #1
 8001c70:	22e0      	movs	r2, #224	@ 0xe0
 8001c72:	21ec      	movs	r1, #236	@ 0xec
 8001c74:	4858      	ldr	r0, [pc, #352]	@ (8001dd8 <BME280_Config+0x1a8>)
 8001c76:	f001 fb55 	bl	8003324 <HAL_I2C_Mem_Write>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d002      	beq.n	8001c86 <BME280_Config+0x56>
	{
		return -1;
 8001c80:	f04f 33ff 	mov.w	r3, #4294967295
 8001c84:	e0a3      	b.n	8001dce <BME280_Config+0x19e>
	}

	HAL_Delay (100);
 8001c86:	2064      	movs	r0, #100	@ 0x64
 8001c88:	f000 fdaa 	bl	80027e0 <HAL_Delay>


	// write the humidity oversampling to 0xF2
	datatowrite = osrs_h;
 8001c8c:	797b      	ldrb	r3, [r7, #5]
 8001c8e:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001c90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c94:	9302      	str	r3, [sp, #8]
 8001c96:	2301      	movs	r3, #1
 8001c98:	9301      	str	r3, [sp, #4]
 8001c9a:	f107 030f 	add.w	r3, r7, #15
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	22f2      	movs	r2, #242	@ 0xf2
 8001ca4:	21ec      	movs	r1, #236	@ 0xec
 8001ca6:	484c      	ldr	r0, [pc, #304]	@ (8001dd8 <BME280_Config+0x1a8>)
 8001ca8:	f001 fb3c 	bl	8003324 <HAL_I2C_Mem_Write>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <BME280_Config+0x88>
	{
		return -1;
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb6:	e08a      	b.n	8001dce <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001cb8:	2064      	movs	r0, #100	@ 0x64
 8001cba:	f000 fd91 	bl	80027e0 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datacheck, 1, 1000);
 8001cbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cc2:	9302      	str	r3, [sp, #8]
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	9301      	str	r3, [sp, #4]
 8001cc8:	f107 030e 	add.w	r3, r7, #14
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	2301      	movs	r3, #1
 8001cd0:	22f2      	movs	r2, #242	@ 0xf2
 8001cd2:	21ec      	movs	r1, #236	@ 0xec
 8001cd4:	4840      	ldr	r0, [pc, #256]	@ (8001dd8 <BME280_Config+0x1a8>)
 8001cd6:	f001 fc39 	bl	800354c <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001cda:	7bba      	ldrb	r2, [r7, #14]
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d002      	beq.n	8001ce8 <BME280_Config+0xb8>
	{
		return -1;
 8001ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce6:	e072      	b.n	8001dce <BME280_Config+0x19e>
	}


	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 8001ce8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cec:	015b      	lsls	r3, r3, #5
 8001cee:	b25a      	sxtb	r2, r3
 8001cf0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	b25b      	sxtb	r3, r3
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	b25b      	sxtb	r3, r3
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001d00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d04:	9302      	str	r3, [sp, #8]
 8001d06:	2301      	movs	r3, #1
 8001d08:	9301      	str	r3, [sp, #4]
 8001d0a:	f107 030f 	add.w	r3, r7, #15
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	2301      	movs	r3, #1
 8001d12:	22f5      	movs	r2, #245	@ 0xf5
 8001d14:	21ec      	movs	r1, #236	@ 0xec
 8001d16:	4830      	ldr	r0, [pc, #192]	@ (8001dd8 <BME280_Config+0x1a8>)
 8001d18:	f001 fb04 	bl	8003324 <HAL_I2C_Mem_Write>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d002      	beq.n	8001d28 <BME280_Config+0xf8>
	{
		return -1;
 8001d22:	f04f 33ff 	mov.w	r3, #4294967295
 8001d26:	e052      	b.n	8001dce <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001d28:	2064      	movs	r0, #100	@ 0x64
 8001d2a:	f000 fd59 	bl	80027e0 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 8001d2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d32:	9302      	str	r3, [sp, #8]
 8001d34:	2301      	movs	r3, #1
 8001d36:	9301      	str	r3, [sp, #4]
 8001d38:	f107 030e 	add.w	r3, r7, #14
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	2301      	movs	r3, #1
 8001d40:	22f5      	movs	r2, #245	@ 0xf5
 8001d42:	21ec      	movs	r1, #236	@ 0xec
 8001d44:	4824      	ldr	r0, [pc, #144]	@ (8001dd8 <BME280_Config+0x1a8>)
 8001d46:	f001 fc01 	bl	800354c <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001d4a:	7bba      	ldrb	r2, [r7, #14]
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d002      	beq.n	8001d58 <BME280_Config+0x128>
	{
		return -1;
 8001d52:	f04f 33ff 	mov.w	r3, #4294967295
 8001d56:	e03a      	b.n	8001dce <BME280_Config+0x19e>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	015b      	lsls	r3, r3, #5
 8001d5c:	b25a      	sxtb	r2, r3
 8001d5e:	79bb      	ldrb	r3, [r7, #6]
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	b25b      	sxtb	r3, r3
 8001d64:	4313      	orrs	r3, r2
 8001d66:	b25a      	sxtb	r2, r3
 8001d68:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	b25b      	sxtb	r3, r3
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001d74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d78:	9302      	str	r3, [sp, #8]
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	9301      	str	r3, [sp, #4]
 8001d7e:	f107 030f 	add.w	r3, r7, #15
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	2301      	movs	r3, #1
 8001d86:	22f4      	movs	r2, #244	@ 0xf4
 8001d88:	21ec      	movs	r1, #236	@ 0xec
 8001d8a:	4813      	ldr	r0, [pc, #76]	@ (8001dd8 <BME280_Config+0x1a8>)
 8001d8c:	f001 faca 	bl	8003324 <HAL_I2C_Mem_Write>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d002      	beq.n	8001d9c <BME280_Config+0x16c>
	{
		return -1;
 8001d96:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9a:	e018      	b.n	8001dce <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001d9c:	2064      	movs	r0, #100	@ 0x64
 8001d9e:	f000 fd1f 	bl	80027e0 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 8001da2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001da6:	9302      	str	r3, [sp, #8]
 8001da8:	2301      	movs	r3, #1
 8001daa:	9301      	str	r3, [sp, #4]
 8001dac:	f107 030e 	add.w	r3, r7, #14
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2301      	movs	r3, #1
 8001db4:	22f4      	movs	r2, #244	@ 0xf4
 8001db6:	21ec      	movs	r1, #236	@ 0xec
 8001db8:	4807      	ldr	r0, [pc, #28]	@ (8001dd8 <BME280_Config+0x1a8>)
 8001dba:	f001 fbc7 	bl	800354c <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001dbe:	7bba      	ldrb	r2, [r7, #14]
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d002      	beq.n	8001dcc <BME280_Config+0x19c>
	{
		return -1;
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dca:	e000      	b.n	8001dce <BME280_Config+0x19e>
	}

	return 0;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3714      	adds	r7, #20
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd90      	pop	{r4, r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2000021c 	.word	0x2000021c

08001ddc <BMEReadRaw>:


int BMEReadRaw(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af04      	add	r7, sp, #16
	uint8_t RawData[8];


	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 8001de2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	2301      	movs	r3, #1
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <BMEReadRaw+0x8c>)
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	2301      	movs	r3, #1
 8001df2:	22d0      	movs	r2, #208	@ 0xd0
 8001df4:	21ec      	movs	r1, #236	@ 0xec
 8001df6:	481d      	ldr	r0, [pc, #116]	@ (8001e6c <BMEReadRaw+0x90>)
 8001df8:	f001 fba8 	bl	800354c <HAL_I2C_Mem_Read>

	if (chipID == 0x60)
 8001dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e68 <BMEReadRaw+0x8c>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b60      	cmp	r3, #96	@ 0x60
 8001e02:	d12a      	bne.n	8001e5a <BMEReadRaw+0x7e>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 8001e04:	f04f 33ff 	mov.w	r3, #4294967295
 8001e08:	9302      	str	r3, [sp, #8]
 8001e0a:	2308      	movs	r3, #8
 8001e0c:	9301      	str	r3, [sp, #4]
 8001e0e:	463b      	mov	r3, r7
 8001e10:	9300      	str	r3, [sp, #0]
 8001e12:	2301      	movs	r3, #1
 8001e14:	22f7      	movs	r2, #247	@ 0xf7
 8001e16:	21ec      	movs	r1, #236	@ 0xec
 8001e18:	4814      	ldr	r0, [pc, #80]	@ (8001e6c <BMEReadRaw+0x90>)
 8001e1a:	f001 fb97 	bl	800354c <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 8001e1e:	783b      	ldrb	r3, [r7, #0]
 8001e20:	031a      	lsls	r2, r3, #12
 8001e22:	787b      	ldrb	r3, [r7, #1]
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	4313      	orrs	r3, r2
 8001e28:	78ba      	ldrb	r2, [r7, #2]
 8001e2a:	0912      	lsrs	r2, r2, #4
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	4a0f      	ldr	r2, [pc, #60]	@ (8001e70 <BMEReadRaw+0x94>)
 8001e32:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 8001e34:	78fb      	ldrb	r3, [r7, #3]
 8001e36:	031a      	lsls	r2, r3, #12
 8001e38:	793b      	ldrb	r3, [r7, #4]
 8001e3a:	011b      	lsls	r3, r3, #4
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	797a      	ldrb	r2, [r7, #5]
 8001e40:	0912      	lsrs	r2, r2, #4
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	4313      	orrs	r3, r2
 8001e46:	4a0b      	ldr	r2, [pc, #44]	@ (8001e74 <BMEReadRaw+0x98>)
 8001e48:	6013      	str	r3, [r2, #0]
		hRaw = (RawData[6]<<8)|(RawData[7]);
 8001e4a:	79bb      	ldrb	r3, [r7, #6]
 8001e4c:	021b      	lsls	r3, r3, #8
 8001e4e:	79fa      	ldrb	r2, [r7, #7]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	4a09      	ldr	r2, [pc, #36]	@ (8001e78 <BMEReadRaw+0x9c>)
 8001e54:	6013      	str	r3, [r2, #0]

		return 0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	e001      	b.n	8001e5e <BMEReadRaw+0x82>
	}

	else return -1;
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	2000044c 	.word	0x2000044c
 8001e6c:	2000021c 	.word	0x2000021c
 8001e70:	20000454 	.word	0x20000454
 8001e74:	20000450 	.word	0x20000450
 8001e78:	20000458 	.word	0x20000458

08001e7c <BME280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123” equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	10da      	asrs	r2, r3, #3
 8001e88:	4b19      	ldr	r3, [pc, #100]	@ (8001ef0 <BME280_compensate_T_int32+0x74>)
 8001e8a:	881b      	ldrh	r3, [r3, #0]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	4a18      	ldr	r2, [pc, #96]	@ (8001ef4 <BME280_compensate_T_int32+0x78>)
 8001e92:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001e96:	fb02 f303 	mul.w	r3, r2, r3
 8001e9a:	12db      	asrs	r3, r3, #11
 8001e9c:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	111b      	asrs	r3, r3, #4
 8001ea2:	4a13      	ldr	r2, [pc, #76]	@ (8001ef0 <BME280_compensate_T_int32+0x74>)
 8001ea4:	8812      	ldrh	r2, [r2, #0]
 8001ea6:	1a9b      	subs	r3, r3, r2
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	1112      	asrs	r2, r2, #4
 8001eac:	4910      	ldr	r1, [pc, #64]	@ (8001ef0 <BME280_compensate_T_int32+0x74>)
 8001eae:	8809      	ldrh	r1, [r1, #0]
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	fb02 f303 	mul.w	r3, r2, r3
 8001eb6:	131b      	asrs	r3, r3, #12
 8001eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef8 <BME280_compensate_T_int32+0x7c>)
 8001eba:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	139b      	asrs	r3, r3, #14
 8001ec4:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4413      	add	r3, r2
 8001ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8001efc <BME280_compensate_T_int32+0x80>)
 8001ece:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8001ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8001efc <BME280_compensate_T_int32+0x80>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	3380      	adds	r3, #128	@ 0x80
 8001edc:	121b      	asrs	r3, r3, #8
 8001ede:	60fb      	str	r3, [r7, #12]
	return T;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	371c      	adds	r7, #28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	2000045c 	.word	0x2000045c
 8001ef4:	20000464 	.word	0x20000464
 8001ef8:	20000466 	.word	0x20000466
 8001efc:	20000480 	.word	0x20000480

08001f00 <BME280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 8001f00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f04:	b0ca      	sub	sp, #296	@ 0x128
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001f0c:	4baf      	ldr	r3, [pc, #700]	@ (80021cc <BME280_compensate_P_int64+0x2cc>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	17da      	asrs	r2, r3, #31
 8001f12:	461c      	mov	r4, r3
 8001f14:	4615      	mov	r5, r2
 8001f16:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8001f1a:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001f1e:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 8001f22:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001f26:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001f2a:	fb03 f102 	mul.w	r1, r3, r2
 8001f2e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001f32:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001f36:	fb02 f303 	mul.w	r3, r2, r3
 8001f3a:	18ca      	adds	r2, r1, r3
 8001f3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001f40:	fba3 8903 	umull	r8, r9, r3, r3
 8001f44:	eb02 0309 	add.w	r3, r2, r9
 8001f48:	4699      	mov	r9, r3
 8001f4a:	4ba1      	ldr	r3, [pc, #644]	@ (80021d0 <BME280_compensate_P_int64+0x2d0>)
 8001f4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f50:	b21b      	sxth	r3, r3
 8001f52:	17da      	asrs	r2, r3, #31
 8001f54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001f58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001f5c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001f60:	4603      	mov	r3, r0
 8001f62:	fb03 f209 	mul.w	r2, r3, r9
 8001f66:	460b      	mov	r3, r1
 8001f68:	fb08 f303 	mul.w	r3, r8, r3
 8001f6c:	4413      	add	r3, r2
 8001f6e:	4602      	mov	r2, r0
 8001f70:	fba8 1202 	umull	r1, r2, r8, r2
 8001f74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001f78:	460a      	mov	r2, r1
 8001f7a:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001f7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001f82:	4413      	add	r3, r2
 8001f84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001f88:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001f8c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001f90:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 8001f94:	4b8f      	ldr	r3, [pc, #572]	@ (80021d4 <BME280_compensate_P_int64+0x2d4>)
 8001f96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f9a:	b21b      	sxth	r3, r3
 8001f9c:	17da      	asrs	r2, r3, #31
 8001f9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001fa2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001fa6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001faa:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001fae:	462a      	mov	r2, r5
 8001fb0:	fb02 f203 	mul.w	r2, r2, r3
 8001fb4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001fb8:	4621      	mov	r1, r4
 8001fba:	fb01 f303 	mul.w	r3, r1, r3
 8001fbe:	441a      	add	r2, r3
 8001fc0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001fc4:	4621      	mov	r1, r4
 8001fc6:	fba3 1301 	umull	r1, r3, r3, r1
 8001fca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001fce:	460b      	mov	r3, r1
 8001fd0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001fd8:	18d3      	adds	r3, r2, r3
 8001fda:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001fde:	f04f 0000 	mov.w	r0, #0
 8001fe2:	f04f 0100 	mov.w	r1, #0
 8001fe6:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001fea:	462b      	mov	r3, r5
 8001fec:	0459      	lsls	r1, r3, #17
 8001fee:	4623      	mov	r3, r4
 8001ff0:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001ff4:	4623      	mov	r3, r4
 8001ff6:	0458      	lsls	r0, r3, #17
 8001ff8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001ffc:	1814      	adds	r4, r2, r0
 8001ffe:	643c      	str	r4, [r7, #64]	@ 0x40
 8002000:	414b      	adcs	r3, r1
 8002002:	647b      	str	r3, [r7, #68]	@ 0x44
 8002004:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8002008:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 800200c:	4b72      	ldr	r3, [pc, #456]	@ (80021d8 <BME280_compensate_P_int64+0x2d8>)
 800200e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002012:	b21b      	sxth	r3, r3
 8002014:	17da      	asrs	r2, r3, #31
 8002016:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800201a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800201e:	f04f 0000 	mov.w	r0, #0
 8002022:	f04f 0100 	mov.w	r1, #0
 8002026:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800202a:	00d9      	lsls	r1, r3, #3
 800202c:	2000      	movs	r0, #0
 800202e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8002032:	1814      	adds	r4, r2, r0
 8002034:	63bc      	str	r4, [r7, #56]	@ 0x38
 8002036:	414b      	adcs	r3, r1
 8002038:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800203a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800203e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 8002042:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8002046:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800204a:	fb03 f102 	mul.w	r1, r3, r2
 800204e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8002052:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002056:	fb02 f303 	mul.w	r3, r2, r3
 800205a:	18ca      	adds	r2, r1, r3
 800205c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002060:	fba3 1303 	umull	r1, r3, r3, r3
 8002064:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002068:	460b      	mov	r3, r1
 800206a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800206e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002072:	18d3      	adds	r3, r2, r3
 8002074:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002078:	4b58      	ldr	r3, [pc, #352]	@ (80021dc <BME280_compensate_P_int64+0x2dc>)
 800207a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800207e:	b21b      	sxth	r3, r3
 8002080:	17da      	asrs	r2, r3, #31
 8002082:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002086:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800208a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 800208e:	462b      	mov	r3, r5
 8002090:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002094:	4642      	mov	r2, r8
 8002096:	fb02 f203 	mul.w	r2, r2, r3
 800209a:	464b      	mov	r3, r9
 800209c:	4621      	mov	r1, r4
 800209e:	fb01 f303 	mul.w	r3, r1, r3
 80020a2:	4413      	add	r3, r2
 80020a4:	4622      	mov	r2, r4
 80020a6:	4641      	mov	r1, r8
 80020a8:	fba2 1201 	umull	r1, r2, r2, r1
 80020ac:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80020b0:	460a      	mov	r2, r1
 80020b2:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80020b6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80020ba:	4413      	add	r3, r2
 80020bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80020c0:	f04f 0000 	mov.w	r0, #0
 80020c4:	f04f 0100 	mov.w	r1, #0
 80020c8:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80020cc:	4623      	mov	r3, r4
 80020ce:	0a18      	lsrs	r0, r3, #8
 80020d0:	462b      	mov	r3, r5
 80020d2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80020d6:	462b      	mov	r3, r5
 80020d8:	1219      	asrs	r1, r3, #8
 80020da:	4b41      	ldr	r3, [pc, #260]	@ (80021e0 <BME280_compensate_P_int64+0x2e0>)
 80020dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020e0:	b21b      	sxth	r3, r3
 80020e2:	17da      	asrs	r2, r3, #31
 80020e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80020e8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80020ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80020f0:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 80020f4:	464a      	mov	r2, r9
 80020f6:	fb02 f203 	mul.w	r2, r2, r3
 80020fa:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80020fe:	4644      	mov	r4, r8
 8002100:	fb04 f303 	mul.w	r3, r4, r3
 8002104:	441a      	add	r2, r3
 8002106:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800210a:	4644      	mov	r4, r8
 800210c:	fba3 4304 	umull	r4, r3, r3, r4
 8002110:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002114:	4623      	mov	r3, r4
 8002116:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800211a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800211e:	18d3      	adds	r3, r2, r3
 8002120:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002124:	f04f 0200 	mov.w	r2, #0
 8002128:	f04f 0300 	mov.w	r3, #0
 800212c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8002130:	464c      	mov	r4, r9
 8002132:	0323      	lsls	r3, r4, #12
 8002134:	4644      	mov	r4, r8
 8002136:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800213a:	4644      	mov	r4, r8
 800213c:	0322      	lsls	r2, r4, #12
 800213e:	1884      	adds	r4, r0, r2
 8002140:	633c      	str	r4, [r7, #48]	@ 0x30
 8002142:	eb41 0303 	adc.w	r3, r1, r3
 8002146:	637b      	str	r3, [r7, #52]	@ 0x34
 8002148:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800214c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8002150:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002154:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8002158:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 800215c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8002160:	4b20      	ldr	r3, [pc, #128]	@ (80021e4 <BME280_compensate_P_int64+0x2e4>)
 8002162:	881b      	ldrh	r3, [r3, #0]
 8002164:	b29b      	uxth	r3, r3
 8002166:	2200      	movs	r2, #0
 8002168:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800216c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002170:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002174:	462b      	mov	r3, r5
 8002176:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800217a:	4642      	mov	r2, r8
 800217c:	fb02 f203 	mul.w	r2, r2, r3
 8002180:	464b      	mov	r3, r9
 8002182:	4621      	mov	r1, r4
 8002184:	fb01 f303 	mul.w	r3, r1, r3
 8002188:	4413      	add	r3, r2
 800218a:	4622      	mov	r2, r4
 800218c:	4641      	mov	r1, r8
 800218e:	fba2 1201 	umull	r1, r2, r2, r1
 8002192:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8002196:	460a      	mov	r2, r1
 8002198:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800219c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80021a0:	4413      	add	r3, r2
 80021a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80021b2:	4629      	mov	r1, r5
 80021b4:	104a      	asrs	r2, r1, #1
 80021b6:	4629      	mov	r1, r5
 80021b8:	17cb      	asrs	r3, r1, #31
 80021ba:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 80021be:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80021c2:	4313      	orrs	r3, r2
 80021c4:	d110      	bne.n	80021e8 <BME280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 80021c6:	2300      	movs	r3, #0
 80021c8:	e154      	b.n	8002474 <BME280_compensate_P_int64+0x574>
 80021ca:	bf00      	nop
 80021cc:	20000480 	.word	0x20000480
 80021d0:	20000470 	.word	0x20000470
 80021d4:	2000046e 	.word	0x2000046e
 80021d8:	2000046c 	.word	0x2000046c
 80021dc:	2000046a 	.word	0x2000046a
 80021e0:	20000468 	.word	0x20000468
 80021e4:	2000045e 	.word	0x2000045e
	}
	p = 1048576-adc_P;
 80021e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80021ec:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80021f0:	17da      	asrs	r2, r3, #31
 80021f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80021f6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80021fa:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 80021fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002202:	105b      	asrs	r3, r3, #1
 8002204:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002208:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800220c:	07db      	lsls	r3, r3, #31
 800220e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002212:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8002216:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800221a:	4621      	mov	r1, r4
 800221c:	1a89      	subs	r1, r1, r2
 800221e:	67b9      	str	r1, [r7, #120]	@ 0x78
 8002220:	4629      	mov	r1, r5
 8002222:	eb61 0303 	sbc.w	r3, r1, r3
 8002226:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002228:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800222c:	4622      	mov	r2, r4
 800222e:	462b      	mov	r3, r5
 8002230:	1891      	adds	r1, r2, r2
 8002232:	6239      	str	r1, [r7, #32]
 8002234:	415b      	adcs	r3, r3
 8002236:	627b      	str	r3, [r7, #36]	@ 0x24
 8002238:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800223c:	4621      	mov	r1, r4
 800223e:	1851      	adds	r1, r2, r1
 8002240:	61b9      	str	r1, [r7, #24]
 8002242:	4629      	mov	r1, r5
 8002244:	414b      	adcs	r3, r1
 8002246:	61fb      	str	r3, [r7, #28]
 8002248:	f04f 0200 	mov.w	r2, #0
 800224c:	f04f 0300 	mov.w	r3, #0
 8002250:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002254:	4649      	mov	r1, r9
 8002256:	018b      	lsls	r3, r1, #6
 8002258:	4641      	mov	r1, r8
 800225a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800225e:	4641      	mov	r1, r8
 8002260:	018a      	lsls	r2, r1, #6
 8002262:	4641      	mov	r1, r8
 8002264:	1889      	adds	r1, r1, r2
 8002266:	6139      	str	r1, [r7, #16]
 8002268:	4649      	mov	r1, r9
 800226a:	eb43 0101 	adc.w	r1, r3, r1
 800226e:	6179      	str	r1, [r7, #20]
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	f04f 0300 	mov.w	r3, #0
 8002278:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800227c:	4649      	mov	r1, r9
 800227e:	008b      	lsls	r3, r1, #2
 8002280:	4641      	mov	r1, r8
 8002282:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002286:	4641      	mov	r1, r8
 8002288:	008a      	lsls	r2, r1, #2
 800228a:	4610      	mov	r0, r2
 800228c:	4619      	mov	r1, r3
 800228e:	4603      	mov	r3, r0
 8002290:	4622      	mov	r2, r4
 8002292:	189b      	adds	r3, r3, r2
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	460b      	mov	r3, r1
 8002298:	462a      	mov	r2, r5
 800229a:	eb42 0303 	adc.w	r3, r2, r3
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80022ac:	4649      	mov	r1, r9
 80022ae:	008b      	lsls	r3, r1, #2
 80022b0:	4641      	mov	r1, r8
 80022b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022b6:	4641      	mov	r1, r8
 80022b8:	008a      	lsls	r2, r1, #2
 80022ba:	4610      	mov	r0, r2
 80022bc:	4619      	mov	r1, r3
 80022be:	4603      	mov	r3, r0
 80022c0:	4622      	mov	r2, r4
 80022c2:	189b      	adds	r3, r3, r2
 80022c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80022c6:	462b      	mov	r3, r5
 80022c8:	460a      	mov	r2, r1
 80022ca:	eb42 0303 	adc.w	r3, r2, r3
 80022ce:	677b      	str	r3, [r7, #116]	@ 0x74
 80022d0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80022d4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80022d8:	f7fe fcb6 	bl	8000c48 <__aeabi_ldivmod>
 80022dc:	4602      	mov	r2, r0
 80022de:	460b      	mov	r3, r1
 80022e0:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 80022e4:	4b66      	ldr	r3, [pc, #408]	@ (8002480 <BME280_compensate_P_int64+0x580>)
 80022e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022ea:	b21b      	sxth	r3, r3
 80022ec:	17da      	asrs	r2, r3, #31
 80022ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80022f0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80022f2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80022f6:	f04f 0000 	mov.w	r0, #0
 80022fa:	f04f 0100 	mov.w	r1, #0
 80022fe:	0b50      	lsrs	r0, r2, #13
 8002300:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8002304:	1359      	asrs	r1, r3, #13
 8002306:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800230a:	462b      	mov	r3, r5
 800230c:	fb00 f203 	mul.w	r2, r0, r3
 8002310:	4623      	mov	r3, r4
 8002312:	fb03 f301 	mul.w	r3, r3, r1
 8002316:	4413      	add	r3, r2
 8002318:	4622      	mov	r2, r4
 800231a:	fba2 1200 	umull	r1, r2, r2, r0
 800231e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002322:	460a      	mov	r2, r1
 8002324:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8002328:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800232c:	4413      	add	r3, r2
 800232e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002332:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8002336:	f04f 0000 	mov.w	r0, #0
 800233a:	f04f 0100 	mov.w	r1, #0
 800233e:	0b50      	lsrs	r0, r2, #13
 8002340:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8002344:	1359      	asrs	r1, r3, #13
 8002346:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800234a:	462b      	mov	r3, r5
 800234c:	fb00 f203 	mul.w	r2, r0, r3
 8002350:	4623      	mov	r3, r4
 8002352:	fb03 f301 	mul.w	r3, r3, r1
 8002356:	4413      	add	r3, r2
 8002358:	4622      	mov	r2, r4
 800235a:	fba2 1200 	umull	r1, r2, r2, r0
 800235e:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002362:	460a      	mov	r2, r1
 8002364:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8002368:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800236c:	4413      	add	r3, r2
 800236e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	f04f 0300 	mov.w	r3, #0
 800237a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800237e:	4621      	mov	r1, r4
 8002380:	0e4a      	lsrs	r2, r1, #25
 8002382:	4629      	mov	r1, r5
 8002384:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8002388:	4629      	mov	r1, r5
 800238a:	164b      	asrs	r3, r1, #25
 800238c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8002390:	4b3c      	ldr	r3, [pc, #240]	@ (8002484 <BME280_compensate_P_int64+0x584>)
 8002392:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002396:	b21b      	sxth	r3, r3
 8002398:	17da      	asrs	r2, r3, #31
 800239a:	663b      	str	r3, [r7, #96]	@ 0x60
 800239c:	667a      	str	r2, [r7, #100]	@ 0x64
 800239e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80023a2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80023a6:	462a      	mov	r2, r5
 80023a8:	fb02 f203 	mul.w	r2, r2, r3
 80023ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023b0:	4621      	mov	r1, r4
 80023b2:	fb01 f303 	mul.w	r3, r1, r3
 80023b6:	4413      	add	r3, r2
 80023b8:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80023bc:	4621      	mov	r1, r4
 80023be:	fba2 1201 	umull	r1, r2, r2, r1
 80023c2:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80023c6:	460a      	mov	r2, r1
 80023c8:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80023cc:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80023d0:	4413      	add	r3, r2
 80023d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80023d6:	f04f 0200 	mov.w	r2, #0
 80023da:	f04f 0300 	mov.w	r3, #0
 80023de:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80023e2:	4621      	mov	r1, r4
 80023e4:	0cca      	lsrs	r2, r1, #19
 80023e6:	4629      	mov	r1, r5
 80023e8:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80023ec:	4629      	mov	r1, r5
 80023ee:	14cb      	asrs	r3, r1, #19
 80023f0:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 80023f4:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80023f8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80023fc:	1884      	adds	r4, r0, r2
 80023fe:	65bc      	str	r4, [r7, #88]	@ 0x58
 8002400:	eb41 0303 	adc.w	r3, r1, r3
 8002404:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002406:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800240a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800240e:	4621      	mov	r1, r4
 8002410:	1889      	adds	r1, r1, r2
 8002412:	6539      	str	r1, [r7, #80]	@ 0x50
 8002414:	4629      	mov	r1, r5
 8002416:	eb43 0101 	adc.w	r1, r3, r1
 800241a:	6579      	str	r1, [r7, #84]	@ 0x54
 800241c:	f04f 0000 	mov.w	r0, #0
 8002420:	f04f 0100 	mov.w	r1, #0
 8002424:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8002428:	4623      	mov	r3, r4
 800242a:	0a18      	lsrs	r0, r3, #8
 800242c:	462b      	mov	r3, r5
 800242e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8002432:	462b      	mov	r3, r5
 8002434:	1219      	asrs	r1, r3, #8
 8002436:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <BME280_compensate_P_int64+0x588>)
 8002438:	f9b3 3000 	ldrsh.w	r3, [r3]
 800243c:	b21b      	sxth	r3, r3
 800243e:	17da      	asrs	r2, r3, #31
 8002440:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002442:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002444:	f04f 0200 	mov.w	r2, #0
 8002448:	f04f 0300 	mov.w	r3, #0
 800244c:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8002450:	464c      	mov	r4, r9
 8002452:	0123      	lsls	r3, r4, #4
 8002454:	4644      	mov	r4, r8
 8002456:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800245a:	4644      	mov	r4, r8
 800245c:	0122      	lsls	r2, r4, #4
 800245e:	1884      	adds	r4, r0, r2
 8002460:	603c      	str	r4, [r7, #0]
 8002462:	eb41 0303 	adc.w	r3, r1, r3
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	e9d7 3400 	ldrd	r3, r4, [r7]
 800246c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 8002470:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8002474:	4618      	mov	r0, r3
 8002476:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800247a:	46bd      	mov	sp, r7
 800247c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002480:	20000476 	.word	0x20000476
 8002484:	20000474 	.word	0x20000474
 8002488:	20000472 	.word	0x20000472

0800248c <bme280_compensate_H_int32>:

/* Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
   Output value of “47445” represents 47445/1024 = 46.333 %RH
*/
uint32_t bme280_compensate_H_int32(int32_t adc_H)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
 8002494:	4b2c      	ldr	r3, [pc, #176]	@ (8002548 <bme280_compensate_H_int32+0xbc>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 800249c:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	039a      	lsls	r2, r3, #14
 80024a2:	4b2a      	ldr	r3, [pc, #168]	@ (800254c <bme280_compensate_H_int32+0xc0>)
 80024a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024a8:	051b      	lsls	r3, r3, #20
 80024aa:	1ad2      	subs	r2, r2, r3
 80024ac:	4b28      	ldr	r3, [pc, #160]	@ (8002550 <bme280_compensate_H_int32+0xc4>)
 80024ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024b2:	4619      	mov	r1, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	fb01 f303 	mul.w	r3, r1, r3
 80024ba:	1ad3      	subs	r3, r2, r3
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 80024bc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80024c0:	13db      	asrs	r3, r3, #15
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 80024c2:	4a24      	ldr	r2, [pc, #144]	@ (8002554 <bme280_compensate_H_int32+0xc8>)
 80024c4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80024c8:	4611      	mov	r1, r2
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	fb01 f202 	mul.w	r2, r1, r2
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 80024d0:	1292      	asrs	r2, r2, #10
 80024d2:	4921      	ldr	r1, [pc, #132]	@ (8002558 <bme280_compensate_H_int32+0xcc>)
 80024d4:	8809      	ldrh	r1, [r1, #0]
 80024d6:	4608      	mov	r0, r1
 80024d8:	68f9      	ldr	r1, [r7, #12]
 80024da:	fb00 f101 	mul.w	r1, r0, r1
 80024de:	12c9      	asrs	r1, r1, #11
 80024e0:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 80024e4:	fb01 f202 	mul.w	r2, r1, r2
							((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2) +\
 80024e8:	1292      	asrs	r2, r2, #10
 80024ea:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80024ee:	491b      	ldr	r1, [pc, #108]	@ (800255c <bme280_compensate_H_int32+0xd0>)
 80024f0:	f9b1 1000 	ldrsh.w	r1, [r1]
 80024f4:	fb01 f202 	mul.w	r2, r1, r2
 80024f8:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
					8192) >> 14));
 80024fc:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 80024fe:	fb02 f303 	mul.w	r3, r2, r3
 8002502:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	13db      	asrs	r3, r3, #15
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	13d2      	asrs	r2, r2, #15
 800250c:	fb02 f303 	mul.w	r3, r2, r3
 8002510:	11db      	asrs	r3, r3, #7
			((int32_t)dig_H1)) >> 4));
 8002512:	4a13      	ldr	r2, [pc, #76]	@ (8002560 <bme280_compensate_H_int32+0xd4>)
 8002514:	8812      	ldrh	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8002516:	fb02 f303 	mul.w	r3, r2, r3
			((int32_t)dig_H1)) >> 4));
 800251a:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002528:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002530:	bfa8      	it	ge
 8002532:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8002536:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(v_x1_u32r>>12);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	131b      	asrs	r3, r3, #12
}
 800253c:	4618      	mov	r0, r3
 800253e:	3714      	adds	r7, #20
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	20000480 	.word	0x20000480
 800254c:	2000047a 	.word	0x2000047a
 8002550:	2000047c 	.word	0x2000047c
 8002554:	2000047e 	.word	0x2000047e
 8002558:	20000462 	.word	0x20000462
 800255c:	20000478 	.word	0x20000478
 8002560:	20000460 	.word	0x20000460

08002564 <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure (void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8002568:	f7ff fc38 	bl	8001ddc <BMEReadRaw>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d163      	bne.n	800263a <BME280_Measure+0xd6>
	{
		  if (tRaw == 0x800000) Temperature = 0; // value in case temp measurement was disabled
 8002572:	4b39      	ldr	r3, [pc, #228]	@ (8002658 <BME280_Measure+0xf4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800257a:	d104      	bne.n	8002586 <BME280_Measure+0x22>
 800257c:	4b37      	ldr	r3, [pc, #220]	@ (800265c <BME280_Measure+0xf8>)
 800257e:	f04f 0200 	mov.w	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	e016      	b.n	80025b4 <BME280_Measure+0x50>
		  else
		  {
			  Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8002586:	4b34      	ldr	r3, [pc, #208]	@ (8002658 <BME280_Measure+0xf4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fc76 	bl	8001e7c <BME280_compensate_T_int32>
 8002590:	4603      	mov	r3, r0
 8002592:	4618      	mov	r0, r3
 8002594:	f7fd ffc6 	bl	8000524 <__aeabi_i2d>
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	4b30      	ldr	r3, [pc, #192]	@ (8002660 <BME280_Measure+0xfc>)
 800259e:	f7fe f955 	bl	800084c <__aeabi_ddiv>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	4610      	mov	r0, r2
 80025a8:	4619      	mov	r1, r3
 80025aa:	f7fe fafd 	bl	8000ba8 <__aeabi_d2f>
 80025ae:	4603      	mov	r3, r0
 80025b0:	4a2a      	ldr	r2, [pc, #168]	@ (800265c <BME280_Measure+0xf8>)
 80025b2:	6013      	str	r3, [r2, #0]
		  }

		  if (pRaw == 0x800000) Pressure = 0; // value in case temp measurement was disabled
 80025b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002664 <BME280_Measure+0x100>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80025bc:	d104      	bne.n	80025c8 <BME280_Measure+0x64>
 80025be:	4b2a      	ldr	r3, [pc, #168]	@ (8002668 <BME280_Measure+0x104>)
 80025c0:	f04f 0200 	mov.w	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e016      	b.n	80025f6 <BME280_Measure+0x92>
		  else
		  {
#if SUPPORT_64BIT
			  Pressure = (BME280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 80025c8:	4b26      	ldr	r3, [pc, #152]	@ (8002664 <BME280_Measure+0x100>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fc97 	bl	8001f00 <BME280_compensate_P_int64>
 80025d2:	4603      	mov	r3, r0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fd ff95 	bl	8000504 <__aeabi_ui2d>
 80025da:	f04f 0200 	mov.w	r2, #0
 80025de:	4b23      	ldr	r3, [pc, #140]	@ (800266c <BME280_Measure+0x108>)
 80025e0:	f7fe f934 	bl	800084c <__aeabi_ddiv>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	4610      	mov	r0, r2
 80025ea:	4619      	mov	r1, r3
 80025ec:	f7fe fadc 	bl	8000ba8 <__aeabi_d2f>
 80025f0:	4603      	mov	r3, r0
 80025f2:	4a1d      	ldr	r2, [pc, #116]	@ (8002668 <BME280_Measure+0x104>)
 80025f4:	6013      	str	r3, [r2, #0]
			  Pressure = (BME280_compensate_P_int32 (pRaw));  // as per datasheet, the pressure is Pa

#endif
		  }

		  if (hRaw == 0x8000) Humidity = 0; // value in case temp measurement was disabled
 80025f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002670 <BME280_Measure+0x10c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025fe:	d104      	bne.n	800260a <BME280_Measure+0xa6>
 8002600:	4b1c      	ldr	r3, [pc, #112]	@ (8002674 <BME280_Measure+0x110>)
 8002602:	f04f 0200 	mov.w	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = Humidity = 0;
	}
}
 8002608:	e023      	b.n	8002652 <BME280_Measure+0xee>
			  Humidity = (bme280_compensate_H_int32 (hRaw))/1024.0;  // as per datasheet, the temp is x1024
 800260a:	4b19      	ldr	r3, [pc, #100]	@ (8002670 <BME280_Measure+0x10c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff ff3c 	bl	800248c <bme280_compensate_H_int32>
 8002614:	4603      	mov	r3, r0
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd ff74 	bl	8000504 <__aeabi_ui2d>
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	4b15      	ldr	r3, [pc, #84]	@ (8002678 <BME280_Measure+0x114>)
 8002622:	f7fe f913 	bl	800084c <__aeabi_ddiv>
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	f7fe fabb 	bl	8000ba8 <__aeabi_d2f>
 8002632:	4603      	mov	r3, r0
 8002634:	4a0f      	ldr	r2, [pc, #60]	@ (8002674 <BME280_Measure+0x110>)
 8002636:	6013      	str	r3, [r2, #0]
}
 8002638:	e00b      	b.n	8002652 <BME280_Measure+0xee>
		Temperature = Pressure = Humidity = 0;
 800263a:	4b0e      	ldr	r3, [pc, #56]	@ (8002674 <BME280_Measure+0x110>)
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	4b0c      	ldr	r3, [pc, #48]	@ (8002674 <BME280_Measure+0x110>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a08      	ldr	r2, [pc, #32]	@ (8002668 <BME280_Measure+0x104>)
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	4b07      	ldr	r3, [pc, #28]	@ (8002668 <BME280_Measure+0x104>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a03      	ldr	r2, [pc, #12]	@ (800265c <BME280_Measure+0xf8>)
 8002650:	6013      	str	r3, [r2, #0]
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000450 	.word	0x20000450
 800265c:	20000374 	.word	0x20000374
 8002660:	40590000 	.word	0x40590000
 8002664:	20000454 	.word	0x20000454
 8002668:	20000378 	.word	0x20000378
 800266c:	40700000 	.word	0x40700000
 8002670:	20000458 	.word	0x20000458
 8002674:	2000037c 	.word	0x2000037c
 8002678:	40900000 	.word	0x40900000

0800267c <Who_am_i>:

uint8_t Who_am_i(void) {
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af02      	add	r7, sp, #8
    uint8_t chip_id;
    HAL_StatusTypeDef status;

    // Send command to read the chip ID register
    uint8_t chip_id_reg = 0xD0; // Assuming the chip ID register address is 0xD0
 8002682:	23d0      	movs	r3, #208	@ 0xd0
 8002684:	717b      	strb	r3, [r7, #5]
    status = HAL_I2C_Master_Transmit(&hi2c1, BME280_ADDRESS, &chip_id_reg, 1, 1000);
 8002686:	1d7a      	adds	r2, r7, #5
 8002688:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	2301      	movs	r3, #1
 8002690:	21ec      	movs	r1, #236	@ 0xec
 8002692:	4812      	ldr	r0, [pc, #72]	@ (80026dc <Who_am_i+0x60>)
 8002694:	f000 fc38 	bl	8002f08 <HAL_I2C_Master_Transmit>
 8002698:	4603      	mov	r3, r0
 800269a:	71fb      	strb	r3, [r7, #7]

    if (status != HAL_OK) {
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d004      	beq.n	80026ac <Who_am_i+0x30>
        // Handle transmission error
        printf("Error transmitting chip ID register address.\n");
 80026a2:	480f      	ldr	r0, [pc, #60]	@ (80026e0 <Who_am_i+0x64>)
 80026a4:	f005 f82e 	bl	8007704 <puts>
        return 0xFF; // Return an error value
 80026a8:	23ff      	movs	r3, #255	@ 0xff
 80026aa:	e013      	b.n	80026d4 <Who_am_i+0x58>
    }

    // Receive chip ID
    status = HAL_I2C_Master_Receive(&hi2c1, BME280_ADDRESS , &chip_id, 1, 1000);
 80026ac:	1dba      	adds	r2, r7, #6
 80026ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	2301      	movs	r3, #1
 80026b6:	21ec      	movs	r1, #236	@ 0xec
 80026b8:	4808      	ldr	r0, [pc, #32]	@ (80026dc <Who_am_i+0x60>)
 80026ba:	f000 fd3d 	bl	8003138 <HAL_I2C_Master_Receive>
 80026be:	4603      	mov	r3, r0
 80026c0:	71fb      	strb	r3, [r7, #7]

    if (status != HAL_OK) {
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d004      	beq.n	80026d2 <Who_am_i+0x56>
        // Handle receiving error
        printf("Error receiving chip ID.\n");
 80026c8:	4806      	ldr	r0, [pc, #24]	@ (80026e4 <Who_am_i+0x68>)
 80026ca:	f005 f81b 	bl	8007704 <puts>
        return 0xFF; // Return an error value
 80026ce:	23ff      	movs	r3, #255	@ 0xff
 80026d0:	e000      	b.n	80026d4 <Who_am_i+0x58>
    }

    // Print chip ID
    //printf("Chip ID: 0x%02X\n", chip_id);

    return chip_id;
 80026d2:	79bb      	ldrb	r3, [r7, #6]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	2000021c 	.word	0x2000021c
 80026e0:	08009a00 	.word	0x08009a00
 80026e4:	08009a30 	.word	0x08009a30

080026e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002724 <HAL_Init+0x3c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a0b      	ldr	r2, [pc, #44]	@ (8002724 <HAL_Init+0x3c>)
 80026f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026fc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026fe:	2003      	movs	r0, #3
 8002700:	f000 f962 	bl	80029c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002704:	2000      	movs	r0, #0
 8002706:	f000 f80f 	bl	8002728 <HAL_InitTick>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d002      	beq.n	8002716 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	71fb      	strb	r3, [r7, #7]
 8002714:	e001      	b.n	800271a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002716:	f7fe ff53 	bl	80015c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800271a:	79fb      	ldrb	r3, [r7, #7]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3708      	adds	r7, #8
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40022000 	.word	0x40022000

08002728 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002734:	4b17      	ldr	r3, [pc, #92]	@ (8002794 <HAL_InitTick+0x6c>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d023      	beq.n	8002784 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800273c:	4b16      	ldr	r3, [pc, #88]	@ (8002798 <HAL_InitTick+0x70>)
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	4b14      	ldr	r3, [pc, #80]	@ (8002794 <HAL_InitTick+0x6c>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	4619      	mov	r1, r3
 8002746:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800274a:	fbb3 f3f1 	udiv	r3, r3, r1
 800274e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002752:	4618      	mov	r0, r3
 8002754:	f000 f96d 	bl	8002a32 <HAL_SYSTICK_Config>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d10f      	bne.n	800277e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b0f      	cmp	r3, #15
 8002762:	d809      	bhi.n	8002778 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002764:	2200      	movs	r2, #0
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	f04f 30ff 	mov.w	r0, #4294967295
 800276c:	f000 f937 	bl	80029de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002770:	4a0a      	ldr	r2, [pc, #40]	@ (800279c <HAL_InitTick+0x74>)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6013      	str	r3, [r2, #0]
 8002776:	e007      	b.n	8002788 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
 800277c:	e004      	b.n	8002788 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	73fb      	strb	r3, [r7, #15]
 8002782:	e001      	b.n	8002788 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002788:	7bfb      	ldrb	r3, [r7, #15]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000034 	.word	0x20000034
 8002798:	2000002c 	.word	0x2000002c
 800279c:	20000030 	.word	0x20000030

080027a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027a4:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <HAL_IncTick+0x20>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	461a      	mov	r2, r3
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <HAL_IncTick+0x24>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4413      	add	r3, r2
 80027b0:	4a04      	ldr	r2, [pc, #16]	@ (80027c4 <HAL_IncTick+0x24>)
 80027b2:	6013      	str	r3, [r2, #0]
}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	20000034 	.word	0x20000034
 80027c4:	20000484 	.word	0x20000484

080027c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  return uwTick;
 80027cc:	4b03      	ldr	r3, [pc, #12]	@ (80027dc <HAL_GetTick+0x14>)
 80027ce:	681b      	ldr	r3, [r3, #0]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	20000484 	.word	0x20000484

080027e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e8:	f7ff ffee 	bl	80027c8 <HAL_GetTick>
 80027ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f8:	d005      	beq.n	8002806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80027fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002824 <HAL_Delay+0x44>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	461a      	mov	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4413      	add	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002806:	bf00      	nop
 8002808:	f7ff ffde 	bl	80027c8 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	429a      	cmp	r2, r3
 8002816:	d8f7      	bhi.n	8002808 <HAL_Delay+0x28>
  {
  }
}
 8002818:	bf00      	nop
 800281a:	bf00      	nop
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000034 	.word	0x20000034

08002828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002838:	4b0c      	ldr	r3, [pc, #48]	@ (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002844:	4013      	ands	r3, r2
 8002846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002850:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800285a:	4a04      	ldr	r2, [pc, #16]	@ (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	60d3      	str	r3, [r2, #12]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	e000ed00 	.word	0xe000ed00

08002870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002874:	4b04      	ldr	r3, [pc, #16]	@ (8002888 <__NVIC_GetPriorityGrouping+0x18>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	0a1b      	lsrs	r3, r3, #8
 800287a:	f003 0307 	and.w	r3, r3, #7
}
 800287e:	4618      	mov	r0, r3
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	2b00      	cmp	r3, #0
 800289c:	db0b      	blt.n	80028b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	f003 021f 	and.w	r2, r3, #31
 80028a4:	4907      	ldr	r1, [pc, #28]	@ (80028c4 <__NVIC_EnableIRQ+0x38>)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	095b      	lsrs	r3, r3, #5
 80028ac:	2001      	movs	r0, #1
 80028ae:	fa00 f202 	lsl.w	r2, r0, r2
 80028b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	e000e100 	.word	0xe000e100

080028c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	6039      	str	r1, [r7, #0]
 80028d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	db0a      	blt.n	80028f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	490c      	ldr	r1, [pc, #48]	@ (8002914 <__NVIC_SetPriority+0x4c>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	0112      	lsls	r2, r2, #4
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	440b      	add	r3, r1
 80028ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028f0:	e00a      	b.n	8002908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	4908      	ldr	r1, [pc, #32]	@ (8002918 <__NVIC_SetPriority+0x50>)
 80028f8:	79fb      	ldrb	r3, [r7, #7]
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	3b04      	subs	r3, #4
 8002900:	0112      	lsls	r2, r2, #4
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	440b      	add	r3, r1
 8002906:	761a      	strb	r2, [r3, #24]
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	e000e100 	.word	0xe000e100
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800291c:	b480      	push	{r7}
 800291e:	b089      	sub	sp, #36	@ 0x24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f1c3 0307 	rsb	r3, r3, #7
 8002936:	2b04      	cmp	r3, #4
 8002938:	bf28      	it	cs
 800293a:	2304      	movcs	r3, #4
 800293c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3304      	adds	r3, #4
 8002942:	2b06      	cmp	r3, #6
 8002944:	d902      	bls.n	800294c <NVIC_EncodePriority+0x30>
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	3b03      	subs	r3, #3
 800294a:	e000      	b.n	800294e <NVIC_EncodePriority+0x32>
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002950:	f04f 32ff 	mov.w	r2, #4294967295
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	43da      	mvns	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	401a      	ands	r2, r3
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002964:	f04f 31ff 	mov.w	r1, #4294967295
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	fa01 f303 	lsl.w	r3, r1, r3
 800296e:	43d9      	mvns	r1, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002974:	4313      	orrs	r3, r2
         );
}
 8002976:	4618      	mov	r0, r3
 8002978:	3724      	adds	r7, #36	@ 0x24
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3b01      	subs	r3, #1
 8002990:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002994:	d301      	bcc.n	800299a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002996:	2301      	movs	r3, #1
 8002998:	e00f      	b.n	80029ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800299a:	4a0a      	ldr	r2, [pc, #40]	@ (80029c4 <SysTick_Config+0x40>)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3b01      	subs	r3, #1
 80029a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029a2:	210f      	movs	r1, #15
 80029a4:	f04f 30ff 	mov.w	r0, #4294967295
 80029a8:	f7ff ff8e 	bl	80028c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029ac:	4b05      	ldr	r3, [pc, #20]	@ (80029c4 <SysTick_Config+0x40>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029b2:	4b04      	ldr	r3, [pc, #16]	@ (80029c4 <SysTick_Config+0x40>)
 80029b4:	2207      	movs	r2, #7
 80029b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	e000e010 	.word	0xe000e010

080029c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff ff29 	bl	8002828 <__NVIC_SetPriorityGrouping>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b086      	sub	sp, #24
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	4603      	mov	r3, r0
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
 80029ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029f0:	f7ff ff3e 	bl	8002870 <__NVIC_GetPriorityGrouping>
 80029f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	68b9      	ldr	r1, [r7, #8]
 80029fa:	6978      	ldr	r0, [r7, #20]
 80029fc:	f7ff ff8e 	bl	800291c <NVIC_EncodePriority>
 8002a00:	4602      	mov	r2, r0
 8002a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff ff5d 	bl	80028c8 <__NVIC_SetPriority>
}
 8002a0e:	bf00      	nop
 8002a10:	3718      	adds	r7, #24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b082      	sub	sp, #8
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff ff31 	bl	800288c <__NVIC_EnableIRQ>
}
 8002a2a:	bf00      	nop
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7ff ffa2 	bl	8002984 <SysTick_Config>
 8002a40:	4603      	mov	r3, r0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
	...

08002a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b087      	sub	sp, #28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a5a:	e17f      	b.n	8002d5c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	2101      	movs	r1, #1
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	fa01 f303 	lsl.w	r3, r1, r3
 8002a68:	4013      	ands	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 8171 	beq.w	8002d56 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f003 0303 	and.w	r3, r3, #3
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d005      	beq.n	8002a8c <HAL_GPIO_Init+0x40>
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f003 0303 	and.w	r3, r3, #3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d130      	bne.n	8002aee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	2203      	movs	r2, #3
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	43db      	mvns	r3, r3
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	091b      	lsrs	r3, r3, #4
 8002ad8:	f003 0201 	and.w	r2, r3, #1
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f003 0303 	and.w	r3, r3, #3
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d118      	bne.n	8002b2c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002b00:	2201      	movs	r2, #1
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	08db      	lsrs	r3, r3, #3
 8002b16:	f003 0201 	and.w	r2, r3, #1
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	d017      	beq.n	8002b68 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	2203      	movs	r2, #3
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d123      	bne.n	8002bbc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	08da      	lsrs	r2, r3, #3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3208      	adds	r2, #8
 8002b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b80:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	220f      	movs	r2, #15
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	4013      	ands	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	08da      	lsrs	r2, r3, #3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3208      	adds	r2, #8
 8002bb6:	6939      	ldr	r1, [r7, #16]
 8002bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	2203      	movs	r2, #3
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0203 	and.w	r2, r3, #3
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 80ac 	beq.w	8002d56 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8002d7c <HAL_GPIO_Init+0x330>)
 8002c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c02:	4a5e      	ldr	r2, [pc, #376]	@ (8002d7c <HAL_GPIO_Init+0x330>)
 8002c04:	f043 0301 	orr.w	r3, r3, #1
 8002c08:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c0a:	4b5c      	ldr	r3, [pc, #368]	@ (8002d7c <HAL_GPIO_Init+0x330>)
 8002c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c16:	4a5a      	ldr	r2, [pc, #360]	@ (8002d80 <HAL_GPIO_Init+0x334>)
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	089b      	lsrs	r3, r3, #2
 8002c1c:	3302      	adds	r3, #2
 8002c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c22:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f003 0303 	and.w	r3, r3, #3
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	220f      	movs	r2, #15
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43db      	mvns	r3, r3
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4013      	ands	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c40:	d025      	beq.n	8002c8e <HAL_GPIO_Init+0x242>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a4f      	ldr	r2, [pc, #316]	@ (8002d84 <HAL_GPIO_Init+0x338>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d01f      	beq.n	8002c8a <HAL_GPIO_Init+0x23e>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a4e      	ldr	r2, [pc, #312]	@ (8002d88 <HAL_GPIO_Init+0x33c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d019      	beq.n	8002c86 <HAL_GPIO_Init+0x23a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a4d      	ldr	r2, [pc, #308]	@ (8002d8c <HAL_GPIO_Init+0x340>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d013      	beq.n	8002c82 <HAL_GPIO_Init+0x236>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a4c      	ldr	r2, [pc, #304]	@ (8002d90 <HAL_GPIO_Init+0x344>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d00d      	beq.n	8002c7e <HAL_GPIO_Init+0x232>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a4b      	ldr	r2, [pc, #300]	@ (8002d94 <HAL_GPIO_Init+0x348>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d007      	beq.n	8002c7a <HAL_GPIO_Init+0x22e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a4a      	ldr	r2, [pc, #296]	@ (8002d98 <HAL_GPIO_Init+0x34c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d101      	bne.n	8002c76 <HAL_GPIO_Init+0x22a>
 8002c72:	2306      	movs	r3, #6
 8002c74:	e00c      	b.n	8002c90 <HAL_GPIO_Init+0x244>
 8002c76:	2307      	movs	r3, #7
 8002c78:	e00a      	b.n	8002c90 <HAL_GPIO_Init+0x244>
 8002c7a:	2305      	movs	r3, #5
 8002c7c:	e008      	b.n	8002c90 <HAL_GPIO_Init+0x244>
 8002c7e:	2304      	movs	r3, #4
 8002c80:	e006      	b.n	8002c90 <HAL_GPIO_Init+0x244>
 8002c82:	2303      	movs	r3, #3
 8002c84:	e004      	b.n	8002c90 <HAL_GPIO_Init+0x244>
 8002c86:	2302      	movs	r3, #2
 8002c88:	e002      	b.n	8002c90 <HAL_GPIO_Init+0x244>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <HAL_GPIO_Init+0x244>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	f002 0203 	and.w	r2, r2, #3
 8002c96:	0092      	lsls	r2, r2, #2
 8002c98:	4093      	lsls	r3, r2
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ca0:	4937      	ldr	r1, [pc, #220]	@ (8002d80 <HAL_GPIO_Init+0x334>)
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	089b      	lsrs	r3, r3, #2
 8002ca6:	3302      	adds	r3, #2
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cae:	4b3b      	ldr	r3, [pc, #236]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002cd2:	4a32      	ldr	r2, [pc, #200]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002cd8:	4b30      	ldr	r3, [pc, #192]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cfc:	4a27      	ldr	r2, [pc, #156]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d02:	4b26      	ldr	r3, [pc, #152]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d26:	4a1d      	ldr	r2, [pc, #116]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	43db      	mvns	r3, r3
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d50:	4a12      	ldr	r2, [pc, #72]	@ (8002d9c <HAL_GPIO_Init+0x350>)
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	3301      	adds	r3, #1
 8002d5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	fa22 f303 	lsr.w	r3, r2, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f47f ae78 	bne.w	8002a5c <HAL_GPIO_Init+0x10>
  }
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	371c      	adds	r7, #28
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	40010000 	.word	0x40010000
 8002d84:	48000400 	.word	0x48000400
 8002d88:	48000800 	.word	0x48000800
 8002d8c:	48000c00 	.word	0x48000c00
 8002d90:	48001000 	.word	0x48001000
 8002d94:	48001400 	.word	0x48001400
 8002d98:	48001800 	.word	0x48001800
 8002d9c:	40010400 	.word	0x40010400

08002da0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002daa:	4b08      	ldr	r3, [pc, #32]	@ (8002dcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dac:	695a      	ldr	r2, [r3, #20]
 8002dae:	88fb      	ldrh	r3, [r7, #6]
 8002db0:	4013      	ands	r3, r2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d006      	beq.n	8002dc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002db6:	4a05      	ldr	r2, [pc, #20]	@ (8002dcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002db8:	88fb      	ldrh	r3, [r7, #6]
 8002dba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002dbc:	88fb      	ldrh	r3, [r7, #6]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe fbb0 	bl	8001524 <HAL_GPIO_EXTI_Callback>
  }
}
 8002dc4:	bf00      	nop
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40010400 	.word	0x40010400

08002dd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e08d      	b.n	8002efe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d106      	bne.n	8002dfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7fe fc06 	bl	8001608 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2224      	movs	r2, #36	@ 0x24
 8002e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f022 0201 	bic.w	r2, r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d107      	bne.n	8002e4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689a      	ldr	r2, [r3, #8]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e46:	609a      	str	r2, [r3, #8]
 8002e48:	e006      	b.n	8002e58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689a      	ldr	r2, [r3, #8]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002e56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d108      	bne.n	8002e72 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e6e:	605a      	str	r2, [r3, #4]
 8002e70:	e007      	b.n	8002e82 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6812      	ldr	r2, [r2, #0]
 8002e8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68da      	ldr	r2, [r3, #12]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ea4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	691a      	ldr	r2, [r3, #16]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	69d9      	ldr	r1, [r3, #28]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a1a      	ldr	r2, [r3, #32]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f042 0201 	orr.w	r2, r2, #1
 8002ede:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2220      	movs	r2, #32
 8002eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af02      	add	r7, sp, #8
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	607a      	str	r2, [r7, #4]
 8002f12:	461a      	mov	r2, r3
 8002f14:	460b      	mov	r3, r1
 8002f16:	817b      	strh	r3, [r7, #10]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b20      	cmp	r3, #32
 8002f26:	f040 80fd 	bne.w	8003124 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d101      	bne.n	8002f38 <HAL_I2C_Master_Transmit+0x30>
 8002f34:	2302      	movs	r3, #2
 8002f36:	e0f6      	b.n	8003126 <HAL_I2C_Master_Transmit+0x21e>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f40:	f7ff fc42 	bl	80027c8 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	2319      	movs	r3, #25
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f000 fdea 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e0e1      	b.n	8003126 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2221      	movs	r2, #33	@ 0x21
 8002f66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2210      	movs	r2, #16
 8002f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	893a      	ldrh	r2, [r7, #8]
 8002f82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	2bff      	cmp	r3, #255	@ 0xff
 8002f92:	d906      	bls.n	8002fa2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	22ff      	movs	r2, #255	@ 0xff
 8002f98:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002f9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f9e:	617b      	str	r3, [r7, #20]
 8002fa0:	e007      	b.n	8002fb2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002fac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fb0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d024      	beq.n	8003004 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fbe:	781a      	ldrb	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	8979      	ldrh	r1, [r7, #10]
 8002ff6:	4b4e      	ldr	r3, [pc, #312]	@ (8003130 <HAL_I2C_Master_Transmit+0x228>)
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 ffd1 	bl	8003fa4 <I2C_TransferConfig>
 8003002:	e066      	b.n	80030d2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003008:	b2da      	uxtb	r2, r3
 800300a:	8979      	ldrh	r1, [r7, #10]
 800300c:	4b48      	ldr	r3, [pc, #288]	@ (8003130 <HAL_I2C_Master_Transmit+0x228>)
 800300e:	9300      	str	r3, [sp, #0]
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 ffc6 	bl	8003fa4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003018:	e05b      	b.n	80030d2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	6a39      	ldr	r1, [r7, #32]
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 fdd3 	bl	8003bca <I2C_WaitOnTXISFlagUntilTimeout>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e07b      	b.n	8003126 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	781a      	ldrb	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003048:	b29b      	uxth	r3, r3
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003056:	3b01      	subs	r3, #1
 8003058:	b29a      	uxth	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003062:	b29b      	uxth	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d034      	beq.n	80030d2 <HAL_I2C_Master_Transmit+0x1ca>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800306c:	2b00      	cmp	r3, #0
 800306e:	d130      	bne.n	80030d2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	2200      	movs	r2, #0
 8003078:	2180      	movs	r1, #128	@ 0x80
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f000 fd56 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e04d      	b.n	8003126 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800308e:	b29b      	uxth	r3, r3
 8003090:	2bff      	cmp	r3, #255	@ 0xff
 8003092:	d90e      	bls.n	80030b2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	22ff      	movs	r2, #255	@ 0xff
 8003098:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	8979      	ldrh	r1, [r7, #10]
 80030a2:	2300      	movs	r3, #0
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 ff7a 	bl	8003fa4 <I2C_TransferConfig>
 80030b0:	e00f      	b.n	80030d2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c0:	b2da      	uxtb	r2, r3
 80030c2:	8979      	ldrh	r1, [r7, #10]
 80030c4:	2300      	movs	r3, #0
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 ff69 	bl	8003fa4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d19e      	bne.n	800301a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030dc:	693a      	ldr	r2, [r7, #16]
 80030de:	6a39      	ldr	r1, [r7, #32]
 80030e0:	68f8      	ldr	r0, [r7, #12]
 80030e2:	f000 fdb9 	bl	8003c58 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e01a      	b.n	8003126 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2220      	movs	r2, #32
 80030f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6859      	ldr	r1, [r3, #4]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4b0c      	ldr	r3, [pc, #48]	@ (8003134 <HAL_I2C_Master_Transmit+0x22c>)
 8003104:	400b      	ands	r3, r1
 8003106:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2220      	movs	r2, #32
 800310c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	e000      	b.n	8003126 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003124:	2302      	movs	r3, #2
  }
}
 8003126:	4618      	mov	r0, r3
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	80002000 	.word	0x80002000
 8003134:	fe00e800 	.word	0xfe00e800

08003138 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b088      	sub	sp, #32
 800313c:	af02      	add	r7, sp, #8
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	461a      	mov	r2, r3
 8003144:	460b      	mov	r3, r1
 8003146:	817b      	strh	r3, [r7, #10]
 8003148:	4613      	mov	r3, r2
 800314a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b20      	cmp	r3, #32
 8003156:	f040 80db 	bne.w	8003310 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_I2C_Master_Receive+0x30>
 8003164:	2302      	movs	r3, #2
 8003166:	e0d4      	b.n	8003312 <HAL_I2C_Master_Receive+0x1da>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003170:	f7ff fb2a 	bl	80027c8 <HAL_GetTick>
 8003174:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	2319      	movs	r3, #25
 800317c:	2201      	movs	r2, #1
 800317e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fcd2 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e0bf      	b.n	8003312 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2222      	movs	r2, #34	@ 0x22
 8003196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2210      	movs	r2, #16
 800319e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	893a      	ldrh	r2, [r7, #8]
 80031b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	2bff      	cmp	r3, #255	@ 0xff
 80031c2:	d90e      	bls.n	80031e2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	22ff      	movs	r2, #255	@ 0xff
 80031c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	8979      	ldrh	r1, [r7, #10]
 80031d2:	4b52      	ldr	r3, [pc, #328]	@ (800331c <HAL_I2C_Master_Receive+0x1e4>)
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 fee2 	bl	8003fa4 <I2C_TransferConfig>
 80031e0:	e06d      	b.n	80032be <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	8979      	ldrh	r1, [r7, #10]
 80031f4:	4b49      	ldr	r3, [pc, #292]	@ (800331c <HAL_I2C_Master_Receive+0x1e4>)
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 fed1 	bl	8003fa4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003202:	e05c      	b.n	80032be <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	6a39      	ldr	r1, [r7, #32]
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f000 fd69 	bl	8003ce0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e07c      	b.n	8003312 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003222:	b2d2      	uxtb	r2, r2
 8003224:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003234:	3b01      	subs	r3, #1
 8003236:	b29a      	uxth	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003240:	b29b      	uxth	r3, r3
 8003242:	3b01      	subs	r3, #1
 8003244:	b29a      	uxth	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324e:	b29b      	uxth	r3, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d034      	beq.n	80032be <HAL_I2C_Master_Receive+0x186>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	2b00      	cmp	r3, #0
 800325a:	d130      	bne.n	80032be <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	2200      	movs	r2, #0
 8003264:	2180      	movs	r1, #128	@ 0x80
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f000 fc60 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e04d      	b.n	8003312 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327a:	b29b      	uxth	r3, r3
 800327c:	2bff      	cmp	r3, #255	@ 0xff
 800327e:	d90e      	bls.n	800329e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	22ff      	movs	r2, #255	@ 0xff
 8003284:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800328a:	b2da      	uxtb	r2, r3
 800328c:	8979      	ldrh	r1, [r7, #10]
 800328e:	2300      	movs	r3, #0
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 fe84 	bl	8003fa4 <I2C_TransferConfig>
 800329c:	e00f      	b.n	80032be <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ac:	b2da      	uxtb	r2, r3
 80032ae:	8979      	ldrh	r1, [r7, #10]
 80032b0:	2300      	movs	r3, #0
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f000 fe73 	bl	8003fa4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d19d      	bne.n	8003204 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	6a39      	ldr	r1, [r7, #32]
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 fcc3 	bl	8003c58 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e01a      	b.n	8003312 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2220      	movs	r2, #32
 80032e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6859      	ldr	r1, [r3, #4]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003320 <HAL_I2C_Master_Receive+0x1e8>)
 80032f0:	400b      	ands	r3, r1
 80032f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	e000      	b.n	8003312 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003310:	2302      	movs	r3, #2
  }
}
 8003312:	4618      	mov	r0, r3
 8003314:	3718      	adds	r7, #24
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	80002400 	.word	0x80002400
 8003320:	fe00e800 	.word	0xfe00e800

08003324 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	4608      	mov	r0, r1
 800332e:	4611      	mov	r1, r2
 8003330:	461a      	mov	r2, r3
 8003332:	4603      	mov	r3, r0
 8003334:	817b      	strh	r3, [r7, #10]
 8003336:	460b      	mov	r3, r1
 8003338:	813b      	strh	r3, [r7, #8]
 800333a:	4613      	mov	r3, r2
 800333c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b20      	cmp	r3, #32
 8003348:	f040 80f9 	bne.w	800353e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <HAL_I2C_Mem_Write+0x34>
 8003352:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003354:	2b00      	cmp	r3, #0
 8003356:	d105      	bne.n	8003364 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800335e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e0ed      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800336a:	2b01      	cmp	r3, #1
 800336c:	d101      	bne.n	8003372 <HAL_I2C_Mem_Write+0x4e>
 800336e:	2302      	movs	r3, #2
 8003370:	e0e6      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800337a:	f7ff fa25 	bl	80027c8 <HAL_GetTick>
 800337e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	2319      	movs	r3, #25
 8003386:	2201      	movs	r2, #1
 8003388:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 fbcd 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e0d1      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2221      	movs	r2, #33	@ 0x21
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2240      	movs	r2, #64	@ 0x40
 80033a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6a3a      	ldr	r2, [r7, #32]
 80033b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80033bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033c4:	88f8      	ldrh	r0, [r7, #6]
 80033c6:	893a      	ldrh	r2, [r7, #8]
 80033c8:	8979      	ldrh	r1, [r7, #10]
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	9301      	str	r3, [sp, #4]
 80033ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	4603      	mov	r3, r0
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f000 fadd 	bl	8003994 <I2C_RequestMemoryWrite>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d005      	beq.n	80033ec <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0a9      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2bff      	cmp	r3, #255	@ 0xff
 80033f4:	d90e      	bls.n	8003414 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	22ff      	movs	r2, #255	@ 0xff
 80033fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003400:	b2da      	uxtb	r2, r3
 8003402:	8979      	ldrh	r1, [r7, #10]
 8003404:	2300      	movs	r3, #0
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 fdc9 	bl	8003fa4 <I2C_TransferConfig>
 8003412:	e00f      	b.n	8003434 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003422:	b2da      	uxtb	r2, r3
 8003424:	8979      	ldrh	r1, [r7, #10]
 8003426:	2300      	movs	r3, #0
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 fdb8 	bl	8003fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fbc6 	bl	8003bca <I2C_WaitOnTXISFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e07b      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	781a      	ldrb	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003458:	1c5a      	adds	r2, r3, #1
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003462:	b29b      	uxth	r3, r3
 8003464:	3b01      	subs	r3, #1
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003470:	3b01      	subs	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347c:	b29b      	uxth	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d034      	beq.n	80034ec <HAL_I2C_Mem_Write+0x1c8>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003486:	2b00      	cmp	r3, #0
 8003488:	d130      	bne.n	80034ec <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003490:	2200      	movs	r2, #0
 8003492:	2180      	movs	r1, #128	@ 0x80
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 fb49 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e04d      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2bff      	cmp	r3, #255	@ 0xff
 80034ac:	d90e      	bls.n	80034cc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	22ff      	movs	r2, #255	@ 0xff
 80034b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b8:	b2da      	uxtb	r2, r3
 80034ba:	8979      	ldrh	r1, [r7, #10]
 80034bc:	2300      	movs	r3, #0
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f000 fd6d 	bl	8003fa4 <I2C_TransferConfig>
 80034ca:	e00f      	b.n	80034ec <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	8979      	ldrh	r1, [r7, #10]
 80034de:	2300      	movs	r3, #0
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f000 fd5c 	bl	8003fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d19e      	bne.n	8003434 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034f6:	697a      	ldr	r2, [r7, #20]
 80034f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 fbac 	bl	8003c58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e01a      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2220      	movs	r2, #32
 8003510:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6859      	ldr	r1, [r3, #4]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	4b0a      	ldr	r3, [pc, #40]	@ (8003548 <HAL_I2C_Mem_Write+0x224>)
 800351e:	400b      	ands	r3, r1
 8003520:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800353a:	2300      	movs	r3, #0
 800353c:	e000      	b.n	8003540 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800353e:	2302      	movs	r3, #2
  }
}
 8003540:	4618      	mov	r0, r3
 8003542:	3718      	adds	r7, #24
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	fe00e800 	.word	0xfe00e800

0800354c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b088      	sub	sp, #32
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	4608      	mov	r0, r1
 8003556:	4611      	mov	r1, r2
 8003558:	461a      	mov	r2, r3
 800355a:	4603      	mov	r3, r0
 800355c:	817b      	strh	r3, [r7, #10]
 800355e:	460b      	mov	r3, r1
 8003560:	813b      	strh	r3, [r7, #8]
 8003562:	4613      	mov	r3, r2
 8003564:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b20      	cmp	r3, #32
 8003570:	f040 80fd 	bne.w	800376e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d002      	beq.n	8003580 <HAL_I2C_Mem_Read+0x34>
 800357a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800357c:	2b00      	cmp	r3, #0
 800357e:	d105      	bne.n	800358c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003586:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e0f1      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_I2C_Mem_Read+0x4e>
 8003596:	2302      	movs	r3, #2
 8003598:	e0ea      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035a2:	f7ff f911 	bl	80027c8 <HAL_GetTick>
 80035a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	9300      	str	r3, [sp, #0]
 80035ac:	2319      	movs	r3, #25
 80035ae:	2201      	movs	r2, #1
 80035b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 fab9 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0d5      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2222      	movs	r2, #34	@ 0x22
 80035c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2240      	movs	r2, #64	@ 0x40
 80035d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6a3a      	ldr	r2, [r7, #32]
 80035de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035ec:	88f8      	ldrh	r0, [r7, #6]
 80035ee:	893a      	ldrh	r2, [r7, #8]
 80035f0:	8979      	ldrh	r1, [r7, #10]
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	9301      	str	r3, [sp, #4]
 80035f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	4603      	mov	r3, r0
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f000 fa1d 	bl	8003a3c <I2C_RequestMemoryRead>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d005      	beq.n	8003614 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0ad      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003618:	b29b      	uxth	r3, r3
 800361a:	2bff      	cmp	r3, #255	@ 0xff
 800361c:	d90e      	bls.n	800363c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	22ff      	movs	r2, #255	@ 0xff
 8003622:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003628:	b2da      	uxtb	r2, r3
 800362a:	8979      	ldrh	r1, [r7, #10]
 800362c:	4b52      	ldr	r3, [pc, #328]	@ (8003778 <HAL_I2C_Mem_Read+0x22c>)
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 fcb5 	bl	8003fa4 <I2C_TransferConfig>
 800363a:	e00f      	b.n	800365c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003640:	b29a      	uxth	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364a:	b2da      	uxtb	r2, r3
 800364c:	8979      	ldrh	r1, [r7, #10]
 800364e:	4b4a      	ldr	r3, [pc, #296]	@ (8003778 <HAL_I2C_Mem_Read+0x22c>)
 8003650:	9300      	str	r3, [sp, #0]
 8003652:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 fca4 	bl	8003fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003662:	2200      	movs	r2, #0
 8003664:	2104      	movs	r1, #4
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 fa60 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e07c      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003680:	b2d2      	uxtb	r2, r2
 8003682:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003688:	1c5a      	adds	r2, r3, #1
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003692:	3b01      	subs	r3, #1
 8003694:	b29a      	uxth	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369e:	b29b      	uxth	r3, r3
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d034      	beq.n	800371c <HAL_I2C_Mem_Read+0x1d0>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d130      	bne.n	800371c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c0:	2200      	movs	r2, #0
 80036c2:	2180      	movs	r1, #128	@ 0x80
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 fa31 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d001      	beq.n	80036d4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e04d      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d8:	b29b      	uxth	r3, r3
 80036da:	2bff      	cmp	r3, #255	@ 0xff
 80036dc:	d90e      	bls.n	80036fc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	22ff      	movs	r2, #255	@ 0xff
 80036e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	8979      	ldrh	r1, [r7, #10]
 80036ec:	2300      	movs	r3, #0
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fc55 	bl	8003fa4 <I2C_TransferConfig>
 80036fa:	e00f      	b.n	800371c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003700:	b29a      	uxth	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370a:	b2da      	uxtb	r2, r3
 800370c:	8979      	ldrh	r1, [r7, #10]
 800370e:	2300      	movs	r3, #0
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 fc44 	bl	8003fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003720:	b29b      	uxth	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d19a      	bne.n	800365c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 fa94 	bl	8003c58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e01a      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2220      	movs	r2, #32
 8003740:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6859      	ldr	r1, [r3, #4]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	4b0b      	ldr	r3, [pc, #44]	@ (800377c <HAL_I2C_Mem_Read+0x230>)
 800374e:	400b      	ands	r3, r1
 8003750:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2220      	movs	r2, #32
 8003756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	e000      	b.n	8003770 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800376e:	2302      	movs	r3, #2
  }
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	80002400 	.word	0x80002400
 800377c:	fe00e800 	.word	0xfe00e800

08003780 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b08a      	sub	sp, #40	@ 0x28
 8003784:	af02      	add	r7, sp, #8
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	603b      	str	r3, [r7, #0]
 800378c:	460b      	mov	r3, r1
 800378e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003790:	2300      	movs	r3, #0
 8003792:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b20      	cmp	r3, #32
 800379e:	f040 80f3 	bne.w	8003988 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037b0:	d101      	bne.n	80037b6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80037b2:	2302      	movs	r3, #2
 80037b4:	e0e9      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_I2C_IsDeviceReady+0x44>
 80037c0:	2302      	movs	r3, #2
 80037c2:	e0e2      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2224      	movs	r2, #36	@ 0x24
 80037d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d107      	bne.n	80037f2 <HAL_I2C_IsDeviceReady+0x72>
 80037e2:	897b      	ldrh	r3, [r7, #10]
 80037e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80037f0:	e006      	b.n	8003800 <HAL_I2C_IsDeviceReady+0x80>
 80037f2:	897b      	ldrh	r3, [r7, #10]
 80037f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037fc:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	6812      	ldr	r2, [r2, #0]
 8003804:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003806:	f7fe ffdf 	bl	80027c8 <HAL_GetTick>
 800380a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	f003 0320 	and.w	r3, r3, #32
 8003816:	2b20      	cmp	r3, #32
 8003818:	bf0c      	ite	eq
 800381a:	2301      	moveq	r3, #1
 800381c:	2300      	movne	r3, #0
 800381e:	b2db      	uxtb	r3, r3
 8003820:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b10      	cmp	r3, #16
 800382e:	bf0c      	ite	eq
 8003830:	2301      	moveq	r3, #1
 8003832:	2300      	movne	r3, #0
 8003834:	b2db      	uxtb	r3, r3
 8003836:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003838:	e034      	b.n	80038a4 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d01a      	beq.n	8003878 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003842:	f7fe ffc1 	bl	80027c8 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d302      	bcc.n	8003858 <HAL_I2C_IsDeviceReady+0xd8>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10f      	bne.n	8003878 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2220      	movs	r2, #32
 800385c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003864:	f043 0220 	orr.w	r2, r3, #32
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e088      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	2b20      	cmp	r3, #32
 8003884:	bf0c      	ite	eq
 8003886:	2301      	moveq	r3, #1
 8003888:	2300      	movne	r3, #0
 800388a:	b2db      	uxtb	r3, r3
 800388c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	f003 0310 	and.w	r3, r3, #16
 8003898:	2b10      	cmp	r3, #16
 800389a:	bf0c      	ite	eq
 800389c:	2301      	moveq	r3, #1
 800389e:	2300      	movne	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80038a4:	7ffb      	ldrb	r3, [r7, #31]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d102      	bne.n	80038b0 <HAL_I2C_IsDeviceReady+0x130>
 80038aa:	7fbb      	ldrb	r3, [r7, #30]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0c4      	beq.n	800383a <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	f003 0310 	and.w	r3, r3, #16
 80038ba:	2b10      	cmp	r3, #16
 80038bc:	d01a      	beq.n	80038f4 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2200      	movs	r2, #0
 80038c6:	2120      	movs	r1, #32
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 f92f 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d001      	beq.n	80038d8 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e058      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2220      	movs	r2, #32
 80038de:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80038f0:	2300      	movs	r3, #0
 80038f2:	e04a      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	2200      	movs	r2, #0
 80038fc:	2120      	movs	r1, #32
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 f914 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e03d      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2210      	movs	r2, #16
 8003914:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2220      	movs	r2, #32
 800391c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	429a      	cmp	r2, r3
 8003924:	d118      	bne.n	8003958 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003934:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	9300      	str	r3, [sp, #0]
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2200      	movs	r2, #0
 800393e:	2120      	movs	r1, #32
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 f8f3 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e01c      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2220      	movs	r2, #32
 8003956:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	3301      	adds	r3, #1
 800395c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	429a      	cmp	r2, r3
 8003964:	f63f af39 	bhi.w	80037da <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2220      	movs	r2, #32
 800396c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003974:	f043 0220 	orr.w	r2, r3, #32
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e000      	b.n	800398a <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8003988:	2302      	movs	r3, #2
  }
}
 800398a:	4618      	mov	r0, r3
 800398c:	3720      	adds	r7, #32
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af02      	add	r7, sp, #8
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	4608      	mov	r0, r1
 800399e:	4611      	mov	r1, r2
 80039a0:	461a      	mov	r2, r3
 80039a2:	4603      	mov	r3, r0
 80039a4:	817b      	strh	r3, [r7, #10]
 80039a6:	460b      	mov	r3, r1
 80039a8:	813b      	strh	r3, [r7, #8]
 80039aa:	4613      	mov	r3, r2
 80039ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80039ae:	88fb      	ldrh	r3, [r7, #6]
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	8979      	ldrh	r1, [r7, #10]
 80039b4:	4b20      	ldr	r3, [pc, #128]	@ (8003a38 <I2C_RequestMemoryWrite+0xa4>)
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 faf1 	bl	8003fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039c2:	69fa      	ldr	r2, [r7, #28]
 80039c4:	69b9      	ldr	r1, [r7, #24]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f8ff 	bl	8003bca <I2C_WaitOnTXISFlagUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e02c      	b.n	8003a30 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039d6:	88fb      	ldrh	r3, [r7, #6]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d105      	bne.n	80039e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039dc:	893b      	ldrh	r3, [r7, #8]
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80039e6:	e015      	b.n	8003a14 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80039e8:	893b      	ldrh	r3, [r7, #8]
 80039ea:	0a1b      	lsrs	r3, r3, #8
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	b2da      	uxtb	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039f6:	69fa      	ldr	r2, [r7, #28]
 80039f8:	69b9      	ldr	r1, [r7, #24]
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 f8e5 	bl	8003bca <I2C_WaitOnTXISFlagUntilTimeout>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d001      	beq.n	8003a0a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e012      	b.n	8003a30 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a0a:	893b      	ldrh	r3, [r7, #8]
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	2180      	movs	r1, #128	@ 0x80
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 f884 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	80002000 	.word	0x80002000

08003a3c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	4608      	mov	r0, r1
 8003a46:	4611      	mov	r1, r2
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	817b      	strh	r3, [r7, #10]
 8003a4e:	460b      	mov	r3, r1
 8003a50:	813b      	strh	r3, [r7, #8]
 8003a52:	4613      	mov	r3, r2
 8003a54:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003a56:	88fb      	ldrh	r3, [r7, #6]
 8003a58:	b2da      	uxtb	r2, r3
 8003a5a:	8979      	ldrh	r1, [r7, #10]
 8003a5c:	4b20      	ldr	r3, [pc, #128]	@ (8003ae0 <I2C_RequestMemoryRead+0xa4>)
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	2300      	movs	r3, #0
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f000 fa9e 	bl	8003fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a68:	69fa      	ldr	r2, [r7, #28]
 8003a6a:	69b9      	ldr	r1, [r7, #24]
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 f8ac 	bl	8003bca <I2C_WaitOnTXISFlagUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e02c      	b.n	8003ad6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a7c:	88fb      	ldrh	r3, [r7, #6]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d105      	bne.n	8003a8e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a82:	893b      	ldrh	r3, [r7, #8]
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a8c:	e015      	b.n	8003aba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a8e:	893b      	ldrh	r3, [r7, #8]
 8003a90:	0a1b      	lsrs	r3, r3, #8
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	b2da      	uxtb	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a9c:	69fa      	ldr	r2, [r7, #28]
 8003a9e:	69b9      	ldr	r1, [r7, #24]
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 f892 	bl	8003bca <I2C_WaitOnTXISFlagUntilTimeout>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e012      	b.n	8003ad6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ab0:	893b      	ldrh	r3, [r7, #8]
 8003ab2:	b2da      	uxtb	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2140      	movs	r1, #64	@ 0x40
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f000 f831 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e000      	b.n	8003ad6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	80002000 	.word	0x80002000

08003ae4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d103      	bne.n	8003b02 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2200      	movs	r2, #0
 8003b00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d007      	beq.n	8003b20 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699a      	ldr	r2, [r3, #24]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 0201 	orr.w	r2, r2, #1
 8003b1e:	619a      	str	r2, [r3, #24]
  }
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b3c:	e031      	b.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d02d      	beq.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b46:	f7fe fe3f 	bl	80027c8 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d122      	bne.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	699a      	ldr	r2, [r3, #24]
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	4013      	ands	r3, r2
 8003b66:	68ba      	ldr	r2, [r7, #8]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	bf0c      	ite	eq
 8003b6c:	2301      	moveq	r3, #1
 8003b6e:	2300      	movne	r3, #0
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	461a      	mov	r2, r3
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d113      	bne.n	8003ba2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7e:	f043 0220 	orr.w	r2, r3, #32
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2220      	movs	r2, #32
 8003b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e00f      	b.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699a      	ldr	r2, [r3, #24]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	4013      	ands	r3, r2
 8003bac:	68ba      	ldr	r2, [r7, #8]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	bf0c      	ite	eq
 8003bb2:	2301      	moveq	r3, #1
 8003bb4:	2300      	movne	r3, #0
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	461a      	mov	r2, r3
 8003bba:	79fb      	ldrb	r3, [r7, #7]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d0be      	beq.n	8003b3e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	60f8      	str	r0, [r7, #12]
 8003bd2:	60b9      	str	r1, [r7, #8]
 8003bd4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003bd6:	e033      	b.n	8003c40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	68b9      	ldr	r1, [r7, #8]
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 f901 	bl	8003de4 <I2C_IsErrorOccurred>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e031      	b.n	8003c50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf2:	d025      	beq.n	8003c40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf4:	f7fe fde8 	bl	80027c8 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d302      	bcc.n	8003c0a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d11a      	bne.n	8003c40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d013      	beq.n	8003c40 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1c:	f043 0220 	orr.w	r2, r3, #32
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2220      	movs	r2, #32
 8003c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e007      	b.n	8003c50 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d1c4      	bne.n	8003bd8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c64:	e02f      	b.n	8003cc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 f8ba 	bl	8003de4 <I2C_IsErrorOccurred>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e02d      	b.n	8003cd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c7a:	f7fe fda5 	bl	80027c8 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d302      	bcc.n	8003c90 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d11a      	bne.n	8003cc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b20      	cmp	r3, #32
 8003c9c:	d013      	beq.n	8003cc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca2:	f043 0220 	orr.w	r2, r3, #32
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e007      	b.n	8003cd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f003 0320 	and.w	r3, r3, #32
 8003cd0:	2b20      	cmp	r3, #32
 8003cd2:	d1c8      	bne.n	8003c66 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cec:	e06b      	b.n	8003dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	68b9      	ldr	r1, [r7, #8]
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 f876 	bl	8003de4 <I2C_IsErrorOccurred>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e069      	b.n	8003dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	f003 0320 	and.w	r3, r3, #32
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	d138      	bne.n	8003d82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	d105      	bne.n	8003d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	e055      	b.n	8003dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	f003 0310 	and.w	r3, r3, #16
 8003d34:	2b10      	cmp	r3, #16
 8003d36:	d107      	bne.n	8003d48 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2210      	movs	r2, #16
 8003d3e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2204      	movs	r2, #4
 8003d44:	645a      	str	r2, [r3, #68]	@ 0x44
 8003d46:	e002      	b.n	8003d4e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2220      	movs	r2, #32
 8003d54:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6859      	ldr	r1, [r3, #4]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	4b1f      	ldr	r3, [pc, #124]	@ (8003de0 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8003d62:	400b      	ands	r3, r1
 8003d64:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e029      	b.n	8003dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d82:	f7fe fd21 	bl	80027c8 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d302      	bcc.n	8003d98 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d116      	bne.n	8003dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	f003 0304 	and.w	r3, r3, #4
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	d00f      	beq.n	8003dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003daa:	f043 0220 	orr.w	r2, r3, #32
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2220      	movs	r2, #32
 8003db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e007      	b.n	8003dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b04      	cmp	r3, #4
 8003dd2:	d18c      	bne.n	8003cee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	fe00e800 	.word	0xfe00e800

08003de4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08a      	sub	sp, #40	@ 0x28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003df0:	2300      	movs	r3, #0
 8003df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d068      	beq.n	8003ee2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2210      	movs	r2, #16
 8003e16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e18:	e049      	b.n	8003eae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e20:	d045      	beq.n	8003eae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e22:	f7fe fcd1 	bl	80027c8 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	68ba      	ldr	r2, [r7, #8]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d302      	bcc.n	8003e38 <I2C_IsErrorOccurred+0x54>
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d13a      	bne.n	8003eae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e5a:	d121      	bne.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e62:	d01d      	beq.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003e64:	7cfb      	ldrb	r3, [r7, #19]
 8003e66:	2b20      	cmp	r3, #32
 8003e68:	d01a      	beq.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e7a:	f7fe fca5 	bl	80027c8 <HAL_GetTick>
 8003e7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e80:	e00e      	b.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e82:	f7fe fca1 	bl	80027c8 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b19      	cmp	r3, #25
 8003e8e:	d907      	bls.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	f043 0320 	orr.w	r3, r3, #32
 8003e96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003e9e:	e006      	b.n	8003eae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	f003 0320 	and.w	r3, r3, #32
 8003eaa:	2b20      	cmp	r3, #32
 8003eac:	d1e9      	bne.n	8003e82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	f003 0320 	and.w	r3, r3, #32
 8003eb8:	2b20      	cmp	r3, #32
 8003eba:	d003      	beq.n	8003ec4 <I2C_IsErrorOccurred+0xe0>
 8003ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0aa      	beq.n	8003e1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d103      	bne.n	8003ed4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003ed4:	6a3b      	ldr	r3, [r7, #32]
 8003ed6:	f043 0304 	orr.w	r3, r3, #4
 8003eda:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00b      	beq.n	8003f0c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00b      	beq.n	8003f2e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	f043 0308 	orr.w	r3, r3, #8
 8003f1c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00b      	beq.n	8003f50 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	f043 0302 	orr.w	r3, r3, #2
 8003f3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01c      	beq.n	8003f92 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f7ff fdc3 	bl	8003ae4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6859      	ldr	r1, [r3, #4]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa0 <I2C_IsErrorOccurred+0x1bc>)
 8003f6a:	400b      	ands	r3, r1
 8003f6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	431a      	orrs	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003f92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3728      	adds	r7, #40	@ 0x28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	fe00e800 	.word	0xfe00e800

08003fa4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b087      	sub	sp, #28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	607b      	str	r3, [r7, #4]
 8003fae:	460b      	mov	r3, r1
 8003fb0:	817b      	strh	r3, [r7, #10]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003fb6:	897b      	ldrh	r3, [r7, #10]
 8003fb8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003fbc:	7a7b      	ldrb	r3, [r7, #9]
 8003fbe:	041b      	lsls	r3, r3, #16
 8003fc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003fc4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fd2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	0d5b      	lsrs	r3, r3, #21
 8003fde:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003fe2:	4b08      	ldr	r3, [pc, #32]	@ (8004004 <I2C_TransferConfig+0x60>)
 8003fe4:	430b      	orrs	r3, r1
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	ea02 0103 	and.w	r1, r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ff6:	bf00      	nop
 8003ff8:	371c      	adds	r7, #28
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	03ff63ff 	.word	0x03ff63ff

08004008 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b20      	cmp	r3, #32
 800401c:	d138      	bne.n	8004090 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004028:	2302      	movs	r3, #2
 800402a:	e032      	b.n	8004092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2224      	movs	r2, #36	@ 0x24
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0201 	bic.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800405a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6819      	ldr	r1, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	e000      	b.n	8004092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004090:	2302      	movs	r3, #2
  }
}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800409e:	b480      	push	{r7}
 80040a0:	b085      	sub	sp, #20
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
 80040a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d139      	bne.n	8004128 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80040be:	2302      	movs	r3, #2
 80040c0:	e033      	b.n	800412a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2224      	movs	r2, #36	@ 0x24
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80040f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	021b      	lsls	r3, r3, #8
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004124:	2300      	movs	r3, #0
 8004126:	e000      	b.n	800412a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004128:	2302      	movs	r3, #2
  }
}
 800412a:	4618      	mov	r0, r3
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
	...

08004138 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800413c:	4b04      	ldr	r3, [pc, #16]	@ (8004150 <HAL_PWREx_GetVoltageRange+0x18>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004144:	4618      	mov	r0, r3
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	40007000 	.word	0x40007000

08004154 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004162:	d130      	bne.n	80041c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004164:	4b23      	ldr	r3, [pc, #140]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800416c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004170:	d038      	beq.n	80041e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004172:	4b20      	ldr	r3, [pc, #128]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800417a:	4a1e      	ldr	r2, [pc, #120]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800417c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004180:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004182:	4b1d      	ldr	r3, [pc, #116]	@ (80041f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2232      	movs	r2, #50	@ 0x32
 8004188:	fb02 f303 	mul.w	r3, r2, r3
 800418c:	4a1b      	ldr	r2, [pc, #108]	@ (80041fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	0c9b      	lsrs	r3, r3, #18
 8004194:	3301      	adds	r3, #1
 8004196:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004198:	e002      	b.n	80041a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	3b01      	subs	r3, #1
 800419e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041a0:	4b14      	ldr	r3, [pc, #80]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ac:	d102      	bne.n	80041b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1f2      	bne.n	800419a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041b4:	4b0f      	ldr	r3, [pc, #60]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041c0:	d110      	bne.n	80041e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e00f      	b.n	80041e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80041c6:	4b0b      	ldr	r3, [pc, #44]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041d2:	d007      	beq.n	80041e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80041d4:	4b07      	ldr	r3, [pc, #28]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041dc:	4a05      	ldr	r2, [pc, #20]	@ (80041f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40007000 	.word	0x40007000
 80041f8:	2000002c 	.word	0x2000002c
 80041fc:	431bde83 	.word	0x431bde83

08004200 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e3ca      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004212:	4b97      	ldr	r3, [pc, #604]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 030c 	and.w	r3, r3, #12
 800421a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800421c:	4b94      	ldr	r3, [pc, #592]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f003 0303 	and.w	r3, r3, #3
 8004224:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0310 	and.w	r3, r3, #16
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 80e4 	beq.w	80043fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d007      	beq.n	800424a <HAL_RCC_OscConfig+0x4a>
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2b0c      	cmp	r3, #12
 800423e:	f040 808b 	bne.w	8004358 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	2b01      	cmp	r3, #1
 8004246:	f040 8087 	bne.w	8004358 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800424a:	4b89      	ldr	r3, [pc, #548]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d005      	beq.n	8004262 <HAL_RCC_OscConfig+0x62>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e3a2      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1a      	ldr	r2, [r3, #32]
 8004266:	4b82      	ldr	r3, [pc, #520]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0308 	and.w	r3, r3, #8
 800426e:	2b00      	cmp	r3, #0
 8004270:	d004      	beq.n	800427c <HAL_RCC_OscConfig+0x7c>
 8004272:	4b7f      	ldr	r3, [pc, #508]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800427a:	e005      	b.n	8004288 <HAL_RCC_OscConfig+0x88>
 800427c:	4b7c      	ldr	r3, [pc, #496]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 800427e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004282:	091b      	lsrs	r3, r3, #4
 8004284:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004288:	4293      	cmp	r3, r2
 800428a:	d223      	bcs.n	80042d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	4618      	mov	r0, r3
 8004292:	f000 fd55 	bl	8004d40 <RCC_SetFlashLatencyFromMSIRange>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e383      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042a0:	4b73      	ldr	r3, [pc, #460]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a72      	ldr	r2, [pc, #456]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042a6:	f043 0308 	orr.w	r3, r3, #8
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	4b70      	ldr	r3, [pc, #448]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a1b      	ldr	r3, [r3, #32]
 80042b8:	496d      	ldr	r1, [pc, #436]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042be:	4b6c      	ldr	r3, [pc, #432]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	021b      	lsls	r3, r3, #8
 80042cc:	4968      	ldr	r1, [pc, #416]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	604b      	str	r3, [r1, #4]
 80042d2:	e025      	b.n	8004320 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042d4:	4b66      	ldr	r3, [pc, #408]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a65      	ldr	r2, [pc, #404]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042da:	f043 0308 	orr.w	r3, r3, #8
 80042de:	6013      	str	r3, [r2, #0]
 80042e0:	4b63      	ldr	r3, [pc, #396]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	4960      	ldr	r1, [pc, #384]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042f2:	4b5f      	ldr	r3, [pc, #380]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	021b      	lsls	r3, r3, #8
 8004300:	495b      	ldr	r1, [pc, #364]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004302:	4313      	orrs	r3, r2
 8004304:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d109      	bne.n	8004320 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	4618      	mov	r0, r3
 8004312:	f000 fd15 	bl	8004d40 <RCC_SetFlashLatencyFromMSIRange>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e343      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004320:	f000 fc4a 	bl	8004bb8 <HAL_RCC_GetSysClockFreq>
 8004324:	4602      	mov	r2, r0
 8004326:	4b52      	ldr	r3, [pc, #328]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	091b      	lsrs	r3, r3, #4
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	4950      	ldr	r1, [pc, #320]	@ (8004474 <HAL_RCC_OscConfig+0x274>)
 8004332:	5ccb      	ldrb	r3, [r1, r3]
 8004334:	f003 031f 	and.w	r3, r3, #31
 8004338:	fa22 f303 	lsr.w	r3, r2, r3
 800433c:	4a4e      	ldr	r2, [pc, #312]	@ (8004478 <HAL_RCC_OscConfig+0x278>)
 800433e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004340:	4b4e      	ldr	r3, [pc, #312]	@ (800447c <HAL_RCC_OscConfig+0x27c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4618      	mov	r0, r3
 8004346:	f7fe f9ef 	bl	8002728 <HAL_InitTick>
 800434a:	4603      	mov	r3, r0
 800434c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800434e:	7bfb      	ldrb	r3, [r7, #15]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d052      	beq.n	80043fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004354:	7bfb      	ldrb	r3, [r7, #15]
 8004356:	e327      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d032      	beq.n	80043c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004360:	4b43      	ldr	r3, [pc, #268]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a42      	ldr	r2, [pc, #264]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004366:	f043 0301 	orr.w	r3, r3, #1
 800436a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800436c:	f7fe fa2c 	bl	80027c8 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004374:	f7fe fa28 	bl	80027c8 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e310      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004386:	4b3a      	ldr	r3, [pc, #232]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004392:	4b37      	ldr	r3, [pc, #220]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a36      	ldr	r2, [pc, #216]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004398:	f043 0308 	orr.w	r3, r3, #8
 800439c:	6013      	str	r3, [r2, #0]
 800439e:	4b34      	ldr	r3, [pc, #208]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	4931      	ldr	r1, [pc, #196]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043b0:	4b2f      	ldr	r3, [pc, #188]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	021b      	lsls	r3, r3, #8
 80043be:	492c      	ldr	r1, [pc, #176]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	604b      	str	r3, [r1, #4]
 80043c4:	e01a      	b.n	80043fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80043c6:	4b2a      	ldr	r3, [pc, #168]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a29      	ldr	r2, [pc, #164]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80043cc:	f023 0301 	bic.w	r3, r3, #1
 80043d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80043d2:	f7fe f9f9 	bl	80027c8 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043d8:	e008      	b.n	80043ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80043da:	f7fe f9f5 	bl	80027c8 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e2dd      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043ec:	4b20      	ldr	r3, [pc, #128]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1f0      	bne.n	80043da <HAL_RCC_OscConfig+0x1da>
 80043f8:	e000      	b.n	80043fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	2b00      	cmp	r3, #0
 8004406:	d074      	beq.n	80044f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	2b08      	cmp	r3, #8
 800440c:	d005      	beq.n	800441a <HAL_RCC_OscConfig+0x21a>
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	2b0c      	cmp	r3, #12
 8004412:	d10e      	bne.n	8004432 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	2b03      	cmp	r3, #3
 8004418:	d10b      	bne.n	8004432 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800441a:	4b15      	ldr	r3, [pc, #84]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d064      	beq.n	80044f0 <HAL_RCC_OscConfig+0x2f0>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d160      	bne.n	80044f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e2ba      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800443a:	d106      	bne.n	800444a <HAL_RCC_OscConfig+0x24a>
 800443c:	4b0c      	ldr	r3, [pc, #48]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a0b      	ldr	r2, [pc, #44]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004442:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004446:	6013      	str	r3, [r2, #0]
 8004448:	e026      	b.n	8004498 <HAL_RCC_OscConfig+0x298>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004452:	d115      	bne.n	8004480 <HAL_RCC_OscConfig+0x280>
 8004454:	4b06      	ldr	r3, [pc, #24]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a05      	ldr	r2, [pc, #20]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 800445a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800445e:	6013      	str	r3, [r2, #0]
 8004460:	4b03      	ldr	r3, [pc, #12]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a02      	ldr	r2, [pc, #8]	@ (8004470 <HAL_RCC_OscConfig+0x270>)
 8004466:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	e014      	b.n	8004498 <HAL_RCC_OscConfig+0x298>
 800446e:	bf00      	nop
 8004470:	40021000 	.word	0x40021000
 8004474:	08009a4c 	.word	0x08009a4c
 8004478:	2000002c 	.word	0x2000002c
 800447c:	20000030 	.word	0x20000030
 8004480:	4ba0      	ldr	r3, [pc, #640]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a9f      	ldr	r2, [pc, #636]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800448a:	6013      	str	r3, [r2, #0]
 800448c:	4b9d      	ldr	r3, [pc, #628]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a9c      	ldr	r2, [pc, #624]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004492:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004496:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d013      	beq.n	80044c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a0:	f7fe f992 	bl	80027c8 <HAL_GetTick>
 80044a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044a6:	e008      	b.n	80044ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044a8:	f7fe f98e 	bl	80027c8 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b64      	cmp	r3, #100	@ 0x64
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e276      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044ba:	4b92      	ldr	r3, [pc, #584]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0f0      	beq.n	80044a8 <HAL_RCC_OscConfig+0x2a8>
 80044c6:	e014      	b.n	80044f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c8:	f7fe f97e 	bl	80027c8 <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044d0:	f7fe f97a 	bl	80027c8 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b64      	cmp	r3, #100	@ 0x64
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e262      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044e2:	4b88      	ldr	r3, [pc, #544]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f0      	bne.n	80044d0 <HAL_RCC_OscConfig+0x2d0>
 80044ee:	e000      	b.n	80044f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d060      	beq.n	80045c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	2b04      	cmp	r3, #4
 8004502:	d005      	beq.n	8004510 <HAL_RCC_OscConfig+0x310>
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	2b0c      	cmp	r3, #12
 8004508:	d119      	bne.n	800453e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2b02      	cmp	r3, #2
 800450e:	d116      	bne.n	800453e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004510:	4b7c      	ldr	r3, [pc, #496]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004518:	2b00      	cmp	r3, #0
 800451a:	d005      	beq.n	8004528 <HAL_RCC_OscConfig+0x328>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e23f      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004528:	4b76      	ldr	r3, [pc, #472]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	061b      	lsls	r3, r3, #24
 8004536:	4973      	ldr	r1, [pc, #460]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004538:	4313      	orrs	r3, r2
 800453a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800453c:	e040      	b.n	80045c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d023      	beq.n	800458e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004546:	4b6f      	ldr	r3, [pc, #444]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a6e      	ldr	r2, [pc, #440]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800454c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004550:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004552:	f7fe f939 	bl	80027c8 <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800455a:	f7fe f935 	bl	80027c8 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e21d      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800456c:	4b65      	ldr	r3, [pc, #404]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004578:	4b62      	ldr	r3, [pc, #392]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	061b      	lsls	r3, r3, #24
 8004586:	495f      	ldr	r1, [pc, #380]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004588:	4313      	orrs	r3, r2
 800458a:	604b      	str	r3, [r1, #4]
 800458c:	e018      	b.n	80045c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800458e:	4b5d      	ldr	r3, [pc, #372]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a5c      	ldr	r2, [pc, #368]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004594:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004598:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800459a:	f7fe f915 	bl	80027c8 <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045a2:	f7fe f911 	bl	80027c8 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e1f9      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045b4:	4b53      	ldr	r3, [pc, #332]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1f0      	bne.n	80045a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d03c      	beq.n	8004646 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d01c      	beq.n	800460e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045d4:	4b4b      	ldr	r3, [pc, #300]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80045d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045da:	4a4a      	ldr	r2, [pc, #296]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80045dc:	f043 0301 	orr.w	r3, r3, #1
 80045e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e4:	f7fe f8f0 	bl	80027c8 <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045ec:	f7fe f8ec 	bl	80027c8 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e1d4      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045fe:	4b41      	ldr	r3, [pc, #260]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004600:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0ef      	beq.n	80045ec <HAL_RCC_OscConfig+0x3ec>
 800460c:	e01b      	b.n	8004646 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800460e:	4b3d      	ldr	r3, [pc, #244]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004610:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004614:	4a3b      	ldr	r2, [pc, #236]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004616:	f023 0301 	bic.w	r3, r3, #1
 800461a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800461e:	f7fe f8d3 	bl	80027c8 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004624:	e008      	b.n	8004638 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004626:	f7fe f8cf 	bl	80027c8 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d901      	bls.n	8004638 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e1b7      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004638:	4b32      	ldr	r3, [pc, #200]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800463a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1ef      	bne.n	8004626 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0304 	and.w	r3, r3, #4
 800464e:	2b00      	cmp	r3, #0
 8004650:	f000 80a6 	beq.w	80047a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004654:	2300      	movs	r3, #0
 8004656:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004658:	4b2a      	ldr	r3, [pc, #168]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800465a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800465c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10d      	bne.n	8004680 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004664:	4b27      	ldr	r3, [pc, #156]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004668:	4a26      	ldr	r2, [pc, #152]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 800466a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800466e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004670:	4b24      	ldr	r3, [pc, #144]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 8004672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004678:	60bb      	str	r3, [r7, #8]
 800467a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800467c:	2301      	movs	r3, #1
 800467e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004680:	4b21      	ldr	r3, [pc, #132]	@ (8004708 <HAL_RCC_OscConfig+0x508>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004688:	2b00      	cmp	r3, #0
 800468a:	d118      	bne.n	80046be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800468c:	4b1e      	ldr	r3, [pc, #120]	@ (8004708 <HAL_RCC_OscConfig+0x508>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a1d      	ldr	r2, [pc, #116]	@ (8004708 <HAL_RCC_OscConfig+0x508>)
 8004692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004696:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004698:	f7fe f896 	bl	80027c8 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046a0:	f7fe f892 	bl	80027c8 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e17a      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046b2:	4b15      	ldr	r3, [pc, #84]	@ (8004708 <HAL_RCC_OscConfig+0x508>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f0      	beq.n	80046a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d108      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4d8>
 80046c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80046c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046d6:	e029      	b.n	800472c <HAL_RCC_OscConfig+0x52c>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	2b05      	cmp	r3, #5
 80046de:	d115      	bne.n	800470c <HAL_RCC_OscConfig+0x50c>
 80046e0:	4b08      	ldr	r3, [pc, #32]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80046e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e6:	4a07      	ldr	r2, [pc, #28]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80046e8:	f043 0304 	orr.w	r3, r3, #4
 80046ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046f0:	4b04      	ldr	r3, [pc, #16]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f6:	4a03      	ldr	r2, [pc, #12]	@ (8004704 <HAL_RCC_OscConfig+0x504>)
 80046f8:	f043 0301 	orr.w	r3, r3, #1
 80046fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004700:	e014      	b.n	800472c <HAL_RCC_OscConfig+0x52c>
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000
 8004708:	40007000 	.word	0x40007000
 800470c:	4b9c      	ldr	r3, [pc, #624]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800470e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004712:	4a9b      	ldr	r2, [pc, #620]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004714:	f023 0301 	bic.w	r3, r3, #1
 8004718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800471c:	4b98      	ldr	r3, [pc, #608]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800471e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004722:	4a97      	ldr	r2, [pc, #604]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004724:	f023 0304 	bic.w	r3, r3, #4
 8004728:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d016      	beq.n	8004762 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004734:	f7fe f848 	bl	80027c8 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800473a:	e00a      	b.n	8004752 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473c:	f7fe f844 	bl	80027c8 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800474a:	4293      	cmp	r3, r2
 800474c:	d901      	bls.n	8004752 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e12a      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004752:	4b8b      	ldr	r3, [pc, #556]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d0ed      	beq.n	800473c <HAL_RCC_OscConfig+0x53c>
 8004760:	e015      	b.n	800478e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004762:	f7fe f831 	bl	80027c8 <HAL_GetTick>
 8004766:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004768:	e00a      	b.n	8004780 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800476a:	f7fe f82d 	bl	80027c8 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004778:	4293      	cmp	r3, r2
 800477a:	d901      	bls.n	8004780 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e113      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004780:	4b7f      	ldr	r3, [pc, #508]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1ed      	bne.n	800476a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800478e:	7ffb      	ldrb	r3, [r7, #31]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d105      	bne.n	80047a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004794:	4b7a      	ldr	r3, [pc, #488]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004798:	4a79      	ldr	r2, [pc, #484]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800479a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800479e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f000 80fe 	beq.w	80049a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	f040 80d0 	bne.w	8004954 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80047b4:	4b72      	ldr	r3, [pc, #456]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f003 0203 	and.w	r2, r3, #3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d130      	bne.n	800482a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d2:	3b01      	subs	r3, #1
 80047d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d127      	bne.n	800482a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d11f      	bne.n	800482a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047f4:	2a07      	cmp	r2, #7
 80047f6:	bf14      	ite	ne
 80047f8:	2201      	movne	r2, #1
 80047fa:	2200      	moveq	r2, #0
 80047fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047fe:	4293      	cmp	r3, r2
 8004800:	d113      	bne.n	800482a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800480c:	085b      	lsrs	r3, r3, #1
 800480e:	3b01      	subs	r3, #1
 8004810:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004812:	429a      	cmp	r2, r3
 8004814:	d109      	bne.n	800482a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004820:	085b      	lsrs	r3, r3, #1
 8004822:	3b01      	subs	r3, #1
 8004824:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004826:	429a      	cmp	r2, r3
 8004828:	d06e      	beq.n	8004908 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	2b0c      	cmp	r3, #12
 800482e:	d069      	beq.n	8004904 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004830:	4b53      	ldr	r3, [pc, #332]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d105      	bne.n	8004848 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800483c:	4b50      	ldr	r3, [pc, #320]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e0ad      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800484c:	4b4c      	ldr	r3, [pc, #304]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a4b      	ldr	r2, [pc, #300]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004852:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004856:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004858:	f7fd ffb6 	bl	80027c8 <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800485e:	e008      	b.n	8004872 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004860:	f7fd ffb2 	bl	80027c8 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b02      	cmp	r3, #2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e09a      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004872:	4b43      	ldr	r3, [pc, #268]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1f0      	bne.n	8004860 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800487e:	4b40      	ldr	r3, [pc, #256]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004880:	68da      	ldr	r2, [r3, #12]
 8004882:	4b40      	ldr	r3, [pc, #256]	@ (8004984 <HAL_RCC_OscConfig+0x784>)
 8004884:	4013      	ands	r3, r2
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800488e:	3a01      	subs	r2, #1
 8004890:	0112      	lsls	r2, r2, #4
 8004892:	4311      	orrs	r1, r2
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004898:	0212      	lsls	r2, r2, #8
 800489a:	4311      	orrs	r1, r2
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80048a0:	0852      	lsrs	r2, r2, #1
 80048a2:	3a01      	subs	r2, #1
 80048a4:	0552      	lsls	r2, r2, #21
 80048a6:	4311      	orrs	r1, r2
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80048ac:	0852      	lsrs	r2, r2, #1
 80048ae:	3a01      	subs	r2, #1
 80048b0:	0652      	lsls	r2, r2, #25
 80048b2:	4311      	orrs	r1, r2
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80048b8:	0912      	lsrs	r2, r2, #4
 80048ba:	0452      	lsls	r2, r2, #17
 80048bc:	430a      	orrs	r2, r1
 80048be:	4930      	ldr	r1, [pc, #192]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80048c4:	4b2e      	ldr	r3, [pc, #184]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a2d      	ldr	r2, [pc, #180]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 80048ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 80048d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048dc:	f7fd ff74 	bl	80027c8 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048e4:	f7fd ff70 	bl	80027c8 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e058      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048f6:	4b22      	ldr	r3, [pc, #136]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d0f0      	beq.n	80048e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004902:	e050      	b.n	80049a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e04f      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004908:	4b1d      	ldr	r3, [pc, #116]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d148      	bne.n	80049a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004914:	4b1a      	ldr	r3, [pc, #104]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a19      	ldr	r2, [pc, #100]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800491a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800491e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004920:	4b17      	ldr	r3, [pc, #92]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	4a16      	ldr	r2, [pc, #88]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004926:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800492a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800492c:	f7fd ff4c 	bl	80027c8 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004934:	f7fd ff48 	bl	80027c8 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e030      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004946:	4b0e      	ldr	r3, [pc, #56]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d0f0      	beq.n	8004934 <HAL_RCC_OscConfig+0x734>
 8004952:	e028      	b.n	80049a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	2b0c      	cmp	r3, #12
 8004958:	d023      	beq.n	80049a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495a:	4b09      	ldr	r3, [pc, #36]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a08      	ldr	r2, [pc, #32]	@ (8004980 <HAL_RCC_OscConfig+0x780>)
 8004960:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004966:	f7fd ff2f 	bl	80027c8 <HAL_GetTick>
 800496a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800496c:	e00c      	b.n	8004988 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800496e:	f7fd ff2b 	bl	80027c8 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d905      	bls.n	8004988 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e013      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
 8004980:	40021000 	.word	0x40021000
 8004984:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004988:	4b09      	ldr	r3, [pc, #36]	@ (80049b0 <HAL_RCC_OscConfig+0x7b0>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1ec      	bne.n	800496e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004994:	4b06      	ldr	r3, [pc, #24]	@ (80049b0 <HAL_RCC_OscConfig+0x7b0>)
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	4905      	ldr	r1, [pc, #20]	@ (80049b0 <HAL_RCC_OscConfig+0x7b0>)
 800499a:	4b06      	ldr	r3, [pc, #24]	@ (80049b4 <HAL_RCC_OscConfig+0x7b4>)
 800499c:	4013      	ands	r3, r2
 800499e:	60cb      	str	r3, [r1, #12]
 80049a0:	e001      	b.n	80049a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e000      	b.n	80049a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3720      	adds	r7, #32
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40021000 	.word	0x40021000
 80049b4:	feeefffc 	.word	0xfeeefffc

080049b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d101      	bne.n	80049cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e0e7      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049cc:	4b75      	ldr	r3, [pc, #468]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d910      	bls.n	80049fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049da:	4b72      	ldr	r3, [pc, #456]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 0207 	bic.w	r2, r3, #7
 80049e2:	4970      	ldr	r1, [pc, #448]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ea:	4b6e      	ldr	r3, [pc, #440]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d001      	beq.n	80049fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e0cf      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d010      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	4b66      	ldr	r3, [pc, #408]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d908      	bls.n	8004a2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a18:	4b63      	ldr	r3, [pc, #396]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	4960      	ldr	r1, [pc, #384]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d04c      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d107      	bne.n	8004a4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a3e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d121      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e0a6      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d107      	bne.n	8004a66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a56:	4b54      	ldr	r3, [pc, #336]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d115      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e09a      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d107      	bne.n	8004a7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a6e:	4b4e      	ldr	r3, [pc, #312]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d109      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e08e      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e086      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a8e:	4b46      	ldr	r3, [pc, #280]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f023 0203 	bic.w	r2, r3, #3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	4943      	ldr	r1, [pc, #268]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aa0:	f7fd fe92 	bl	80027c8 <HAL_GetTick>
 8004aa4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa6:	e00a      	b.n	8004abe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa8:	f7fd fe8e 	bl	80027c8 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e06e      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004abe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 020c 	and.w	r2, r3, #12
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d1eb      	bne.n	8004aa8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d010      	beq.n	8004afe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	4b31      	ldr	r3, [pc, #196]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d208      	bcs.n	8004afe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aec:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	492b      	ldr	r1, [pc, #172]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004afe:	4b29      	ldr	r3, [pc, #164]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d210      	bcs.n	8004b2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f023 0207 	bic.w	r2, r3, #7
 8004b14:	4923      	ldr	r1, [pc, #140]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b1c:	4b21      	ldr	r3, [pc, #132]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1ec>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d001      	beq.n	8004b2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e036      	b.n	8004b9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0304 	and.w	r3, r3, #4
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d008      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	4918      	ldr	r1, [pc, #96]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0308 	and.w	r3, r3, #8
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d009      	beq.n	8004b6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b58:	4b13      	ldr	r3, [pc, #76]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	4910      	ldr	r1, [pc, #64]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b6c:	f000 f824 	bl	8004bb8 <HAL_RCC_GetSysClockFreq>
 8004b70:	4602      	mov	r2, r0
 8004b72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1f0>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	091b      	lsrs	r3, r3, #4
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	490b      	ldr	r1, [pc, #44]	@ (8004bac <HAL_RCC_ClockConfig+0x1f4>)
 8004b7e:	5ccb      	ldrb	r3, [r1, r3]
 8004b80:	f003 031f 	and.w	r3, r3, #31
 8004b84:	fa22 f303 	lsr.w	r3, r2, r3
 8004b88:	4a09      	ldr	r2, [pc, #36]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1f8>)
 8004b8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b8c:	4b09      	ldr	r3, [pc, #36]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1fc>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7fd fdc9 	bl	8002728 <HAL_InitTick>
 8004b96:	4603      	mov	r3, r0
 8004b98:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b9a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40022000 	.word	0x40022000
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	08009a4c 	.word	0x08009a4c
 8004bb0:	2000002c 	.word	0x2000002c
 8004bb4:	20000030 	.word	0x20000030

08004bb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b089      	sub	sp, #36	@ 0x24
 8004bbc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61fb      	str	r3, [r7, #28]
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f003 030c 	and.w	r3, r3, #12
 8004bce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bd0:	4b3b      	ldr	r3, [pc, #236]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f003 0303 	and.w	r3, r3, #3
 8004bd8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <HAL_RCC_GetSysClockFreq+0x34>
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	2b0c      	cmp	r3, #12
 8004be4:	d121      	bne.n	8004c2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d11e      	bne.n	8004c2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004bec:	4b34      	ldr	r3, [pc, #208]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0308 	and.w	r3, r3, #8
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d107      	bne.n	8004c08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004bf8:	4b31      	ldr	r3, [pc, #196]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bfe:	0a1b      	lsrs	r3, r3, #8
 8004c00:	f003 030f 	and.w	r3, r3, #15
 8004c04:	61fb      	str	r3, [r7, #28]
 8004c06:	e005      	b.n	8004c14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004c08:	4b2d      	ldr	r3, [pc, #180]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	091b      	lsrs	r3, r3, #4
 8004c0e:	f003 030f 	and.w	r3, r3, #15
 8004c12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004c14:	4a2b      	ldr	r2, [pc, #172]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10d      	bne.n	8004c40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c28:	e00a      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d102      	bne.n	8004c36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c30:	4b25      	ldr	r3, [pc, #148]	@ (8004cc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c32:	61bb      	str	r3, [r7, #24]
 8004c34:	e004      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	2b08      	cmp	r3, #8
 8004c3a:	d101      	bne.n	8004c40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c3c:	4b23      	ldr	r3, [pc, #140]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x114>)
 8004c3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	2b0c      	cmp	r3, #12
 8004c44:	d134      	bne.n	8004cb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c46:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d003      	beq.n	8004c5e <HAL_RCC_GetSysClockFreq+0xa6>
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d003      	beq.n	8004c64 <HAL_RCC_GetSysClockFreq+0xac>
 8004c5c:	e005      	b.n	8004c6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c60:	617b      	str	r3, [r7, #20]
      break;
 8004c62:	e005      	b.n	8004c70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004c64:	4b19      	ldr	r3, [pc, #100]	@ (8004ccc <HAL_RCC_GetSysClockFreq+0x114>)
 8004c66:	617b      	str	r3, [r7, #20]
      break;
 8004c68:	e002      	b.n	8004c70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	617b      	str	r3, [r7, #20]
      break;
 8004c6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c70:	4b13      	ldr	r3, [pc, #76]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	091b      	lsrs	r3, r3, #4
 8004c76:	f003 0307 	and.w	r3, r3, #7
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c7e:	4b10      	ldr	r3, [pc, #64]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	0a1b      	lsrs	r3, r3, #8
 8004c84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	fb03 f202 	mul.w	r2, r3, r2
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c96:	4b0a      	ldr	r3, [pc, #40]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	0e5b      	lsrs	r3, r3, #25
 8004c9c:	f003 0303 	and.w	r3, r3, #3
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004cb0:	69bb      	ldr	r3, [r7, #24]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3724      	adds	r7, #36	@ 0x24
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	08009a64 	.word	0x08009a64
 8004cc8:	00f42400 	.word	0x00f42400
 8004ccc:	007a1200 	.word	0x007a1200

08004cd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd4:	4b03      	ldr	r3, [pc, #12]	@ (8004ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	2000002c 	.word	0x2000002c

08004ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004cec:	f7ff fff0 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	4b06      	ldr	r3, [pc, #24]	@ (8004d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	0a1b      	lsrs	r3, r3, #8
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	4904      	ldr	r1, [pc, #16]	@ (8004d10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cfe:	5ccb      	ldrb	r3, [r1, r3]
 8004d00:	f003 031f 	and.w	r3, r3, #31
 8004d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	08009a5c 	.word	0x08009a5c

08004d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d18:	f7ff ffda 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	0adb      	lsrs	r3, r3, #11
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	4904      	ldr	r1, [pc, #16]	@ (8004d3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d2a:	5ccb      	ldrb	r3, [r1, r3]
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	08009a5c 	.word	0x08009a5c

08004d40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004d48:	2300      	movs	r3, #0
 8004d4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8004df8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d003      	beq.n	8004d60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004d58:	f7ff f9ee 	bl	8004138 <HAL_PWREx_GetVoltageRange>
 8004d5c:	6178      	str	r0, [r7, #20]
 8004d5e:	e014      	b.n	8004d8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d60:	4b25      	ldr	r3, [pc, #148]	@ (8004df8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d64:	4a24      	ldr	r2, [pc, #144]	@ (8004df8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d6c:	4b22      	ldr	r3, [pc, #136]	@ (8004df8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004d78:	f7ff f9de 	bl	8004138 <HAL_PWREx_GetVoltageRange>
 8004d7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004df8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d82:	4a1d      	ldr	r2, [pc, #116]	@ (8004df8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d88:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d90:	d10b      	bne.n	8004daa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b80      	cmp	r3, #128	@ 0x80
 8004d96:	d919      	bls.n	8004dcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2ba0      	cmp	r3, #160	@ 0xa0
 8004d9c:	d902      	bls.n	8004da4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d9e:	2302      	movs	r3, #2
 8004da0:	613b      	str	r3, [r7, #16]
 8004da2:	e013      	b.n	8004dcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004da4:	2301      	movs	r3, #1
 8004da6:	613b      	str	r3, [r7, #16]
 8004da8:	e010      	b.n	8004dcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b80      	cmp	r3, #128	@ 0x80
 8004dae:	d902      	bls.n	8004db6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004db0:	2303      	movs	r3, #3
 8004db2:	613b      	str	r3, [r7, #16]
 8004db4:	e00a      	b.n	8004dcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b80      	cmp	r3, #128	@ 0x80
 8004dba:	d102      	bne.n	8004dc2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	613b      	str	r3, [r7, #16]
 8004dc0:	e004      	b.n	8004dcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2b70      	cmp	r3, #112	@ 0x70
 8004dc6:	d101      	bne.n	8004dcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004dc8:	2301      	movs	r3, #1
 8004dca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004dfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f023 0207 	bic.w	r2, r3, #7
 8004dd4:	4909      	ldr	r1, [pc, #36]	@ (8004dfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ddc:	4b07      	ldr	r3, [pc, #28]	@ (8004dfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d001      	beq.n	8004dee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e000      	b.n	8004df0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3718      	adds	r7, #24
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40021000 	.word	0x40021000
 8004dfc:	40022000 	.word	0x40022000

08004e00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e08:	2300      	movs	r3, #0
 8004e0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d041      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e24:	d02a      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004e26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e2a:	d824      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004e2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e30:	d008      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004e32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e36:	d81e      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00a      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004e3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e40:	d010      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004e42:	e018      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e44:	4b86      	ldr	r3, [pc, #536]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4a85      	ldr	r2, [pc, #532]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e50:	e015      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	3304      	adds	r3, #4
 8004e56:	2100      	movs	r1, #0
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 fabb 	bl	80053d4 <RCCEx_PLLSAI1_Config>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e62:	e00c      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3320      	adds	r3, #32
 8004e68:	2100      	movs	r1, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fba6 	bl	80055bc <RCCEx_PLLSAI2_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e74:	e003      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	74fb      	strb	r3, [r7, #19]
      break;
 8004e7a:	e000      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004e7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e7e:	7cfb      	ldrb	r3, [r7, #19]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e84:	4b76      	ldr	r3, [pc, #472]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e92:	4973      	ldr	r1, [pc, #460]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004e9a:	e001      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9c:	7cfb      	ldrb	r3, [r7, #19]
 8004e9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d041      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004eb0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eb4:	d02a      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004eb6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eba:	d824      	bhi.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ebc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ec0:	d008      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004ec2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ec6:	d81e      	bhi.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d00a      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004ecc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ed0:	d010      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ed2:	e018      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ed4:	4b62      	ldr	r3, [pc, #392]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	4a61      	ldr	r2, [pc, #388]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ede:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ee0:	e015      	b.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	3304      	adds	r3, #4
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 fa73 	bl	80053d4 <RCCEx_PLLSAI1_Config>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ef2:	e00c      	b.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	3320      	adds	r3, #32
 8004ef8:	2100      	movs	r1, #0
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 fb5e 	bl	80055bc <RCCEx_PLLSAI2_Config>
 8004f00:	4603      	mov	r3, r0
 8004f02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f04:	e003      	b.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	74fb      	strb	r3, [r7, #19]
      break;
 8004f0a:	e000      	b.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004f0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f0e:	7cfb      	ldrb	r3, [r7, #19]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10b      	bne.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f14:	4b52      	ldr	r3, [pc, #328]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f22:	494f      	ldr	r1, [pc, #316]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004f2a:	e001      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2c:	7cfb      	ldrb	r3, [r7, #19]
 8004f2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 80a0 	beq.w	800507e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f42:	4b47      	ldr	r3, [pc, #284]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e000      	b.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004f52:	2300      	movs	r3, #0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00d      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f58:	4b41      	ldr	r3, [pc, #260]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5c:	4a40      	ldr	r2, [pc, #256]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f62:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f64:	4b3e      	ldr	r3, [pc, #248]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f6c:	60bb      	str	r3, [r7, #8]
 8004f6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f70:	2301      	movs	r3, #1
 8004f72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f74:	4b3b      	ldr	r3, [pc, #236]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a3a      	ldr	r2, [pc, #232]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f80:	f7fd fc22 	bl	80027c8 <HAL_GetTick>
 8004f84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f86:	e009      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f88:	f7fd fc1e 	bl	80027c8 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d902      	bls.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	74fb      	strb	r3, [r7, #19]
        break;
 8004f9a:	e005      	b.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f9c:	4b31      	ldr	r3, [pc, #196]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0ef      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d15c      	bne.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004fae:	4b2c      	ldr	r3, [pc, #176]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d01f      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d019      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fcc:	4b24      	ldr	r3, [pc, #144]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fd6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fd8:	4b21      	ldr	r3, [pc, #132]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fde:	4a20      	ldr	r2, [pc, #128]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fee:	4a1c      	ldr	r2, [pc, #112]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ff0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ff8:	4a19      	ldr	r2, [pc, #100]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	2b00      	cmp	r3, #0
 8005008:	d016      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800500a:	f7fd fbdd 	bl	80027c8 <HAL_GetTick>
 800500e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005010:	e00b      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005012:	f7fd fbd9 	bl	80027c8 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005020:	4293      	cmp	r3, r2
 8005022:	d902      	bls.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	74fb      	strb	r3, [r7, #19]
            break;
 8005028:	e006      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800502a:	4b0d      	ldr	r3, [pc, #52]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800502c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d0ec      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005038:	7cfb      	ldrb	r3, [r7, #19]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10c      	bne.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800503e:	4b08      	ldr	r3, [pc, #32]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005044:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800504e:	4904      	ldr	r1, [pc, #16]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005050:	4313      	orrs	r3, r2
 8005052:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005056:	e009      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005058:	7cfb      	ldrb	r3, [r7, #19]
 800505a:	74bb      	strb	r3, [r7, #18]
 800505c:	e006      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800505e:	bf00      	nop
 8005060:	40021000 	.word	0x40021000
 8005064:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005068:	7cfb      	ldrb	r3, [r7, #19]
 800506a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800506c:	7c7b      	ldrb	r3, [r7, #17]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d105      	bne.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005072:	4b9e      	ldr	r3, [pc, #632]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005076:	4a9d      	ldr	r2, [pc, #628]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005078:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800507c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800508a:	4b98      	ldr	r3, [pc, #608]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005090:	f023 0203 	bic.w	r2, r3, #3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005098:	4994      	ldr	r1, [pc, #592]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050ac:	4b8f      	ldr	r3, [pc, #572]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b2:	f023 020c 	bic.w	r2, r3, #12
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ba:	498c      	ldr	r1, [pc, #560]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050ce:	4b87      	ldr	r3, [pc, #540]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050dc:	4983      	ldr	r1, [pc, #524]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00a      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050f0:	4b7e      	ldr	r3, [pc, #504]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fe:	497b      	ldr	r1, [pc, #492]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005100:	4313      	orrs	r3, r2
 8005102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0310 	and.w	r3, r3, #16
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00a      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005112:	4b76      	ldr	r3, [pc, #472]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005118:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005120:	4972      	ldr	r1, [pc, #456]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005122:	4313      	orrs	r3, r2
 8005124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005134:	4b6d      	ldr	r3, [pc, #436]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800513a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005142:	496a      	ldr	r1, [pc, #424]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005144:	4313      	orrs	r3, r2
 8005146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005156:	4b65      	ldr	r3, [pc, #404]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005164:	4961      	ldr	r1, [pc, #388]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005166:	4313      	orrs	r3, r2
 8005168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005178:	4b5c      	ldr	r3, [pc, #368]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800517e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005186:	4959      	ldr	r1, [pc, #356]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800519a:	4b54      	ldr	r3, [pc, #336]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800519c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051a8:	4950      	ldr	r1, [pc, #320]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00a      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80051bc:	4b4b      	ldr	r3, [pc, #300]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ca:	4948      	ldr	r1, [pc, #288]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051de:	4b43      	ldr	r3, [pc, #268]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ec:	493f      	ldr	r1, [pc, #252]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d028      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005200:	4b3a      	ldr	r3, [pc, #232]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005206:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800520e:	4937      	ldr	r1, [pc, #220]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005210:	4313      	orrs	r3, r2
 8005212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800521a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800521e:	d106      	bne.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005220:	4b32      	ldr	r3, [pc, #200]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	4a31      	ldr	r2, [pc, #196]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800522a:	60d3      	str	r3, [r2, #12]
 800522c:	e011      	b.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005232:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005236:	d10c      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3304      	adds	r3, #4
 800523c:	2101      	movs	r1, #1
 800523e:	4618      	mov	r0, r3
 8005240:	f000 f8c8 	bl	80053d4 <RCCEx_PLLSAI1_Config>
 8005244:	4603      	mov	r3, r0
 8005246:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005248:	7cfb      	ldrb	r3, [r7, #19]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800524e:	7cfb      	ldrb	r3, [r7, #19]
 8005250:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d028      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800525e:	4b23      	ldr	r3, [pc, #140]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005264:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800526c:	491f      	ldr	r1, [pc, #124]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800526e:	4313      	orrs	r3, r2
 8005270:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005278:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800527c:	d106      	bne.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800527e:	4b1b      	ldr	r3, [pc, #108]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	4a1a      	ldr	r2, [pc, #104]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005284:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005288:	60d3      	str	r3, [r2, #12]
 800528a:	e011      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005290:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005294:	d10c      	bne.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	3304      	adds	r3, #4
 800529a:	2101      	movs	r1, #1
 800529c:	4618      	mov	r0, r3
 800529e:	f000 f899 	bl	80053d4 <RCCEx_PLLSAI1_Config>
 80052a2:	4603      	mov	r3, r0
 80052a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052a6:	7cfb      	ldrb	r3, [r7, #19]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d001      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80052ac:	7cfb      	ldrb	r3, [r7, #19]
 80052ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d02b      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052bc:	4b0b      	ldr	r3, [pc, #44]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ca:	4908      	ldr	r1, [pc, #32]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052da:	d109      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052dc:	4b03      	ldr	r3, [pc, #12]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	4a02      	ldr	r2, [pc, #8]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052e6:	60d3      	str	r3, [r2, #12]
 80052e8:	e014      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80052ea:	bf00      	nop
 80052ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052f8:	d10c      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	3304      	adds	r3, #4
 80052fe:	2101      	movs	r1, #1
 8005300:	4618      	mov	r0, r3
 8005302:	f000 f867 	bl	80053d4 <RCCEx_PLLSAI1_Config>
 8005306:	4603      	mov	r3, r0
 8005308:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800530a:	7cfb      	ldrb	r3, [r7, #19]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d001      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005310:	7cfb      	ldrb	r3, [r7, #19]
 8005312:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d02f      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005320:	4b2b      	ldr	r3, [pc, #172]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005326:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800532e:	4928      	ldr	r1, [pc, #160]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800533a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800533e:	d10d      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	3304      	adds	r3, #4
 8005344:	2102      	movs	r1, #2
 8005346:	4618      	mov	r0, r3
 8005348:	f000 f844 	bl	80053d4 <RCCEx_PLLSAI1_Config>
 800534c:	4603      	mov	r3, r0
 800534e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005350:	7cfb      	ldrb	r3, [r7, #19]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d014      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005356:	7cfb      	ldrb	r3, [r7, #19]
 8005358:	74bb      	strb	r3, [r7, #18]
 800535a:	e011      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005360:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005364:	d10c      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	3320      	adds	r3, #32
 800536a:	2102      	movs	r1, #2
 800536c:	4618      	mov	r0, r3
 800536e:	f000 f925 	bl	80055bc <RCCEx_PLLSAI2_Config>
 8005372:	4603      	mov	r3, r0
 8005374:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005376:	7cfb      	ldrb	r3, [r7, #19]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800537c:	7cfb      	ldrb	r3, [r7, #19]
 800537e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800538c:	4b10      	ldr	r3, [pc, #64]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800538e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005392:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800539a:	490d      	ldr	r1, [pc, #52]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00b      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053ae:	4b08      	ldr	r3, [pc, #32]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053be:	4904      	ldr	r1, [pc, #16]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80053c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3718      	adds	r7, #24
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	40021000 	.word	0x40021000

080053d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053de:	2300      	movs	r3, #0
 80053e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053e2:	4b75      	ldr	r3, [pc, #468]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f003 0303 	and.w	r3, r3, #3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d018      	beq.n	8005420 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80053ee:	4b72      	ldr	r3, [pc, #456]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f003 0203 	and.w	r2, r3, #3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d10d      	bne.n	800541a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
       ||
 8005402:	2b00      	cmp	r3, #0
 8005404:	d009      	beq.n	800541a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005406:	4b6c      	ldr	r3, [pc, #432]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	091b      	lsrs	r3, r3, #4
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	685b      	ldr	r3, [r3, #4]
       ||
 8005416:	429a      	cmp	r2, r3
 8005418:	d047      	beq.n	80054aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	73fb      	strb	r3, [r7, #15]
 800541e:	e044      	b.n	80054aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b03      	cmp	r3, #3
 8005426:	d018      	beq.n	800545a <RCCEx_PLLSAI1_Config+0x86>
 8005428:	2b03      	cmp	r3, #3
 800542a:	d825      	bhi.n	8005478 <RCCEx_PLLSAI1_Config+0xa4>
 800542c:	2b01      	cmp	r3, #1
 800542e:	d002      	beq.n	8005436 <RCCEx_PLLSAI1_Config+0x62>
 8005430:	2b02      	cmp	r3, #2
 8005432:	d009      	beq.n	8005448 <RCCEx_PLLSAI1_Config+0x74>
 8005434:	e020      	b.n	8005478 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005436:	4b60      	ldr	r3, [pc, #384]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	2b00      	cmp	r3, #0
 8005440:	d11d      	bne.n	800547e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005446:	e01a      	b.n	800547e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005448:	4b5b      	ldr	r3, [pc, #364]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005450:	2b00      	cmp	r3, #0
 8005452:	d116      	bne.n	8005482 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005458:	e013      	b.n	8005482 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800545a:	4b57      	ldr	r3, [pc, #348]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10f      	bne.n	8005486 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005466:	4b54      	ldr	r3, [pc, #336]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d109      	bne.n	8005486 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005476:	e006      	b.n	8005486 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	73fb      	strb	r3, [r7, #15]
      break;
 800547c:	e004      	b.n	8005488 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800547e:	bf00      	nop
 8005480:	e002      	b.n	8005488 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005482:	bf00      	nop
 8005484:	e000      	b.n	8005488 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005486:	bf00      	nop
    }

    if(status == HAL_OK)
 8005488:	7bfb      	ldrb	r3, [r7, #15]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10d      	bne.n	80054aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800548e:	4b4a      	ldr	r3, [pc, #296]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6819      	ldr	r1, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	3b01      	subs	r3, #1
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	430b      	orrs	r3, r1
 80054a4:	4944      	ldr	r1, [pc, #272]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80054aa:	7bfb      	ldrb	r3, [r7, #15]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d17d      	bne.n	80055ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80054b0:	4b41      	ldr	r3, [pc, #260]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a40      	ldr	r2, [pc, #256]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054bc:	f7fd f984 	bl	80027c8 <HAL_GetTick>
 80054c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054c2:	e009      	b.n	80054d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054c4:	f7fd f980 	bl	80027c8 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d902      	bls.n	80054d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	73fb      	strb	r3, [r7, #15]
        break;
 80054d6:	e005      	b.n	80054e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054d8:	4b37      	ldr	r3, [pc, #220]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1ef      	bne.n	80054c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d160      	bne.n	80055ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d111      	bne.n	8005514 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054f0:	4b31      	ldr	r3, [pc, #196]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80054f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	6892      	ldr	r2, [r2, #8]
 8005500:	0211      	lsls	r1, r2, #8
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	68d2      	ldr	r2, [r2, #12]
 8005506:	0912      	lsrs	r2, r2, #4
 8005508:	0452      	lsls	r2, r2, #17
 800550a:	430a      	orrs	r2, r1
 800550c:	492a      	ldr	r1, [pc, #168]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800550e:	4313      	orrs	r3, r2
 8005510:	610b      	str	r3, [r1, #16]
 8005512:	e027      	b.n	8005564 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d112      	bne.n	8005540 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800551a:	4b27      	ldr	r3, [pc, #156]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005522:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	6892      	ldr	r2, [r2, #8]
 800552a:	0211      	lsls	r1, r2, #8
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	6912      	ldr	r2, [r2, #16]
 8005530:	0852      	lsrs	r2, r2, #1
 8005532:	3a01      	subs	r2, #1
 8005534:	0552      	lsls	r2, r2, #21
 8005536:	430a      	orrs	r2, r1
 8005538:	491f      	ldr	r1, [pc, #124]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800553a:	4313      	orrs	r3, r2
 800553c:	610b      	str	r3, [r1, #16]
 800553e:	e011      	b.n	8005564 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005540:	4b1d      	ldr	r3, [pc, #116]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005548:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6892      	ldr	r2, [r2, #8]
 8005550:	0211      	lsls	r1, r2, #8
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	6952      	ldr	r2, [r2, #20]
 8005556:	0852      	lsrs	r2, r2, #1
 8005558:	3a01      	subs	r2, #1
 800555a:	0652      	lsls	r2, r2, #25
 800555c:	430a      	orrs	r2, r1
 800555e:	4916      	ldr	r1, [pc, #88]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005560:	4313      	orrs	r3, r2
 8005562:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005564:	4b14      	ldr	r3, [pc, #80]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a13      	ldr	r2, [pc, #76]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800556a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800556e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005570:	f7fd f92a 	bl	80027c8 <HAL_GetTick>
 8005574:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005576:	e009      	b.n	800558c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005578:	f7fd f926 	bl	80027c8 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	2b02      	cmp	r3, #2
 8005584:	d902      	bls.n	800558c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	73fb      	strb	r3, [r7, #15]
          break;
 800558a:	e005      	b.n	8005598 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800558c:	4b0a      	ldr	r3, [pc, #40]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0ef      	beq.n	8005578 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005598:	7bfb      	ldrb	r3, [r7, #15]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d106      	bne.n	80055ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800559e:	4b06      	ldr	r3, [pc, #24]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055a0:	691a      	ldr	r2, [r3, #16]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	4904      	ldr	r1, [pc, #16]	@ (80055b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	40021000 	.word	0x40021000

080055bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055c6:	2300      	movs	r3, #0
 80055c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	f003 0303 	and.w	r3, r3, #3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d018      	beq.n	8005608 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80055d6:	4b67      	ldr	r3, [pc, #412]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f003 0203 	and.w	r2, r3, #3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d10d      	bne.n	8005602 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
       ||
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d009      	beq.n	8005602 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80055ee:	4b61      	ldr	r3, [pc, #388]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	091b      	lsrs	r3, r3, #4
 80055f4:	f003 0307 	and.w	r3, r3, #7
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
       ||
 80055fe:	429a      	cmp	r2, r3
 8005600:	d047      	beq.n	8005692 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	73fb      	strb	r3, [r7, #15]
 8005606:	e044      	b.n	8005692 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2b03      	cmp	r3, #3
 800560e:	d018      	beq.n	8005642 <RCCEx_PLLSAI2_Config+0x86>
 8005610:	2b03      	cmp	r3, #3
 8005612:	d825      	bhi.n	8005660 <RCCEx_PLLSAI2_Config+0xa4>
 8005614:	2b01      	cmp	r3, #1
 8005616:	d002      	beq.n	800561e <RCCEx_PLLSAI2_Config+0x62>
 8005618:	2b02      	cmp	r3, #2
 800561a:	d009      	beq.n	8005630 <RCCEx_PLLSAI2_Config+0x74>
 800561c:	e020      	b.n	8005660 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800561e:	4b55      	ldr	r3, [pc, #340]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0302 	and.w	r3, r3, #2
 8005626:	2b00      	cmp	r3, #0
 8005628:	d11d      	bne.n	8005666 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800562e:	e01a      	b.n	8005666 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005630:	4b50      	ldr	r3, [pc, #320]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005638:	2b00      	cmp	r3, #0
 800563a:	d116      	bne.n	800566a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005640:	e013      	b.n	800566a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005642:	4b4c      	ldr	r3, [pc, #304]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10f      	bne.n	800566e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800564e:	4b49      	ldr	r3, [pc, #292]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d109      	bne.n	800566e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800565e:	e006      	b.n	800566e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	73fb      	strb	r3, [r7, #15]
      break;
 8005664:	e004      	b.n	8005670 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005666:	bf00      	nop
 8005668:	e002      	b.n	8005670 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800566a:	bf00      	nop
 800566c:	e000      	b.n	8005670 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800566e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005670:	7bfb      	ldrb	r3, [r7, #15]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10d      	bne.n	8005692 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005676:	4b3f      	ldr	r3, [pc, #252]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6819      	ldr	r1, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	3b01      	subs	r3, #1
 8005688:	011b      	lsls	r3, r3, #4
 800568a:	430b      	orrs	r3, r1
 800568c:	4939      	ldr	r1, [pc, #228]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 800568e:	4313      	orrs	r3, r2
 8005690:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005692:	7bfb      	ldrb	r3, [r7, #15]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d167      	bne.n	8005768 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005698:	4b36      	ldr	r3, [pc, #216]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a35      	ldr	r2, [pc, #212]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 800569e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056a4:	f7fd f890 	bl	80027c8 <HAL_GetTick>
 80056a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056aa:	e009      	b.n	80056c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056ac:	f7fd f88c 	bl	80027c8 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d902      	bls.n	80056c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	73fb      	strb	r3, [r7, #15]
        break;
 80056be:	e005      	b.n	80056cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056c0:	4b2c      	ldr	r3, [pc, #176]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1ef      	bne.n	80056ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056cc:	7bfb      	ldrb	r3, [r7, #15]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d14a      	bne.n	8005768 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d111      	bne.n	80056fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056d8:	4b26      	ldr	r3, [pc, #152]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80056e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	6892      	ldr	r2, [r2, #8]
 80056e8:	0211      	lsls	r1, r2, #8
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	68d2      	ldr	r2, [r2, #12]
 80056ee:	0912      	lsrs	r2, r2, #4
 80056f0:	0452      	lsls	r2, r2, #17
 80056f2:	430a      	orrs	r2, r1
 80056f4:	491f      	ldr	r1, [pc, #124]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	614b      	str	r3, [r1, #20]
 80056fa:	e011      	b.n	8005720 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005704:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	6892      	ldr	r2, [r2, #8]
 800570c:	0211      	lsls	r1, r2, #8
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6912      	ldr	r2, [r2, #16]
 8005712:	0852      	lsrs	r2, r2, #1
 8005714:	3a01      	subs	r2, #1
 8005716:	0652      	lsls	r2, r2, #25
 8005718:	430a      	orrs	r2, r1
 800571a:	4916      	ldr	r1, [pc, #88]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 800571c:	4313      	orrs	r3, r2
 800571e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005720:	4b14      	ldr	r3, [pc, #80]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a13      	ldr	r2, [pc, #76]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005726:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800572a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572c:	f7fd f84c 	bl	80027c8 <HAL_GetTick>
 8005730:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005732:	e009      	b.n	8005748 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005734:	f7fd f848 	bl	80027c8 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b02      	cmp	r3, #2
 8005740:	d902      	bls.n	8005748 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	73fb      	strb	r3, [r7, #15]
          break;
 8005746:	e005      	b.n	8005754 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005748:	4b0a      	ldr	r3, [pc, #40]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0ef      	beq.n	8005734 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005754:	7bfb      	ldrb	r3, [r7, #15]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d106      	bne.n	8005768 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800575a:	4b06      	ldr	r3, [pc, #24]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 800575c:	695a      	ldr	r2, [r3, #20]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	4904      	ldr	r1, [pc, #16]	@ (8005774 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005764:	4313      	orrs	r3, r2
 8005766:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005768:	7bfb      	ldrb	r3, [r7, #15]
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	40021000 	.word	0x40021000

08005778 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d079      	beq.n	800587e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d106      	bne.n	80057a4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7fb ff90 	bl	80016c4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f003 0310 	and.w	r3, r3, #16
 80057b6:	2b10      	cmp	r3, #16
 80057b8:	d058      	beq.n	800586c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	22ca      	movs	r2, #202	@ 0xca
 80057c0:	625a      	str	r2, [r3, #36]	@ 0x24
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2253      	movs	r2, #83	@ 0x53
 80057c8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 fbd0 	bl	8005f70 <RTC_EnterInitMode>
 80057d0:	4603      	mov	r3, r0
 80057d2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80057d4:	7bfb      	ldrb	r3, [r7, #15]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d127      	bne.n	800582a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	6812      	ldr	r2, [r2, #0]
 80057e4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80057e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057ec:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6899      	ldr	r1, [r3, #8]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	431a      	orrs	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	431a      	orrs	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	68d2      	ldr	r2, [r2, #12]
 8005814:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6919      	ldr	r1, [r3, #16]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	041a      	lsls	r2, r3, #16
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fbd4 	bl	8005fd8 <RTC_ExitInitMode>
 8005830:	4603      	mov	r3, r0
 8005832:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005834:	7bfb      	ldrb	r3, [r7, #15]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d113      	bne.n	8005862 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f022 0203 	bic.w	r2, r2, #3
 8005848:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	69da      	ldr	r2, [r3, #28]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	695b      	ldr	r3, [r3, #20]
 8005858:	431a      	orrs	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	430a      	orrs	r2, r1
 8005860:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	22ff      	movs	r2, #255	@ 0xff
 8005868:	625a      	str	r2, [r3, #36]	@ 0x24
 800586a:	e001      	b.n	8005870 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800586c:	2300      	movs	r3, #0
 800586e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005870:	7bfb      	ldrb	r3, [r7, #15]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d103      	bne.n	800587e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800587e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005888:	b590      	push	{r4, r7, lr}
 800588a:	b087      	sub	sp, #28
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f893 3020 	ldrb.w	r3, [r3, #32]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d101      	bne.n	80058a2 <HAL_RTC_SetTime+0x1a>
 800589e:	2302      	movs	r3, #2
 80058a0:	e08b      	b.n	80059ba <HAL_RTC_SetTime+0x132>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2202      	movs	r2, #2
 80058ae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	22ca      	movs	r2, #202	@ 0xca
 80058b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2253      	movs	r2, #83	@ 0x53
 80058c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 fb54 	bl	8005f70 <RTC_EnterInitMode>
 80058c8:	4603      	mov	r3, r0
 80058ca:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80058cc:	7cfb      	ldrb	r3, [r7, #19]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d163      	bne.n	800599a <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d126      	bne.n	8005926 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d102      	bne.n	80058ec <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2200      	movs	r2, #0
 80058ea:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fbaf 	bl	8006054 <RTC_ByteToBcd2>
 80058f6:	4603      	mov	r3, r0
 80058f8:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	785b      	ldrb	r3, [r3, #1]
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 fba8 	bl	8006054 <RTC_ByteToBcd2>
 8005904:	4603      	mov	r3, r0
 8005906:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005908:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	789b      	ldrb	r3, [r3, #2]
 800590e:	4618      	mov	r0, r3
 8005910:	f000 fba0 	bl	8006054 <RTC_ByteToBcd2>
 8005914:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005916:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	78db      	ldrb	r3, [r3, #3]
 800591e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005920:	4313      	orrs	r3, r2
 8005922:	617b      	str	r3, [r7, #20]
 8005924:	e018      	b.n	8005958 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005930:	2b00      	cmp	r3, #0
 8005932:	d102      	bne.n	800593a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	2200      	movs	r2, #0
 8005938:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	785b      	ldrb	r3, [r3, #1]
 8005944:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005946:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800594c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	78db      	ldrb	r3, [r3, #3]
 8005952:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005954:	4313      	orrs	r3, r2
 8005956:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005962:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005966:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	689a      	ldr	r2, [r3, #8]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005976:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6899      	ldr	r1, [r3, #8]
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	68da      	ldr	r2, [r3, #12]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	431a      	orrs	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f000 fb21 	bl	8005fd8 <RTC_ExitInitMode>
 8005996:	4603      	mov	r3, r0
 8005998:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	22ff      	movs	r2, #255	@ 0xff
 80059a0:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80059a2:	7cfb      	ldrb	r3, [r7, #19]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d103      	bne.n	80059b0 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80059b8:	7cfb      	ldrb	r3, [r7, #19]
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	371c      	adds	r7, #28
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd90      	pop	{r4, r7, pc}

080059c2 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b086      	sub	sp, #24
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80059f0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80059f4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	0c1b      	lsrs	r3, r3, #16
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	0a1b      	lsrs	r3, r3, #8
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a10:	b2da      	uxtb	r2, r3
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a1e:	b2da      	uxtb	r2, r3
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	0d9b      	lsrs	r3, r3, #22
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d11a      	bne.n	8005a70 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f000 fb28 	bl	8006094 <RTC_Bcd2ToByte>
 8005a44:	4603      	mov	r3, r0
 8005a46:	461a      	mov	r2, r3
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	785b      	ldrb	r3, [r3, #1]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f000 fb1f 	bl	8006094 <RTC_Bcd2ToByte>
 8005a56:	4603      	mov	r3, r0
 8005a58:	461a      	mov	r2, r3
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	789b      	ldrb	r3, [r3, #2]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f000 fb16 	bl	8006094 <RTC_Bcd2ToByte>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3718      	adds	r7, #24
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005a7a:	b590      	push	{r4, r7, lr}
 8005a7c:	b087      	sub	sp, #28
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	60f8      	str	r0, [r7, #12]
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d101      	bne.n	8005a94 <HAL_RTC_SetDate+0x1a>
 8005a90:	2302      	movs	r3, #2
 8005a92:	e075      	b.n	8005b80 <HAL_RTC_SetDate+0x106>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10e      	bne.n	8005ac8 <HAL_RTC_SetDate+0x4e>
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	785b      	ldrb	r3, [r3, #1]
 8005aae:	f003 0310 	and.w	r3, r3, #16
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d008      	beq.n	8005ac8 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	785b      	ldrb	r3, [r3, #1]
 8005aba:	f023 0310 	bic.w	r3, r3, #16
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	330a      	adds	r3, #10
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d11c      	bne.n	8005b08 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	78db      	ldrb	r3, [r3, #3]
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f000 fabe 	bl	8006054 <RTC_ByteToBcd2>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	785b      	ldrb	r3, [r3, #1]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f000 fab7 	bl	8006054 <RTC_ByteToBcd2>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005aea:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	789b      	ldrb	r3, [r3, #2]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f000 faaf 	bl	8006054 <RTC_ByteToBcd2>
 8005af6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005af8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005b02:	4313      	orrs	r3, r2
 8005b04:	617b      	str	r3, [r7, #20]
 8005b06:	e00e      	b.n	8005b26 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	78db      	ldrb	r3, [r3, #3]
 8005b0c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	785b      	ldrb	r3, [r3, #1]
 8005b12:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005b14:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005b1a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005b22:	4313      	orrs	r3, r2
 8005b24:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	22ca      	movs	r2, #202	@ 0xca
 8005b2c:	625a      	str	r2, [r3, #36]	@ 0x24
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2253      	movs	r2, #83	@ 0x53
 8005b34:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 fa1a 	bl	8005f70 <RTC_EnterInitMode>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005b40:	7cfb      	ldrb	r3, [r7, #19]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d10c      	bne.n	8005b60 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005b50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005b54:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 fa3e 	bl	8005fd8 <RTC_ExitInitMode>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	22ff      	movs	r2, #255	@ 0xff
 8005b66:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8005b68:	7cfb      	ldrb	r3, [r7, #19]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d103      	bne.n	8005b76 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005b7e:	7cfb      	ldrb	r3, [r7, #19]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	371c      	adds	r7, #28
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd90      	pop	{r4, r7, pc}

08005b88 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b086      	sub	sp, #24
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005b9e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005ba2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	0c1b      	lsrs	r3, r3, #16
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	0a1b      	lsrs	r3, r3, #8
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	f003 031f 	and.w	r3, r3, #31
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	0b5b      	lsrs	r3, r3, #13
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	f003 0307 	and.w	r3, r3, #7
 8005bd6:	b2da      	uxtb	r2, r3
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d11a      	bne.n	8005c18 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	78db      	ldrb	r3, [r3, #3]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f000 fa54 	bl	8006094 <RTC_Bcd2ToByte>
 8005bec:	4603      	mov	r3, r0
 8005bee:	461a      	mov	r2, r3
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	785b      	ldrb	r3, [r3, #1]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f000 fa4b 	bl	8006094 <RTC_Bcd2ToByte>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	461a      	mov	r2, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	789b      	ldrb	r3, [r3, #2]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f000 fa42 	bl	8006094 <RTC_Bcd2ToByte>
 8005c10:	4603      	mov	r3, r0
 8005c12:	461a      	mov	r2, r3
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
	...

08005c24 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005c24:	b590      	push	{r4, r7, lr}
 8005c26:	b089      	sub	sp, #36	@ 0x24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d101      	bne.n	8005c3e <HAL_RTC_SetAlarm_IT+0x1a>
 8005c3a:	2302      	movs	r3, #2
 8005c3c:	e127      	b.n	8005e8e <HAL_RTC_SetAlarm_IT+0x26a>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2202      	movs	r2, #2
 8005c4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d137      	bne.n	8005cc4 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d102      	bne.n	8005c68 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	2200      	movs	r2, #0
 8005c66:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 f9f1 	bl	8006054 <RTC_ByteToBcd2>
 8005c72:	4603      	mov	r3, r0
 8005c74:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	785b      	ldrb	r3, [r3, #1]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f000 f9ea 	bl	8006054 <RTC_ByteToBcd2>
 8005c80:	4603      	mov	r3, r0
 8005c82:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005c84:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	789b      	ldrb	r3, [r3, #2]
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 f9e2 	bl	8006054 <RTC_ByteToBcd2>
 8005c90:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005c92:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	78db      	ldrb	r3, [r3, #3]
 8005c9a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005c9c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 f9d4 	bl	8006054 <RTC_ByteToBcd2>
 8005cac:	4603      	mov	r3, r0
 8005cae:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005cb0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005cb8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	61fb      	str	r3, [r7, #28]
 8005cc2:	e023      	b.n	8005d0c <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d102      	bne.n	8005cd8 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	785b      	ldrb	r3, [r3, #1]
 8005ce2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005ce4:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005ce6:	68ba      	ldr	r2, [r7, #8]
 8005ce8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005cea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	78db      	ldrb	r3, [r3, #3]
 8005cf0:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005cf2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005cfa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005cfc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005d02:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	685a      	ldr	r2, [r3, #4]
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	69db      	ldr	r3, [r3, #28]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	22ca      	movs	r2, #202	@ 0xca
 8005d1e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2253      	movs	r2, #83	@ 0x53
 8005d26:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d30:	d14a      	bne.n	8005dc8 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689a      	ldr	r2, [r3, #8]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d40:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8005d52:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8005d54:	f7fc fd38 	bl	80027c8 <HAL_GetTick>
 8005d58:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005d5a:	e015      	b.n	8005d88 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d5c:	f7fc fd34 	bl	80027c8 <HAL_GetTick>
 8005d60:	4602      	mov	r2, r0
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	1ad3      	subs	r3, r2, r3
 8005d66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d6a:	d90d      	bls.n	8005d88 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	22ff      	movs	r2, #255	@ 0xff
 8005d72:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2203      	movs	r2, #3
 8005d78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e082      	b.n	8005e8e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0e2      	beq.n	8005d5c <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	69fa      	ldr	r2, [r7, #28]
 8005d9c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	69ba      	ldr	r2, [r7, #24]
 8005da4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	689a      	ldr	r2, [r3, #8]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005db4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005dc4:	609a      	str	r2, [r3, #8]
 8005dc6:	e049      	b.n	8005e5c <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	689a      	ldr	r2, [r3, #8]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005dd6:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8005de8:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8005dea:	f7fc fced 	bl	80027c8 <HAL_GetTick>
 8005dee:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005df0:	e015      	b.n	8005e1e <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005df2:	f7fc fce9 	bl	80027c8 <HAL_GetTick>
 8005df6:	4602      	mov	r2, r0
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e00:	d90d      	bls.n	8005e1e <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	22ff      	movs	r2, #255	@ 0xff
 8005e08:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2203      	movs	r2, #3
 8005e0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e037      	b.n	8005e8e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0e2      	beq.n	8005df2 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	69fa      	ldr	r2, [r7, #28]
 8005e32:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689a      	ldr	r2, [r3, #8]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e4a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689a      	ldr	r2, [r3, #8]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e5a:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e98 <HAL_RTC_SetAlarm_IT+0x274>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a0d      	ldr	r2, [pc, #52]	@ (8005e98 <HAL_RTC_SetAlarm_IT+0x274>)
 8005e62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e66:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005e68:	4b0b      	ldr	r3, [pc, #44]	@ (8005e98 <HAL_RTC_SetAlarm_IT+0x274>)
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8005e98 <HAL_RTC_SetAlarm_IT+0x274>)
 8005e6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e72:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	22ff      	movs	r2, #255	@ 0xff
 8005e7a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3724      	adds	r7, #36	@ 0x24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd90      	pop	{r4, r7, pc}
 8005e96:	bf00      	nop
 8005e98:	40010400 	.word	0x40010400

08005e9c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8005f24 <HAL_RTC_AlarmIRQHandler+0x88>)
 8005ea6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005eaa:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d012      	beq.n	8005ee0 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00b      	beq.n	8005ee0 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8005ed8:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7fb fada 	bl	8001494 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d012      	beq.n	8005f14 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00b      	beq.n	8005f14 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8005f0c:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f8da 	bl	80060c8 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8005f1c:	bf00      	nop
 8005f1e:	3708      	adds	r7, #8
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	40010400 	.word	0x40010400

08005f28 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a0d      	ldr	r2, [pc, #52]	@ (8005f6c <HAL_RTC_WaitForSynchro+0x44>)
 8005f36:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005f38:	f7fc fc46 	bl	80027c8 <HAL_GetTick>
 8005f3c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f3e:	e009      	b.n	8005f54 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f40:	f7fc fc42 	bl	80027c8 <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f4e:	d901      	bls.n	8005f54 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e007      	b.n	8005f64 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f003 0320 	and.w	r3, r3, #32
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d0ee      	beq.n	8005f40 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	0003ff5f 	.word	0x0003ff5f

08005f70 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d120      	bne.n	8005fcc <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f92:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005f94:	f7fc fc18 	bl	80027c8 <HAL_GetTick>
 8005f98:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005f9a:	e00d      	b.n	8005fb8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005f9c:	f7fc fc14 	bl	80027c8 <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005faa:	d905      	bls.n	8005fb8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2203      	movs	r2, #3
 8005fb4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d102      	bne.n	8005fcc <RTC_EnterInitMode+0x5c>
 8005fc6:	7bfb      	ldrb	r3, [r7, #15]
 8005fc8:	2b03      	cmp	r3, #3
 8005fca:	d1e7      	bne.n	8005f9c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
	...

08005fd8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8006050 <RTC_ExitInitMode+0x78>)
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	4a19      	ldr	r2, [pc, #100]	@ (8006050 <RTC_ExitInitMode+0x78>)
 8005fea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fee:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005ff0:	4b17      	ldr	r3, [pc, #92]	@ (8006050 <RTC_ExitInitMode+0x78>)
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f003 0320 	and.w	r3, r3, #32
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d10c      	bne.n	8006016 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff ff93 	bl	8005f28 <HAL_RTC_WaitForSynchro>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d01e      	beq.n	8006046 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2203      	movs	r2, #3
 800600c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	73fb      	strb	r3, [r7, #15]
 8006014:	e017      	b.n	8006046 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006016:	4b0e      	ldr	r3, [pc, #56]	@ (8006050 <RTC_ExitInitMode+0x78>)
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	4a0d      	ldr	r2, [pc, #52]	@ (8006050 <RTC_ExitInitMode+0x78>)
 800601c:	f023 0320 	bic.w	r3, r3, #32
 8006020:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7ff ff80 	bl	8005f28 <HAL_RTC_WaitForSynchro>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d005      	beq.n	800603a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2203      	movs	r2, #3
 8006032:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800603a:	4b05      	ldr	r3, [pc, #20]	@ (8006050 <RTC_ExitInitMode+0x78>)
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	4a04      	ldr	r2, [pc, #16]	@ (8006050 <RTC_ExitInitMode+0x78>)
 8006040:	f043 0320 	orr.w	r3, r3, #32
 8006044:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006046:	7bfb      	ldrb	r3, [r7, #15]
}
 8006048:	4618      	mov	r0, r3
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	40002800 	.word	0x40002800

08006054 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	4603      	mov	r3, r0
 800605c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800605e:	2300      	movs	r3, #0
 8006060:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8006062:	79fb      	ldrb	r3, [r7, #7]
 8006064:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8006066:	e005      	b.n	8006074 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	3301      	adds	r3, #1
 800606c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800606e:	7afb      	ldrb	r3, [r7, #11]
 8006070:	3b0a      	subs	r3, #10
 8006072:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8006074:	7afb      	ldrb	r3, [r7, #11]
 8006076:	2b09      	cmp	r3, #9
 8006078:	d8f6      	bhi.n	8006068 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	b2db      	uxtb	r3, r3
 800607e:	011b      	lsls	r3, r3, #4
 8006080:	b2da      	uxtb	r2, r3
 8006082:	7afb      	ldrb	r3, [r7, #11]
 8006084:	4313      	orrs	r3, r2
 8006086:	b2db      	uxtb	r3, r3
}
 8006088:	4618      	mov	r0, r3
 800608a:	3714      	adds	r7, #20
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	4603      	mov	r3, r0
 800609c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800609e:	79fb      	ldrb	r3, [r7, #7]
 80060a0:	091b      	lsrs	r3, r3, #4
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	461a      	mov	r2, r3
 80060a6:	0092      	lsls	r2, r2, #2
 80060a8:	4413      	add	r3, r2
 80060aa:	005b      	lsls	r3, r3, #1
 80060ac:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80060ae:	79fb      	ldrb	r3, [r7, #7]
 80060b0:	f003 030f 	and.w	r3, r3, #15
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	7bfb      	ldrb	r3, [r7, #15]
 80060b8:	4413      	add	r3, r2
 80060ba:	b2db      	uxtb	r3, r3
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3714      	adds	r7, #20
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr

080060c8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b082      	sub	sp, #8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e040      	b.n	8006170 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d106      	bne.n	8006104 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7fb fb1a 	bl	8001738 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2224      	movs	r2, #36	@ 0x24
 8006108:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f022 0201 	bic.w	r2, r2, #1
 8006118:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fb6a 	bl	80067fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 f8af 	bl	800628c <UART_SetConfig>
 800612e:	4603      	mov	r3, r0
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e01b      	b.n	8006170 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006146:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006156:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f042 0201 	orr.w	r2, r2, #1
 8006166:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 fbe9 	bl	8006940 <UART_CheckIdleState>
 800616e:	4603      	mov	r3, r0
}
 8006170:	4618      	mov	r0, r3
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b08a      	sub	sp, #40	@ 0x28
 800617c:	af02      	add	r7, sp, #8
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	603b      	str	r3, [r7, #0]
 8006184:	4613      	mov	r3, r2
 8006186:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800618c:	2b20      	cmp	r3, #32
 800618e:	d177      	bne.n	8006280 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d002      	beq.n	800619c <HAL_UART_Transmit+0x24>
 8006196:	88fb      	ldrh	r3, [r7, #6]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e070      	b.n	8006282 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2221      	movs	r2, #33	@ 0x21
 80061ac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061ae:	f7fc fb0b 	bl	80027c8 <HAL_GetTick>
 80061b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	88fa      	ldrh	r2, [r7, #6]
 80061b8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	88fa      	ldrh	r2, [r7, #6]
 80061c0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061cc:	d108      	bne.n	80061e0 <HAL_UART_Transmit+0x68>
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d104      	bne.n	80061e0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80061d6:	2300      	movs	r3, #0
 80061d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	61bb      	str	r3, [r7, #24]
 80061de:	e003      	b.n	80061e8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061e4:	2300      	movs	r3, #0
 80061e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061e8:	e02f      	b.n	800624a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2200      	movs	r2, #0
 80061f2:	2180      	movs	r1, #128	@ 0x80
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	f000 fc4b 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d004      	beq.n	800620a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2220      	movs	r2, #32
 8006204:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006206:	2303      	movs	r3, #3
 8006208:	e03b      	b.n	8006282 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10b      	bne.n	8006228 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	881a      	ldrh	r2, [r3, #0]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800621c:	b292      	uxth	r2, r2
 800621e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	3302      	adds	r3, #2
 8006224:	61bb      	str	r3, [r7, #24]
 8006226:	e007      	b.n	8006238 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	781a      	ldrb	r2, [r3, #0]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	3301      	adds	r3, #1
 8006236:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800623e:	b29b      	uxth	r3, r3
 8006240:	3b01      	subs	r3, #1
 8006242:	b29a      	uxth	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006250:	b29b      	uxth	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1c9      	bne.n	80061ea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	2200      	movs	r2, #0
 800625e:	2140      	movs	r1, #64	@ 0x40
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f000 fc15 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d004      	beq.n	8006276 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2220      	movs	r2, #32
 8006270:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e005      	b.n	8006282 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2220      	movs	r2, #32
 800627a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800627c:	2300      	movs	r3, #0
 800627e:	e000      	b.n	8006282 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006280:	2302      	movs	r3, #2
  }
}
 8006282:	4618      	mov	r0, r3
 8006284:	3720      	adds	r7, #32
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
	...

0800628c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800628c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006290:	b08a      	sub	sp, #40	@ 0x28
 8006292:	af00      	add	r7, sp, #0
 8006294:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006296:	2300      	movs	r3, #0
 8006298:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	689a      	ldr	r2, [r3, #8]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	431a      	orrs	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	431a      	orrs	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	69db      	ldr	r3, [r3, #28]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	4ba4      	ldr	r3, [pc, #656]	@ (800654c <UART_SetConfig+0x2c0>)
 80062bc:	4013      	ands	r3, r2
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	6812      	ldr	r2, [r2, #0]
 80062c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062c4:	430b      	orrs	r3, r1
 80062c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	430a      	orrs	r2, r1
 80062dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a99      	ldr	r2, [pc, #612]	@ (8006550 <UART_SetConfig+0x2c4>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d004      	beq.n	80062f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f4:	4313      	orrs	r3, r2
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006308:	430a      	orrs	r2, r1
 800630a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a90      	ldr	r2, [pc, #576]	@ (8006554 <UART_SetConfig+0x2c8>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d126      	bne.n	8006364 <UART_SetConfig+0xd8>
 8006316:	4b90      	ldr	r3, [pc, #576]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800631c:	f003 0303 	and.w	r3, r3, #3
 8006320:	2b03      	cmp	r3, #3
 8006322:	d81b      	bhi.n	800635c <UART_SetConfig+0xd0>
 8006324:	a201      	add	r2, pc, #4	@ (adr r2, 800632c <UART_SetConfig+0xa0>)
 8006326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632a:	bf00      	nop
 800632c:	0800633d 	.word	0x0800633d
 8006330:	0800634d 	.word	0x0800634d
 8006334:	08006345 	.word	0x08006345
 8006338:	08006355 	.word	0x08006355
 800633c:	2301      	movs	r3, #1
 800633e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006342:	e116      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006344:	2302      	movs	r3, #2
 8006346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800634a:	e112      	b.n	8006572 <UART_SetConfig+0x2e6>
 800634c:	2304      	movs	r3, #4
 800634e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006352:	e10e      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006354:	2308      	movs	r3, #8
 8006356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800635a:	e10a      	b.n	8006572 <UART_SetConfig+0x2e6>
 800635c:	2310      	movs	r3, #16
 800635e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006362:	e106      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a7c      	ldr	r2, [pc, #496]	@ (800655c <UART_SetConfig+0x2d0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d138      	bne.n	80063e0 <UART_SetConfig+0x154>
 800636e:	4b7a      	ldr	r3, [pc, #488]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006374:	f003 030c 	and.w	r3, r3, #12
 8006378:	2b0c      	cmp	r3, #12
 800637a:	d82d      	bhi.n	80063d8 <UART_SetConfig+0x14c>
 800637c:	a201      	add	r2, pc, #4	@ (adr r2, 8006384 <UART_SetConfig+0xf8>)
 800637e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006382:	bf00      	nop
 8006384:	080063b9 	.word	0x080063b9
 8006388:	080063d9 	.word	0x080063d9
 800638c:	080063d9 	.word	0x080063d9
 8006390:	080063d9 	.word	0x080063d9
 8006394:	080063c9 	.word	0x080063c9
 8006398:	080063d9 	.word	0x080063d9
 800639c:	080063d9 	.word	0x080063d9
 80063a0:	080063d9 	.word	0x080063d9
 80063a4:	080063c1 	.word	0x080063c1
 80063a8:	080063d9 	.word	0x080063d9
 80063ac:	080063d9 	.word	0x080063d9
 80063b0:	080063d9 	.word	0x080063d9
 80063b4:	080063d1 	.word	0x080063d1
 80063b8:	2300      	movs	r3, #0
 80063ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063be:	e0d8      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063c0:	2302      	movs	r3, #2
 80063c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063c6:	e0d4      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063c8:	2304      	movs	r3, #4
 80063ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ce:	e0d0      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063d0:	2308      	movs	r3, #8
 80063d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063d6:	e0cc      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063d8:	2310      	movs	r3, #16
 80063da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063de:	e0c8      	b.n	8006572 <UART_SetConfig+0x2e6>
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a5e      	ldr	r2, [pc, #376]	@ (8006560 <UART_SetConfig+0x2d4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d125      	bne.n	8006436 <UART_SetConfig+0x1aa>
 80063ea:	4b5b      	ldr	r3, [pc, #364]	@ (8006558 <UART_SetConfig+0x2cc>)
 80063ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80063f4:	2b30      	cmp	r3, #48	@ 0x30
 80063f6:	d016      	beq.n	8006426 <UART_SetConfig+0x19a>
 80063f8:	2b30      	cmp	r3, #48	@ 0x30
 80063fa:	d818      	bhi.n	800642e <UART_SetConfig+0x1a2>
 80063fc:	2b20      	cmp	r3, #32
 80063fe:	d00a      	beq.n	8006416 <UART_SetConfig+0x18a>
 8006400:	2b20      	cmp	r3, #32
 8006402:	d814      	bhi.n	800642e <UART_SetConfig+0x1a2>
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <UART_SetConfig+0x182>
 8006408:	2b10      	cmp	r3, #16
 800640a:	d008      	beq.n	800641e <UART_SetConfig+0x192>
 800640c:	e00f      	b.n	800642e <UART_SetConfig+0x1a2>
 800640e:	2300      	movs	r3, #0
 8006410:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006414:	e0ad      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006416:	2302      	movs	r3, #2
 8006418:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800641c:	e0a9      	b.n	8006572 <UART_SetConfig+0x2e6>
 800641e:	2304      	movs	r3, #4
 8006420:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006424:	e0a5      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006426:	2308      	movs	r3, #8
 8006428:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800642c:	e0a1      	b.n	8006572 <UART_SetConfig+0x2e6>
 800642e:	2310      	movs	r3, #16
 8006430:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006434:	e09d      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a4a      	ldr	r2, [pc, #296]	@ (8006564 <UART_SetConfig+0x2d8>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d125      	bne.n	800648c <UART_SetConfig+0x200>
 8006440:	4b45      	ldr	r3, [pc, #276]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006446:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800644a:	2bc0      	cmp	r3, #192	@ 0xc0
 800644c:	d016      	beq.n	800647c <UART_SetConfig+0x1f0>
 800644e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006450:	d818      	bhi.n	8006484 <UART_SetConfig+0x1f8>
 8006452:	2b80      	cmp	r3, #128	@ 0x80
 8006454:	d00a      	beq.n	800646c <UART_SetConfig+0x1e0>
 8006456:	2b80      	cmp	r3, #128	@ 0x80
 8006458:	d814      	bhi.n	8006484 <UART_SetConfig+0x1f8>
 800645a:	2b00      	cmp	r3, #0
 800645c:	d002      	beq.n	8006464 <UART_SetConfig+0x1d8>
 800645e:	2b40      	cmp	r3, #64	@ 0x40
 8006460:	d008      	beq.n	8006474 <UART_SetConfig+0x1e8>
 8006462:	e00f      	b.n	8006484 <UART_SetConfig+0x1f8>
 8006464:	2300      	movs	r3, #0
 8006466:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800646a:	e082      	b.n	8006572 <UART_SetConfig+0x2e6>
 800646c:	2302      	movs	r3, #2
 800646e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006472:	e07e      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006474:	2304      	movs	r3, #4
 8006476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800647a:	e07a      	b.n	8006572 <UART_SetConfig+0x2e6>
 800647c:	2308      	movs	r3, #8
 800647e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006482:	e076      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006484:	2310      	movs	r3, #16
 8006486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800648a:	e072      	b.n	8006572 <UART_SetConfig+0x2e6>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a35      	ldr	r2, [pc, #212]	@ (8006568 <UART_SetConfig+0x2dc>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d12a      	bne.n	80064ec <UART_SetConfig+0x260>
 8006496:	4b30      	ldr	r3, [pc, #192]	@ (8006558 <UART_SetConfig+0x2cc>)
 8006498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800649c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064a4:	d01a      	beq.n	80064dc <UART_SetConfig+0x250>
 80064a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064aa:	d81b      	bhi.n	80064e4 <UART_SetConfig+0x258>
 80064ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b0:	d00c      	beq.n	80064cc <UART_SetConfig+0x240>
 80064b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b6:	d815      	bhi.n	80064e4 <UART_SetConfig+0x258>
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d003      	beq.n	80064c4 <UART_SetConfig+0x238>
 80064bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064c0:	d008      	beq.n	80064d4 <UART_SetConfig+0x248>
 80064c2:	e00f      	b.n	80064e4 <UART_SetConfig+0x258>
 80064c4:	2300      	movs	r3, #0
 80064c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064ca:	e052      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064cc:	2302      	movs	r3, #2
 80064ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064d2:	e04e      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064d4:	2304      	movs	r3, #4
 80064d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064da:	e04a      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064dc:	2308      	movs	r3, #8
 80064de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064e2:	e046      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064e4:	2310      	movs	r3, #16
 80064e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064ea:	e042      	b.n	8006572 <UART_SetConfig+0x2e6>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a17      	ldr	r2, [pc, #92]	@ (8006550 <UART_SetConfig+0x2c4>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d13a      	bne.n	800656c <UART_SetConfig+0x2e0>
 80064f6:	4b18      	ldr	r3, [pc, #96]	@ (8006558 <UART_SetConfig+0x2cc>)
 80064f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006500:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006504:	d01a      	beq.n	800653c <UART_SetConfig+0x2b0>
 8006506:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800650a:	d81b      	bhi.n	8006544 <UART_SetConfig+0x2b8>
 800650c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006510:	d00c      	beq.n	800652c <UART_SetConfig+0x2a0>
 8006512:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006516:	d815      	bhi.n	8006544 <UART_SetConfig+0x2b8>
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <UART_SetConfig+0x298>
 800651c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006520:	d008      	beq.n	8006534 <UART_SetConfig+0x2a8>
 8006522:	e00f      	b.n	8006544 <UART_SetConfig+0x2b8>
 8006524:	2300      	movs	r3, #0
 8006526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800652a:	e022      	b.n	8006572 <UART_SetConfig+0x2e6>
 800652c:	2302      	movs	r3, #2
 800652e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006532:	e01e      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006534:	2304      	movs	r3, #4
 8006536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800653a:	e01a      	b.n	8006572 <UART_SetConfig+0x2e6>
 800653c:	2308      	movs	r3, #8
 800653e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006542:	e016      	b.n	8006572 <UART_SetConfig+0x2e6>
 8006544:	2310      	movs	r3, #16
 8006546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800654a:	e012      	b.n	8006572 <UART_SetConfig+0x2e6>
 800654c:	efff69f3 	.word	0xefff69f3
 8006550:	40008000 	.word	0x40008000
 8006554:	40013800 	.word	0x40013800
 8006558:	40021000 	.word	0x40021000
 800655c:	40004400 	.word	0x40004400
 8006560:	40004800 	.word	0x40004800
 8006564:	40004c00 	.word	0x40004c00
 8006568:	40005000 	.word	0x40005000
 800656c:	2310      	movs	r3, #16
 800656e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a9f      	ldr	r2, [pc, #636]	@ (80067f4 <UART_SetConfig+0x568>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d17a      	bne.n	8006672 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800657c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006580:	2b08      	cmp	r3, #8
 8006582:	d824      	bhi.n	80065ce <UART_SetConfig+0x342>
 8006584:	a201      	add	r2, pc, #4	@ (adr r2, 800658c <UART_SetConfig+0x300>)
 8006586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658a:	bf00      	nop
 800658c:	080065b1 	.word	0x080065b1
 8006590:	080065cf 	.word	0x080065cf
 8006594:	080065b9 	.word	0x080065b9
 8006598:	080065cf 	.word	0x080065cf
 800659c:	080065bf 	.word	0x080065bf
 80065a0:	080065cf 	.word	0x080065cf
 80065a4:	080065cf 	.word	0x080065cf
 80065a8:	080065cf 	.word	0x080065cf
 80065ac:	080065c7 	.word	0x080065c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b0:	f7fe fb9a 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 80065b4:	61f8      	str	r0, [r7, #28]
        break;
 80065b6:	e010      	b.n	80065da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065b8:	4b8f      	ldr	r3, [pc, #572]	@ (80067f8 <UART_SetConfig+0x56c>)
 80065ba:	61fb      	str	r3, [r7, #28]
        break;
 80065bc:	e00d      	b.n	80065da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065be:	f7fe fafb 	bl	8004bb8 <HAL_RCC_GetSysClockFreq>
 80065c2:	61f8      	str	r0, [r7, #28]
        break;
 80065c4:	e009      	b.n	80065da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ca:	61fb      	str	r3, [r7, #28]
        break;
 80065cc:	e005      	b.n	80065da <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80065ce:	2300      	movs	r3, #0
 80065d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80065d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f000 80fb 	beq.w	80067d8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	685a      	ldr	r2, [r3, #4]
 80065e6:	4613      	mov	r3, r2
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	4413      	add	r3, r2
 80065ec:	69fa      	ldr	r2, [r7, #28]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d305      	bcc.n	80065fe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065f8:	69fa      	ldr	r2, [r7, #28]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d903      	bls.n	8006606 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006604:	e0e8      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	2200      	movs	r2, #0
 800660a:	461c      	mov	r4, r3
 800660c:	4615      	mov	r5, r2
 800660e:	f04f 0200 	mov.w	r2, #0
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	022b      	lsls	r3, r5, #8
 8006618:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800661c:	0222      	lsls	r2, r4, #8
 800661e:	68f9      	ldr	r1, [r7, #12]
 8006620:	6849      	ldr	r1, [r1, #4]
 8006622:	0849      	lsrs	r1, r1, #1
 8006624:	2000      	movs	r0, #0
 8006626:	4688      	mov	r8, r1
 8006628:	4681      	mov	r9, r0
 800662a:	eb12 0a08 	adds.w	sl, r2, r8
 800662e:	eb43 0b09 	adc.w	fp, r3, r9
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	603b      	str	r3, [r7, #0]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006640:	4650      	mov	r0, sl
 8006642:	4659      	mov	r1, fp
 8006644:	f7fa fb50 	bl	8000ce8 <__aeabi_uldivmod>
 8006648:	4602      	mov	r2, r0
 800664a:	460b      	mov	r3, r1
 800664c:	4613      	mov	r3, r2
 800664e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006656:	d308      	bcc.n	800666a <UART_SetConfig+0x3de>
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800665e:	d204      	bcs.n	800666a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	69ba      	ldr	r2, [r7, #24]
 8006666:	60da      	str	r2, [r3, #12]
 8006668:	e0b6      	b.n	80067d8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006670:	e0b2      	b.n	80067d8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800667a:	d15e      	bne.n	800673a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800667c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006680:	2b08      	cmp	r3, #8
 8006682:	d828      	bhi.n	80066d6 <UART_SetConfig+0x44a>
 8006684:	a201      	add	r2, pc, #4	@ (adr r2, 800668c <UART_SetConfig+0x400>)
 8006686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800668a:	bf00      	nop
 800668c:	080066b1 	.word	0x080066b1
 8006690:	080066b9 	.word	0x080066b9
 8006694:	080066c1 	.word	0x080066c1
 8006698:	080066d7 	.word	0x080066d7
 800669c:	080066c7 	.word	0x080066c7
 80066a0:	080066d7 	.word	0x080066d7
 80066a4:	080066d7 	.word	0x080066d7
 80066a8:	080066d7 	.word	0x080066d7
 80066ac:	080066cf 	.word	0x080066cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066b0:	f7fe fb1a 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 80066b4:	61f8      	str	r0, [r7, #28]
        break;
 80066b6:	e014      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066b8:	f7fe fb2c 	bl	8004d14 <HAL_RCC_GetPCLK2Freq>
 80066bc:	61f8      	str	r0, [r7, #28]
        break;
 80066be:	e010      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066c0:	4b4d      	ldr	r3, [pc, #308]	@ (80067f8 <UART_SetConfig+0x56c>)
 80066c2:	61fb      	str	r3, [r7, #28]
        break;
 80066c4:	e00d      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066c6:	f7fe fa77 	bl	8004bb8 <HAL_RCC_GetSysClockFreq>
 80066ca:	61f8      	str	r0, [r7, #28]
        break;
 80066cc:	e009      	b.n	80066e2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066d2:	61fb      	str	r3, [r7, #28]
        break;
 80066d4:	e005      	b.n	80066e2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80066d6:	2300      	movs	r3, #0
 80066d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80066e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d077      	beq.n	80067d8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	005a      	lsls	r2, r3, #1
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	085b      	lsrs	r3, r3, #1
 80066f2:	441a      	add	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066fc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	2b0f      	cmp	r3, #15
 8006702:	d916      	bls.n	8006732 <UART_SetConfig+0x4a6>
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800670a:	d212      	bcs.n	8006732 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	b29b      	uxth	r3, r3
 8006710:	f023 030f 	bic.w	r3, r3, #15
 8006714:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	085b      	lsrs	r3, r3, #1
 800671a:	b29b      	uxth	r3, r3
 800671c:	f003 0307 	and.w	r3, r3, #7
 8006720:	b29a      	uxth	r2, r3
 8006722:	8afb      	ldrh	r3, [r7, #22]
 8006724:	4313      	orrs	r3, r2
 8006726:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	8afa      	ldrh	r2, [r7, #22]
 800672e:	60da      	str	r2, [r3, #12]
 8006730:	e052      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006738:	e04e      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800673a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800673e:	2b08      	cmp	r3, #8
 8006740:	d827      	bhi.n	8006792 <UART_SetConfig+0x506>
 8006742:	a201      	add	r2, pc, #4	@ (adr r2, 8006748 <UART_SetConfig+0x4bc>)
 8006744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006748:	0800676d 	.word	0x0800676d
 800674c:	08006775 	.word	0x08006775
 8006750:	0800677d 	.word	0x0800677d
 8006754:	08006793 	.word	0x08006793
 8006758:	08006783 	.word	0x08006783
 800675c:	08006793 	.word	0x08006793
 8006760:	08006793 	.word	0x08006793
 8006764:	08006793 	.word	0x08006793
 8006768:	0800678b 	.word	0x0800678b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800676c:	f7fe fabc 	bl	8004ce8 <HAL_RCC_GetPCLK1Freq>
 8006770:	61f8      	str	r0, [r7, #28]
        break;
 8006772:	e014      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006774:	f7fe face 	bl	8004d14 <HAL_RCC_GetPCLK2Freq>
 8006778:	61f8      	str	r0, [r7, #28]
        break;
 800677a:	e010      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800677c:	4b1e      	ldr	r3, [pc, #120]	@ (80067f8 <UART_SetConfig+0x56c>)
 800677e:	61fb      	str	r3, [r7, #28]
        break;
 8006780:	e00d      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006782:	f7fe fa19 	bl	8004bb8 <HAL_RCC_GetSysClockFreq>
 8006786:	61f8      	str	r0, [r7, #28]
        break;
 8006788:	e009      	b.n	800679e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800678a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800678e:	61fb      	str	r3, [r7, #28]
        break;
 8006790:	e005      	b.n	800679e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006792:	2300      	movs	r3, #0
 8006794:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800679c:	bf00      	nop
    }

    if (pclk != 0U)
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d019      	beq.n	80067d8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	085a      	lsrs	r2, r3, #1
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	441a      	add	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	2b0f      	cmp	r3, #15
 80067bc:	d909      	bls.n	80067d2 <UART_SetConfig+0x546>
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067c4:	d205      	bcs.n	80067d2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	60da      	str	r2, [r3, #12]
 80067d0:	e002      	b.n	80067d8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80067e4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3728      	adds	r7, #40	@ 0x28
 80067ec:	46bd      	mov	sp, r7
 80067ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067f2:	bf00      	nop
 80067f4:	40008000 	.word	0x40008000
 80067f8:	00f42400 	.word	0x00f42400

080067fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00a      	beq.n	8006826 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00a      	beq.n	8006848 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	430a      	orrs	r2, r1
 8006846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00a      	beq.n	800686a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	430a      	orrs	r2, r1
 8006868:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686e:	f003 0304 	and.w	r3, r3, #4
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00a      	beq.n	800688c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	430a      	orrs	r2, r1
 800688a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006890:	f003 0310 	and.w	r3, r3, #16
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00a      	beq.n	80068ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	430a      	orrs	r2, r1
 80068ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b2:	f003 0320 	and.w	r3, r3, #32
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00a      	beq.n	80068d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	430a      	orrs	r2, r1
 80068ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d01a      	beq.n	8006912 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	430a      	orrs	r2, r1
 80068f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068fa:	d10a      	bne.n	8006912 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00a      	beq.n	8006934 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	430a      	orrs	r2, r1
 8006932:	605a      	str	r2, [r3, #4]
  }
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b098      	sub	sp, #96	@ 0x60
 8006944:	af02      	add	r7, sp, #8
 8006946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006950:	f7fb ff3a 	bl	80027c8 <HAL_GetTick>
 8006954:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0308 	and.w	r3, r3, #8
 8006960:	2b08      	cmp	r3, #8
 8006962:	d12e      	bne.n	80069c2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006964:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800696c:	2200      	movs	r2, #0
 800696e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f88c 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d021      	beq.n	80069c2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800698c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800698e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006992:	653b      	str	r3, [r7, #80]	@ 0x50
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	461a      	mov	r2, r3
 800699a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800699c:	647b      	str	r3, [r7, #68]	@ 0x44
 800699e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e6      	bne.n	800697e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2220      	movs	r2, #32
 80069b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e062      	b.n	8006a88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b04      	cmp	r3, #4
 80069ce:	d149      	bne.n	8006a64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069d8:	2200      	movs	r2, #0
 80069da:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f856 	bl	8006a90 <UART_WaitOnFlagUntilTimeout>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d03c      	beq.n	8006a64 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f2:	e853 3f00 	ldrex	r3, [r3]
 80069f6:	623b      	str	r3, [r7, #32]
   return(result);
 80069f8:	6a3b      	ldr	r3, [r7, #32]
 80069fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	461a      	mov	r2, r3
 8006a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a08:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a10:	e841 2300 	strex	r3, r2, [r1]
 8006a14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1e6      	bne.n	80069ea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	3308      	adds	r3, #8
 8006a22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	e853 3f00 	ldrex	r3, [r3]
 8006a2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 0301 	bic.w	r3, r3, #1
 8006a32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	3308      	adds	r3, #8
 8006a3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a3c:	61fa      	str	r2, [r7, #28]
 8006a3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a40:	69b9      	ldr	r1, [r7, #24]
 8006a42:	69fa      	ldr	r2, [r7, #28]
 8006a44:	e841 2300 	strex	r3, r2, [r1]
 8006a48:	617b      	str	r3, [r7, #20]
   return(result);
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1e5      	bne.n	8006a1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2220      	movs	r2, #32
 8006a54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e011      	b.n	8006a88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2220      	movs	r2, #32
 8006a68:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2220      	movs	r2, #32
 8006a6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3758      	adds	r7, #88	@ 0x58
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	603b      	str	r3, [r7, #0]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aa0:	e049      	b.n	8006b36 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa8:	d045      	beq.n	8006b36 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006aaa:	f7fb fe8d 	bl	80027c8 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	69ba      	ldr	r2, [r7, #24]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d302      	bcc.n	8006ac0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	e048      	b.n	8006b56 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0304 	and.w	r3, r3, #4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d031      	beq.n	8006b36 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	f003 0308 	and.w	r3, r3, #8
 8006adc:	2b08      	cmp	r3, #8
 8006ade:	d110      	bne.n	8006b02 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2208      	movs	r2, #8
 8006ae6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f000 f838 	bl	8006b5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2208      	movs	r2, #8
 8006af2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e029      	b.n	8006b56 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b10:	d111      	bne.n	8006b36 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f000 f81e 	bl	8006b5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2220      	movs	r2, #32
 8006b26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e00f      	b.n	8006b56 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	69da      	ldr	r2, [r3, #28]
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	4013      	ands	r3, r2
 8006b40:	68ba      	ldr	r2, [r7, #8]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	bf0c      	ite	eq
 8006b46:	2301      	moveq	r3, #1
 8006b48:	2300      	movne	r3, #0
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	79fb      	ldrb	r3, [r7, #7]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d0a6      	beq.n	8006aa2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3710      	adds	r7, #16
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b095      	sub	sp, #84	@ 0x54
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b6e:	e853 3f00 	ldrex	r3, [r3]
 8006b72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	461a      	mov	r2, r3
 8006b82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b84:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b8c:	e841 2300 	strex	r3, r2, [r1]
 8006b90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1e6      	bne.n	8006b66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	3308      	adds	r3, #8
 8006b9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	e853 3f00 	ldrex	r3, [r3]
 8006ba6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	f023 0301 	bic.w	r3, r3, #1
 8006bae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3308      	adds	r3, #8
 8006bb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bc0:	e841 2300 	strex	r3, r2, [r1]
 8006bc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1e5      	bne.n	8006b98 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d118      	bne.n	8006c06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	e853 3f00 	ldrex	r3, [r3]
 8006be0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	f023 0310 	bic.w	r3, r3, #16
 8006be8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bf2:	61bb      	str	r3, [r7, #24]
 8006bf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf6:	6979      	ldr	r1, [r7, #20]
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	e841 2300 	strex	r3, r2, [r1]
 8006bfe:	613b      	str	r3, [r7, #16]
   return(result);
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1e6      	bne.n	8006bd4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2220      	movs	r2, #32
 8006c0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006c1a:	bf00      	nop
 8006c1c:	3754      	adds	r7, #84	@ 0x54
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <__cvt>:
 8006c26:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c2a:	ec57 6b10 	vmov	r6, r7, d0
 8006c2e:	2f00      	cmp	r7, #0
 8006c30:	460c      	mov	r4, r1
 8006c32:	4619      	mov	r1, r3
 8006c34:	463b      	mov	r3, r7
 8006c36:	bfbb      	ittet	lt
 8006c38:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006c3c:	461f      	movlt	r7, r3
 8006c3e:	2300      	movge	r3, #0
 8006c40:	232d      	movlt	r3, #45	@ 0x2d
 8006c42:	700b      	strb	r3, [r1, #0]
 8006c44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c46:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006c4a:	4691      	mov	r9, r2
 8006c4c:	f023 0820 	bic.w	r8, r3, #32
 8006c50:	bfbc      	itt	lt
 8006c52:	4632      	movlt	r2, r6
 8006c54:	4616      	movlt	r6, r2
 8006c56:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c5a:	d005      	beq.n	8006c68 <__cvt+0x42>
 8006c5c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006c60:	d100      	bne.n	8006c64 <__cvt+0x3e>
 8006c62:	3401      	adds	r4, #1
 8006c64:	2102      	movs	r1, #2
 8006c66:	e000      	b.n	8006c6a <__cvt+0x44>
 8006c68:	2103      	movs	r1, #3
 8006c6a:	ab03      	add	r3, sp, #12
 8006c6c:	9301      	str	r3, [sp, #4]
 8006c6e:	ab02      	add	r3, sp, #8
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	ec47 6b10 	vmov	d0, r6, r7
 8006c76:	4653      	mov	r3, sl
 8006c78:	4622      	mov	r2, r4
 8006c7a:	f000 ff4d 	bl	8007b18 <_dtoa_r>
 8006c7e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006c82:	4605      	mov	r5, r0
 8006c84:	d119      	bne.n	8006cba <__cvt+0x94>
 8006c86:	f019 0f01 	tst.w	r9, #1
 8006c8a:	d00e      	beq.n	8006caa <__cvt+0x84>
 8006c8c:	eb00 0904 	add.w	r9, r0, r4
 8006c90:	2200      	movs	r2, #0
 8006c92:	2300      	movs	r3, #0
 8006c94:	4630      	mov	r0, r6
 8006c96:	4639      	mov	r1, r7
 8006c98:	f7f9 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c9c:	b108      	cbz	r0, 8006ca2 <__cvt+0x7c>
 8006c9e:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ca2:	2230      	movs	r2, #48	@ 0x30
 8006ca4:	9b03      	ldr	r3, [sp, #12]
 8006ca6:	454b      	cmp	r3, r9
 8006ca8:	d31e      	bcc.n	8006ce8 <__cvt+0xc2>
 8006caa:	9b03      	ldr	r3, [sp, #12]
 8006cac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006cae:	1b5b      	subs	r3, r3, r5
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	b004      	add	sp, #16
 8006cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006cbe:	eb00 0904 	add.w	r9, r0, r4
 8006cc2:	d1e5      	bne.n	8006c90 <__cvt+0x6a>
 8006cc4:	7803      	ldrb	r3, [r0, #0]
 8006cc6:	2b30      	cmp	r3, #48	@ 0x30
 8006cc8:	d10a      	bne.n	8006ce0 <__cvt+0xba>
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2300      	movs	r3, #0
 8006cce:	4630      	mov	r0, r6
 8006cd0:	4639      	mov	r1, r7
 8006cd2:	f7f9 fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006cd6:	b918      	cbnz	r0, 8006ce0 <__cvt+0xba>
 8006cd8:	f1c4 0401 	rsb	r4, r4, #1
 8006cdc:	f8ca 4000 	str.w	r4, [sl]
 8006ce0:	f8da 3000 	ldr.w	r3, [sl]
 8006ce4:	4499      	add	r9, r3
 8006ce6:	e7d3      	b.n	8006c90 <__cvt+0x6a>
 8006ce8:	1c59      	adds	r1, r3, #1
 8006cea:	9103      	str	r1, [sp, #12]
 8006cec:	701a      	strb	r2, [r3, #0]
 8006cee:	e7d9      	b.n	8006ca4 <__cvt+0x7e>

08006cf0 <__exponent>:
 8006cf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cf2:	2900      	cmp	r1, #0
 8006cf4:	bfba      	itte	lt
 8006cf6:	4249      	neglt	r1, r1
 8006cf8:	232d      	movlt	r3, #45	@ 0x2d
 8006cfa:	232b      	movge	r3, #43	@ 0x2b
 8006cfc:	2909      	cmp	r1, #9
 8006cfe:	7002      	strb	r2, [r0, #0]
 8006d00:	7043      	strb	r3, [r0, #1]
 8006d02:	dd29      	ble.n	8006d58 <__exponent+0x68>
 8006d04:	f10d 0307 	add.w	r3, sp, #7
 8006d08:	461d      	mov	r5, r3
 8006d0a:	270a      	movs	r7, #10
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	fbb1 f6f7 	udiv	r6, r1, r7
 8006d12:	fb07 1416 	mls	r4, r7, r6, r1
 8006d16:	3430      	adds	r4, #48	@ 0x30
 8006d18:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	2c63      	cmp	r4, #99	@ 0x63
 8006d20:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d24:	4631      	mov	r1, r6
 8006d26:	dcf1      	bgt.n	8006d0c <__exponent+0x1c>
 8006d28:	3130      	adds	r1, #48	@ 0x30
 8006d2a:	1e94      	subs	r4, r2, #2
 8006d2c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006d30:	1c41      	adds	r1, r0, #1
 8006d32:	4623      	mov	r3, r4
 8006d34:	42ab      	cmp	r3, r5
 8006d36:	d30a      	bcc.n	8006d4e <__exponent+0x5e>
 8006d38:	f10d 0309 	add.w	r3, sp, #9
 8006d3c:	1a9b      	subs	r3, r3, r2
 8006d3e:	42ac      	cmp	r4, r5
 8006d40:	bf88      	it	hi
 8006d42:	2300      	movhi	r3, #0
 8006d44:	3302      	adds	r3, #2
 8006d46:	4403      	add	r3, r0
 8006d48:	1a18      	subs	r0, r3, r0
 8006d4a:	b003      	add	sp, #12
 8006d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d4e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006d52:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006d56:	e7ed      	b.n	8006d34 <__exponent+0x44>
 8006d58:	2330      	movs	r3, #48	@ 0x30
 8006d5a:	3130      	adds	r1, #48	@ 0x30
 8006d5c:	7083      	strb	r3, [r0, #2]
 8006d5e:	70c1      	strb	r1, [r0, #3]
 8006d60:	1d03      	adds	r3, r0, #4
 8006d62:	e7f1      	b.n	8006d48 <__exponent+0x58>

08006d64 <_printf_float>:
 8006d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d68:	b08d      	sub	sp, #52	@ 0x34
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006d70:	4616      	mov	r6, r2
 8006d72:	461f      	mov	r7, r3
 8006d74:	4605      	mov	r5, r0
 8006d76:	f000 fdcd 	bl	8007914 <_localeconv_r>
 8006d7a:	6803      	ldr	r3, [r0, #0]
 8006d7c:	9304      	str	r3, [sp, #16]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7f9 fa76 	bl	8000270 <strlen>
 8006d84:	2300      	movs	r3, #0
 8006d86:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d88:	f8d8 3000 	ldr.w	r3, [r8]
 8006d8c:	9005      	str	r0, [sp, #20]
 8006d8e:	3307      	adds	r3, #7
 8006d90:	f023 0307 	bic.w	r3, r3, #7
 8006d94:	f103 0208 	add.w	r2, r3, #8
 8006d98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d9c:	f8d4 b000 	ldr.w	fp, [r4]
 8006da0:	f8c8 2000 	str.w	r2, [r8]
 8006da4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006da8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006dac:	9307      	str	r3, [sp, #28]
 8006dae:	f8cd 8018 	str.w	r8, [sp, #24]
 8006db2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006db6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dba:	4b9c      	ldr	r3, [pc, #624]	@ (800702c <_printf_float+0x2c8>)
 8006dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8006dc0:	f7f9 feb4 	bl	8000b2c <__aeabi_dcmpun>
 8006dc4:	bb70      	cbnz	r0, 8006e24 <_printf_float+0xc0>
 8006dc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dca:	4b98      	ldr	r3, [pc, #608]	@ (800702c <_printf_float+0x2c8>)
 8006dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd0:	f7f9 fe8e 	bl	8000af0 <__aeabi_dcmple>
 8006dd4:	bb30      	cbnz	r0, 8006e24 <_printf_float+0xc0>
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	2300      	movs	r3, #0
 8006dda:	4640      	mov	r0, r8
 8006ddc:	4649      	mov	r1, r9
 8006dde:	f7f9 fe7d 	bl	8000adc <__aeabi_dcmplt>
 8006de2:	b110      	cbz	r0, 8006dea <_printf_float+0x86>
 8006de4:	232d      	movs	r3, #45	@ 0x2d
 8006de6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dea:	4a91      	ldr	r2, [pc, #580]	@ (8007030 <_printf_float+0x2cc>)
 8006dec:	4b91      	ldr	r3, [pc, #580]	@ (8007034 <_printf_float+0x2d0>)
 8006dee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006df2:	bf94      	ite	ls
 8006df4:	4690      	movls	r8, r2
 8006df6:	4698      	movhi	r8, r3
 8006df8:	2303      	movs	r3, #3
 8006dfa:	6123      	str	r3, [r4, #16]
 8006dfc:	f02b 0304 	bic.w	r3, fp, #4
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	f04f 0900 	mov.w	r9, #0
 8006e06:	9700      	str	r7, [sp, #0]
 8006e08:	4633      	mov	r3, r6
 8006e0a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006e0c:	4621      	mov	r1, r4
 8006e0e:	4628      	mov	r0, r5
 8006e10:	f000 f9d2 	bl	80071b8 <_printf_common>
 8006e14:	3001      	adds	r0, #1
 8006e16:	f040 808d 	bne.w	8006f34 <_printf_float+0x1d0>
 8006e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e1e:	b00d      	add	sp, #52	@ 0x34
 8006e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e24:	4642      	mov	r2, r8
 8006e26:	464b      	mov	r3, r9
 8006e28:	4640      	mov	r0, r8
 8006e2a:	4649      	mov	r1, r9
 8006e2c:	f7f9 fe7e 	bl	8000b2c <__aeabi_dcmpun>
 8006e30:	b140      	cbz	r0, 8006e44 <_printf_float+0xe0>
 8006e32:	464b      	mov	r3, r9
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	bfbc      	itt	lt
 8006e38:	232d      	movlt	r3, #45	@ 0x2d
 8006e3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006e3e:	4a7e      	ldr	r2, [pc, #504]	@ (8007038 <_printf_float+0x2d4>)
 8006e40:	4b7e      	ldr	r3, [pc, #504]	@ (800703c <_printf_float+0x2d8>)
 8006e42:	e7d4      	b.n	8006dee <_printf_float+0x8a>
 8006e44:	6863      	ldr	r3, [r4, #4]
 8006e46:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006e4a:	9206      	str	r2, [sp, #24]
 8006e4c:	1c5a      	adds	r2, r3, #1
 8006e4e:	d13b      	bne.n	8006ec8 <_printf_float+0x164>
 8006e50:	2306      	movs	r3, #6
 8006e52:	6063      	str	r3, [r4, #4]
 8006e54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006e58:	2300      	movs	r3, #0
 8006e5a:	6022      	str	r2, [r4, #0]
 8006e5c:	9303      	str	r3, [sp, #12]
 8006e5e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006e60:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006e64:	ab09      	add	r3, sp, #36	@ 0x24
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	6861      	ldr	r1, [r4, #4]
 8006e6a:	ec49 8b10 	vmov	d0, r8, r9
 8006e6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006e72:	4628      	mov	r0, r5
 8006e74:	f7ff fed7 	bl	8006c26 <__cvt>
 8006e78:	9b06      	ldr	r3, [sp, #24]
 8006e7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e7c:	2b47      	cmp	r3, #71	@ 0x47
 8006e7e:	4680      	mov	r8, r0
 8006e80:	d129      	bne.n	8006ed6 <_printf_float+0x172>
 8006e82:	1cc8      	adds	r0, r1, #3
 8006e84:	db02      	blt.n	8006e8c <_printf_float+0x128>
 8006e86:	6863      	ldr	r3, [r4, #4]
 8006e88:	4299      	cmp	r1, r3
 8006e8a:	dd41      	ble.n	8006f10 <_printf_float+0x1ac>
 8006e8c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e90:	fa5f fa8a 	uxtb.w	sl, sl
 8006e94:	3901      	subs	r1, #1
 8006e96:	4652      	mov	r2, sl
 8006e98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e9e:	f7ff ff27 	bl	8006cf0 <__exponent>
 8006ea2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ea4:	1813      	adds	r3, r2, r0
 8006ea6:	2a01      	cmp	r2, #1
 8006ea8:	4681      	mov	r9, r0
 8006eaa:	6123      	str	r3, [r4, #16]
 8006eac:	dc02      	bgt.n	8006eb4 <_printf_float+0x150>
 8006eae:	6822      	ldr	r2, [r4, #0]
 8006eb0:	07d2      	lsls	r2, r2, #31
 8006eb2:	d501      	bpl.n	8006eb8 <_printf_float+0x154>
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	6123      	str	r3, [r4, #16]
 8006eb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d0a2      	beq.n	8006e06 <_printf_float+0xa2>
 8006ec0:	232d      	movs	r3, #45	@ 0x2d
 8006ec2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ec6:	e79e      	b.n	8006e06 <_printf_float+0xa2>
 8006ec8:	9a06      	ldr	r2, [sp, #24]
 8006eca:	2a47      	cmp	r2, #71	@ 0x47
 8006ecc:	d1c2      	bne.n	8006e54 <_printf_float+0xf0>
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1c0      	bne.n	8006e54 <_printf_float+0xf0>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e7bd      	b.n	8006e52 <_printf_float+0xee>
 8006ed6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006eda:	d9db      	bls.n	8006e94 <_printf_float+0x130>
 8006edc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006ee0:	d118      	bne.n	8006f14 <_printf_float+0x1b0>
 8006ee2:	2900      	cmp	r1, #0
 8006ee4:	6863      	ldr	r3, [r4, #4]
 8006ee6:	dd0b      	ble.n	8006f00 <_printf_float+0x19c>
 8006ee8:	6121      	str	r1, [r4, #16]
 8006eea:	b913      	cbnz	r3, 8006ef2 <_printf_float+0x18e>
 8006eec:	6822      	ldr	r2, [r4, #0]
 8006eee:	07d0      	lsls	r0, r2, #31
 8006ef0:	d502      	bpl.n	8006ef8 <_printf_float+0x194>
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	440b      	add	r3, r1
 8006ef6:	6123      	str	r3, [r4, #16]
 8006ef8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006efa:	f04f 0900 	mov.w	r9, #0
 8006efe:	e7db      	b.n	8006eb8 <_printf_float+0x154>
 8006f00:	b913      	cbnz	r3, 8006f08 <_printf_float+0x1a4>
 8006f02:	6822      	ldr	r2, [r4, #0]
 8006f04:	07d2      	lsls	r2, r2, #31
 8006f06:	d501      	bpl.n	8006f0c <_printf_float+0x1a8>
 8006f08:	3302      	adds	r3, #2
 8006f0a:	e7f4      	b.n	8006ef6 <_printf_float+0x192>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e7f2      	b.n	8006ef6 <_printf_float+0x192>
 8006f10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006f14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f16:	4299      	cmp	r1, r3
 8006f18:	db05      	blt.n	8006f26 <_printf_float+0x1c2>
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	6121      	str	r1, [r4, #16]
 8006f1e:	07d8      	lsls	r0, r3, #31
 8006f20:	d5ea      	bpl.n	8006ef8 <_printf_float+0x194>
 8006f22:	1c4b      	adds	r3, r1, #1
 8006f24:	e7e7      	b.n	8006ef6 <_printf_float+0x192>
 8006f26:	2900      	cmp	r1, #0
 8006f28:	bfd4      	ite	le
 8006f2a:	f1c1 0202 	rsble	r2, r1, #2
 8006f2e:	2201      	movgt	r2, #1
 8006f30:	4413      	add	r3, r2
 8006f32:	e7e0      	b.n	8006ef6 <_printf_float+0x192>
 8006f34:	6823      	ldr	r3, [r4, #0]
 8006f36:	055a      	lsls	r2, r3, #21
 8006f38:	d407      	bmi.n	8006f4a <_printf_float+0x1e6>
 8006f3a:	6923      	ldr	r3, [r4, #16]
 8006f3c:	4642      	mov	r2, r8
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	d12b      	bne.n	8006fa0 <_printf_float+0x23c>
 8006f48:	e767      	b.n	8006e1a <_printf_float+0xb6>
 8006f4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f4e:	f240 80dd 	bls.w	800710c <_printf_float+0x3a8>
 8006f52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f56:	2200      	movs	r2, #0
 8006f58:	2300      	movs	r3, #0
 8006f5a:	f7f9 fdb5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	d033      	beq.n	8006fca <_printf_float+0x266>
 8006f62:	4a37      	ldr	r2, [pc, #220]	@ (8007040 <_printf_float+0x2dc>)
 8006f64:	2301      	movs	r3, #1
 8006f66:	4631      	mov	r1, r6
 8006f68:	4628      	mov	r0, r5
 8006f6a:	47b8      	blx	r7
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	f43f af54 	beq.w	8006e1a <_printf_float+0xb6>
 8006f72:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006f76:	4543      	cmp	r3, r8
 8006f78:	db02      	blt.n	8006f80 <_printf_float+0x21c>
 8006f7a:	6823      	ldr	r3, [r4, #0]
 8006f7c:	07d8      	lsls	r0, r3, #31
 8006f7e:	d50f      	bpl.n	8006fa0 <_printf_float+0x23c>
 8006f80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f84:	4631      	mov	r1, r6
 8006f86:	4628      	mov	r0, r5
 8006f88:	47b8      	blx	r7
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	f43f af45 	beq.w	8006e1a <_printf_float+0xb6>
 8006f90:	f04f 0900 	mov.w	r9, #0
 8006f94:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f98:	f104 0a1a 	add.w	sl, r4, #26
 8006f9c:	45c8      	cmp	r8, r9
 8006f9e:	dc09      	bgt.n	8006fb4 <_printf_float+0x250>
 8006fa0:	6823      	ldr	r3, [r4, #0]
 8006fa2:	079b      	lsls	r3, r3, #30
 8006fa4:	f100 8103 	bmi.w	80071ae <_printf_float+0x44a>
 8006fa8:	68e0      	ldr	r0, [r4, #12]
 8006faa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fac:	4298      	cmp	r0, r3
 8006fae:	bfb8      	it	lt
 8006fb0:	4618      	movlt	r0, r3
 8006fb2:	e734      	b.n	8006e1e <_printf_float+0xba>
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	4652      	mov	r2, sl
 8006fb8:	4631      	mov	r1, r6
 8006fba:	4628      	mov	r0, r5
 8006fbc:	47b8      	blx	r7
 8006fbe:	3001      	adds	r0, #1
 8006fc0:	f43f af2b 	beq.w	8006e1a <_printf_float+0xb6>
 8006fc4:	f109 0901 	add.w	r9, r9, #1
 8006fc8:	e7e8      	b.n	8006f9c <_printf_float+0x238>
 8006fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	dc39      	bgt.n	8007044 <_printf_float+0x2e0>
 8006fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8007040 <_printf_float+0x2dc>)
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	4631      	mov	r1, r6
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	47b8      	blx	r7
 8006fda:	3001      	adds	r0, #1
 8006fdc:	f43f af1d 	beq.w	8006e1a <_printf_float+0xb6>
 8006fe0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006fe4:	ea59 0303 	orrs.w	r3, r9, r3
 8006fe8:	d102      	bne.n	8006ff0 <_printf_float+0x28c>
 8006fea:	6823      	ldr	r3, [r4, #0]
 8006fec:	07d9      	lsls	r1, r3, #31
 8006fee:	d5d7      	bpl.n	8006fa0 <_printf_float+0x23c>
 8006ff0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ff4:	4631      	mov	r1, r6
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	47b8      	blx	r7
 8006ffa:	3001      	adds	r0, #1
 8006ffc:	f43f af0d 	beq.w	8006e1a <_printf_float+0xb6>
 8007000:	f04f 0a00 	mov.w	sl, #0
 8007004:	f104 0b1a 	add.w	fp, r4, #26
 8007008:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800700a:	425b      	negs	r3, r3
 800700c:	4553      	cmp	r3, sl
 800700e:	dc01      	bgt.n	8007014 <_printf_float+0x2b0>
 8007010:	464b      	mov	r3, r9
 8007012:	e793      	b.n	8006f3c <_printf_float+0x1d8>
 8007014:	2301      	movs	r3, #1
 8007016:	465a      	mov	r2, fp
 8007018:	4631      	mov	r1, r6
 800701a:	4628      	mov	r0, r5
 800701c:	47b8      	blx	r7
 800701e:	3001      	adds	r0, #1
 8007020:	f43f aefb 	beq.w	8006e1a <_printf_float+0xb6>
 8007024:	f10a 0a01 	add.w	sl, sl, #1
 8007028:	e7ee      	b.n	8007008 <_printf_float+0x2a4>
 800702a:	bf00      	nop
 800702c:	7fefffff 	.word	0x7fefffff
 8007030:	08009a94 	.word	0x08009a94
 8007034:	08009a98 	.word	0x08009a98
 8007038:	08009a9c 	.word	0x08009a9c
 800703c:	08009aa0 	.word	0x08009aa0
 8007040:	08009aa4 	.word	0x08009aa4
 8007044:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007046:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800704a:	4553      	cmp	r3, sl
 800704c:	bfa8      	it	ge
 800704e:	4653      	movge	r3, sl
 8007050:	2b00      	cmp	r3, #0
 8007052:	4699      	mov	r9, r3
 8007054:	dc36      	bgt.n	80070c4 <_printf_float+0x360>
 8007056:	f04f 0b00 	mov.w	fp, #0
 800705a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800705e:	f104 021a 	add.w	r2, r4, #26
 8007062:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007064:	9306      	str	r3, [sp, #24]
 8007066:	eba3 0309 	sub.w	r3, r3, r9
 800706a:	455b      	cmp	r3, fp
 800706c:	dc31      	bgt.n	80070d2 <_printf_float+0x36e>
 800706e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007070:	459a      	cmp	sl, r3
 8007072:	dc3a      	bgt.n	80070ea <_printf_float+0x386>
 8007074:	6823      	ldr	r3, [r4, #0]
 8007076:	07da      	lsls	r2, r3, #31
 8007078:	d437      	bmi.n	80070ea <_printf_float+0x386>
 800707a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800707c:	ebaa 0903 	sub.w	r9, sl, r3
 8007080:	9b06      	ldr	r3, [sp, #24]
 8007082:	ebaa 0303 	sub.w	r3, sl, r3
 8007086:	4599      	cmp	r9, r3
 8007088:	bfa8      	it	ge
 800708a:	4699      	movge	r9, r3
 800708c:	f1b9 0f00 	cmp.w	r9, #0
 8007090:	dc33      	bgt.n	80070fa <_printf_float+0x396>
 8007092:	f04f 0800 	mov.w	r8, #0
 8007096:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800709a:	f104 0b1a 	add.w	fp, r4, #26
 800709e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a0:	ebaa 0303 	sub.w	r3, sl, r3
 80070a4:	eba3 0309 	sub.w	r3, r3, r9
 80070a8:	4543      	cmp	r3, r8
 80070aa:	f77f af79 	ble.w	8006fa0 <_printf_float+0x23c>
 80070ae:	2301      	movs	r3, #1
 80070b0:	465a      	mov	r2, fp
 80070b2:	4631      	mov	r1, r6
 80070b4:	4628      	mov	r0, r5
 80070b6:	47b8      	blx	r7
 80070b8:	3001      	adds	r0, #1
 80070ba:	f43f aeae 	beq.w	8006e1a <_printf_float+0xb6>
 80070be:	f108 0801 	add.w	r8, r8, #1
 80070c2:	e7ec      	b.n	800709e <_printf_float+0x33a>
 80070c4:	4642      	mov	r2, r8
 80070c6:	4631      	mov	r1, r6
 80070c8:	4628      	mov	r0, r5
 80070ca:	47b8      	blx	r7
 80070cc:	3001      	adds	r0, #1
 80070ce:	d1c2      	bne.n	8007056 <_printf_float+0x2f2>
 80070d0:	e6a3      	b.n	8006e1a <_printf_float+0xb6>
 80070d2:	2301      	movs	r3, #1
 80070d4:	4631      	mov	r1, r6
 80070d6:	4628      	mov	r0, r5
 80070d8:	9206      	str	r2, [sp, #24]
 80070da:	47b8      	blx	r7
 80070dc:	3001      	adds	r0, #1
 80070de:	f43f ae9c 	beq.w	8006e1a <_printf_float+0xb6>
 80070e2:	9a06      	ldr	r2, [sp, #24]
 80070e4:	f10b 0b01 	add.w	fp, fp, #1
 80070e8:	e7bb      	b.n	8007062 <_printf_float+0x2fe>
 80070ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070ee:	4631      	mov	r1, r6
 80070f0:	4628      	mov	r0, r5
 80070f2:	47b8      	blx	r7
 80070f4:	3001      	adds	r0, #1
 80070f6:	d1c0      	bne.n	800707a <_printf_float+0x316>
 80070f8:	e68f      	b.n	8006e1a <_printf_float+0xb6>
 80070fa:	9a06      	ldr	r2, [sp, #24]
 80070fc:	464b      	mov	r3, r9
 80070fe:	4442      	add	r2, r8
 8007100:	4631      	mov	r1, r6
 8007102:	4628      	mov	r0, r5
 8007104:	47b8      	blx	r7
 8007106:	3001      	adds	r0, #1
 8007108:	d1c3      	bne.n	8007092 <_printf_float+0x32e>
 800710a:	e686      	b.n	8006e1a <_printf_float+0xb6>
 800710c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007110:	f1ba 0f01 	cmp.w	sl, #1
 8007114:	dc01      	bgt.n	800711a <_printf_float+0x3b6>
 8007116:	07db      	lsls	r3, r3, #31
 8007118:	d536      	bpl.n	8007188 <_printf_float+0x424>
 800711a:	2301      	movs	r3, #1
 800711c:	4642      	mov	r2, r8
 800711e:	4631      	mov	r1, r6
 8007120:	4628      	mov	r0, r5
 8007122:	47b8      	blx	r7
 8007124:	3001      	adds	r0, #1
 8007126:	f43f ae78 	beq.w	8006e1a <_printf_float+0xb6>
 800712a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712e:	4631      	mov	r1, r6
 8007130:	4628      	mov	r0, r5
 8007132:	47b8      	blx	r7
 8007134:	3001      	adds	r0, #1
 8007136:	f43f ae70 	beq.w	8006e1a <_printf_float+0xb6>
 800713a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800713e:	2200      	movs	r2, #0
 8007140:	2300      	movs	r3, #0
 8007142:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007146:	f7f9 fcbf 	bl	8000ac8 <__aeabi_dcmpeq>
 800714a:	b9c0      	cbnz	r0, 800717e <_printf_float+0x41a>
 800714c:	4653      	mov	r3, sl
 800714e:	f108 0201 	add.w	r2, r8, #1
 8007152:	4631      	mov	r1, r6
 8007154:	4628      	mov	r0, r5
 8007156:	47b8      	blx	r7
 8007158:	3001      	adds	r0, #1
 800715a:	d10c      	bne.n	8007176 <_printf_float+0x412>
 800715c:	e65d      	b.n	8006e1a <_printf_float+0xb6>
 800715e:	2301      	movs	r3, #1
 8007160:	465a      	mov	r2, fp
 8007162:	4631      	mov	r1, r6
 8007164:	4628      	mov	r0, r5
 8007166:	47b8      	blx	r7
 8007168:	3001      	adds	r0, #1
 800716a:	f43f ae56 	beq.w	8006e1a <_printf_float+0xb6>
 800716e:	f108 0801 	add.w	r8, r8, #1
 8007172:	45d0      	cmp	r8, sl
 8007174:	dbf3      	blt.n	800715e <_printf_float+0x3fa>
 8007176:	464b      	mov	r3, r9
 8007178:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800717c:	e6df      	b.n	8006f3e <_printf_float+0x1da>
 800717e:	f04f 0800 	mov.w	r8, #0
 8007182:	f104 0b1a 	add.w	fp, r4, #26
 8007186:	e7f4      	b.n	8007172 <_printf_float+0x40e>
 8007188:	2301      	movs	r3, #1
 800718a:	4642      	mov	r2, r8
 800718c:	e7e1      	b.n	8007152 <_printf_float+0x3ee>
 800718e:	2301      	movs	r3, #1
 8007190:	464a      	mov	r2, r9
 8007192:	4631      	mov	r1, r6
 8007194:	4628      	mov	r0, r5
 8007196:	47b8      	blx	r7
 8007198:	3001      	adds	r0, #1
 800719a:	f43f ae3e 	beq.w	8006e1a <_printf_float+0xb6>
 800719e:	f108 0801 	add.w	r8, r8, #1
 80071a2:	68e3      	ldr	r3, [r4, #12]
 80071a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071a6:	1a5b      	subs	r3, r3, r1
 80071a8:	4543      	cmp	r3, r8
 80071aa:	dcf0      	bgt.n	800718e <_printf_float+0x42a>
 80071ac:	e6fc      	b.n	8006fa8 <_printf_float+0x244>
 80071ae:	f04f 0800 	mov.w	r8, #0
 80071b2:	f104 0919 	add.w	r9, r4, #25
 80071b6:	e7f4      	b.n	80071a2 <_printf_float+0x43e>

080071b8 <_printf_common>:
 80071b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071bc:	4616      	mov	r6, r2
 80071be:	4698      	mov	r8, r3
 80071c0:	688a      	ldr	r2, [r1, #8]
 80071c2:	690b      	ldr	r3, [r1, #16]
 80071c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80071c8:	4293      	cmp	r3, r2
 80071ca:	bfb8      	it	lt
 80071cc:	4613      	movlt	r3, r2
 80071ce:	6033      	str	r3, [r6, #0]
 80071d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80071d4:	4607      	mov	r7, r0
 80071d6:	460c      	mov	r4, r1
 80071d8:	b10a      	cbz	r2, 80071de <_printf_common+0x26>
 80071da:	3301      	adds	r3, #1
 80071dc:	6033      	str	r3, [r6, #0]
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	0699      	lsls	r1, r3, #26
 80071e2:	bf42      	ittt	mi
 80071e4:	6833      	ldrmi	r3, [r6, #0]
 80071e6:	3302      	addmi	r3, #2
 80071e8:	6033      	strmi	r3, [r6, #0]
 80071ea:	6825      	ldr	r5, [r4, #0]
 80071ec:	f015 0506 	ands.w	r5, r5, #6
 80071f0:	d106      	bne.n	8007200 <_printf_common+0x48>
 80071f2:	f104 0a19 	add.w	sl, r4, #25
 80071f6:	68e3      	ldr	r3, [r4, #12]
 80071f8:	6832      	ldr	r2, [r6, #0]
 80071fa:	1a9b      	subs	r3, r3, r2
 80071fc:	42ab      	cmp	r3, r5
 80071fe:	dc26      	bgt.n	800724e <_printf_common+0x96>
 8007200:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007204:	6822      	ldr	r2, [r4, #0]
 8007206:	3b00      	subs	r3, #0
 8007208:	bf18      	it	ne
 800720a:	2301      	movne	r3, #1
 800720c:	0692      	lsls	r2, r2, #26
 800720e:	d42b      	bmi.n	8007268 <_printf_common+0xb0>
 8007210:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007214:	4641      	mov	r1, r8
 8007216:	4638      	mov	r0, r7
 8007218:	47c8      	blx	r9
 800721a:	3001      	adds	r0, #1
 800721c:	d01e      	beq.n	800725c <_printf_common+0xa4>
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	6922      	ldr	r2, [r4, #16]
 8007222:	f003 0306 	and.w	r3, r3, #6
 8007226:	2b04      	cmp	r3, #4
 8007228:	bf02      	ittt	eq
 800722a:	68e5      	ldreq	r5, [r4, #12]
 800722c:	6833      	ldreq	r3, [r6, #0]
 800722e:	1aed      	subeq	r5, r5, r3
 8007230:	68a3      	ldr	r3, [r4, #8]
 8007232:	bf0c      	ite	eq
 8007234:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007238:	2500      	movne	r5, #0
 800723a:	4293      	cmp	r3, r2
 800723c:	bfc4      	itt	gt
 800723e:	1a9b      	subgt	r3, r3, r2
 8007240:	18ed      	addgt	r5, r5, r3
 8007242:	2600      	movs	r6, #0
 8007244:	341a      	adds	r4, #26
 8007246:	42b5      	cmp	r5, r6
 8007248:	d11a      	bne.n	8007280 <_printf_common+0xc8>
 800724a:	2000      	movs	r0, #0
 800724c:	e008      	b.n	8007260 <_printf_common+0xa8>
 800724e:	2301      	movs	r3, #1
 8007250:	4652      	mov	r2, sl
 8007252:	4641      	mov	r1, r8
 8007254:	4638      	mov	r0, r7
 8007256:	47c8      	blx	r9
 8007258:	3001      	adds	r0, #1
 800725a:	d103      	bne.n	8007264 <_printf_common+0xac>
 800725c:	f04f 30ff 	mov.w	r0, #4294967295
 8007260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007264:	3501      	adds	r5, #1
 8007266:	e7c6      	b.n	80071f6 <_printf_common+0x3e>
 8007268:	18e1      	adds	r1, r4, r3
 800726a:	1c5a      	adds	r2, r3, #1
 800726c:	2030      	movs	r0, #48	@ 0x30
 800726e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007272:	4422      	add	r2, r4
 8007274:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007278:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800727c:	3302      	adds	r3, #2
 800727e:	e7c7      	b.n	8007210 <_printf_common+0x58>
 8007280:	2301      	movs	r3, #1
 8007282:	4622      	mov	r2, r4
 8007284:	4641      	mov	r1, r8
 8007286:	4638      	mov	r0, r7
 8007288:	47c8      	blx	r9
 800728a:	3001      	adds	r0, #1
 800728c:	d0e6      	beq.n	800725c <_printf_common+0xa4>
 800728e:	3601      	adds	r6, #1
 8007290:	e7d9      	b.n	8007246 <_printf_common+0x8e>
	...

08007294 <_printf_i>:
 8007294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007298:	7e0f      	ldrb	r7, [r1, #24]
 800729a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800729c:	2f78      	cmp	r7, #120	@ 0x78
 800729e:	4691      	mov	r9, r2
 80072a0:	4680      	mov	r8, r0
 80072a2:	460c      	mov	r4, r1
 80072a4:	469a      	mov	sl, r3
 80072a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072aa:	d807      	bhi.n	80072bc <_printf_i+0x28>
 80072ac:	2f62      	cmp	r7, #98	@ 0x62
 80072ae:	d80a      	bhi.n	80072c6 <_printf_i+0x32>
 80072b0:	2f00      	cmp	r7, #0
 80072b2:	f000 80d2 	beq.w	800745a <_printf_i+0x1c6>
 80072b6:	2f58      	cmp	r7, #88	@ 0x58
 80072b8:	f000 80b9 	beq.w	800742e <_printf_i+0x19a>
 80072bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80072c4:	e03a      	b.n	800733c <_printf_i+0xa8>
 80072c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80072ca:	2b15      	cmp	r3, #21
 80072cc:	d8f6      	bhi.n	80072bc <_printf_i+0x28>
 80072ce:	a101      	add	r1, pc, #4	@ (adr r1, 80072d4 <_printf_i+0x40>)
 80072d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072d4:	0800732d 	.word	0x0800732d
 80072d8:	08007341 	.word	0x08007341
 80072dc:	080072bd 	.word	0x080072bd
 80072e0:	080072bd 	.word	0x080072bd
 80072e4:	080072bd 	.word	0x080072bd
 80072e8:	080072bd 	.word	0x080072bd
 80072ec:	08007341 	.word	0x08007341
 80072f0:	080072bd 	.word	0x080072bd
 80072f4:	080072bd 	.word	0x080072bd
 80072f8:	080072bd 	.word	0x080072bd
 80072fc:	080072bd 	.word	0x080072bd
 8007300:	08007441 	.word	0x08007441
 8007304:	0800736b 	.word	0x0800736b
 8007308:	080073fb 	.word	0x080073fb
 800730c:	080072bd 	.word	0x080072bd
 8007310:	080072bd 	.word	0x080072bd
 8007314:	08007463 	.word	0x08007463
 8007318:	080072bd 	.word	0x080072bd
 800731c:	0800736b 	.word	0x0800736b
 8007320:	080072bd 	.word	0x080072bd
 8007324:	080072bd 	.word	0x080072bd
 8007328:	08007403 	.word	0x08007403
 800732c:	6833      	ldr	r3, [r6, #0]
 800732e:	1d1a      	adds	r2, r3, #4
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6032      	str	r2, [r6, #0]
 8007334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007338:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800733c:	2301      	movs	r3, #1
 800733e:	e09d      	b.n	800747c <_printf_i+0x1e8>
 8007340:	6833      	ldr	r3, [r6, #0]
 8007342:	6820      	ldr	r0, [r4, #0]
 8007344:	1d19      	adds	r1, r3, #4
 8007346:	6031      	str	r1, [r6, #0]
 8007348:	0606      	lsls	r6, r0, #24
 800734a:	d501      	bpl.n	8007350 <_printf_i+0xbc>
 800734c:	681d      	ldr	r5, [r3, #0]
 800734e:	e003      	b.n	8007358 <_printf_i+0xc4>
 8007350:	0645      	lsls	r5, r0, #25
 8007352:	d5fb      	bpl.n	800734c <_printf_i+0xb8>
 8007354:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007358:	2d00      	cmp	r5, #0
 800735a:	da03      	bge.n	8007364 <_printf_i+0xd0>
 800735c:	232d      	movs	r3, #45	@ 0x2d
 800735e:	426d      	negs	r5, r5
 8007360:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007364:	4859      	ldr	r0, [pc, #356]	@ (80074cc <_printf_i+0x238>)
 8007366:	230a      	movs	r3, #10
 8007368:	e011      	b.n	800738e <_printf_i+0xfa>
 800736a:	6821      	ldr	r1, [r4, #0]
 800736c:	6833      	ldr	r3, [r6, #0]
 800736e:	0608      	lsls	r0, r1, #24
 8007370:	f853 5b04 	ldr.w	r5, [r3], #4
 8007374:	d402      	bmi.n	800737c <_printf_i+0xe8>
 8007376:	0649      	lsls	r1, r1, #25
 8007378:	bf48      	it	mi
 800737a:	b2ad      	uxthmi	r5, r5
 800737c:	2f6f      	cmp	r7, #111	@ 0x6f
 800737e:	4853      	ldr	r0, [pc, #332]	@ (80074cc <_printf_i+0x238>)
 8007380:	6033      	str	r3, [r6, #0]
 8007382:	bf14      	ite	ne
 8007384:	230a      	movne	r3, #10
 8007386:	2308      	moveq	r3, #8
 8007388:	2100      	movs	r1, #0
 800738a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800738e:	6866      	ldr	r6, [r4, #4]
 8007390:	60a6      	str	r6, [r4, #8]
 8007392:	2e00      	cmp	r6, #0
 8007394:	bfa2      	ittt	ge
 8007396:	6821      	ldrge	r1, [r4, #0]
 8007398:	f021 0104 	bicge.w	r1, r1, #4
 800739c:	6021      	strge	r1, [r4, #0]
 800739e:	b90d      	cbnz	r5, 80073a4 <_printf_i+0x110>
 80073a0:	2e00      	cmp	r6, #0
 80073a2:	d04b      	beq.n	800743c <_printf_i+0x1a8>
 80073a4:	4616      	mov	r6, r2
 80073a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80073aa:	fb03 5711 	mls	r7, r3, r1, r5
 80073ae:	5dc7      	ldrb	r7, [r0, r7]
 80073b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073b4:	462f      	mov	r7, r5
 80073b6:	42bb      	cmp	r3, r7
 80073b8:	460d      	mov	r5, r1
 80073ba:	d9f4      	bls.n	80073a6 <_printf_i+0x112>
 80073bc:	2b08      	cmp	r3, #8
 80073be:	d10b      	bne.n	80073d8 <_printf_i+0x144>
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	07df      	lsls	r7, r3, #31
 80073c4:	d508      	bpl.n	80073d8 <_printf_i+0x144>
 80073c6:	6923      	ldr	r3, [r4, #16]
 80073c8:	6861      	ldr	r1, [r4, #4]
 80073ca:	4299      	cmp	r1, r3
 80073cc:	bfde      	ittt	le
 80073ce:	2330      	movle	r3, #48	@ 0x30
 80073d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80073d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80073d8:	1b92      	subs	r2, r2, r6
 80073da:	6122      	str	r2, [r4, #16]
 80073dc:	f8cd a000 	str.w	sl, [sp]
 80073e0:	464b      	mov	r3, r9
 80073e2:	aa03      	add	r2, sp, #12
 80073e4:	4621      	mov	r1, r4
 80073e6:	4640      	mov	r0, r8
 80073e8:	f7ff fee6 	bl	80071b8 <_printf_common>
 80073ec:	3001      	adds	r0, #1
 80073ee:	d14a      	bne.n	8007486 <_printf_i+0x1f2>
 80073f0:	f04f 30ff 	mov.w	r0, #4294967295
 80073f4:	b004      	add	sp, #16
 80073f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	f043 0320 	orr.w	r3, r3, #32
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	4833      	ldr	r0, [pc, #204]	@ (80074d0 <_printf_i+0x23c>)
 8007404:	2778      	movs	r7, #120	@ 0x78
 8007406:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	6831      	ldr	r1, [r6, #0]
 800740e:	061f      	lsls	r7, r3, #24
 8007410:	f851 5b04 	ldr.w	r5, [r1], #4
 8007414:	d402      	bmi.n	800741c <_printf_i+0x188>
 8007416:	065f      	lsls	r7, r3, #25
 8007418:	bf48      	it	mi
 800741a:	b2ad      	uxthmi	r5, r5
 800741c:	6031      	str	r1, [r6, #0]
 800741e:	07d9      	lsls	r1, r3, #31
 8007420:	bf44      	itt	mi
 8007422:	f043 0320 	orrmi.w	r3, r3, #32
 8007426:	6023      	strmi	r3, [r4, #0]
 8007428:	b11d      	cbz	r5, 8007432 <_printf_i+0x19e>
 800742a:	2310      	movs	r3, #16
 800742c:	e7ac      	b.n	8007388 <_printf_i+0xf4>
 800742e:	4827      	ldr	r0, [pc, #156]	@ (80074cc <_printf_i+0x238>)
 8007430:	e7e9      	b.n	8007406 <_printf_i+0x172>
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	f023 0320 	bic.w	r3, r3, #32
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	e7f6      	b.n	800742a <_printf_i+0x196>
 800743c:	4616      	mov	r6, r2
 800743e:	e7bd      	b.n	80073bc <_printf_i+0x128>
 8007440:	6833      	ldr	r3, [r6, #0]
 8007442:	6825      	ldr	r5, [r4, #0]
 8007444:	6961      	ldr	r1, [r4, #20]
 8007446:	1d18      	adds	r0, r3, #4
 8007448:	6030      	str	r0, [r6, #0]
 800744a:	062e      	lsls	r6, r5, #24
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	d501      	bpl.n	8007454 <_printf_i+0x1c0>
 8007450:	6019      	str	r1, [r3, #0]
 8007452:	e002      	b.n	800745a <_printf_i+0x1c6>
 8007454:	0668      	lsls	r0, r5, #25
 8007456:	d5fb      	bpl.n	8007450 <_printf_i+0x1bc>
 8007458:	8019      	strh	r1, [r3, #0]
 800745a:	2300      	movs	r3, #0
 800745c:	6123      	str	r3, [r4, #16]
 800745e:	4616      	mov	r6, r2
 8007460:	e7bc      	b.n	80073dc <_printf_i+0x148>
 8007462:	6833      	ldr	r3, [r6, #0]
 8007464:	1d1a      	adds	r2, r3, #4
 8007466:	6032      	str	r2, [r6, #0]
 8007468:	681e      	ldr	r6, [r3, #0]
 800746a:	6862      	ldr	r2, [r4, #4]
 800746c:	2100      	movs	r1, #0
 800746e:	4630      	mov	r0, r6
 8007470:	f7f8 feae 	bl	80001d0 <memchr>
 8007474:	b108      	cbz	r0, 800747a <_printf_i+0x1e6>
 8007476:	1b80      	subs	r0, r0, r6
 8007478:	6060      	str	r0, [r4, #4]
 800747a:	6863      	ldr	r3, [r4, #4]
 800747c:	6123      	str	r3, [r4, #16]
 800747e:	2300      	movs	r3, #0
 8007480:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007484:	e7aa      	b.n	80073dc <_printf_i+0x148>
 8007486:	6923      	ldr	r3, [r4, #16]
 8007488:	4632      	mov	r2, r6
 800748a:	4649      	mov	r1, r9
 800748c:	4640      	mov	r0, r8
 800748e:	47d0      	blx	sl
 8007490:	3001      	adds	r0, #1
 8007492:	d0ad      	beq.n	80073f0 <_printf_i+0x15c>
 8007494:	6823      	ldr	r3, [r4, #0]
 8007496:	079b      	lsls	r3, r3, #30
 8007498:	d413      	bmi.n	80074c2 <_printf_i+0x22e>
 800749a:	68e0      	ldr	r0, [r4, #12]
 800749c:	9b03      	ldr	r3, [sp, #12]
 800749e:	4298      	cmp	r0, r3
 80074a0:	bfb8      	it	lt
 80074a2:	4618      	movlt	r0, r3
 80074a4:	e7a6      	b.n	80073f4 <_printf_i+0x160>
 80074a6:	2301      	movs	r3, #1
 80074a8:	4632      	mov	r2, r6
 80074aa:	4649      	mov	r1, r9
 80074ac:	4640      	mov	r0, r8
 80074ae:	47d0      	blx	sl
 80074b0:	3001      	adds	r0, #1
 80074b2:	d09d      	beq.n	80073f0 <_printf_i+0x15c>
 80074b4:	3501      	adds	r5, #1
 80074b6:	68e3      	ldr	r3, [r4, #12]
 80074b8:	9903      	ldr	r1, [sp, #12]
 80074ba:	1a5b      	subs	r3, r3, r1
 80074bc:	42ab      	cmp	r3, r5
 80074be:	dcf2      	bgt.n	80074a6 <_printf_i+0x212>
 80074c0:	e7eb      	b.n	800749a <_printf_i+0x206>
 80074c2:	2500      	movs	r5, #0
 80074c4:	f104 0619 	add.w	r6, r4, #25
 80074c8:	e7f5      	b.n	80074b6 <_printf_i+0x222>
 80074ca:	bf00      	nop
 80074cc:	08009aa6 	.word	0x08009aa6
 80074d0:	08009ab7 	.word	0x08009ab7

080074d4 <std>:
 80074d4:	2300      	movs	r3, #0
 80074d6:	b510      	push	{r4, lr}
 80074d8:	4604      	mov	r4, r0
 80074da:	e9c0 3300 	strd	r3, r3, [r0]
 80074de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074e2:	6083      	str	r3, [r0, #8]
 80074e4:	8181      	strh	r1, [r0, #12]
 80074e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80074e8:	81c2      	strh	r2, [r0, #14]
 80074ea:	6183      	str	r3, [r0, #24]
 80074ec:	4619      	mov	r1, r3
 80074ee:	2208      	movs	r2, #8
 80074f0:	305c      	adds	r0, #92	@ 0x5c
 80074f2:	f000 fa07 	bl	8007904 <memset>
 80074f6:	4b0d      	ldr	r3, [pc, #52]	@ (800752c <std+0x58>)
 80074f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80074fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007530 <std+0x5c>)
 80074fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80074fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007534 <std+0x60>)
 8007500:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007502:	4b0d      	ldr	r3, [pc, #52]	@ (8007538 <std+0x64>)
 8007504:	6323      	str	r3, [r4, #48]	@ 0x30
 8007506:	4b0d      	ldr	r3, [pc, #52]	@ (800753c <std+0x68>)
 8007508:	6224      	str	r4, [r4, #32]
 800750a:	429c      	cmp	r4, r3
 800750c:	d006      	beq.n	800751c <std+0x48>
 800750e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007512:	4294      	cmp	r4, r2
 8007514:	d002      	beq.n	800751c <std+0x48>
 8007516:	33d0      	adds	r3, #208	@ 0xd0
 8007518:	429c      	cmp	r4, r3
 800751a:	d105      	bne.n	8007528 <std+0x54>
 800751c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007524:	f000 ba6a 	b.w	80079fc <__retarget_lock_init_recursive>
 8007528:	bd10      	pop	{r4, pc}
 800752a:	bf00      	nop
 800752c:	08007755 	.word	0x08007755
 8007530:	08007777 	.word	0x08007777
 8007534:	080077af 	.word	0x080077af
 8007538:	080077d3 	.word	0x080077d3
 800753c:	20000488 	.word	0x20000488

08007540 <stdio_exit_handler>:
 8007540:	4a02      	ldr	r2, [pc, #8]	@ (800754c <stdio_exit_handler+0xc>)
 8007542:	4903      	ldr	r1, [pc, #12]	@ (8007550 <stdio_exit_handler+0x10>)
 8007544:	4803      	ldr	r0, [pc, #12]	@ (8007554 <stdio_exit_handler+0x14>)
 8007546:	f000 b869 	b.w	800761c <_fwalk_sglue>
 800754a:	bf00      	nop
 800754c:	20000038 	.word	0x20000038
 8007550:	0800935d 	.word	0x0800935d
 8007554:	20000048 	.word	0x20000048

08007558 <cleanup_stdio>:
 8007558:	6841      	ldr	r1, [r0, #4]
 800755a:	4b0c      	ldr	r3, [pc, #48]	@ (800758c <cleanup_stdio+0x34>)
 800755c:	4299      	cmp	r1, r3
 800755e:	b510      	push	{r4, lr}
 8007560:	4604      	mov	r4, r0
 8007562:	d001      	beq.n	8007568 <cleanup_stdio+0x10>
 8007564:	f001 fefa 	bl	800935c <_fflush_r>
 8007568:	68a1      	ldr	r1, [r4, #8]
 800756a:	4b09      	ldr	r3, [pc, #36]	@ (8007590 <cleanup_stdio+0x38>)
 800756c:	4299      	cmp	r1, r3
 800756e:	d002      	beq.n	8007576 <cleanup_stdio+0x1e>
 8007570:	4620      	mov	r0, r4
 8007572:	f001 fef3 	bl	800935c <_fflush_r>
 8007576:	68e1      	ldr	r1, [r4, #12]
 8007578:	4b06      	ldr	r3, [pc, #24]	@ (8007594 <cleanup_stdio+0x3c>)
 800757a:	4299      	cmp	r1, r3
 800757c:	d004      	beq.n	8007588 <cleanup_stdio+0x30>
 800757e:	4620      	mov	r0, r4
 8007580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007584:	f001 beea 	b.w	800935c <_fflush_r>
 8007588:	bd10      	pop	{r4, pc}
 800758a:	bf00      	nop
 800758c:	20000488 	.word	0x20000488
 8007590:	200004f0 	.word	0x200004f0
 8007594:	20000558 	.word	0x20000558

08007598 <global_stdio_init.part.0>:
 8007598:	b510      	push	{r4, lr}
 800759a:	4b0b      	ldr	r3, [pc, #44]	@ (80075c8 <global_stdio_init.part.0+0x30>)
 800759c:	4c0b      	ldr	r4, [pc, #44]	@ (80075cc <global_stdio_init.part.0+0x34>)
 800759e:	4a0c      	ldr	r2, [pc, #48]	@ (80075d0 <global_stdio_init.part.0+0x38>)
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	4620      	mov	r0, r4
 80075a4:	2200      	movs	r2, #0
 80075a6:	2104      	movs	r1, #4
 80075a8:	f7ff ff94 	bl	80074d4 <std>
 80075ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80075b0:	2201      	movs	r2, #1
 80075b2:	2109      	movs	r1, #9
 80075b4:	f7ff ff8e 	bl	80074d4 <std>
 80075b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80075bc:	2202      	movs	r2, #2
 80075be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075c2:	2112      	movs	r1, #18
 80075c4:	f7ff bf86 	b.w	80074d4 <std>
 80075c8:	200005c0 	.word	0x200005c0
 80075cc:	20000488 	.word	0x20000488
 80075d0:	08007541 	.word	0x08007541

080075d4 <__sfp_lock_acquire>:
 80075d4:	4801      	ldr	r0, [pc, #4]	@ (80075dc <__sfp_lock_acquire+0x8>)
 80075d6:	f000 ba12 	b.w	80079fe <__retarget_lock_acquire_recursive>
 80075da:	bf00      	nop
 80075dc:	200005c9 	.word	0x200005c9

080075e0 <__sfp_lock_release>:
 80075e0:	4801      	ldr	r0, [pc, #4]	@ (80075e8 <__sfp_lock_release+0x8>)
 80075e2:	f000 ba0d 	b.w	8007a00 <__retarget_lock_release_recursive>
 80075e6:	bf00      	nop
 80075e8:	200005c9 	.word	0x200005c9

080075ec <__sinit>:
 80075ec:	b510      	push	{r4, lr}
 80075ee:	4604      	mov	r4, r0
 80075f0:	f7ff fff0 	bl	80075d4 <__sfp_lock_acquire>
 80075f4:	6a23      	ldr	r3, [r4, #32]
 80075f6:	b11b      	cbz	r3, 8007600 <__sinit+0x14>
 80075f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075fc:	f7ff bff0 	b.w	80075e0 <__sfp_lock_release>
 8007600:	4b04      	ldr	r3, [pc, #16]	@ (8007614 <__sinit+0x28>)
 8007602:	6223      	str	r3, [r4, #32]
 8007604:	4b04      	ldr	r3, [pc, #16]	@ (8007618 <__sinit+0x2c>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d1f5      	bne.n	80075f8 <__sinit+0xc>
 800760c:	f7ff ffc4 	bl	8007598 <global_stdio_init.part.0>
 8007610:	e7f2      	b.n	80075f8 <__sinit+0xc>
 8007612:	bf00      	nop
 8007614:	08007559 	.word	0x08007559
 8007618:	200005c0 	.word	0x200005c0

0800761c <_fwalk_sglue>:
 800761c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007620:	4607      	mov	r7, r0
 8007622:	4688      	mov	r8, r1
 8007624:	4614      	mov	r4, r2
 8007626:	2600      	movs	r6, #0
 8007628:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800762c:	f1b9 0901 	subs.w	r9, r9, #1
 8007630:	d505      	bpl.n	800763e <_fwalk_sglue+0x22>
 8007632:	6824      	ldr	r4, [r4, #0]
 8007634:	2c00      	cmp	r4, #0
 8007636:	d1f7      	bne.n	8007628 <_fwalk_sglue+0xc>
 8007638:	4630      	mov	r0, r6
 800763a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800763e:	89ab      	ldrh	r3, [r5, #12]
 8007640:	2b01      	cmp	r3, #1
 8007642:	d907      	bls.n	8007654 <_fwalk_sglue+0x38>
 8007644:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007648:	3301      	adds	r3, #1
 800764a:	d003      	beq.n	8007654 <_fwalk_sglue+0x38>
 800764c:	4629      	mov	r1, r5
 800764e:	4638      	mov	r0, r7
 8007650:	47c0      	blx	r8
 8007652:	4306      	orrs	r6, r0
 8007654:	3568      	adds	r5, #104	@ 0x68
 8007656:	e7e9      	b.n	800762c <_fwalk_sglue+0x10>

08007658 <_puts_r>:
 8007658:	6a03      	ldr	r3, [r0, #32]
 800765a:	b570      	push	{r4, r5, r6, lr}
 800765c:	6884      	ldr	r4, [r0, #8]
 800765e:	4605      	mov	r5, r0
 8007660:	460e      	mov	r6, r1
 8007662:	b90b      	cbnz	r3, 8007668 <_puts_r+0x10>
 8007664:	f7ff ffc2 	bl	80075ec <__sinit>
 8007668:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800766a:	07db      	lsls	r3, r3, #31
 800766c:	d405      	bmi.n	800767a <_puts_r+0x22>
 800766e:	89a3      	ldrh	r3, [r4, #12]
 8007670:	0598      	lsls	r0, r3, #22
 8007672:	d402      	bmi.n	800767a <_puts_r+0x22>
 8007674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007676:	f000 f9c2 	bl	80079fe <__retarget_lock_acquire_recursive>
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	0719      	lsls	r1, r3, #28
 800767e:	d502      	bpl.n	8007686 <_puts_r+0x2e>
 8007680:	6923      	ldr	r3, [r4, #16]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d135      	bne.n	80076f2 <_puts_r+0x9a>
 8007686:	4621      	mov	r1, r4
 8007688:	4628      	mov	r0, r5
 800768a:	f000 f8e5 	bl	8007858 <__swsetup_r>
 800768e:	b380      	cbz	r0, 80076f2 <_puts_r+0x9a>
 8007690:	f04f 35ff 	mov.w	r5, #4294967295
 8007694:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007696:	07da      	lsls	r2, r3, #31
 8007698:	d405      	bmi.n	80076a6 <_puts_r+0x4e>
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	059b      	lsls	r3, r3, #22
 800769e:	d402      	bmi.n	80076a6 <_puts_r+0x4e>
 80076a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076a2:	f000 f9ad 	bl	8007a00 <__retarget_lock_release_recursive>
 80076a6:	4628      	mov	r0, r5
 80076a8:	bd70      	pop	{r4, r5, r6, pc}
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	da04      	bge.n	80076b8 <_puts_r+0x60>
 80076ae:	69a2      	ldr	r2, [r4, #24]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	dc17      	bgt.n	80076e4 <_puts_r+0x8c>
 80076b4:	290a      	cmp	r1, #10
 80076b6:	d015      	beq.n	80076e4 <_puts_r+0x8c>
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	6022      	str	r2, [r4, #0]
 80076be:	7019      	strb	r1, [r3, #0]
 80076c0:	68a3      	ldr	r3, [r4, #8]
 80076c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80076c6:	3b01      	subs	r3, #1
 80076c8:	60a3      	str	r3, [r4, #8]
 80076ca:	2900      	cmp	r1, #0
 80076cc:	d1ed      	bne.n	80076aa <_puts_r+0x52>
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	da11      	bge.n	80076f6 <_puts_r+0x9e>
 80076d2:	4622      	mov	r2, r4
 80076d4:	210a      	movs	r1, #10
 80076d6:	4628      	mov	r0, r5
 80076d8:	f000 f87f 	bl	80077da <__swbuf_r>
 80076dc:	3001      	adds	r0, #1
 80076de:	d0d7      	beq.n	8007690 <_puts_r+0x38>
 80076e0:	250a      	movs	r5, #10
 80076e2:	e7d7      	b.n	8007694 <_puts_r+0x3c>
 80076e4:	4622      	mov	r2, r4
 80076e6:	4628      	mov	r0, r5
 80076e8:	f000 f877 	bl	80077da <__swbuf_r>
 80076ec:	3001      	adds	r0, #1
 80076ee:	d1e7      	bne.n	80076c0 <_puts_r+0x68>
 80076f0:	e7ce      	b.n	8007690 <_puts_r+0x38>
 80076f2:	3e01      	subs	r6, #1
 80076f4:	e7e4      	b.n	80076c0 <_puts_r+0x68>
 80076f6:	6823      	ldr	r3, [r4, #0]
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	6022      	str	r2, [r4, #0]
 80076fc:	220a      	movs	r2, #10
 80076fe:	701a      	strb	r2, [r3, #0]
 8007700:	e7ee      	b.n	80076e0 <_puts_r+0x88>
	...

08007704 <puts>:
 8007704:	4b02      	ldr	r3, [pc, #8]	@ (8007710 <puts+0xc>)
 8007706:	4601      	mov	r1, r0
 8007708:	6818      	ldr	r0, [r3, #0]
 800770a:	f7ff bfa5 	b.w	8007658 <_puts_r>
 800770e:	bf00      	nop
 8007710:	20000044 	.word	0x20000044

08007714 <siprintf>:
 8007714:	b40e      	push	{r1, r2, r3}
 8007716:	b500      	push	{lr}
 8007718:	b09c      	sub	sp, #112	@ 0x70
 800771a:	ab1d      	add	r3, sp, #116	@ 0x74
 800771c:	9002      	str	r0, [sp, #8]
 800771e:	9006      	str	r0, [sp, #24]
 8007720:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007724:	4809      	ldr	r0, [pc, #36]	@ (800774c <siprintf+0x38>)
 8007726:	9107      	str	r1, [sp, #28]
 8007728:	9104      	str	r1, [sp, #16]
 800772a:	4909      	ldr	r1, [pc, #36]	@ (8007750 <siprintf+0x3c>)
 800772c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007730:	9105      	str	r1, [sp, #20]
 8007732:	6800      	ldr	r0, [r0, #0]
 8007734:	9301      	str	r3, [sp, #4]
 8007736:	a902      	add	r1, sp, #8
 8007738:	f001 fc90 	bl	800905c <_svfiprintf_r>
 800773c:	9b02      	ldr	r3, [sp, #8]
 800773e:	2200      	movs	r2, #0
 8007740:	701a      	strb	r2, [r3, #0]
 8007742:	b01c      	add	sp, #112	@ 0x70
 8007744:	f85d eb04 	ldr.w	lr, [sp], #4
 8007748:	b003      	add	sp, #12
 800774a:	4770      	bx	lr
 800774c:	20000044 	.word	0x20000044
 8007750:	ffff0208 	.word	0xffff0208

08007754 <__sread>:
 8007754:	b510      	push	{r4, lr}
 8007756:	460c      	mov	r4, r1
 8007758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800775c:	f000 f900 	bl	8007960 <_read_r>
 8007760:	2800      	cmp	r0, #0
 8007762:	bfab      	itete	ge
 8007764:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007766:	89a3      	ldrhlt	r3, [r4, #12]
 8007768:	181b      	addge	r3, r3, r0
 800776a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800776e:	bfac      	ite	ge
 8007770:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007772:	81a3      	strhlt	r3, [r4, #12]
 8007774:	bd10      	pop	{r4, pc}

08007776 <__swrite>:
 8007776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800777a:	461f      	mov	r7, r3
 800777c:	898b      	ldrh	r3, [r1, #12]
 800777e:	05db      	lsls	r3, r3, #23
 8007780:	4605      	mov	r5, r0
 8007782:	460c      	mov	r4, r1
 8007784:	4616      	mov	r6, r2
 8007786:	d505      	bpl.n	8007794 <__swrite+0x1e>
 8007788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800778c:	2302      	movs	r3, #2
 800778e:	2200      	movs	r2, #0
 8007790:	f000 f8d4 	bl	800793c <_lseek_r>
 8007794:	89a3      	ldrh	r3, [r4, #12]
 8007796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800779a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800779e:	81a3      	strh	r3, [r4, #12]
 80077a0:	4632      	mov	r2, r6
 80077a2:	463b      	mov	r3, r7
 80077a4:	4628      	mov	r0, r5
 80077a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077aa:	f000 b8eb 	b.w	8007984 <_write_r>

080077ae <__sseek>:
 80077ae:	b510      	push	{r4, lr}
 80077b0:	460c      	mov	r4, r1
 80077b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077b6:	f000 f8c1 	bl	800793c <_lseek_r>
 80077ba:	1c43      	adds	r3, r0, #1
 80077bc:	89a3      	ldrh	r3, [r4, #12]
 80077be:	bf15      	itete	ne
 80077c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80077c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80077c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80077ca:	81a3      	strheq	r3, [r4, #12]
 80077cc:	bf18      	it	ne
 80077ce:	81a3      	strhne	r3, [r4, #12]
 80077d0:	bd10      	pop	{r4, pc}

080077d2 <__sclose>:
 80077d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077d6:	f000 b8a1 	b.w	800791c <_close_r>

080077da <__swbuf_r>:
 80077da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077dc:	460e      	mov	r6, r1
 80077de:	4614      	mov	r4, r2
 80077e0:	4605      	mov	r5, r0
 80077e2:	b118      	cbz	r0, 80077ec <__swbuf_r+0x12>
 80077e4:	6a03      	ldr	r3, [r0, #32]
 80077e6:	b90b      	cbnz	r3, 80077ec <__swbuf_r+0x12>
 80077e8:	f7ff ff00 	bl	80075ec <__sinit>
 80077ec:	69a3      	ldr	r3, [r4, #24]
 80077ee:	60a3      	str	r3, [r4, #8]
 80077f0:	89a3      	ldrh	r3, [r4, #12]
 80077f2:	071a      	lsls	r2, r3, #28
 80077f4:	d501      	bpl.n	80077fa <__swbuf_r+0x20>
 80077f6:	6923      	ldr	r3, [r4, #16]
 80077f8:	b943      	cbnz	r3, 800780c <__swbuf_r+0x32>
 80077fa:	4621      	mov	r1, r4
 80077fc:	4628      	mov	r0, r5
 80077fe:	f000 f82b 	bl	8007858 <__swsetup_r>
 8007802:	b118      	cbz	r0, 800780c <__swbuf_r+0x32>
 8007804:	f04f 37ff 	mov.w	r7, #4294967295
 8007808:	4638      	mov	r0, r7
 800780a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800780c:	6823      	ldr	r3, [r4, #0]
 800780e:	6922      	ldr	r2, [r4, #16]
 8007810:	1a98      	subs	r0, r3, r2
 8007812:	6963      	ldr	r3, [r4, #20]
 8007814:	b2f6      	uxtb	r6, r6
 8007816:	4283      	cmp	r3, r0
 8007818:	4637      	mov	r7, r6
 800781a:	dc05      	bgt.n	8007828 <__swbuf_r+0x4e>
 800781c:	4621      	mov	r1, r4
 800781e:	4628      	mov	r0, r5
 8007820:	f001 fd9c 	bl	800935c <_fflush_r>
 8007824:	2800      	cmp	r0, #0
 8007826:	d1ed      	bne.n	8007804 <__swbuf_r+0x2a>
 8007828:	68a3      	ldr	r3, [r4, #8]
 800782a:	3b01      	subs	r3, #1
 800782c:	60a3      	str	r3, [r4, #8]
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	1c5a      	adds	r2, r3, #1
 8007832:	6022      	str	r2, [r4, #0]
 8007834:	701e      	strb	r6, [r3, #0]
 8007836:	6962      	ldr	r2, [r4, #20]
 8007838:	1c43      	adds	r3, r0, #1
 800783a:	429a      	cmp	r2, r3
 800783c:	d004      	beq.n	8007848 <__swbuf_r+0x6e>
 800783e:	89a3      	ldrh	r3, [r4, #12]
 8007840:	07db      	lsls	r3, r3, #31
 8007842:	d5e1      	bpl.n	8007808 <__swbuf_r+0x2e>
 8007844:	2e0a      	cmp	r6, #10
 8007846:	d1df      	bne.n	8007808 <__swbuf_r+0x2e>
 8007848:	4621      	mov	r1, r4
 800784a:	4628      	mov	r0, r5
 800784c:	f001 fd86 	bl	800935c <_fflush_r>
 8007850:	2800      	cmp	r0, #0
 8007852:	d0d9      	beq.n	8007808 <__swbuf_r+0x2e>
 8007854:	e7d6      	b.n	8007804 <__swbuf_r+0x2a>
	...

08007858 <__swsetup_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	4b29      	ldr	r3, [pc, #164]	@ (8007900 <__swsetup_r+0xa8>)
 800785c:	4605      	mov	r5, r0
 800785e:	6818      	ldr	r0, [r3, #0]
 8007860:	460c      	mov	r4, r1
 8007862:	b118      	cbz	r0, 800786c <__swsetup_r+0x14>
 8007864:	6a03      	ldr	r3, [r0, #32]
 8007866:	b90b      	cbnz	r3, 800786c <__swsetup_r+0x14>
 8007868:	f7ff fec0 	bl	80075ec <__sinit>
 800786c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007870:	0719      	lsls	r1, r3, #28
 8007872:	d422      	bmi.n	80078ba <__swsetup_r+0x62>
 8007874:	06da      	lsls	r2, r3, #27
 8007876:	d407      	bmi.n	8007888 <__swsetup_r+0x30>
 8007878:	2209      	movs	r2, #9
 800787a:	602a      	str	r2, [r5, #0]
 800787c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007880:	81a3      	strh	r3, [r4, #12]
 8007882:	f04f 30ff 	mov.w	r0, #4294967295
 8007886:	e033      	b.n	80078f0 <__swsetup_r+0x98>
 8007888:	0758      	lsls	r0, r3, #29
 800788a:	d512      	bpl.n	80078b2 <__swsetup_r+0x5a>
 800788c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800788e:	b141      	cbz	r1, 80078a2 <__swsetup_r+0x4a>
 8007890:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007894:	4299      	cmp	r1, r3
 8007896:	d002      	beq.n	800789e <__swsetup_r+0x46>
 8007898:	4628      	mov	r0, r5
 800789a:	f000 ff01 	bl	80086a0 <_free_r>
 800789e:	2300      	movs	r3, #0
 80078a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80078a2:	89a3      	ldrh	r3, [r4, #12]
 80078a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80078a8:	81a3      	strh	r3, [r4, #12]
 80078aa:	2300      	movs	r3, #0
 80078ac:	6063      	str	r3, [r4, #4]
 80078ae:	6923      	ldr	r3, [r4, #16]
 80078b0:	6023      	str	r3, [r4, #0]
 80078b2:	89a3      	ldrh	r3, [r4, #12]
 80078b4:	f043 0308 	orr.w	r3, r3, #8
 80078b8:	81a3      	strh	r3, [r4, #12]
 80078ba:	6923      	ldr	r3, [r4, #16]
 80078bc:	b94b      	cbnz	r3, 80078d2 <__swsetup_r+0x7a>
 80078be:	89a3      	ldrh	r3, [r4, #12]
 80078c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80078c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078c8:	d003      	beq.n	80078d2 <__swsetup_r+0x7a>
 80078ca:	4621      	mov	r1, r4
 80078cc:	4628      	mov	r0, r5
 80078ce:	f001 fd93 	bl	80093f8 <__smakebuf_r>
 80078d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078d6:	f013 0201 	ands.w	r2, r3, #1
 80078da:	d00a      	beq.n	80078f2 <__swsetup_r+0x9a>
 80078dc:	2200      	movs	r2, #0
 80078de:	60a2      	str	r2, [r4, #8]
 80078e0:	6962      	ldr	r2, [r4, #20]
 80078e2:	4252      	negs	r2, r2
 80078e4:	61a2      	str	r2, [r4, #24]
 80078e6:	6922      	ldr	r2, [r4, #16]
 80078e8:	b942      	cbnz	r2, 80078fc <__swsetup_r+0xa4>
 80078ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80078ee:	d1c5      	bne.n	800787c <__swsetup_r+0x24>
 80078f0:	bd38      	pop	{r3, r4, r5, pc}
 80078f2:	0799      	lsls	r1, r3, #30
 80078f4:	bf58      	it	pl
 80078f6:	6962      	ldrpl	r2, [r4, #20]
 80078f8:	60a2      	str	r2, [r4, #8]
 80078fa:	e7f4      	b.n	80078e6 <__swsetup_r+0x8e>
 80078fc:	2000      	movs	r0, #0
 80078fe:	e7f7      	b.n	80078f0 <__swsetup_r+0x98>
 8007900:	20000044 	.word	0x20000044

08007904 <memset>:
 8007904:	4402      	add	r2, r0
 8007906:	4603      	mov	r3, r0
 8007908:	4293      	cmp	r3, r2
 800790a:	d100      	bne.n	800790e <memset+0xa>
 800790c:	4770      	bx	lr
 800790e:	f803 1b01 	strb.w	r1, [r3], #1
 8007912:	e7f9      	b.n	8007908 <memset+0x4>

08007914 <_localeconv_r>:
 8007914:	4800      	ldr	r0, [pc, #0]	@ (8007918 <_localeconv_r+0x4>)
 8007916:	4770      	bx	lr
 8007918:	20000184 	.word	0x20000184

0800791c <_close_r>:
 800791c:	b538      	push	{r3, r4, r5, lr}
 800791e:	4d06      	ldr	r5, [pc, #24]	@ (8007938 <_close_r+0x1c>)
 8007920:	2300      	movs	r3, #0
 8007922:	4604      	mov	r4, r0
 8007924:	4608      	mov	r0, r1
 8007926:	602b      	str	r3, [r5, #0]
 8007928:	f7f9 fffa 	bl	8001920 <_close>
 800792c:	1c43      	adds	r3, r0, #1
 800792e:	d102      	bne.n	8007936 <_close_r+0x1a>
 8007930:	682b      	ldr	r3, [r5, #0]
 8007932:	b103      	cbz	r3, 8007936 <_close_r+0x1a>
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	bd38      	pop	{r3, r4, r5, pc}
 8007938:	200005c4 	.word	0x200005c4

0800793c <_lseek_r>:
 800793c:	b538      	push	{r3, r4, r5, lr}
 800793e:	4d07      	ldr	r5, [pc, #28]	@ (800795c <_lseek_r+0x20>)
 8007940:	4604      	mov	r4, r0
 8007942:	4608      	mov	r0, r1
 8007944:	4611      	mov	r1, r2
 8007946:	2200      	movs	r2, #0
 8007948:	602a      	str	r2, [r5, #0]
 800794a:	461a      	mov	r2, r3
 800794c:	f7fa f80f 	bl	800196e <_lseek>
 8007950:	1c43      	adds	r3, r0, #1
 8007952:	d102      	bne.n	800795a <_lseek_r+0x1e>
 8007954:	682b      	ldr	r3, [r5, #0]
 8007956:	b103      	cbz	r3, 800795a <_lseek_r+0x1e>
 8007958:	6023      	str	r3, [r4, #0]
 800795a:	bd38      	pop	{r3, r4, r5, pc}
 800795c:	200005c4 	.word	0x200005c4

08007960 <_read_r>:
 8007960:	b538      	push	{r3, r4, r5, lr}
 8007962:	4d07      	ldr	r5, [pc, #28]	@ (8007980 <_read_r+0x20>)
 8007964:	4604      	mov	r4, r0
 8007966:	4608      	mov	r0, r1
 8007968:	4611      	mov	r1, r2
 800796a:	2200      	movs	r2, #0
 800796c:	602a      	str	r2, [r5, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	f7f9 ffa3 	bl	80018ba <_read>
 8007974:	1c43      	adds	r3, r0, #1
 8007976:	d102      	bne.n	800797e <_read_r+0x1e>
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	b103      	cbz	r3, 800797e <_read_r+0x1e>
 800797c:	6023      	str	r3, [r4, #0]
 800797e:	bd38      	pop	{r3, r4, r5, pc}
 8007980:	200005c4 	.word	0x200005c4

08007984 <_write_r>:
 8007984:	b538      	push	{r3, r4, r5, lr}
 8007986:	4d07      	ldr	r5, [pc, #28]	@ (80079a4 <_write_r+0x20>)
 8007988:	4604      	mov	r4, r0
 800798a:	4608      	mov	r0, r1
 800798c:	4611      	mov	r1, r2
 800798e:	2200      	movs	r2, #0
 8007990:	602a      	str	r2, [r5, #0]
 8007992:	461a      	mov	r2, r3
 8007994:	f7f9 ffae 	bl	80018f4 <_write>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d102      	bne.n	80079a2 <_write_r+0x1e>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	b103      	cbz	r3, 80079a2 <_write_r+0x1e>
 80079a0:	6023      	str	r3, [r4, #0]
 80079a2:	bd38      	pop	{r3, r4, r5, pc}
 80079a4:	200005c4 	.word	0x200005c4

080079a8 <__errno>:
 80079a8:	4b01      	ldr	r3, [pc, #4]	@ (80079b0 <__errno+0x8>)
 80079aa:	6818      	ldr	r0, [r3, #0]
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	20000044 	.word	0x20000044

080079b4 <__libc_init_array>:
 80079b4:	b570      	push	{r4, r5, r6, lr}
 80079b6:	4d0d      	ldr	r5, [pc, #52]	@ (80079ec <__libc_init_array+0x38>)
 80079b8:	4c0d      	ldr	r4, [pc, #52]	@ (80079f0 <__libc_init_array+0x3c>)
 80079ba:	1b64      	subs	r4, r4, r5
 80079bc:	10a4      	asrs	r4, r4, #2
 80079be:	2600      	movs	r6, #0
 80079c0:	42a6      	cmp	r6, r4
 80079c2:	d109      	bne.n	80079d8 <__libc_init_array+0x24>
 80079c4:	4d0b      	ldr	r5, [pc, #44]	@ (80079f4 <__libc_init_array+0x40>)
 80079c6:	4c0c      	ldr	r4, [pc, #48]	@ (80079f8 <__libc_init_array+0x44>)
 80079c8:	f001 ffd2 	bl	8009970 <_init>
 80079cc:	1b64      	subs	r4, r4, r5
 80079ce:	10a4      	asrs	r4, r4, #2
 80079d0:	2600      	movs	r6, #0
 80079d2:	42a6      	cmp	r6, r4
 80079d4:	d105      	bne.n	80079e2 <__libc_init_array+0x2e>
 80079d6:	bd70      	pop	{r4, r5, r6, pc}
 80079d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80079dc:	4798      	blx	r3
 80079de:	3601      	adds	r6, #1
 80079e0:	e7ee      	b.n	80079c0 <__libc_init_array+0xc>
 80079e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80079e6:	4798      	blx	r3
 80079e8:	3601      	adds	r6, #1
 80079ea:	e7f2      	b.n	80079d2 <__libc_init_array+0x1e>
 80079ec:	08009e10 	.word	0x08009e10
 80079f0:	08009e10 	.word	0x08009e10
 80079f4:	08009e10 	.word	0x08009e10
 80079f8:	08009e14 	.word	0x08009e14

080079fc <__retarget_lock_init_recursive>:
 80079fc:	4770      	bx	lr

080079fe <__retarget_lock_acquire_recursive>:
 80079fe:	4770      	bx	lr

08007a00 <__retarget_lock_release_recursive>:
 8007a00:	4770      	bx	lr

08007a02 <quorem>:
 8007a02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a06:	6903      	ldr	r3, [r0, #16]
 8007a08:	690c      	ldr	r4, [r1, #16]
 8007a0a:	42a3      	cmp	r3, r4
 8007a0c:	4607      	mov	r7, r0
 8007a0e:	db7e      	blt.n	8007b0e <quorem+0x10c>
 8007a10:	3c01      	subs	r4, #1
 8007a12:	f101 0814 	add.w	r8, r1, #20
 8007a16:	00a3      	lsls	r3, r4, #2
 8007a18:	f100 0514 	add.w	r5, r0, #20
 8007a1c:	9300      	str	r3, [sp, #0]
 8007a1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a22:	9301      	str	r3, [sp, #4]
 8007a24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a34:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a38:	d32e      	bcc.n	8007a98 <quorem+0x96>
 8007a3a:	f04f 0a00 	mov.w	sl, #0
 8007a3e:	46c4      	mov	ip, r8
 8007a40:	46ae      	mov	lr, r5
 8007a42:	46d3      	mov	fp, sl
 8007a44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a48:	b298      	uxth	r0, r3
 8007a4a:	fb06 a000 	mla	r0, r6, r0, sl
 8007a4e:	0c02      	lsrs	r2, r0, #16
 8007a50:	0c1b      	lsrs	r3, r3, #16
 8007a52:	fb06 2303 	mla	r3, r6, r3, r2
 8007a56:	f8de 2000 	ldr.w	r2, [lr]
 8007a5a:	b280      	uxth	r0, r0
 8007a5c:	b292      	uxth	r2, r2
 8007a5e:	1a12      	subs	r2, r2, r0
 8007a60:	445a      	add	r2, fp
 8007a62:	f8de 0000 	ldr.w	r0, [lr]
 8007a66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007a70:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007a74:	b292      	uxth	r2, r2
 8007a76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007a7a:	45e1      	cmp	r9, ip
 8007a7c:	f84e 2b04 	str.w	r2, [lr], #4
 8007a80:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a84:	d2de      	bcs.n	8007a44 <quorem+0x42>
 8007a86:	9b00      	ldr	r3, [sp, #0]
 8007a88:	58eb      	ldr	r3, [r5, r3]
 8007a8a:	b92b      	cbnz	r3, 8007a98 <quorem+0x96>
 8007a8c:	9b01      	ldr	r3, [sp, #4]
 8007a8e:	3b04      	subs	r3, #4
 8007a90:	429d      	cmp	r5, r3
 8007a92:	461a      	mov	r2, r3
 8007a94:	d32f      	bcc.n	8007af6 <quorem+0xf4>
 8007a96:	613c      	str	r4, [r7, #16]
 8007a98:	4638      	mov	r0, r7
 8007a9a:	f001 f97b 	bl	8008d94 <__mcmp>
 8007a9e:	2800      	cmp	r0, #0
 8007aa0:	db25      	blt.n	8007aee <quorem+0xec>
 8007aa2:	4629      	mov	r1, r5
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	f858 2b04 	ldr.w	r2, [r8], #4
 8007aaa:	f8d1 c000 	ldr.w	ip, [r1]
 8007aae:	fa1f fe82 	uxth.w	lr, r2
 8007ab2:	fa1f f38c 	uxth.w	r3, ip
 8007ab6:	eba3 030e 	sub.w	r3, r3, lr
 8007aba:	4403      	add	r3, r0
 8007abc:	0c12      	lsrs	r2, r2, #16
 8007abe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007ac2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007acc:	45c1      	cmp	r9, r8
 8007ace:	f841 3b04 	str.w	r3, [r1], #4
 8007ad2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007ad6:	d2e6      	bcs.n	8007aa6 <quorem+0xa4>
 8007ad8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007adc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ae0:	b922      	cbnz	r2, 8007aec <quorem+0xea>
 8007ae2:	3b04      	subs	r3, #4
 8007ae4:	429d      	cmp	r5, r3
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	d30b      	bcc.n	8007b02 <quorem+0x100>
 8007aea:	613c      	str	r4, [r7, #16]
 8007aec:	3601      	adds	r6, #1
 8007aee:	4630      	mov	r0, r6
 8007af0:	b003      	add	sp, #12
 8007af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af6:	6812      	ldr	r2, [r2, #0]
 8007af8:	3b04      	subs	r3, #4
 8007afa:	2a00      	cmp	r2, #0
 8007afc:	d1cb      	bne.n	8007a96 <quorem+0x94>
 8007afe:	3c01      	subs	r4, #1
 8007b00:	e7c6      	b.n	8007a90 <quorem+0x8e>
 8007b02:	6812      	ldr	r2, [r2, #0]
 8007b04:	3b04      	subs	r3, #4
 8007b06:	2a00      	cmp	r2, #0
 8007b08:	d1ef      	bne.n	8007aea <quorem+0xe8>
 8007b0a:	3c01      	subs	r4, #1
 8007b0c:	e7ea      	b.n	8007ae4 <quorem+0xe2>
 8007b0e:	2000      	movs	r0, #0
 8007b10:	e7ee      	b.n	8007af0 <quorem+0xee>
 8007b12:	0000      	movs	r0, r0
 8007b14:	0000      	movs	r0, r0
	...

08007b18 <_dtoa_r>:
 8007b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	69c7      	ldr	r7, [r0, #28]
 8007b1e:	b099      	sub	sp, #100	@ 0x64
 8007b20:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007b24:	ec55 4b10 	vmov	r4, r5, d0
 8007b28:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007b2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007b2c:	4683      	mov	fp, r0
 8007b2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007b30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b32:	b97f      	cbnz	r7, 8007b54 <_dtoa_r+0x3c>
 8007b34:	2010      	movs	r0, #16
 8007b36:	f000 fdfd 	bl	8008734 <malloc>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007b40:	b920      	cbnz	r0, 8007b4c <_dtoa_r+0x34>
 8007b42:	4ba7      	ldr	r3, [pc, #668]	@ (8007de0 <_dtoa_r+0x2c8>)
 8007b44:	21ef      	movs	r1, #239	@ 0xef
 8007b46:	48a7      	ldr	r0, [pc, #668]	@ (8007de4 <_dtoa_r+0x2cc>)
 8007b48:	f001 fcec 	bl	8009524 <__assert_func>
 8007b4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007b50:	6007      	str	r7, [r0, #0]
 8007b52:	60c7      	str	r7, [r0, #12]
 8007b54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007b58:	6819      	ldr	r1, [r3, #0]
 8007b5a:	b159      	cbz	r1, 8007b74 <_dtoa_r+0x5c>
 8007b5c:	685a      	ldr	r2, [r3, #4]
 8007b5e:	604a      	str	r2, [r1, #4]
 8007b60:	2301      	movs	r3, #1
 8007b62:	4093      	lsls	r3, r2
 8007b64:	608b      	str	r3, [r1, #8]
 8007b66:	4658      	mov	r0, fp
 8007b68:	f000 feda 	bl	8008920 <_Bfree>
 8007b6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007b70:	2200      	movs	r2, #0
 8007b72:	601a      	str	r2, [r3, #0]
 8007b74:	1e2b      	subs	r3, r5, #0
 8007b76:	bfb9      	ittee	lt
 8007b78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007b7c:	9303      	strlt	r3, [sp, #12]
 8007b7e:	2300      	movge	r3, #0
 8007b80:	6033      	strge	r3, [r6, #0]
 8007b82:	9f03      	ldr	r7, [sp, #12]
 8007b84:	4b98      	ldr	r3, [pc, #608]	@ (8007de8 <_dtoa_r+0x2d0>)
 8007b86:	bfbc      	itt	lt
 8007b88:	2201      	movlt	r2, #1
 8007b8a:	6032      	strlt	r2, [r6, #0]
 8007b8c:	43bb      	bics	r3, r7
 8007b8e:	d112      	bne.n	8007bb6 <_dtoa_r+0x9e>
 8007b90:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007b92:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b96:	6013      	str	r3, [r2, #0]
 8007b98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b9c:	4323      	orrs	r3, r4
 8007b9e:	f000 854d 	beq.w	800863c <_dtoa_r+0xb24>
 8007ba2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ba4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007dfc <_dtoa_r+0x2e4>
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f000 854f 	beq.w	800864c <_dtoa_r+0xb34>
 8007bae:	f10a 0303 	add.w	r3, sl, #3
 8007bb2:	f000 bd49 	b.w	8008648 <_dtoa_r+0xb30>
 8007bb6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	ec51 0b17 	vmov	r0, r1, d7
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007bc6:	f7f8 ff7f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bca:	4680      	mov	r8, r0
 8007bcc:	b158      	cbz	r0, 8007be6 <_dtoa_r+0xce>
 8007bce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	6013      	str	r3, [r2, #0]
 8007bd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bd6:	b113      	cbz	r3, 8007bde <_dtoa_r+0xc6>
 8007bd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007bda:	4b84      	ldr	r3, [pc, #528]	@ (8007dec <_dtoa_r+0x2d4>)
 8007bdc:	6013      	str	r3, [r2, #0]
 8007bde:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007e00 <_dtoa_r+0x2e8>
 8007be2:	f000 bd33 	b.w	800864c <_dtoa_r+0xb34>
 8007be6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007bea:	aa16      	add	r2, sp, #88	@ 0x58
 8007bec:	a917      	add	r1, sp, #92	@ 0x5c
 8007bee:	4658      	mov	r0, fp
 8007bf0:	f001 f980 	bl	8008ef4 <__d2b>
 8007bf4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007bf8:	4681      	mov	r9, r0
 8007bfa:	2e00      	cmp	r6, #0
 8007bfc:	d077      	beq.n	8007cee <_dtoa_r+0x1d6>
 8007bfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c00:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007c04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007c10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007c14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007c18:	4619      	mov	r1, r3
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	4b74      	ldr	r3, [pc, #464]	@ (8007df0 <_dtoa_r+0x2d8>)
 8007c1e:	f7f8 fb33 	bl	8000288 <__aeabi_dsub>
 8007c22:	a369      	add	r3, pc, #420	@ (adr r3, 8007dc8 <_dtoa_r+0x2b0>)
 8007c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c28:	f7f8 fce6 	bl	80005f8 <__aeabi_dmul>
 8007c2c:	a368      	add	r3, pc, #416	@ (adr r3, 8007dd0 <_dtoa_r+0x2b8>)
 8007c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c32:	f7f8 fb2b 	bl	800028c <__adddf3>
 8007c36:	4604      	mov	r4, r0
 8007c38:	4630      	mov	r0, r6
 8007c3a:	460d      	mov	r5, r1
 8007c3c:	f7f8 fc72 	bl	8000524 <__aeabi_i2d>
 8007c40:	a365      	add	r3, pc, #404	@ (adr r3, 8007dd8 <_dtoa_r+0x2c0>)
 8007c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c46:	f7f8 fcd7 	bl	80005f8 <__aeabi_dmul>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	4620      	mov	r0, r4
 8007c50:	4629      	mov	r1, r5
 8007c52:	f7f8 fb1b 	bl	800028c <__adddf3>
 8007c56:	4604      	mov	r4, r0
 8007c58:	460d      	mov	r5, r1
 8007c5a:	f7f8 ff7d 	bl	8000b58 <__aeabi_d2iz>
 8007c5e:	2200      	movs	r2, #0
 8007c60:	4607      	mov	r7, r0
 8007c62:	2300      	movs	r3, #0
 8007c64:	4620      	mov	r0, r4
 8007c66:	4629      	mov	r1, r5
 8007c68:	f7f8 ff38 	bl	8000adc <__aeabi_dcmplt>
 8007c6c:	b140      	cbz	r0, 8007c80 <_dtoa_r+0x168>
 8007c6e:	4638      	mov	r0, r7
 8007c70:	f7f8 fc58 	bl	8000524 <__aeabi_i2d>
 8007c74:	4622      	mov	r2, r4
 8007c76:	462b      	mov	r3, r5
 8007c78:	f7f8 ff26 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c7c:	b900      	cbnz	r0, 8007c80 <_dtoa_r+0x168>
 8007c7e:	3f01      	subs	r7, #1
 8007c80:	2f16      	cmp	r7, #22
 8007c82:	d851      	bhi.n	8007d28 <_dtoa_r+0x210>
 8007c84:	4b5b      	ldr	r3, [pc, #364]	@ (8007df4 <_dtoa_r+0x2dc>)
 8007c86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c92:	f7f8 ff23 	bl	8000adc <__aeabi_dcmplt>
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d048      	beq.n	8007d2c <_dtoa_r+0x214>
 8007c9a:	3f01      	subs	r7, #1
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007ca0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007ca2:	1b9b      	subs	r3, r3, r6
 8007ca4:	1e5a      	subs	r2, r3, #1
 8007ca6:	bf44      	itt	mi
 8007ca8:	f1c3 0801 	rsbmi	r8, r3, #1
 8007cac:	2300      	movmi	r3, #0
 8007cae:	9208      	str	r2, [sp, #32]
 8007cb0:	bf54      	ite	pl
 8007cb2:	f04f 0800 	movpl.w	r8, #0
 8007cb6:	9308      	strmi	r3, [sp, #32]
 8007cb8:	2f00      	cmp	r7, #0
 8007cba:	db39      	blt.n	8007d30 <_dtoa_r+0x218>
 8007cbc:	9b08      	ldr	r3, [sp, #32]
 8007cbe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007cc0:	443b      	add	r3, r7
 8007cc2:	9308      	str	r3, [sp, #32]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cca:	2b09      	cmp	r3, #9
 8007ccc:	d864      	bhi.n	8007d98 <_dtoa_r+0x280>
 8007cce:	2b05      	cmp	r3, #5
 8007cd0:	bfc4      	itt	gt
 8007cd2:	3b04      	subgt	r3, #4
 8007cd4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd8:	f1a3 0302 	sub.w	r3, r3, #2
 8007cdc:	bfcc      	ite	gt
 8007cde:	2400      	movgt	r4, #0
 8007ce0:	2401      	movle	r4, #1
 8007ce2:	2b03      	cmp	r3, #3
 8007ce4:	d863      	bhi.n	8007dae <_dtoa_r+0x296>
 8007ce6:	e8df f003 	tbb	[pc, r3]
 8007cea:	372a      	.short	0x372a
 8007cec:	5535      	.short	0x5535
 8007cee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007cf2:	441e      	add	r6, r3
 8007cf4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007cf8:	2b20      	cmp	r3, #32
 8007cfa:	bfc1      	itttt	gt
 8007cfc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007d00:	409f      	lslgt	r7, r3
 8007d02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007d06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007d0a:	bfd6      	itet	le
 8007d0c:	f1c3 0320 	rsble	r3, r3, #32
 8007d10:	ea47 0003 	orrgt.w	r0, r7, r3
 8007d14:	fa04 f003 	lslle.w	r0, r4, r3
 8007d18:	f7f8 fbf4 	bl	8000504 <__aeabi_ui2d>
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007d22:	3e01      	subs	r6, #1
 8007d24:	9214      	str	r2, [sp, #80]	@ 0x50
 8007d26:	e777      	b.n	8007c18 <_dtoa_r+0x100>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e7b8      	b.n	8007c9e <_dtoa_r+0x186>
 8007d2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8007d2e:	e7b7      	b.n	8007ca0 <_dtoa_r+0x188>
 8007d30:	427b      	negs	r3, r7
 8007d32:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d34:	2300      	movs	r3, #0
 8007d36:	eba8 0807 	sub.w	r8, r8, r7
 8007d3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d3c:	e7c4      	b.n	8007cc8 <_dtoa_r+0x1b0>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	dc35      	bgt.n	8007db4 <_dtoa_r+0x29c>
 8007d48:	2301      	movs	r3, #1
 8007d4a:	9300      	str	r3, [sp, #0]
 8007d4c:	9307      	str	r3, [sp, #28]
 8007d4e:	461a      	mov	r2, r3
 8007d50:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d52:	e00b      	b.n	8007d6c <_dtoa_r+0x254>
 8007d54:	2301      	movs	r3, #1
 8007d56:	e7f3      	b.n	8007d40 <_dtoa_r+0x228>
 8007d58:	2300      	movs	r3, #0
 8007d5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d5e:	18fb      	adds	r3, r7, r3
 8007d60:	9300      	str	r3, [sp, #0]
 8007d62:	3301      	adds	r3, #1
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	9307      	str	r3, [sp, #28]
 8007d68:	bfb8      	it	lt
 8007d6a:	2301      	movlt	r3, #1
 8007d6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007d70:	2100      	movs	r1, #0
 8007d72:	2204      	movs	r2, #4
 8007d74:	f102 0514 	add.w	r5, r2, #20
 8007d78:	429d      	cmp	r5, r3
 8007d7a:	d91f      	bls.n	8007dbc <_dtoa_r+0x2a4>
 8007d7c:	6041      	str	r1, [r0, #4]
 8007d7e:	4658      	mov	r0, fp
 8007d80:	f000 fd8e 	bl	80088a0 <_Balloc>
 8007d84:	4682      	mov	sl, r0
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d13c      	bne.n	8007e04 <_dtoa_r+0x2ec>
 8007d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8007df8 <_dtoa_r+0x2e0>)
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d92:	e6d8      	b.n	8007b46 <_dtoa_r+0x2e>
 8007d94:	2301      	movs	r3, #1
 8007d96:	e7e0      	b.n	8007d5a <_dtoa_r+0x242>
 8007d98:	2401      	movs	r4, #1
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007da0:	f04f 33ff 	mov.w	r3, #4294967295
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	9307      	str	r3, [sp, #28]
 8007da8:	2200      	movs	r2, #0
 8007daa:	2312      	movs	r3, #18
 8007dac:	e7d0      	b.n	8007d50 <_dtoa_r+0x238>
 8007dae:	2301      	movs	r3, #1
 8007db0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007db2:	e7f5      	b.n	8007da0 <_dtoa_r+0x288>
 8007db4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	9307      	str	r3, [sp, #28]
 8007dba:	e7d7      	b.n	8007d6c <_dtoa_r+0x254>
 8007dbc:	3101      	adds	r1, #1
 8007dbe:	0052      	lsls	r2, r2, #1
 8007dc0:	e7d8      	b.n	8007d74 <_dtoa_r+0x25c>
 8007dc2:	bf00      	nop
 8007dc4:	f3af 8000 	nop.w
 8007dc8:	636f4361 	.word	0x636f4361
 8007dcc:	3fd287a7 	.word	0x3fd287a7
 8007dd0:	8b60c8b3 	.word	0x8b60c8b3
 8007dd4:	3fc68a28 	.word	0x3fc68a28
 8007dd8:	509f79fb 	.word	0x509f79fb
 8007ddc:	3fd34413 	.word	0x3fd34413
 8007de0:	08009ad5 	.word	0x08009ad5
 8007de4:	08009aec 	.word	0x08009aec
 8007de8:	7ff00000 	.word	0x7ff00000
 8007dec:	08009aa5 	.word	0x08009aa5
 8007df0:	3ff80000 	.word	0x3ff80000
 8007df4:	08009be8 	.word	0x08009be8
 8007df8:	08009b44 	.word	0x08009b44
 8007dfc:	08009ad1 	.word	0x08009ad1
 8007e00:	08009aa4 	.word	0x08009aa4
 8007e04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e08:	6018      	str	r0, [r3, #0]
 8007e0a:	9b07      	ldr	r3, [sp, #28]
 8007e0c:	2b0e      	cmp	r3, #14
 8007e0e:	f200 80a4 	bhi.w	8007f5a <_dtoa_r+0x442>
 8007e12:	2c00      	cmp	r4, #0
 8007e14:	f000 80a1 	beq.w	8007f5a <_dtoa_r+0x442>
 8007e18:	2f00      	cmp	r7, #0
 8007e1a:	dd33      	ble.n	8007e84 <_dtoa_r+0x36c>
 8007e1c:	4bad      	ldr	r3, [pc, #692]	@ (80080d4 <_dtoa_r+0x5bc>)
 8007e1e:	f007 020f 	and.w	r2, r7, #15
 8007e22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e26:	ed93 7b00 	vldr	d7, [r3]
 8007e2a:	05f8      	lsls	r0, r7, #23
 8007e2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007e30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007e34:	d516      	bpl.n	8007e64 <_dtoa_r+0x34c>
 8007e36:	4ba8      	ldr	r3, [pc, #672]	@ (80080d8 <_dtoa_r+0x5c0>)
 8007e38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e40:	f7f8 fd04 	bl	800084c <__aeabi_ddiv>
 8007e44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e48:	f004 040f 	and.w	r4, r4, #15
 8007e4c:	2603      	movs	r6, #3
 8007e4e:	4da2      	ldr	r5, [pc, #648]	@ (80080d8 <_dtoa_r+0x5c0>)
 8007e50:	b954      	cbnz	r4, 8007e68 <_dtoa_r+0x350>
 8007e52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e5a:	f7f8 fcf7 	bl	800084c <__aeabi_ddiv>
 8007e5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e62:	e028      	b.n	8007eb6 <_dtoa_r+0x39e>
 8007e64:	2602      	movs	r6, #2
 8007e66:	e7f2      	b.n	8007e4e <_dtoa_r+0x336>
 8007e68:	07e1      	lsls	r1, r4, #31
 8007e6a:	d508      	bpl.n	8007e7e <_dtoa_r+0x366>
 8007e6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e74:	f7f8 fbc0 	bl	80005f8 <__aeabi_dmul>
 8007e78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e7c:	3601      	adds	r6, #1
 8007e7e:	1064      	asrs	r4, r4, #1
 8007e80:	3508      	adds	r5, #8
 8007e82:	e7e5      	b.n	8007e50 <_dtoa_r+0x338>
 8007e84:	f000 80d2 	beq.w	800802c <_dtoa_r+0x514>
 8007e88:	427c      	negs	r4, r7
 8007e8a:	4b92      	ldr	r3, [pc, #584]	@ (80080d4 <_dtoa_r+0x5bc>)
 8007e8c:	4d92      	ldr	r5, [pc, #584]	@ (80080d8 <_dtoa_r+0x5c0>)
 8007e8e:	f004 020f 	and.w	r2, r4, #15
 8007e92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e9e:	f7f8 fbab 	bl	80005f8 <__aeabi_dmul>
 8007ea2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ea6:	1124      	asrs	r4, r4, #4
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	2602      	movs	r6, #2
 8007eac:	2c00      	cmp	r4, #0
 8007eae:	f040 80b2 	bne.w	8008016 <_dtoa_r+0x4fe>
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1d3      	bne.n	8007e5e <_dtoa_r+0x346>
 8007eb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007eb8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 80b7 	beq.w	8008030 <_dtoa_r+0x518>
 8007ec2:	4b86      	ldr	r3, [pc, #536]	@ (80080dc <_dtoa_r+0x5c4>)
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	4629      	mov	r1, r5
 8007eca:	f7f8 fe07 	bl	8000adc <__aeabi_dcmplt>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	f000 80ae 	beq.w	8008030 <_dtoa_r+0x518>
 8007ed4:	9b07      	ldr	r3, [sp, #28]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	f000 80aa 	beq.w	8008030 <_dtoa_r+0x518>
 8007edc:	9b00      	ldr	r3, [sp, #0]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	dd37      	ble.n	8007f52 <_dtoa_r+0x43a>
 8007ee2:	1e7b      	subs	r3, r7, #1
 8007ee4:	9304      	str	r3, [sp, #16]
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	4b7d      	ldr	r3, [pc, #500]	@ (80080e0 <_dtoa_r+0x5c8>)
 8007eea:	2200      	movs	r2, #0
 8007eec:	4629      	mov	r1, r5
 8007eee:	f7f8 fb83 	bl	80005f8 <__aeabi_dmul>
 8007ef2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ef6:	9c00      	ldr	r4, [sp, #0]
 8007ef8:	3601      	adds	r6, #1
 8007efa:	4630      	mov	r0, r6
 8007efc:	f7f8 fb12 	bl	8000524 <__aeabi_i2d>
 8007f00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f04:	f7f8 fb78 	bl	80005f8 <__aeabi_dmul>
 8007f08:	4b76      	ldr	r3, [pc, #472]	@ (80080e4 <_dtoa_r+0x5cc>)
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f7f8 f9be 	bl	800028c <__adddf3>
 8007f10:	4605      	mov	r5, r0
 8007f12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007f16:	2c00      	cmp	r4, #0
 8007f18:	f040 808d 	bne.w	8008036 <_dtoa_r+0x51e>
 8007f1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f20:	4b71      	ldr	r3, [pc, #452]	@ (80080e8 <_dtoa_r+0x5d0>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	f7f8 f9b0 	bl	8000288 <__aeabi_dsub>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f30:	462a      	mov	r2, r5
 8007f32:	4633      	mov	r3, r6
 8007f34:	f7f8 fdf0 	bl	8000b18 <__aeabi_dcmpgt>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	f040 828b 	bne.w	8008454 <_dtoa_r+0x93c>
 8007f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f42:	462a      	mov	r2, r5
 8007f44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007f48:	f7f8 fdc8 	bl	8000adc <__aeabi_dcmplt>
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	f040 8128 	bne.w	80081a2 <_dtoa_r+0x68a>
 8007f52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007f56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007f5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f2c0 815a 	blt.w	8008216 <_dtoa_r+0x6fe>
 8007f62:	2f0e      	cmp	r7, #14
 8007f64:	f300 8157 	bgt.w	8008216 <_dtoa_r+0x6fe>
 8007f68:	4b5a      	ldr	r3, [pc, #360]	@ (80080d4 <_dtoa_r+0x5bc>)
 8007f6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f6e:	ed93 7b00 	vldr	d7, [r3]
 8007f72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	ed8d 7b00 	vstr	d7, [sp]
 8007f7a:	da03      	bge.n	8007f84 <_dtoa_r+0x46c>
 8007f7c:	9b07      	ldr	r3, [sp, #28]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f340 8101 	ble.w	8008186 <_dtoa_r+0x66e>
 8007f84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007f88:	4656      	mov	r6, sl
 8007f8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f8e:	4620      	mov	r0, r4
 8007f90:	4629      	mov	r1, r5
 8007f92:	f7f8 fc5b 	bl	800084c <__aeabi_ddiv>
 8007f96:	f7f8 fddf 	bl	8000b58 <__aeabi_d2iz>
 8007f9a:	4680      	mov	r8, r0
 8007f9c:	f7f8 fac2 	bl	8000524 <__aeabi_i2d>
 8007fa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fa4:	f7f8 fb28 	bl	80005f8 <__aeabi_dmul>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	4620      	mov	r0, r4
 8007fae:	4629      	mov	r1, r5
 8007fb0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007fb4:	f7f8 f968 	bl	8000288 <__aeabi_dsub>
 8007fb8:	f806 4b01 	strb.w	r4, [r6], #1
 8007fbc:	9d07      	ldr	r5, [sp, #28]
 8007fbe:	eba6 040a 	sub.w	r4, r6, sl
 8007fc2:	42a5      	cmp	r5, r4
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	f040 8117 	bne.w	80081fa <_dtoa_r+0x6e2>
 8007fcc:	f7f8 f95e 	bl	800028c <__adddf3>
 8007fd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fd4:	4604      	mov	r4, r0
 8007fd6:	460d      	mov	r5, r1
 8007fd8:	f7f8 fd9e 	bl	8000b18 <__aeabi_dcmpgt>
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	f040 80f9 	bne.w	80081d4 <_dtoa_r+0x6bc>
 8007fe2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	4629      	mov	r1, r5
 8007fea:	f7f8 fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fee:	b118      	cbz	r0, 8007ff8 <_dtoa_r+0x4e0>
 8007ff0:	f018 0f01 	tst.w	r8, #1
 8007ff4:	f040 80ee 	bne.w	80081d4 <_dtoa_r+0x6bc>
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	4658      	mov	r0, fp
 8007ffc:	f000 fc90 	bl	8008920 <_Bfree>
 8008000:	2300      	movs	r3, #0
 8008002:	7033      	strb	r3, [r6, #0]
 8008004:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008006:	3701      	adds	r7, #1
 8008008:	601f      	str	r7, [r3, #0]
 800800a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 831d 	beq.w	800864c <_dtoa_r+0xb34>
 8008012:	601e      	str	r6, [r3, #0]
 8008014:	e31a      	b.n	800864c <_dtoa_r+0xb34>
 8008016:	07e2      	lsls	r2, r4, #31
 8008018:	d505      	bpl.n	8008026 <_dtoa_r+0x50e>
 800801a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800801e:	f7f8 faeb 	bl	80005f8 <__aeabi_dmul>
 8008022:	3601      	adds	r6, #1
 8008024:	2301      	movs	r3, #1
 8008026:	1064      	asrs	r4, r4, #1
 8008028:	3508      	adds	r5, #8
 800802a:	e73f      	b.n	8007eac <_dtoa_r+0x394>
 800802c:	2602      	movs	r6, #2
 800802e:	e742      	b.n	8007eb6 <_dtoa_r+0x39e>
 8008030:	9c07      	ldr	r4, [sp, #28]
 8008032:	9704      	str	r7, [sp, #16]
 8008034:	e761      	b.n	8007efa <_dtoa_r+0x3e2>
 8008036:	4b27      	ldr	r3, [pc, #156]	@ (80080d4 <_dtoa_r+0x5bc>)
 8008038:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800803a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800803e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008042:	4454      	add	r4, sl
 8008044:	2900      	cmp	r1, #0
 8008046:	d053      	beq.n	80080f0 <_dtoa_r+0x5d8>
 8008048:	4928      	ldr	r1, [pc, #160]	@ (80080ec <_dtoa_r+0x5d4>)
 800804a:	2000      	movs	r0, #0
 800804c:	f7f8 fbfe 	bl	800084c <__aeabi_ddiv>
 8008050:	4633      	mov	r3, r6
 8008052:	462a      	mov	r2, r5
 8008054:	f7f8 f918 	bl	8000288 <__aeabi_dsub>
 8008058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800805c:	4656      	mov	r6, sl
 800805e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008062:	f7f8 fd79 	bl	8000b58 <__aeabi_d2iz>
 8008066:	4605      	mov	r5, r0
 8008068:	f7f8 fa5c 	bl	8000524 <__aeabi_i2d>
 800806c:	4602      	mov	r2, r0
 800806e:	460b      	mov	r3, r1
 8008070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008074:	f7f8 f908 	bl	8000288 <__aeabi_dsub>
 8008078:	3530      	adds	r5, #48	@ 0x30
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008082:	f806 5b01 	strb.w	r5, [r6], #1
 8008086:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800808a:	f7f8 fd27 	bl	8000adc <__aeabi_dcmplt>
 800808e:	2800      	cmp	r0, #0
 8008090:	d171      	bne.n	8008176 <_dtoa_r+0x65e>
 8008092:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008096:	4911      	ldr	r1, [pc, #68]	@ (80080dc <_dtoa_r+0x5c4>)
 8008098:	2000      	movs	r0, #0
 800809a:	f7f8 f8f5 	bl	8000288 <__aeabi_dsub>
 800809e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80080a2:	f7f8 fd1b 	bl	8000adc <__aeabi_dcmplt>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	f040 8095 	bne.w	80081d6 <_dtoa_r+0x6be>
 80080ac:	42a6      	cmp	r6, r4
 80080ae:	f43f af50 	beq.w	8007f52 <_dtoa_r+0x43a>
 80080b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80080b6:	4b0a      	ldr	r3, [pc, #40]	@ (80080e0 <_dtoa_r+0x5c8>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	f7f8 fa9d 	bl	80005f8 <__aeabi_dmul>
 80080be:	4b08      	ldr	r3, [pc, #32]	@ (80080e0 <_dtoa_r+0x5c8>)
 80080c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80080c4:	2200      	movs	r2, #0
 80080c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080ca:	f7f8 fa95 	bl	80005f8 <__aeabi_dmul>
 80080ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080d2:	e7c4      	b.n	800805e <_dtoa_r+0x546>
 80080d4:	08009be8 	.word	0x08009be8
 80080d8:	08009bc0 	.word	0x08009bc0
 80080dc:	3ff00000 	.word	0x3ff00000
 80080e0:	40240000 	.word	0x40240000
 80080e4:	401c0000 	.word	0x401c0000
 80080e8:	40140000 	.word	0x40140000
 80080ec:	3fe00000 	.word	0x3fe00000
 80080f0:	4631      	mov	r1, r6
 80080f2:	4628      	mov	r0, r5
 80080f4:	f7f8 fa80 	bl	80005f8 <__aeabi_dmul>
 80080f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80080fc:	9415      	str	r4, [sp, #84]	@ 0x54
 80080fe:	4656      	mov	r6, sl
 8008100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008104:	f7f8 fd28 	bl	8000b58 <__aeabi_d2iz>
 8008108:	4605      	mov	r5, r0
 800810a:	f7f8 fa0b 	bl	8000524 <__aeabi_i2d>
 800810e:	4602      	mov	r2, r0
 8008110:	460b      	mov	r3, r1
 8008112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008116:	f7f8 f8b7 	bl	8000288 <__aeabi_dsub>
 800811a:	3530      	adds	r5, #48	@ 0x30
 800811c:	f806 5b01 	strb.w	r5, [r6], #1
 8008120:	4602      	mov	r2, r0
 8008122:	460b      	mov	r3, r1
 8008124:	42a6      	cmp	r6, r4
 8008126:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800812a:	f04f 0200 	mov.w	r2, #0
 800812e:	d124      	bne.n	800817a <_dtoa_r+0x662>
 8008130:	4bac      	ldr	r3, [pc, #688]	@ (80083e4 <_dtoa_r+0x8cc>)
 8008132:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008136:	f7f8 f8a9 	bl	800028c <__adddf3>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008142:	f7f8 fce9 	bl	8000b18 <__aeabi_dcmpgt>
 8008146:	2800      	cmp	r0, #0
 8008148:	d145      	bne.n	80081d6 <_dtoa_r+0x6be>
 800814a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800814e:	49a5      	ldr	r1, [pc, #660]	@ (80083e4 <_dtoa_r+0x8cc>)
 8008150:	2000      	movs	r0, #0
 8008152:	f7f8 f899 	bl	8000288 <__aeabi_dsub>
 8008156:	4602      	mov	r2, r0
 8008158:	460b      	mov	r3, r1
 800815a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800815e:	f7f8 fcbd 	bl	8000adc <__aeabi_dcmplt>
 8008162:	2800      	cmp	r0, #0
 8008164:	f43f aef5 	beq.w	8007f52 <_dtoa_r+0x43a>
 8008168:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800816a:	1e73      	subs	r3, r6, #1
 800816c:	9315      	str	r3, [sp, #84]	@ 0x54
 800816e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008172:	2b30      	cmp	r3, #48	@ 0x30
 8008174:	d0f8      	beq.n	8008168 <_dtoa_r+0x650>
 8008176:	9f04      	ldr	r7, [sp, #16]
 8008178:	e73e      	b.n	8007ff8 <_dtoa_r+0x4e0>
 800817a:	4b9b      	ldr	r3, [pc, #620]	@ (80083e8 <_dtoa_r+0x8d0>)
 800817c:	f7f8 fa3c 	bl	80005f8 <__aeabi_dmul>
 8008180:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008184:	e7bc      	b.n	8008100 <_dtoa_r+0x5e8>
 8008186:	d10c      	bne.n	80081a2 <_dtoa_r+0x68a>
 8008188:	4b98      	ldr	r3, [pc, #608]	@ (80083ec <_dtoa_r+0x8d4>)
 800818a:	2200      	movs	r2, #0
 800818c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008190:	f7f8 fa32 	bl	80005f8 <__aeabi_dmul>
 8008194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008198:	f7f8 fcb4 	bl	8000b04 <__aeabi_dcmpge>
 800819c:	2800      	cmp	r0, #0
 800819e:	f000 8157 	beq.w	8008450 <_dtoa_r+0x938>
 80081a2:	2400      	movs	r4, #0
 80081a4:	4625      	mov	r5, r4
 80081a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081a8:	43db      	mvns	r3, r3
 80081aa:	9304      	str	r3, [sp, #16]
 80081ac:	4656      	mov	r6, sl
 80081ae:	2700      	movs	r7, #0
 80081b0:	4621      	mov	r1, r4
 80081b2:	4658      	mov	r0, fp
 80081b4:	f000 fbb4 	bl	8008920 <_Bfree>
 80081b8:	2d00      	cmp	r5, #0
 80081ba:	d0dc      	beq.n	8008176 <_dtoa_r+0x65e>
 80081bc:	b12f      	cbz	r7, 80081ca <_dtoa_r+0x6b2>
 80081be:	42af      	cmp	r7, r5
 80081c0:	d003      	beq.n	80081ca <_dtoa_r+0x6b2>
 80081c2:	4639      	mov	r1, r7
 80081c4:	4658      	mov	r0, fp
 80081c6:	f000 fbab 	bl	8008920 <_Bfree>
 80081ca:	4629      	mov	r1, r5
 80081cc:	4658      	mov	r0, fp
 80081ce:	f000 fba7 	bl	8008920 <_Bfree>
 80081d2:	e7d0      	b.n	8008176 <_dtoa_r+0x65e>
 80081d4:	9704      	str	r7, [sp, #16]
 80081d6:	4633      	mov	r3, r6
 80081d8:	461e      	mov	r6, r3
 80081da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081de:	2a39      	cmp	r2, #57	@ 0x39
 80081e0:	d107      	bne.n	80081f2 <_dtoa_r+0x6da>
 80081e2:	459a      	cmp	sl, r3
 80081e4:	d1f8      	bne.n	80081d8 <_dtoa_r+0x6c0>
 80081e6:	9a04      	ldr	r2, [sp, #16]
 80081e8:	3201      	adds	r2, #1
 80081ea:	9204      	str	r2, [sp, #16]
 80081ec:	2230      	movs	r2, #48	@ 0x30
 80081ee:	f88a 2000 	strb.w	r2, [sl]
 80081f2:	781a      	ldrb	r2, [r3, #0]
 80081f4:	3201      	adds	r2, #1
 80081f6:	701a      	strb	r2, [r3, #0]
 80081f8:	e7bd      	b.n	8008176 <_dtoa_r+0x65e>
 80081fa:	4b7b      	ldr	r3, [pc, #492]	@ (80083e8 <_dtoa_r+0x8d0>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	f7f8 f9fb 	bl	80005f8 <__aeabi_dmul>
 8008202:	2200      	movs	r2, #0
 8008204:	2300      	movs	r3, #0
 8008206:	4604      	mov	r4, r0
 8008208:	460d      	mov	r5, r1
 800820a:	f7f8 fc5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800820e:	2800      	cmp	r0, #0
 8008210:	f43f aebb 	beq.w	8007f8a <_dtoa_r+0x472>
 8008214:	e6f0      	b.n	8007ff8 <_dtoa_r+0x4e0>
 8008216:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008218:	2a00      	cmp	r2, #0
 800821a:	f000 80db 	beq.w	80083d4 <_dtoa_r+0x8bc>
 800821e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008220:	2a01      	cmp	r2, #1
 8008222:	f300 80bf 	bgt.w	80083a4 <_dtoa_r+0x88c>
 8008226:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008228:	2a00      	cmp	r2, #0
 800822a:	f000 80b7 	beq.w	800839c <_dtoa_r+0x884>
 800822e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008232:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008234:	4646      	mov	r6, r8
 8008236:	9a08      	ldr	r2, [sp, #32]
 8008238:	2101      	movs	r1, #1
 800823a:	441a      	add	r2, r3
 800823c:	4658      	mov	r0, fp
 800823e:	4498      	add	r8, r3
 8008240:	9208      	str	r2, [sp, #32]
 8008242:	f000 fc21 	bl	8008a88 <__i2b>
 8008246:	4605      	mov	r5, r0
 8008248:	b15e      	cbz	r6, 8008262 <_dtoa_r+0x74a>
 800824a:	9b08      	ldr	r3, [sp, #32]
 800824c:	2b00      	cmp	r3, #0
 800824e:	dd08      	ble.n	8008262 <_dtoa_r+0x74a>
 8008250:	42b3      	cmp	r3, r6
 8008252:	9a08      	ldr	r2, [sp, #32]
 8008254:	bfa8      	it	ge
 8008256:	4633      	movge	r3, r6
 8008258:	eba8 0803 	sub.w	r8, r8, r3
 800825c:	1af6      	subs	r6, r6, r3
 800825e:	1ad3      	subs	r3, r2, r3
 8008260:	9308      	str	r3, [sp, #32]
 8008262:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008264:	b1f3      	cbz	r3, 80082a4 <_dtoa_r+0x78c>
 8008266:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008268:	2b00      	cmp	r3, #0
 800826a:	f000 80b7 	beq.w	80083dc <_dtoa_r+0x8c4>
 800826e:	b18c      	cbz	r4, 8008294 <_dtoa_r+0x77c>
 8008270:	4629      	mov	r1, r5
 8008272:	4622      	mov	r2, r4
 8008274:	4658      	mov	r0, fp
 8008276:	f000 fcc7 	bl	8008c08 <__pow5mult>
 800827a:	464a      	mov	r2, r9
 800827c:	4601      	mov	r1, r0
 800827e:	4605      	mov	r5, r0
 8008280:	4658      	mov	r0, fp
 8008282:	f000 fc17 	bl	8008ab4 <__multiply>
 8008286:	4649      	mov	r1, r9
 8008288:	9004      	str	r0, [sp, #16]
 800828a:	4658      	mov	r0, fp
 800828c:	f000 fb48 	bl	8008920 <_Bfree>
 8008290:	9b04      	ldr	r3, [sp, #16]
 8008292:	4699      	mov	r9, r3
 8008294:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008296:	1b1a      	subs	r2, r3, r4
 8008298:	d004      	beq.n	80082a4 <_dtoa_r+0x78c>
 800829a:	4649      	mov	r1, r9
 800829c:	4658      	mov	r0, fp
 800829e:	f000 fcb3 	bl	8008c08 <__pow5mult>
 80082a2:	4681      	mov	r9, r0
 80082a4:	2101      	movs	r1, #1
 80082a6:	4658      	mov	r0, fp
 80082a8:	f000 fbee 	bl	8008a88 <__i2b>
 80082ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082ae:	4604      	mov	r4, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 81cf 	beq.w	8008654 <_dtoa_r+0xb3c>
 80082b6:	461a      	mov	r2, r3
 80082b8:	4601      	mov	r1, r0
 80082ba:	4658      	mov	r0, fp
 80082bc:	f000 fca4 	bl	8008c08 <__pow5mult>
 80082c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	4604      	mov	r4, r0
 80082c6:	f300 8095 	bgt.w	80083f4 <_dtoa_r+0x8dc>
 80082ca:	9b02      	ldr	r3, [sp, #8]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	f040 8087 	bne.w	80083e0 <_dtoa_r+0x8c8>
 80082d2:	9b03      	ldr	r3, [sp, #12]
 80082d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f040 8089 	bne.w	80083f0 <_dtoa_r+0x8d8>
 80082de:	9b03      	ldr	r3, [sp, #12]
 80082e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082e4:	0d1b      	lsrs	r3, r3, #20
 80082e6:	051b      	lsls	r3, r3, #20
 80082e8:	b12b      	cbz	r3, 80082f6 <_dtoa_r+0x7de>
 80082ea:	9b08      	ldr	r3, [sp, #32]
 80082ec:	3301      	adds	r3, #1
 80082ee:	9308      	str	r3, [sp, #32]
 80082f0:	f108 0801 	add.w	r8, r8, #1
 80082f4:	2301      	movs	r3, #1
 80082f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80082f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 81b0 	beq.w	8008660 <_dtoa_r+0xb48>
 8008300:	6923      	ldr	r3, [r4, #16]
 8008302:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008306:	6918      	ldr	r0, [r3, #16]
 8008308:	f000 fb72 	bl	80089f0 <__hi0bits>
 800830c:	f1c0 0020 	rsb	r0, r0, #32
 8008310:	9b08      	ldr	r3, [sp, #32]
 8008312:	4418      	add	r0, r3
 8008314:	f010 001f 	ands.w	r0, r0, #31
 8008318:	d077      	beq.n	800840a <_dtoa_r+0x8f2>
 800831a:	f1c0 0320 	rsb	r3, r0, #32
 800831e:	2b04      	cmp	r3, #4
 8008320:	dd6b      	ble.n	80083fa <_dtoa_r+0x8e2>
 8008322:	9b08      	ldr	r3, [sp, #32]
 8008324:	f1c0 001c 	rsb	r0, r0, #28
 8008328:	4403      	add	r3, r0
 800832a:	4480      	add	r8, r0
 800832c:	4406      	add	r6, r0
 800832e:	9308      	str	r3, [sp, #32]
 8008330:	f1b8 0f00 	cmp.w	r8, #0
 8008334:	dd05      	ble.n	8008342 <_dtoa_r+0x82a>
 8008336:	4649      	mov	r1, r9
 8008338:	4642      	mov	r2, r8
 800833a:	4658      	mov	r0, fp
 800833c:	f000 fcbe 	bl	8008cbc <__lshift>
 8008340:	4681      	mov	r9, r0
 8008342:	9b08      	ldr	r3, [sp, #32]
 8008344:	2b00      	cmp	r3, #0
 8008346:	dd05      	ble.n	8008354 <_dtoa_r+0x83c>
 8008348:	4621      	mov	r1, r4
 800834a:	461a      	mov	r2, r3
 800834c:	4658      	mov	r0, fp
 800834e:	f000 fcb5 	bl	8008cbc <__lshift>
 8008352:	4604      	mov	r4, r0
 8008354:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008356:	2b00      	cmp	r3, #0
 8008358:	d059      	beq.n	800840e <_dtoa_r+0x8f6>
 800835a:	4621      	mov	r1, r4
 800835c:	4648      	mov	r0, r9
 800835e:	f000 fd19 	bl	8008d94 <__mcmp>
 8008362:	2800      	cmp	r0, #0
 8008364:	da53      	bge.n	800840e <_dtoa_r+0x8f6>
 8008366:	1e7b      	subs	r3, r7, #1
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	4649      	mov	r1, r9
 800836c:	2300      	movs	r3, #0
 800836e:	220a      	movs	r2, #10
 8008370:	4658      	mov	r0, fp
 8008372:	f000 faf7 	bl	8008964 <__multadd>
 8008376:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008378:	4681      	mov	r9, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	f000 8172 	beq.w	8008664 <_dtoa_r+0xb4c>
 8008380:	2300      	movs	r3, #0
 8008382:	4629      	mov	r1, r5
 8008384:	220a      	movs	r2, #10
 8008386:	4658      	mov	r0, fp
 8008388:	f000 faec 	bl	8008964 <__multadd>
 800838c:	9b00      	ldr	r3, [sp, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	4605      	mov	r5, r0
 8008392:	dc67      	bgt.n	8008464 <_dtoa_r+0x94c>
 8008394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008396:	2b02      	cmp	r3, #2
 8008398:	dc41      	bgt.n	800841e <_dtoa_r+0x906>
 800839a:	e063      	b.n	8008464 <_dtoa_r+0x94c>
 800839c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800839e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80083a2:	e746      	b.n	8008232 <_dtoa_r+0x71a>
 80083a4:	9b07      	ldr	r3, [sp, #28]
 80083a6:	1e5c      	subs	r4, r3, #1
 80083a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083aa:	42a3      	cmp	r3, r4
 80083ac:	bfbf      	itttt	lt
 80083ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80083b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80083b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80083b4:	1ae3      	sublt	r3, r4, r3
 80083b6:	bfb4      	ite	lt
 80083b8:	18d2      	addlt	r2, r2, r3
 80083ba:	1b1c      	subge	r4, r3, r4
 80083bc:	9b07      	ldr	r3, [sp, #28]
 80083be:	bfbc      	itt	lt
 80083c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80083c2:	2400      	movlt	r4, #0
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	bfb5      	itete	lt
 80083c8:	eba8 0603 	sublt.w	r6, r8, r3
 80083cc:	9b07      	ldrge	r3, [sp, #28]
 80083ce:	2300      	movlt	r3, #0
 80083d0:	4646      	movge	r6, r8
 80083d2:	e730      	b.n	8008236 <_dtoa_r+0x71e>
 80083d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80083d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80083d8:	4646      	mov	r6, r8
 80083da:	e735      	b.n	8008248 <_dtoa_r+0x730>
 80083dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80083de:	e75c      	b.n	800829a <_dtoa_r+0x782>
 80083e0:	2300      	movs	r3, #0
 80083e2:	e788      	b.n	80082f6 <_dtoa_r+0x7de>
 80083e4:	3fe00000 	.word	0x3fe00000
 80083e8:	40240000 	.word	0x40240000
 80083ec:	40140000 	.word	0x40140000
 80083f0:	9b02      	ldr	r3, [sp, #8]
 80083f2:	e780      	b.n	80082f6 <_dtoa_r+0x7de>
 80083f4:	2300      	movs	r3, #0
 80083f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80083f8:	e782      	b.n	8008300 <_dtoa_r+0x7e8>
 80083fa:	d099      	beq.n	8008330 <_dtoa_r+0x818>
 80083fc:	9a08      	ldr	r2, [sp, #32]
 80083fe:	331c      	adds	r3, #28
 8008400:	441a      	add	r2, r3
 8008402:	4498      	add	r8, r3
 8008404:	441e      	add	r6, r3
 8008406:	9208      	str	r2, [sp, #32]
 8008408:	e792      	b.n	8008330 <_dtoa_r+0x818>
 800840a:	4603      	mov	r3, r0
 800840c:	e7f6      	b.n	80083fc <_dtoa_r+0x8e4>
 800840e:	9b07      	ldr	r3, [sp, #28]
 8008410:	9704      	str	r7, [sp, #16]
 8008412:	2b00      	cmp	r3, #0
 8008414:	dc20      	bgt.n	8008458 <_dtoa_r+0x940>
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800841a:	2b02      	cmp	r3, #2
 800841c:	dd1e      	ble.n	800845c <_dtoa_r+0x944>
 800841e:	9b00      	ldr	r3, [sp, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	f47f aec0 	bne.w	80081a6 <_dtoa_r+0x68e>
 8008426:	4621      	mov	r1, r4
 8008428:	2205      	movs	r2, #5
 800842a:	4658      	mov	r0, fp
 800842c:	f000 fa9a 	bl	8008964 <__multadd>
 8008430:	4601      	mov	r1, r0
 8008432:	4604      	mov	r4, r0
 8008434:	4648      	mov	r0, r9
 8008436:	f000 fcad 	bl	8008d94 <__mcmp>
 800843a:	2800      	cmp	r0, #0
 800843c:	f77f aeb3 	ble.w	80081a6 <_dtoa_r+0x68e>
 8008440:	4656      	mov	r6, sl
 8008442:	2331      	movs	r3, #49	@ 0x31
 8008444:	f806 3b01 	strb.w	r3, [r6], #1
 8008448:	9b04      	ldr	r3, [sp, #16]
 800844a:	3301      	adds	r3, #1
 800844c:	9304      	str	r3, [sp, #16]
 800844e:	e6ae      	b.n	80081ae <_dtoa_r+0x696>
 8008450:	9c07      	ldr	r4, [sp, #28]
 8008452:	9704      	str	r7, [sp, #16]
 8008454:	4625      	mov	r5, r4
 8008456:	e7f3      	b.n	8008440 <_dtoa_r+0x928>
 8008458:	9b07      	ldr	r3, [sp, #28]
 800845a:	9300      	str	r3, [sp, #0]
 800845c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800845e:	2b00      	cmp	r3, #0
 8008460:	f000 8104 	beq.w	800866c <_dtoa_r+0xb54>
 8008464:	2e00      	cmp	r6, #0
 8008466:	dd05      	ble.n	8008474 <_dtoa_r+0x95c>
 8008468:	4629      	mov	r1, r5
 800846a:	4632      	mov	r2, r6
 800846c:	4658      	mov	r0, fp
 800846e:	f000 fc25 	bl	8008cbc <__lshift>
 8008472:	4605      	mov	r5, r0
 8008474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008476:	2b00      	cmp	r3, #0
 8008478:	d05a      	beq.n	8008530 <_dtoa_r+0xa18>
 800847a:	6869      	ldr	r1, [r5, #4]
 800847c:	4658      	mov	r0, fp
 800847e:	f000 fa0f 	bl	80088a0 <_Balloc>
 8008482:	4606      	mov	r6, r0
 8008484:	b928      	cbnz	r0, 8008492 <_dtoa_r+0x97a>
 8008486:	4b84      	ldr	r3, [pc, #528]	@ (8008698 <_dtoa_r+0xb80>)
 8008488:	4602      	mov	r2, r0
 800848a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800848e:	f7ff bb5a 	b.w	8007b46 <_dtoa_r+0x2e>
 8008492:	692a      	ldr	r2, [r5, #16]
 8008494:	3202      	adds	r2, #2
 8008496:	0092      	lsls	r2, r2, #2
 8008498:	f105 010c 	add.w	r1, r5, #12
 800849c:	300c      	adds	r0, #12
 800849e:	f001 f833 	bl	8009508 <memcpy>
 80084a2:	2201      	movs	r2, #1
 80084a4:	4631      	mov	r1, r6
 80084a6:	4658      	mov	r0, fp
 80084a8:	f000 fc08 	bl	8008cbc <__lshift>
 80084ac:	f10a 0301 	add.w	r3, sl, #1
 80084b0:	9307      	str	r3, [sp, #28]
 80084b2:	9b00      	ldr	r3, [sp, #0]
 80084b4:	4453      	add	r3, sl
 80084b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084b8:	9b02      	ldr	r3, [sp, #8]
 80084ba:	f003 0301 	and.w	r3, r3, #1
 80084be:	462f      	mov	r7, r5
 80084c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80084c2:	4605      	mov	r5, r0
 80084c4:	9b07      	ldr	r3, [sp, #28]
 80084c6:	4621      	mov	r1, r4
 80084c8:	3b01      	subs	r3, #1
 80084ca:	4648      	mov	r0, r9
 80084cc:	9300      	str	r3, [sp, #0]
 80084ce:	f7ff fa98 	bl	8007a02 <quorem>
 80084d2:	4639      	mov	r1, r7
 80084d4:	9002      	str	r0, [sp, #8]
 80084d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80084da:	4648      	mov	r0, r9
 80084dc:	f000 fc5a 	bl	8008d94 <__mcmp>
 80084e0:	462a      	mov	r2, r5
 80084e2:	9008      	str	r0, [sp, #32]
 80084e4:	4621      	mov	r1, r4
 80084e6:	4658      	mov	r0, fp
 80084e8:	f000 fc70 	bl	8008dcc <__mdiff>
 80084ec:	68c2      	ldr	r2, [r0, #12]
 80084ee:	4606      	mov	r6, r0
 80084f0:	bb02      	cbnz	r2, 8008534 <_dtoa_r+0xa1c>
 80084f2:	4601      	mov	r1, r0
 80084f4:	4648      	mov	r0, r9
 80084f6:	f000 fc4d 	bl	8008d94 <__mcmp>
 80084fa:	4602      	mov	r2, r0
 80084fc:	4631      	mov	r1, r6
 80084fe:	4658      	mov	r0, fp
 8008500:	920e      	str	r2, [sp, #56]	@ 0x38
 8008502:	f000 fa0d 	bl	8008920 <_Bfree>
 8008506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008508:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800850a:	9e07      	ldr	r6, [sp, #28]
 800850c:	ea43 0102 	orr.w	r1, r3, r2
 8008510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008512:	4319      	orrs	r1, r3
 8008514:	d110      	bne.n	8008538 <_dtoa_r+0xa20>
 8008516:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800851a:	d029      	beq.n	8008570 <_dtoa_r+0xa58>
 800851c:	9b08      	ldr	r3, [sp, #32]
 800851e:	2b00      	cmp	r3, #0
 8008520:	dd02      	ble.n	8008528 <_dtoa_r+0xa10>
 8008522:	9b02      	ldr	r3, [sp, #8]
 8008524:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008528:	9b00      	ldr	r3, [sp, #0]
 800852a:	f883 8000 	strb.w	r8, [r3]
 800852e:	e63f      	b.n	80081b0 <_dtoa_r+0x698>
 8008530:	4628      	mov	r0, r5
 8008532:	e7bb      	b.n	80084ac <_dtoa_r+0x994>
 8008534:	2201      	movs	r2, #1
 8008536:	e7e1      	b.n	80084fc <_dtoa_r+0x9e4>
 8008538:	9b08      	ldr	r3, [sp, #32]
 800853a:	2b00      	cmp	r3, #0
 800853c:	db04      	blt.n	8008548 <_dtoa_r+0xa30>
 800853e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008540:	430b      	orrs	r3, r1
 8008542:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008544:	430b      	orrs	r3, r1
 8008546:	d120      	bne.n	800858a <_dtoa_r+0xa72>
 8008548:	2a00      	cmp	r2, #0
 800854a:	dded      	ble.n	8008528 <_dtoa_r+0xa10>
 800854c:	4649      	mov	r1, r9
 800854e:	2201      	movs	r2, #1
 8008550:	4658      	mov	r0, fp
 8008552:	f000 fbb3 	bl	8008cbc <__lshift>
 8008556:	4621      	mov	r1, r4
 8008558:	4681      	mov	r9, r0
 800855a:	f000 fc1b 	bl	8008d94 <__mcmp>
 800855e:	2800      	cmp	r0, #0
 8008560:	dc03      	bgt.n	800856a <_dtoa_r+0xa52>
 8008562:	d1e1      	bne.n	8008528 <_dtoa_r+0xa10>
 8008564:	f018 0f01 	tst.w	r8, #1
 8008568:	d0de      	beq.n	8008528 <_dtoa_r+0xa10>
 800856a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800856e:	d1d8      	bne.n	8008522 <_dtoa_r+0xa0a>
 8008570:	9a00      	ldr	r2, [sp, #0]
 8008572:	2339      	movs	r3, #57	@ 0x39
 8008574:	7013      	strb	r3, [r2, #0]
 8008576:	4633      	mov	r3, r6
 8008578:	461e      	mov	r6, r3
 800857a:	3b01      	subs	r3, #1
 800857c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008580:	2a39      	cmp	r2, #57	@ 0x39
 8008582:	d052      	beq.n	800862a <_dtoa_r+0xb12>
 8008584:	3201      	adds	r2, #1
 8008586:	701a      	strb	r2, [r3, #0]
 8008588:	e612      	b.n	80081b0 <_dtoa_r+0x698>
 800858a:	2a00      	cmp	r2, #0
 800858c:	dd07      	ble.n	800859e <_dtoa_r+0xa86>
 800858e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008592:	d0ed      	beq.n	8008570 <_dtoa_r+0xa58>
 8008594:	9a00      	ldr	r2, [sp, #0]
 8008596:	f108 0301 	add.w	r3, r8, #1
 800859a:	7013      	strb	r3, [r2, #0]
 800859c:	e608      	b.n	80081b0 <_dtoa_r+0x698>
 800859e:	9b07      	ldr	r3, [sp, #28]
 80085a0:	9a07      	ldr	r2, [sp, #28]
 80085a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80085a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d028      	beq.n	80085fe <_dtoa_r+0xae6>
 80085ac:	4649      	mov	r1, r9
 80085ae:	2300      	movs	r3, #0
 80085b0:	220a      	movs	r2, #10
 80085b2:	4658      	mov	r0, fp
 80085b4:	f000 f9d6 	bl	8008964 <__multadd>
 80085b8:	42af      	cmp	r7, r5
 80085ba:	4681      	mov	r9, r0
 80085bc:	f04f 0300 	mov.w	r3, #0
 80085c0:	f04f 020a 	mov.w	r2, #10
 80085c4:	4639      	mov	r1, r7
 80085c6:	4658      	mov	r0, fp
 80085c8:	d107      	bne.n	80085da <_dtoa_r+0xac2>
 80085ca:	f000 f9cb 	bl	8008964 <__multadd>
 80085ce:	4607      	mov	r7, r0
 80085d0:	4605      	mov	r5, r0
 80085d2:	9b07      	ldr	r3, [sp, #28]
 80085d4:	3301      	adds	r3, #1
 80085d6:	9307      	str	r3, [sp, #28]
 80085d8:	e774      	b.n	80084c4 <_dtoa_r+0x9ac>
 80085da:	f000 f9c3 	bl	8008964 <__multadd>
 80085de:	4629      	mov	r1, r5
 80085e0:	4607      	mov	r7, r0
 80085e2:	2300      	movs	r3, #0
 80085e4:	220a      	movs	r2, #10
 80085e6:	4658      	mov	r0, fp
 80085e8:	f000 f9bc 	bl	8008964 <__multadd>
 80085ec:	4605      	mov	r5, r0
 80085ee:	e7f0      	b.n	80085d2 <_dtoa_r+0xaba>
 80085f0:	9b00      	ldr	r3, [sp, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	bfcc      	ite	gt
 80085f6:	461e      	movgt	r6, r3
 80085f8:	2601      	movle	r6, #1
 80085fa:	4456      	add	r6, sl
 80085fc:	2700      	movs	r7, #0
 80085fe:	4649      	mov	r1, r9
 8008600:	2201      	movs	r2, #1
 8008602:	4658      	mov	r0, fp
 8008604:	f000 fb5a 	bl	8008cbc <__lshift>
 8008608:	4621      	mov	r1, r4
 800860a:	4681      	mov	r9, r0
 800860c:	f000 fbc2 	bl	8008d94 <__mcmp>
 8008610:	2800      	cmp	r0, #0
 8008612:	dcb0      	bgt.n	8008576 <_dtoa_r+0xa5e>
 8008614:	d102      	bne.n	800861c <_dtoa_r+0xb04>
 8008616:	f018 0f01 	tst.w	r8, #1
 800861a:	d1ac      	bne.n	8008576 <_dtoa_r+0xa5e>
 800861c:	4633      	mov	r3, r6
 800861e:	461e      	mov	r6, r3
 8008620:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008624:	2a30      	cmp	r2, #48	@ 0x30
 8008626:	d0fa      	beq.n	800861e <_dtoa_r+0xb06>
 8008628:	e5c2      	b.n	80081b0 <_dtoa_r+0x698>
 800862a:	459a      	cmp	sl, r3
 800862c:	d1a4      	bne.n	8008578 <_dtoa_r+0xa60>
 800862e:	9b04      	ldr	r3, [sp, #16]
 8008630:	3301      	adds	r3, #1
 8008632:	9304      	str	r3, [sp, #16]
 8008634:	2331      	movs	r3, #49	@ 0x31
 8008636:	f88a 3000 	strb.w	r3, [sl]
 800863a:	e5b9      	b.n	80081b0 <_dtoa_r+0x698>
 800863c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800863e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800869c <_dtoa_r+0xb84>
 8008642:	b11b      	cbz	r3, 800864c <_dtoa_r+0xb34>
 8008644:	f10a 0308 	add.w	r3, sl, #8
 8008648:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800864a:	6013      	str	r3, [r2, #0]
 800864c:	4650      	mov	r0, sl
 800864e:	b019      	add	sp, #100	@ 0x64
 8008650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008656:	2b01      	cmp	r3, #1
 8008658:	f77f ae37 	ble.w	80082ca <_dtoa_r+0x7b2>
 800865c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800865e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008660:	2001      	movs	r0, #1
 8008662:	e655      	b.n	8008310 <_dtoa_r+0x7f8>
 8008664:	9b00      	ldr	r3, [sp, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	f77f aed6 	ble.w	8008418 <_dtoa_r+0x900>
 800866c:	4656      	mov	r6, sl
 800866e:	4621      	mov	r1, r4
 8008670:	4648      	mov	r0, r9
 8008672:	f7ff f9c6 	bl	8007a02 <quorem>
 8008676:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800867a:	f806 8b01 	strb.w	r8, [r6], #1
 800867e:	9b00      	ldr	r3, [sp, #0]
 8008680:	eba6 020a 	sub.w	r2, r6, sl
 8008684:	4293      	cmp	r3, r2
 8008686:	ddb3      	ble.n	80085f0 <_dtoa_r+0xad8>
 8008688:	4649      	mov	r1, r9
 800868a:	2300      	movs	r3, #0
 800868c:	220a      	movs	r2, #10
 800868e:	4658      	mov	r0, fp
 8008690:	f000 f968 	bl	8008964 <__multadd>
 8008694:	4681      	mov	r9, r0
 8008696:	e7ea      	b.n	800866e <_dtoa_r+0xb56>
 8008698:	08009b44 	.word	0x08009b44
 800869c:	08009ac8 	.word	0x08009ac8

080086a0 <_free_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4605      	mov	r5, r0
 80086a4:	2900      	cmp	r1, #0
 80086a6:	d041      	beq.n	800872c <_free_r+0x8c>
 80086a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086ac:	1f0c      	subs	r4, r1, #4
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	bfb8      	it	lt
 80086b2:	18e4      	addlt	r4, r4, r3
 80086b4:	f000 f8e8 	bl	8008888 <__malloc_lock>
 80086b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008730 <_free_r+0x90>)
 80086ba:	6813      	ldr	r3, [r2, #0]
 80086bc:	b933      	cbnz	r3, 80086cc <_free_r+0x2c>
 80086be:	6063      	str	r3, [r4, #4]
 80086c0:	6014      	str	r4, [r2, #0]
 80086c2:	4628      	mov	r0, r5
 80086c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086c8:	f000 b8e4 	b.w	8008894 <__malloc_unlock>
 80086cc:	42a3      	cmp	r3, r4
 80086ce:	d908      	bls.n	80086e2 <_free_r+0x42>
 80086d0:	6820      	ldr	r0, [r4, #0]
 80086d2:	1821      	adds	r1, r4, r0
 80086d4:	428b      	cmp	r3, r1
 80086d6:	bf01      	itttt	eq
 80086d8:	6819      	ldreq	r1, [r3, #0]
 80086da:	685b      	ldreq	r3, [r3, #4]
 80086dc:	1809      	addeq	r1, r1, r0
 80086de:	6021      	streq	r1, [r4, #0]
 80086e0:	e7ed      	b.n	80086be <_free_r+0x1e>
 80086e2:	461a      	mov	r2, r3
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	b10b      	cbz	r3, 80086ec <_free_r+0x4c>
 80086e8:	42a3      	cmp	r3, r4
 80086ea:	d9fa      	bls.n	80086e2 <_free_r+0x42>
 80086ec:	6811      	ldr	r1, [r2, #0]
 80086ee:	1850      	adds	r0, r2, r1
 80086f0:	42a0      	cmp	r0, r4
 80086f2:	d10b      	bne.n	800870c <_free_r+0x6c>
 80086f4:	6820      	ldr	r0, [r4, #0]
 80086f6:	4401      	add	r1, r0
 80086f8:	1850      	adds	r0, r2, r1
 80086fa:	4283      	cmp	r3, r0
 80086fc:	6011      	str	r1, [r2, #0]
 80086fe:	d1e0      	bne.n	80086c2 <_free_r+0x22>
 8008700:	6818      	ldr	r0, [r3, #0]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	6053      	str	r3, [r2, #4]
 8008706:	4408      	add	r0, r1
 8008708:	6010      	str	r0, [r2, #0]
 800870a:	e7da      	b.n	80086c2 <_free_r+0x22>
 800870c:	d902      	bls.n	8008714 <_free_r+0x74>
 800870e:	230c      	movs	r3, #12
 8008710:	602b      	str	r3, [r5, #0]
 8008712:	e7d6      	b.n	80086c2 <_free_r+0x22>
 8008714:	6820      	ldr	r0, [r4, #0]
 8008716:	1821      	adds	r1, r4, r0
 8008718:	428b      	cmp	r3, r1
 800871a:	bf04      	itt	eq
 800871c:	6819      	ldreq	r1, [r3, #0]
 800871e:	685b      	ldreq	r3, [r3, #4]
 8008720:	6063      	str	r3, [r4, #4]
 8008722:	bf04      	itt	eq
 8008724:	1809      	addeq	r1, r1, r0
 8008726:	6021      	streq	r1, [r4, #0]
 8008728:	6054      	str	r4, [r2, #4]
 800872a:	e7ca      	b.n	80086c2 <_free_r+0x22>
 800872c:	bd38      	pop	{r3, r4, r5, pc}
 800872e:	bf00      	nop
 8008730:	200005d0 	.word	0x200005d0

08008734 <malloc>:
 8008734:	4b02      	ldr	r3, [pc, #8]	@ (8008740 <malloc+0xc>)
 8008736:	4601      	mov	r1, r0
 8008738:	6818      	ldr	r0, [r3, #0]
 800873a:	f000 b825 	b.w	8008788 <_malloc_r>
 800873e:	bf00      	nop
 8008740:	20000044 	.word	0x20000044

08008744 <sbrk_aligned>:
 8008744:	b570      	push	{r4, r5, r6, lr}
 8008746:	4e0f      	ldr	r6, [pc, #60]	@ (8008784 <sbrk_aligned+0x40>)
 8008748:	460c      	mov	r4, r1
 800874a:	6831      	ldr	r1, [r6, #0]
 800874c:	4605      	mov	r5, r0
 800874e:	b911      	cbnz	r1, 8008756 <sbrk_aligned+0x12>
 8008750:	f000 feca 	bl	80094e8 <_sbrk_r>
 8008754:	6030      	str	r0, [r6, #0]
 8008756:	4621      	mov	r1, r4
 8008758:	4628      	mov	r0, r5
 800875a:	f000 fec5 	bl	80094e8 <_sbrk_r>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	d103      	bne.n	800876a <sbrk_aligned+0x26>
 8008762:	f04f 34ff 	mov.w	r4, #4294967295
 8008766:	4620      	mov	r0, r4
 8008768:	bd70      	pop	{r4, r5, r6, pc}
 800876a:	1cc4      	adds	r4, r0, #3
 800876c:	f024 0403 	bic.w	r4, r4, #3
 8008770:	42a0      	cmp	r0, r4
 8008772:	d0f8      	beq.n	8008766 <sbrk_aligned+0x22>
 8008774:	1a21      	subs	r1, r4, r0
 8008776:	4628      	mov	r0, r5
 8008778:	f000 feb6 	bl	80094e8 <_sbrk_r>
 800877c:	3001      	adds	r0, #1
 800877e:	d1f2      	bne.n	8008766 <sbrk_aligned+0x22>
 8008780:	e7ef      	b.n	8008762 <sbrk_aligned+0x1e>
 8008782:	bf00      	nop
 8008784:	200005cc 	.word	0x200005cc

08008788 <_malloc_r>:
 8008788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800878c:	1ccd      	adds	r5, r1, #3
 800878e:	f025 0503 	bic.w	r5, r5, #3
 8008792:	3508      	adds	r5, #8
 8008794:	2d0c      	cmp	r5, #12
 8008796:	bf38      	it	cc
 8008798:	250c      	movcc	r5, #12
 800879a:	2d00      	cmp	r5, #0
 800879c:	4606      	mov	r6, r0
 800879e:	db01      	blt.n	80087a4 <_malloc_r+0x1c>
 80087a0:	42a9      	cmp	r1, r5
 80087a2:	d904      	bls.n	80087ae <_malloc_r+0x26>
 80087a4:	230c      	movs	r3, #12
 80087a6:	6033      	str	r3, [r6, #0]
 80087a8:	2000      	movs	r0, #0
 80087aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008884 <_malloc_r+0xfc>
 80087b2:	f000 f869 	bl	8008888 <__malloc_lock>
 80087b6:	f8d8 3000 	ldr.w	r3, [r8]
 80087ba:	461c      	mov	r4, r3
 80087bc:	bb44      	cbnz	r4, 8008810 <_malloc_r+0x88>
 80087be:	4629      	mov	r1, r5
 80087c0:	4630      	mov	r0, r6
 80087c2:	f7ff ffbf 	bl	8008744 <sbrk_aligned>
 80087c6:	1c43      	adds	r3, r0, #1
 80087c8:	4604      	mov	r4, r0
 80087ca:	d158      	bne.n	800887e <_malloc_r+0xf6>
 80087cc:	f8d8 4000 	ldr.w	r4, [r8]
 80087d0:	4627      	mov	r7, r4
 80087d2:	2f00      	cmp	r7, #0
 80087d4:	d143      	bne.n	800885e <_malloc_r+0xd6>
 80087d6:	2c00      	cmp	r4, #0
 80087d8:	d04b      	beq.n	8008872 <_malloc_r+0xea>
 80087da:	6823      	ldr	r3, [r4, #0]
 80087dc:	4639      	mov	r1, r7
 80087de:	4630      	mov	r0, r6
 80087e0:	eb04 0903 	add.w	r9, r4, r3
 80087e4:	f000 fe80 	bl	80094e8 <_sbrk_r>
 80087e8:	4581      	cmp	r9, r0
 80087ea:	d142      	bne.n	8008872 <_malloc_r+0xea>
 80087ec:	6821      	ldr	r1, [r4, #0]
 80087ee:	1a6d      	subs	r5, r5, r1
 80087f0:	4629      	mov	r1, r5
 80087f2:	4630      	mov	r0, r6
 80087f4:	f7ff ffa6 	bl	8008744 <sbrk_aligned>
 80087f8:	3001      	adds	r0, #1
 80087fa:	d03a      	beq.n	8008872 <_malloc_r+0xea>
 80087fc:	6823      	ldr	r3, [r4, #0]
 80087fe:	442b      	add	r3, r5
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	f8d8 3000 	ldr.w	r3, [r8]
 8008806:	685a      	ldr	r2, [r3, #4]
 8008808:	bb62      	cbnz	r2, 8008864 <_malloc_r+0xdc>
 800880a:	f8c8 7000 	str.w	r7, [r8]
 800880e:	e00f      	b.n	8008830 <_malloc_r+0xa8>
 8008810:	6822      	ldr	r2, [r4, #0]
 8008812:	1b52      	subs	r2, r2, r5
 8008814:	d420      	bmi.n	8008858 <_malloc_r+0xd0>
 8008816:	2a0b      	cmp	r2, #11
 8008818:	d917      	bls.n	800884a <_malloc_r+0xc2>
 800881a:	1961      	adds	r1, r4, r5
 800881c:	42a3      	cmp	r3, r4
 800881e:	6025      	str	r5, [r4, #0]
 8008820:	bf18      	it	ne
 8008822:	6059      	strne	r1, [r3, #4]
 8008824:	6863      	ldr	r3, [r4, #4]
 8008826:	bf08      	it	eq
 8008828:	f8c8 1000 	streq.w	r1, [r8]
 800882c:	5162      	str	r2, [r4, r5]
 800882e:	604b      	str	r3, [r1, #4]
 8008830:	4630      	mov	r0, r6
 8008832:	f000 f82f 	bl	8008894 <__malloc_unlock>
 8008836:	f104 000b 	add.w	r0, r4, #11
 800883a:	1d23      	adds	r3, r4, #4
 800883c:	f020 0007 	bic.w	r0, r0, #7
 8008840:	1ac2      	subs	r2, r0, r3
 8008842:	bf1c      	itt	ne
 8008844:	1a1b      	subne	r3, r3, r0
 8008846:	50a3      	strne	r3, [r4, r2]
 8008848:	e7af      	b.n	80087aa <_malloc_r+0x22>
 800884a:	6862      	ldr	r2, [r4, #4]
 800884c:	42a3      	cmp	r3, r4
 800884e:	bf0c      	ite	eq
 8008850:	f8c8 2000 	streq.w	r2, [r8]
 8008854:	605a      	strne	r2, [r3, #4]
 8008856:	e7eb      	b.n	8008830 <_malloc_r+0xa8>
 8008858:	4623      	mov	r3, r4
 800885a:	6864      	ldr	r4, [r4, #4]
 800885c:	e7ae      	b.n	80087bc <_malloc_r+0x34>
 800885e:	463c      	mov	r4, r7
 8008860:	687f      	ldr	r7, [r7, #4]
 8008862:	e7b6      	b.n	80087d2 <_malloc_r+0x4a>
 8008864:	461a      	mov	r2, r3
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	42a3      	cmp	r3, r4
 800886a:	d1fb      	bne.n	8008864 <_malloc_r+0xdc>
 800886c:	2300      	movs	r3, #0
 800886e:	6053      	str	r3, [r2, #4]
 8008870:	e7de      	b.n	8008830 <_malloc_r+0xa8>
 8008872:	230c      	movs	r3, #12
 8008874:	6033      	str	r3, [r6, #0]
 8008876:	4630      	mov	r0, r6
 8008878:	f000 f80c 	bl	8008894 <__malloc_unlock>
 800887c:	e794      	b.n	80087a8 <_malloc_r+0x20>
 800887e:	6005      	str	r5, [r0, #0]
 8008880:	e7d6      	b.n	8008830 <_malloc_r+0xa8>
 8008882:	bf00      	nop
 8008884:	200005d0 	.word	0x200005d0

08008888 <__malloc_lock>:
 8008888:	4801      	ldr	r0, [pc, #4]	@ (8008890 <__malloc_lock+0x8>)
 800888a:	f7ff b8b8 	b.w	80079fe <__retarget_lock_acquire_recursive>
 800888e:	bf00      	nop
 8008890:	200005c8 	.word	0x200005c8

08008894 <__malloc_unlock>:
 8008894:	4801      	ldr	r0, [pc, #4]	@ (800889c <__malloc_unlock+0x8>)
 8008896:	f7ff b8b3 	b.w	8007a00 <__retarget_lock_release_recursive>
 800889a:	bf00      	nop
 800889c:	200005c8 	.word	0x200005c8

080088a0 <_Balloc>:
 80088a0:	b570      	push	{r4, r5, r6, lr}
 80088a2:	69c6      	ldr	r6, [r0, #28]
 80088a4:	4604      	mov	r4, r0
 80088a6:	460d      	mov	r5, r1
 80088a8:	b976      	cbnz	r6, 80088c8 <_Balloc+0x28>
 80088aa:	2010      	movs	r0, #16
 80088ac:	f7ff ff42 	bl	8008734 <malloc>
 80088b0:	4602      	mov	r2, r0
 80088b2:	61e0      	str	r0, [r4, #28]
 80088b4:	b920      	cbnz	r0, 80088c0 <_Balloc+0x20>
 80088b6:	4b18      	ldr	r3, [pc, #96]	@ (8008918 <_Balloc+0x78>)
 80088b8:	4818      	ldr	r0, [pc, #96]	@ (800891c <_Balloc+0x7c>)
 80088ba:	216b      	movs	r1, #107	@ 0x6b
 80088bc:	f000 fe32 	bl	8009524 <__assert_func>
 80088c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088c4:	6006      	str	r6, [r0, #0]
 80088c6:	60c6      	str	r6, [r0, #12]
 80088c8:	69e6      	ldr	r6, [r4, #28]
 80088ca:	68f3      	ldr	r3, [r6, #12]
 80088cc:	b183      	cbz	r3, 80088f0 <_Balloc+0x50>
 80088ce:	69e3      	ldr	r3, [r4, #28]
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088d6:	b9b8      	cbnz	r0, 8008908 <_Balloc+0x68>
 80088d8:	2101      	movs	r1, #1
 80088da:	fa01 f605 	lsl.w	r6, r1, r5
 80088de:	1d72      	adds	r2, r6, #5
 80088e0:	0092      	lsls	r2, r2, #2
 80088e2:	4620      	mov	r0, r4
 80088e4:	f000 fe3c 	bl	8009560 <_calloc_r>
 80088e8:	b160      	cbz	r0, 8008904 <_Balloc+0x64>
 80088ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088ee:	e00e      	b.n	800890e <_Balloc+0x6e>
 80088f0:	2221      	movs	r2, #33	@ 0x21
 80088f2:	2104      	movs	r1, #4
 80088f4:	4620      	mov	r0, r4
 80088f6:	f000 fe33 	bl	8009560 <_calloc_r>
 80088fa:	69e3      	ldr	r3, [r4, #28]
 80088fc:	60f0      	str	r0, [r6, #12]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d1e4      	bne.n	80088ce <_Balloc+0x2e>
 8008904:	2000      	movs	r0, #0
 8008906:	bd70      	pop	{r4, r5, r6, pc}
 8008908:	6802      	ldr	r2, [r0, #0]
 800890a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800890e:	2300      	movs	r3, #0
 8008910:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008914:	e7f7      	b.n	8008906 <_Balloc+0x66>
 8008916:	bf00      	nop
 8008918:	08009ad5 	.word	0x08009ad5
 800891c:	08009b55 	.word	0x08009b55

08008920 <_Bfree>:
 8008920:	b570      	push	{r4, r5, r6, lr}
 8008922:	69c6      	ldr	r6, [r0, #28]
 8008924:	4605      	mov	r5, r0
 8008926:	460c      	mov	r4, r1
 8008928:	b976      	cbnz	r6, 8008948 <_Bfree+0x28>
 800892a:	2010      	movs	r0, #16
 800892c:	f7ff ff02 	bl	8008734 <malloc>
 8008930:	4602      	mov	r2, r0
 8008932:	61e8      	str	r0, [r5, #28]
 8008934:	b920      	cbnz	r0, 8008940 <_Bfree+0x20>
 8008936:	4b09      	ldr	r3, [pc, #36]	@ (800895c <_Bfree+0x3c>)
 8008938:	4809      	ldr	r0, [pc, #36]	@ (8008960 <_Bfree+0x40>)
 800893a:	218f      	movs	r1, #143	@ 0x8f
 800893c:	f000 fdf2 	bl	8009524 <__assert_func>
 8008940:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008944:	6006      	str	r6, [r0, #0]
 8008946:	60c6      	str	r6, [r0, #12]
 8008948:	b13c      	cbz	r4, 800895a <_Bfree+0x3a>
 800894a:	69eb      	ldr	r3, [r5, #28]
 800894c:	6862      	ldr	r2, [r4, #4]
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008954:	6021      	str	r1, [r4, #0]
 8008956:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800895a:	bd70      	pop	{r4, r5, r6, pc}
 800895c:	08009ad5 	.word	0x08009ad5
 8008960:	08009b55 	.word	0x08009b55

08008964 <__multadd>:
 8008964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008968:	690d      	ldr	r5, [r1, #16]
 800896a:	4607      	mov	r7, r0
 800896c:	460c      	mov	r4, r1
 800896e:	461e      	mov	r6, r3
 8008970:	f101 0c14 	add.w	ip, r1, #20
 8008974:	2000      	movs	r0, #0
 8008976:	f8dc 3000 	ldr.w	r3, [ip]
 800897a:	b299      	uxth	r1, r3
 800897c:	fb02 6101 	mla	r1, r2, r1, r6
 8008980:	0c1e      	lsrs	r6, r3, #16
 8008982:	0c0b      	lsrs	r3, r1, #16
 8008984:	fb02 3306 	mla	r3, r2, r6, r3
 8008988:	b289      	uxth	r1, r1
 800898a:	3001      	adds	r0, #1
 800898c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008990:	4285      	cmp	r5, r0
 8008992:	f84c 1b04 	str.w	r1, [ip], #4
 8008996:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800899a:	dcec      	bgt.n	8008976 <__multadd+0x12>
 800899c:	b30e      	cbz	r6, 80089e2 <__multadd+0x7e>
 800899e:	68a3      	ldr	r3, [r4, #8]
 80089a0:	42ab      	cmp	r3, r5
 80089a2:	dc19      	bgt.n	80089d8 <__multadd+0x74>
 80089a4:	6861      	ldr	r1, [r4, #4]
 80089a6:	4638      	mov	r0, r7
 80089a8:	3101      	adds	r1, #1
 80089aa:	f7ff ff79 	bl	80088a0 <_Balloc>
 80089ae:	4680      	mov	r8, r0
 80089b0:	b928      	cbnz	r0, 80089be <__multadd+0x5a>
 80089b2:	4602      	mov	r2, r0
 80089b4:	4b0c      	ldr	r3, [pc, #48]	@ (80089e8 <__multadd+0x84>)
 80089b6:	480d      	ldr	r0, [pc, #52]	@ (80089ec <__multadd+0x88>)
 80089b8:	21ba      	movs	r1, #186	@ 0xba
 80089ba:	f000 fdb3 	bl	8009524 <__assert_func>
 80089be:	6922      	ldr	r2, [r4, #16]
 80089c0:	3202      	adds	r2, #2
 80089c2:	f104 010c 	add.w	r1, r4, #12
 80089c6:	0092      	lsls	r2, r2, #2
 80089c8:	300c      	adds	r0, #12
 80089ca:	f000 fd9d 	bl	8009508 <memcpy>
 80089ce:	4621      	mov	r1, r4
 80089d0:	4638      	mov	r0, r7
 80089d2:	f7ff ffa5 	bl	8008920 <_Bfree>
 80089d6:	4644      	mov	r4, r8
 80089d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089dc:	3501      	adds	r5, #1
 80089de:	615e      	str	r6, [r3, #20]
 80089e0:	6125      	str	r5, [r4, #16]
 80089e2:	4620      	mov	r0, r4
 80089e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089e8:	08009b44 	.word	0x08009b44
 80089ec:	08009b55 	.word	0x08009b55

080089f0 <__hi0bits>:
 80089f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089f4:	4603      	mov	r3, r0
 80089f6:	bf36      	itet	cc
 80089f8:	0403      	lslcc	r3, r0, #16
 80089fa:	2000      	movcs	r0, #0
 80089fc:	2010      	movcc	r0, #16
 80089fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a02:	bf3c      	itt	cc
 8008a04:	021b      	lslcc	r3, r3, #8
 8008a06:	3008      	addcc	r0, #8
 8008a08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a0c:	bf3c      	itt	cc
 8008a0e:	011b      	lslcc	r3, r3, #4
 8008a10:	3004      	addcc	r0, #4
 8008a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a16:	bf3c      	itt	cc
 8008a18:	009b      	lslcc	r3, r3, #2
 8008a1a:	3002      	addcc	r0, #2
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	db05      	blt.n	8008a2c <__hi0bits+0x3c>
 8008a20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a24:	f100 0001 	add.w	r0, r0, #1
 8008a28:	bf08      	it	eq
 8008a2a:	2020      	moveq	r0, #32
 8008a2c:	4770      	bx	lr

08008a2e <__lo0bits>:
 8008a2e:	6803      	ldr	r3, [r0, #0]
 8008a30:	4602      	mov	r2, r0
 8008a32:	f013 0007 	ands.w	r0, r3, #7
 8008a36:	d00b      	beq.n	8008a50 <__lo0bits+0x22>
 8008a38:	07d9      	lsls	r1, r3, #31
 8008a3a:	d421      	bmi.n	8008a80 <__lo0bits+0x52>
 8008a3c:	0798      	lsls	r0, r3, #30
 8008a3e:	bf49      	itett	mi
 8008a40:	085b      	lsrmi	r3, r3, #1
 8008a42:	089b      	lsrpl	r3, r3, #2
 8008a44:	2001      	movmi	r0, #1
 8008a46:	6013      	strmi	r3, [r2, #0]
 8008a48:	bf5c      	itt	pl
 8008a4a:	6013      	strpl	r3, [r2, #0]
 8008a4c:	2002      	movpl	r0, #2
 8008a4e:	4770      	bx	lr
 8008a50:	b299      	uxth	r1, r3
 8008a52:	b909      	cbnz	r1, 8008a58 <__lo0bits+0x2a>
 8008a54:	0c1b      	lsrs	r3, r3, #16
 8008a56:	2010      	movs	r0, #16
 8008a58:	b2d9      	uxtb	r1, r3
 8008a5a:	b909      	cbnz	r1, 8008a60 <__lo0bits+0x32>
 8008a5c:	3008      	adds	r0, #8
 8008a5e:	0a1b      	lsrs	r3, r3, #8
 8008a60:	0719      	lsls	r1, r3, #28
 8008a62:	bf04      	itt	eq
 8008a64:	091b      	lsreq	r3, r3, #4
 8008a66:	3004      	addeq	r0, #4
 8008a68:	0799      	lsls	r1, r3, #30
 8008a6a:	bf04      	itt	eq
 8008a6c:	089b      	lsreq	r3, r3, #2
 8008a6e:	3002      	addeq	r0, #2
 8008a70:	07d9      	lsls	r1, r3, #31
 8008a72:	d403      	bmi.n	8008a7c <__lo0bits+0x4e>
 8008a74:	085b      	lsrs	r3, r3, #1
 8008a76:	f100 0001 	add.w	r0, r0, #1
 8008a7a:	d003      	beq.n	8008a84 <__lo0bits+0x56>
 8008a7c:	6013      	str	r3, [r2, #0]
 8008a7e:	4770      	bx	lr
 8008a80:	2000      	movs	r0, #0
 8008a82:	4770      	bx	lr
 8008a84:	2020      	movs	r0, #32
 8008a86:	4770      	bx	lr

08008a88 <__i2b>:
 8008a88:	b510      	push	{r4, lr}
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	2101      	movs	r1, #1
 8008a8e:	f7ff ff07 	bl	80088a0 <_Balloc>
 8008a92:	4602      	mov	r2, r0
 8008a94:	b928      	cbnz	r0, 8008aa2 <__i2b+0x1a>
 8008a96:	4b05      	ldr	r3, [pc, #20]	@ (8008aac <__i2b+0x24>)
 8008a98:	4805      	ldr	r0, [pc, #20]	@ (8008ab0 <__i2b+0x28>)
 8008a9a:	f240 1145 	movw	r1, #325	@ 0x145
 8008a9e:	f000 fd41 	bl	8009524 <__assert_func>
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	6144      	str	r4, [r0, #20]
 8008aa6:	6103      	str	r3, [r0, #16]
 8008aa8:	bd10      	pop	{r4, pc}
 8008aaa:	bf00      	nop
 8008aac:	08009b44 	.word	0x08009b44
 8008ab0:	08009b55 	.word	0x08009b55

08008ab4 <__multiply>:
 8008ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab8:	4614      	mov	r4, r2
 8008aba:	690a      	ldr	r2, [r1, #16]
 8008abc:	6923      	ldr	r3, [r4, #16]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	bfa8      	it	ge
 8008ac2:	4623      	movge	r3, r4
 8008ac4:	460f      	mov	r7, r1
 8008ac6:	bfa4      	itt	ge
 8008ac8:	460c      	movge	r4, r1
 8008aca:	461f      	movge	r7, r3
 8008acc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008ad0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008ad4:	68a3      	ldr	r3, [r4, #8]
 8008ad6:	6861      	ldr	r1, [r4, #4]
 8008ad8:	eb0a 0609 	add.w	r6, sl, r9
 8008adc:	42b3      	cmp	r3, r6
 8008ade:	b085      	sub	sp, #20
 8008ae0:	bfb8      	it	lt
 8008ae2:	3101      	addlt	r1, #1
 8008ae4:	f7ff fedc 	bl	80088a0 <_Balloc>
 8008ae8:	b930      	cbnz	r0, 8008af8 <__multiply+0x44>
 8008aea:	4602      	mov	r2, r0
 8008aec:	4b44      	ldr	r3, [pc, #272]	@ (8008c00 <__multiply+0x14c>)
 8008aee:	4845      	ldr	r0, [pc, #276]	@ (8008c04 <__multiply+0x150>)
 8008af0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008af4:	f000 fd16 	bl	8009524 <__assert_func>
 8008af8:	f100 0514 	add.w	r5, r0, #20
 8008afc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008b00:	462b      	mov	r3, r5
 8008b02:	2200      	movs	r2, #0
 8008b04:	4543      	cmp	r3, r8
 8008b06:	d321      	bcc.n	8008b4c <__multiply+0x98>
 8008b08:	f107 0114 	add.w	r1, r7, #20
 8008b0c:	f104 0214 	add.w	r2, r4, #20
 8008b10:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008b14:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008b18:	9302      	str	r3, [sp, #8]
 8008b1a:	1b13      	subs	r3, r2, r4
 8008b1c:	3b15      	subs	r3, #21
 8008b1e:	f023 0303 	bic.w	r3, r3, #3
 8008b22:	3304      	adds	r3, #4
 8008b24:	f104 0715 	add.w	r7, r4, #21
 8008b28:	42ba      	cmp	r2, r7
 8008b2a:	bf38      	it	cc
 8008b2c:	2304      	movcc	r3, #4
 8008b2e:	9301      	str	r3, [sp, #4]
 8008b30:	9b02      	ldr	r3, [sp, #8]
 8008b32:	9103      	str	r1, [sp, #12]
 8008b34:	428b      	cmp	r3, r1
 8008b36:	d80c      	bhi.n	8008b52 <__multiply+0x9e>
 8008b38:	2e00      	cmp	r6, #0
 8008b3a:	dd03      	ble.n	8008b44 <__multiply+0x90>
 8008b3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d05b      	beq.n	8008bfc <__multiply+0x148>
 8008b44:	6106      	str	r6, [r0, #16]
 8008b46:	b005      	add	sp, #20
 8008b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4c:	f843 2b04 	str.w	r2, [r3], #4
 8008b50:	e7d8      	b.n	8008b04 <__multiply+0x50>
 8008b52:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b56:	f1ba 0f00 	cmp.w	sl, #0
 8008b5a:	d024      	beq.n	8008ba6 <__multiply+0xf2>
 8008b5c:	f104 0e14 	add.w	lr, r4, #20
 8008b60:	46a9      	mov	r9, r5
 8008b62:	f04f 0c00 	mov.w	ip, #0
 8008b66:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008b6a:	f8d9 3000 	ldr.w	r3, [r9]
 8008b6e:	fa1f fb87 	uxth.w	fp, r7
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b78:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008b7c:	f8d9 7000 	ldr.w	r7, [r9]
 8008b80:	4463      	add	r3, ip
 8008b82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b86:	fb0a c70b 	mla	r7, sl, fp, ip
 8008b8a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008b94:	4572      	cmp	r2, lr
 8008b96:	f849 3b04 	str.w	r3, [r9], #4
 8008b9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b9e:	d8e2      	bhi.n	8008b66 <__multiply+0xb2>
 8008ba0:	9b01      	ldr	r3, [sp, #4]
 8008ba2:	f845 c003 	str.w	ip, [r5, r3]
 8008ba6:	9b03      	ldr	r3, [sp, #12]
 8008ba8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008bac:	3104      	adds	r1, #4
 8008bae:	f1b9 0f00 	cmp.w	r9, #0
 8008bb2:	d021      	beq.n	8008bf8 <__multiply+0x144>
 8008bb4:	682b      	ldr	r3, [r5, #0]
 8008bb6:	f104 0c14 	add.w	ip, r4, #20
 8008bba:	46ae      	mov	lr, r5
 8008bbc:	f04f 0a00 	mov.w	sl, #0
 8008bc0:	f8bc b000 	ldrh.w	fp, [ip]
 8008bc4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008bc8:	fb09 770b 	mla	r7, r9, fp, r7
 8008bcc:	4457      	add	r7, sl
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008bd4:	f84e 3b04 	str.w	r3, [lr], #4
 8008bd8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008bdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008be0:	f8be 3000 	ldrh.w	r3, [lr]
 8008be4:	fb09 330a 	mla	r3, r9, sl, r3
 8008be8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008bec:	4562      	cmp	r2, ip
 8008bee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bf2:	d8e5      	bhi.n	8008bc0 <__multiply+0x10c>
 8008bf4:	9f01      	ldr	r7, [sp, #4]
 8008bf6:	51eb      	str	r3, [r5, r7]
 8008bf8:	3504      	adds	r5, #4
 8008bfa:	e799      	b.n	8008b30 <__multiply+0x7c>
 8008bfc:	3e01      	subs	r6, #1
 8008bfe:	e79b      	b.n	8008b38 <__multiply+0x84>
 8008c00:	08009b44 	.word	0x08009b44
 8008c04:	08009b55 	.word	0x08009b55

08008c08 <__pow5mult>:
 8008c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c0c:	4615      	mov	r5, r2
 8008c0e:	f012 0203 	ands.w	r2, r2, #3
 8008c12:	4607      	mov	r7, r0
 8008c14:	460e      	mov	r6, r1
 8008c16:	d007      	beq.n	8008c28 <__pow5mult+0x20>
 8008c18:	4c25      	ldr	r4, [pc, #148]	@ (8008cb0 <__pow5mult+0xa8>)
 8008c1a:	3a01      	subs	r2, #1
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c22:	f7ff fe9f 	bl	8008964 <__multadd>
 8008c26:	4606      	mov	r6, r0
 8008c28:	10ad      	asrs	r5, r5, #2
 8008c2a:	d03d      	beq.n	8008ca8 <__pow5mult+0xa0>
 8008c2c:	69fc      	ldr	r4, [r7, #28]
 8008c2e:	b97c      	cbnz	r4, 8008c50 <__pow5mult+0x48>
 8008c30:	2010      	movs	r0, #16
 8008c32:	f7ff fd7f 	bl	8008734 <malloc>
 8008c36:	4602      	mov	r2, r0
 8008c38:	61f8      	str	r0, [r7, #28]
 8008c3a:	b928      	cbnz	r0, 8008c48 <__pow5mult+0x40>
 8008c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8008cb4 <__pow5mult+0xac>)
 8008c3e:	481e      	ldr	r0, [pc, #120]	@ (8008cb8 <__pow5mult+0xb0>)
 8008c40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c44:	f000 fc6e 	bl	8009524 <__assert_func>
 8008c48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c4c:	6004      	str	r4, [r0, #0]
 8008c4e:	60c4      	str	r4, [r0, #12]
 8008c50:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c58:	b94c      	cbnz	r4, 8008c6e <__pow5mult+0x66>
 8008c5a:	f240 2171 	movw	r1, #625	@ 0x271
 8008c5e:	4638      	mov	r0, r7
 8008c60:	f7ff ff12 	bl	8008a88 <__i2b>
 8008c64:	2300      	movs	r3, #0
 8008c66:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	6003      	str	r3, [r0, #0]
 8008c6e:	f04f 0900 	mov.w	r9, #0
 8008c72:	07eb      	lsls	r3, r5, #31
 8008c74:	d50a      	bpl.n	8008c8c <__pow5mult+0x84>
 8008c76:	4631      	mov	r1, r6
 8008c78:	4622      	mov	r2, r4
 8008c7a:	4638      	mov	r0, r7
 8008c7c:	f7ff ff1a 	bl	8008ab4 <__multiply>
 8008c80:	4631      	mov	r1, r6
 8008c82:	4680      	mov	r8, r0
 8008c84:	4638      	mov	r0, r7
 8008c86:	f7ff fe4b 	bl	8008920 <_Bfree>
 8008c8a:	4646      	mov	r6, r8
 8008c8c:	106d      	asrs	r5, r5, #1
 8008c8e:	d00b      	beq.n	8008ca8 <__pow5mult+0xa0>
 8008c90:	6820      	ldr	r0, [r4, #0]
 8008c92:	b938      	cbnz	r0, 8008ca4 <__pow5mult+0x9c>
 8008c94:	4622      	mov	r2, r4
 8008c96:	4621      	mov	r1, r4
 8008c98:	4638      	mov	r0, r7
 8008c9a:	f7ff ff0b 	bl	8008ab4 <__multiply>
 8008c9e:	6020      	str	r0, [r4, #0]
 8008ca0:	f8c0 9000 	str.w	r9, [r0]
 8008ca4:	4604      	mov	r4, r0
 8008ca6:	e7e4      	b.n	8008c72 <__pow5mult+0x6a>
 8008ca8:	4630      	mov	r0, r6
 8008caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cae:	bf00      	nop
 8008cb0:	08009bb0 	.word	0x08009bb0
 8008cb4:	08009ad5 	.word	0x08009ad5
 8008cb8:	08009b55 	.word	0x08009b55

08008cbc <__lshift>:
 8008cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc0:	460c      	mov	r4, r1
 8008cc2:	6849      	ldr	r1, [r1, #4]
 8008cc4:	6923      	ldr	r3, [r4, #16]
 8008cc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008cca:	68a3      	ldr	r3, [r4, #8]
 8008ccc:	4607      	mov	r7, r0
 8008cce:	4691      	mov	r9, r2
 8008cd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008cd4:	f108 0601 	add.w	r6, r8, #1
 8008cd8:	42b3      	cmp	r3, r6
 8008cda:	db0b      	blt.n	8008cf4 <__lshift+0x38>
 8008cdc:	4638      	mov	r0, r7
 8008cde:	f7ff fddf 	bl	80088a0 <_Balloc>
 8008ce2:	4605      	mov	r5, r0
 8008ce4:	b948      	cbnz	r0, 8008cfa <__lshift+0x3e>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	4b28      	ldr	r3, [pc, #160]	@ (8008d8c <__lshift+0xd0>)
 8008cea:	4829      	ldr	r0, [pc, #164]	@ (8008d90 <__lshift+0xd4>)
 8008cec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008cf0:	f000 fc18 	bl	8009524 <__assert_func>
 8008cf4:	3101      	adds	r1, #1
 8008cf6:	005b      	lsls	r3, r3, #1
 8008cf8:	e7ee      	b.n	8008cd8 <__lshift+0x1c>
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	f100 0114 	add.w	r1, r0, #20
 8008d00:	f100 0210 	add.w	r2, r0, #16
 8008d04:	4618      	mov	r0, r3
 8008d06:	4553      	cmp	r3, sl
 8008d08:	db33      	blt.n	8008d72 <__lshift+0xb6>
 8008d0a:	6920      	ldr	r0, [r4, #16]
 8008d0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d10:	f104 0314 	add.w	r3, r4, #20
 8008d14:	f019 091f 	ands.w	r9, r9, #31
 8008d18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d20:	d02b      	beq.n	8008d7a <__lshift+0xbe>
 8008d22:	f1c9 0e20 	rsb	lr, r9, #32
 8008d26:	468a      	mov	sl, r1
 8008d28:	2200      	movs	r2, #0
 8008d2a:	6818      	ldr	r0, [r3, #0]
 8008d2c:	fa00 f009 	lsl.w	r0, r0, r9
 8008d30:	4310      	orrs	r0, r2
 8008d32:	f84a 0b04 	str.w	r0, [sl], #4
 8008d36:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d3a:	459c      	cmp	ip, r3
 8008d3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d40:	d8f3      	bhi.n	8008d2a <__lshift+0x6e>
 8008d42:	ebac 0304 	sub.w	r3, ip, r4
 8008d46:	3b15      	subs	r3, #21
 8008d48:	f023 0303 	bic.w	r3, r3, #3
 8008d4c:	3304      	adds	r3, #4
 8008d4e:	f104 0015 	add.w	r0, r4, #21
 8008d52:	4584      	cmp	ip, r0
 8008d54:	bf38      	it	cc
 8008d56:	2304      	movcc	r3, #4
 8008d58:	50ca      	str	r2, [r1, r3]
 8008d5a:	b10a      	cbz	r2, 8008d60 <__lshift+0xa4>
 8008d5c:	f108 0602 	add.w	r6, r8, #2
 8008d60:	3e01      	subs	r6, #1
 8008d62:	4638      	mov	r0, r7
 8008d64:	612e      	str	r6, [r5, #16]
 8008d66:	4621      	mov	r1, r4
 8008d68:	f7ff fdda 	bl	8008920 <_Bfree>
 8008d6c:	4628      	mov	r0, r5
 8008d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d72:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d76:	3301      	adds	r3, #1
 8008d78:	e7c5      	b.n	8008d06 <__lshift+0x4a>
 8008d7a:	3904      	subs	r1, #4
 8008d7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d80:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d84:	459c      	cmp	ip, r3
 8008d86:	d8f9      	bhi.n	8008d7c <__lshift+0xc0>
 8008d88:	e7ea      	b.n	8008d60 <__lshift+0xa4>
 8008d8a:	bf00      	nop
 8008d8c:	08009b44 	.word	0x08009b44
 8008d90:	08009b55 	.word	0x08009b55

08008d94 <__mcmp>:
 8008d94:	690a      	ldr	r2, [r1, #16]
 8008d96:	4603      	mov	r3, r0
 8008d98:	6900      	ldr	r0, [r0, #16]
 8008d9a:	1a80      	subs	r0, r0, r2
 8008d9c:	b530      	push	{r4, r5, lr}
 8008d9e:	d10e      	bne.n	8008dbe <__mcmp+0x2a>
 8008da0:	3314      	adds	r3, #20
 8008da2:	3114      	adds	r1, #20
 8008da4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008da8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008dac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008db0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008db4:	4295      	cmp	r5, r2
 8008db6:	d003      	beq.n	8008dc0 <__mcmp+0x2c>
 8008db8:	d205      	bcs.n	8008dc6 <__mcmp+0x32>
 8008dba:	f04f 30ff 	mov.w	r0, #4294967295
 8008dbe:	bd30      	pop	{r4, r5, pc}
 8008dc0:	42a3      	cmp	r3, r4
 8008dc2:	d3f3      	bcc.n	8008dac <__mcmp+0x18>
 8008dc4:	e7fb      	b.n	8008dbe <__mcmp+0x2a>
 8008dc6:	2001      	movs	r0, #1
 8008dc8:	e7f9      	b.n	8008dbe <__mcmp+0x2a>
	...

08008dcc <__mdiff>:
 8008dcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd0:	4689      	mov	r9, r1
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	4611      	mov	r1, r2
 8008dd6:	4648      	mov	r0, r9
 8008dd8:	4614      	mov	r4, r2
 8008dda:	f7ff ffdb 	bl	8008d94 <__mcmp>
 8008dde:	1e05      	subs	r5, r0, #0
 8008de0:	d112      	bne.n	8008e08 <__mdiff+0x3c>
 8008de2:	4629      	mov	r1, r5
 8008de4:	4630      	mov	r0, r6
 8008de6:	f7ff fd5b 	bl	80088a0 <_Balloc>
 8008dea:	4602      	mov	r2, r0
 8008dec:	b928      	cbnz	r0, 8008dfa <__mdiff+0x2e>
 8008dee:	4b3f      	ldr	r3, [pc, #252]	@ (8008eec <__mdiff+0x120>)
 8008df0:	f240 2137 	movw	r1, #567	@ 0x237
 8008df4:	483e      	ldr	r0, [pc, #248]	@ (8008ef0 <__mdiff+0x124>)
 8008df6:	f000 fb95 	bl	8009524 <__assert_func>
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e00:	4610      	mov	r0, r2
 8008e02:	b003      	add	sp, #12
 8008e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e08:	bfbc      	itt	lt
 8008e0a:	464b      	movlt	r3, r9
 8008e0c:	46a1      	movlt	r9, r4
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008e14:	bfba      	itte	lt
 8008e16:	461c      	movlt	r4, r3
 8008e18:	2501      	movlt	r5, #1
 8008e1a:	2500      	movge	r5, #0
 8008e1c:	f7ff fd40 	bl	80088a0 <_Balloc>
 8008e20:	4602      	mov	r2, r0
 8008e22:	b918      	cbnz	r0, 8008e2c <__mdiff+0x60>
 8008e24:	4b31      	ldr	r3, [pc, #196]	@ (8008eec <__mdiff+0x120>)
 8008e26:	f240 2145 	movw	r1, #581	@ 0x245
 8008e2a:	e7e3      	b.n	8008df4 <__mdiff+0x28>
 8008e2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e30:	6926      	ldr	r6, [r4, #16]
 8008e32:	60c5      	str	r5, [r0, #12]
 8008e34:	f109 0310 	add.w	r3, r9, #16
 8008e38:	f109 0514 	add.w	r5, r9, #20
 8008e3c:	f104 0e14 	add.w	lr, r4, #20
 8008e40:	f100 0b14 	add.w	fp, r0, #20
 8008e44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e4c:	9301      	str	r3, [sp, #4]
 8008e4e:	46d9      	mov	r9, fp
 8008e50:	f04f 0c00 	mov.w	ip, #0
 8008e54:	9b01      	ldr	r3, [sp, #4]
 8008e56:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e5e:	9301      	str	r3, [sp, #4]
 8008e60:	fa1f f38a 	uxth.w	r3, sl
 8008e64:	4619      	mov	r1, r3
 8008e66:	b283      	uxth	r3, r0
 8008e68:	1acb      	subs	r3, r1, r3
 8008e6a:	0c00      	lsrs	r0, r0, #16
 8008e6c:	4463      	add	r3, ip
 8008e6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e7c:	4576      	cmp	r6, lr
 8008e7e:	f849 3b04 	str.w	r3, [r9], #4
 8008e82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e86:	d8e5      	bhi.n	8008e54 <__mdiff+0x88>
 8008e88:	1b33      	subs	r3, r6, r4
 8008e8a:	3b15      	subs	r3, #21
 8008e8c:	f023 0303 	bic.w	r3, r3, #3
 8008e90:	3415      	adds	r4, #21
 8008e92:	3304      	adds	r3, #4
 8008e94:	42a6      	cmp	r6, r4
 8008e96:	bf38      	it	cc
 8008e98:	2304      	movcc	r3, #4
 8008e9a:	441d      	add	r5, r3
 8008e9c:	445b      	add	r3, fp
 8008e9e:	461e      	mov	r6, r3
 8008ea0:	462c      	mov	r4, r5
 8008ea2:	4544      	cmp	r4, r8
 8008ea4:	d30e      	bcc.n	8008ec4 <__mdiff+0xf8>
 8008ea6:	f108 0103 	add.w	r1, r8, #3
 8008eaa:	1b49      	subs	r1, r1, r5
 8008eac:	f021 0103 	bic.w	r1, r1, #3
 8008eb0:	3d03      	subs	r5, #3
 8008eb2:	45a8      	cmp	r8, r5
 8008eb4:	bf38      	it	cc
 8008eb6:	2100      	movcc	r1, #0
 8008eb8:	440b      	add	r3, r1
 8008eba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ebe:	b191      	cbz	r1, 8008ee6 <__mdiff+0x11a>
 8008ec0:	6117      	str	r7, [r2, #16]
 8008ec2:	e79d      	b.n	8008e00 <__mdiff+0x34>
 8008ec4:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ec8:	46e6      	mov	lr, ip
 8008eca:	0c08      	lsrs	r0, r1, #16
 8008ecc:	fa1c fc81 	uxtah	ip, ip, r1
 8008ed0:	4471      	add	r1, lr
 8008ed2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008ed6:	b289      	uxth	r1, r1
 8008ed8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008edc:	f846 1b04 	str.w	r1, [r6], #4
 8008ee0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ee4:	e7dd      	b.n	8008ea2 <__mdiff+0xd6>
 8008ee6:	3f01      	subs	r7, #1
 8008ee8:	e7e7      	b.n	8008eba <__mdiff+0xee>
 8008eea:	bf00      	nop
 8008eec:	08009b44 	.word	0x08009b44
 8008ef0:	08009b55 	.word	0x08009b55

08008ef4 <__d2b>:
 8008ef4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ef8:	460f      	mov	r7, r1
 8008efa:	2101      	movs	r1, #1
 8008efc:	ec59 8b10 	vmov	r8, r9, d0
 8008f00:	4616      	mov	r6, r2
 8008f02:	f7ff fccd 	bl	80088a0 <_Balloc>
 8008f06:	4604      	mov	r4, r0
 8008f08:	b930      	cbnz	r0, 8008f18 <__d2b+0x24>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	4b23      	ldr	r3, [pc, #140]	@ (8008f9c <__d2b+0xa8>)
 8008f0e:	4824      	ldr	r0, [pc, #144]	@ (8008fa0 <__d2b+0xac>)
 8008f10:	f240 310f 	movw	r1, #783	@ 0x30f
 8008f14:	f000 fb06 	bl	8009524 <__assert_func>
 8008f18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008f1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f20:	b10d      	cbz	r5, 8008f26 <__d2b+0x32>
 8008f22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f26:	9301      	str	r3, [sp, #4]
 8008f28:	f1b8 0300 	subs.w	r3, r8, #0
 8008f2c:	d023      	beq.n	8008f76 <__d2b+0x82>
 8008f2e:	4668      	mov	r0, sp
 8008f30:	9300      	str	r3, [sp, #0]
 8008f32:	f7ff fd7c 	bl	8008a2e <__lo0bits>
 8008f36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008f3a:	b1d0      	cbz	r0, 8008f72 <__d2b+0x7e>
 8008f3c:	f1c0 0320 	rsb	r3, r0, #32
 8008f40:	fa02 f303 	lsl.w	r3, r2, r3
 8008f44:	430b      	orrs	r3, r1
 8008f46:	40c2      	lsrs	r2, r0
 8008f48:	6163      	str	r3, [r4, #20]
 8008f4a:	9201      	str	r2, [sp, #4]
 8008f4c:	9b01      	ldr	r3, [sp, #4]
 8008f4e:	61a3      	str	r3, [r4, #24]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	bf0c      	ite	eq
 8008f54:	2201      	moveq	r2, #1
 8008f56:	2202      	movne	r2, #2
 8008f58:	6122      	str	r2, [r4, #16]
 8008f5a:	b1a5      	cbz	r5, 8008f86 <__d2b+0x92>
 8008f5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f60:	4405      	add	r5, r0
 8008f62:	603d      	str	r5, [r7, #0]
 8008f64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f68:	6030      	str	r0, [r6, #0]
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	b003      	add	sp, #12
 8008f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f72:	6161      	str	r1, [r4, #20]
 8008f74:	e7ea      	b.n	8008f4c <__d2b+0x58>
 8008f76:	a801      	add	r0, sp, #4
 8008f78:	f7ff fd59 	bl	8008a2e <__lo0bits>
 8008f7c:	9b01      	ldr	r3, [sp, #4]
 8008f7e:	6163      	str	r3, [r4, #20]
 8008f80:	3020      	adds	r0, #32
 8008f82:	2201      	movs	r2, #1
 8008f84:	e7e8      	b.n	8008f58 <__d2b+0x64>
 8008f86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f8e:	6038      	str	r0, [r7, #0]
 8008f90:	6918      	ldr	r0, [r3, #16]
 8008f92:	f7ff fd2d 	bl	80089f0 <__hi0bits>
 8008f96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f9a:	e7e5      	b.n	8008f68 <__d2b+0x74>
 8008f9c:	08009b44 	.word	0x08009b44
 8008fa0:	08009b55 	.word	0x08009b55

08008fa4 <__ssputs_r>:
 8008fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fa8:	688e      	ldr	r6, [r1, #8]
 8008faa:	461f      	mov	r7, r3
 8008fac:	42be      	cmp	r6, r7
 8008fae:	680b      	ldr	r3, [r1, #0]
 8008fb0:	4682      	mov	sl, r0
 8008fb2:	460c      	mov	r4, r1
 8008fb4:	4690      	mov	r8, r2
 8008fb6:	d82d      	bhi.n	8009014 <__ssputs_r+0x70>
 8008fb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008fbc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008fc0:	d026      	beq.n	8009010 <__ssputs_r+0x6c>
 8008fc2:	6965      	ldr	r5, [r4, #20]
 8008fc4:	6909      	ldr	r1, [r1, #16]
 8008fc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008fca:	eba3 0901 	sub.w	r9, r3, r1
 8008fce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008fd2:	1c7b      	adds	r3, r7, #1
 8008fd4:	444b      	add	r3, r9
 8008fd6:	106d      	asrs	r5, r5, #1
 8008fd8:	429d      	cmp	r5, r3
 8008fda:	bf38      	it	cc
 8008fdc:	461d      	movcc	r5, r3
 8008fde:	0553      	lsls	r3, r2, #21
 8008fe0:	d527      	bpl.n	8009032 <__ssputs_r+0x8e>
 8008fe2:	4629      	mov	r1, r5
 8008fe4:	f7ff fbd0 	bl	8008788 <_malloc_r>
 8008fe8:	4606      	mov	r6, r0
 8008fea:	b360      	cbz	r0, 8009046 <__ssputs_r+0xa2>
 8008fec:	6921      	ldr	r1, [r4, #16]
 8008fee:	464a      	mov	r2, r9
 8008ff0:	f000 fa8a 	bl	8009508 <memcpy>
 8008ff4:	89a3      	ldrh	r3, [r4, #12]
 8008ff6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008ffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ffe:	81a3      	strh	r3, [r4, #12]
 8009000:	6126      	str	r6, [r4, #16]
 8009002:	6165      	str	r5, [r4, #20]
 8009004:	444e      	add	r6, r9
 8009006:	eba5 0509 	sub.w	r5, r5, r9
 800900a:	6026      	str	r6, [r4, #0]
 800900c:	60a5      	str	r5, [r4, #8]
 800900e:	463e      	mov	r6, r7
 8009010:	42be      	cmp	r6, r7
 8009012:	d900      	bls.n	8009016 <__ssputs_r+0x72>
 8009014:	463e      	mov	r6, r7
 8009016:	6820      	ldr	r0, [r4, #0]
 8009018:	4632      	mov	r2, r6
 800901a:	4641      	mov	r1, r8
 800901c:	f000 fa28 	bl	8009470 <memmove>
 8009020:	68a3      	ldr	r3, [r4, #8]
 8009022:	1b9b      	subs	r3, r3, r6
 8009024:	60a3      	str	r3, [r4, #8]
 8009026:	6823      	ldr	r3, [r4, #0]
 8009028:	4433      	add	r3, r6
 800902a:	6023      	str	r3, [r4, #0]
 800902c:	2000      	movs	r0, #0
 800902e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009032:	462a      	mov	r2, r5
 8009034:	f000 faba 	bl	80095ac <_realloc_r>
 8009038:	4606      	mov	r6, r0
 800903a:	2800      	cmp	r0, #0
 800903c:	d1e0      	bne.n	8009000 <__ssputs_r+0x5c>
 800903e:	6921      	ldr	r1, [r4, #16]
 8009040:	4650      	mov	r0, sl
 8009042:	f7ff fb2d 	bl	80086a0 <_free_r>
 8009046:	230c      	movs	r3, #12
 8009048:	f8ca 3000 	str.w	r3, [sl]
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009052:	81a3      	strh	r3, [r4, #12]
 8009054:	f04f 30ff 	mov.w	r0, #4294967295
 8009058:	e7e9      	b.n	800902e <__ssputs_r+0x8a>
	...

0800905c <_svfiprintf_r>:
 800905c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009060:	4698      	mov	r8, r3
 8009062:	898b      	ldrh	r3, [r1, #12]
 8009064:	061b      	lsls	r3, r3, #24
 8009066:	b09d      	sub	sp, #116	@ 0x74
 8009068:	4607      	mov	r7, r0
 800906a:	460d      	mov	r5, r1
 800906c:	4614      	mov	r4, r2
 800906e:	d510      	bpl.n	8009092 <_svfiprintf_r+0x36>
 8009070:	690b      	ldr	r3, [r1, #16]
 8009072:	b973      	cbnz	r3, 8009092 <_svfiprintf_r+0x36>
 8009074:	2140      	movs	r1, #64	@ 0x40
 8009076:	f7ff fb87 	bl	8008788 <_malloc_r>
 800907a:	6028      	str	r0, [r5, #0]
 800907c:	6128      	str	r0, [r5, #16]
 800907e:	b930      	cbnz	r0, 800908e <_svfiprintf_r+0x32>
 8009080:	230c      	movs	r3, #12
 8009082:	603b      	str	r3, [r7, #0]
 8009084:	f04f 30ff 	mov.w	r0, #4294967295
 8009088:	b01d      	add	sp, #116	@ 0x74
 800908a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800908e:	2340      	movs	r3, #64	@ 0x40
 8009090:	616b      	str	r3, [r5, #20]
 8009092:	2300      	movs	r3, #0
 8009094:	9309      	str	r3, [sp, #36]	@ 0x24
 8009096:	2320      	movs	r3, #32
 8009098:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800909c:	f8cd 800c 	str.w	r8, [sp, #12]
 80090a0:	2330      	movs	r3, #48	@ 0x30
 80090a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009240 <_svfiprintf_r+0x1e4>
 80090a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090aa:	f04f 0901 	mov.w	r9, #1
 80090ae:	4623      	mov	r3, r4
 80090b0:	469a      	mov	sl, r3
 80090b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090b6:	b10a      	cbz	r2, 80090bc <_svfiprintf_r+0x60>
 80090b8:	2a25      	cmp	r2, #37	@ 0x25
 80090ba:	d1f9      	bne.n	80090b0 <_svfiprintf_r+0x54>
 80090bc:	ebba 0b04 	subs.w	fp, sl, r4
 80090c0:	d00b      	beq.n	80090da <_svfiprintf_r+0x7e>
 80090c2:	465b      	mov	r3, fp
 80090c4:	4622      	mov	r2, r4
 80090c6:	4629      	mov	r1, r5
 80090c8:	4638      	mov	r0, r7
 80090ca:	f7ff ff6b 	bl	8008fa4 <__ssputs_r>
 80090ce:	3001      	adds	r0, #1
 80090d0:	f000 80a7 	beq.w	8009222 <_svfiprintf_r+0x1c6>
 80090d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090d6:	445a      	add	r2, fp
 80090d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80090da:	f89a 3000 	ldrb.w	r3, [sl]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	f000 809f 	beq.w	8009222 <_svfiprintf_r+0x1c6>
 80090e4:	2300      	movs	r3, #0
 80090e6:	f04f 32ff 	mov.w	r2, #4294967295
 80090ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090ee:	f10a 0a01 	add.w	sl, sl, #1
 80090f2:	9304      	str	r3, [sp, #16]
 80090f4:	9307      	str	r3, [sp, #28]
 80090f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80090fc:	4654      	mov	r4, sl
 80090fe:	2205      	movs	r2, #5
 8009100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009104:	484e      	ldr	r0, [pc, #312]	@ (8009240 <_svfiprintf_r+0x1e4>)
 8009106:	f7f7 f863 	bl	80001d0 <memchr>
 800910a:	9a04      	ldr	r2, [sp, #16]
 800910c:	b9d8      	cbnz	r0, 8009146 <_svfiprintf_r+0xea>
 800910e:	06d0      	lsls	r0, r2, #27
 8009110:	bf44      	itt	mi
 8009112:	2320      	movmi	r3, #32
 8009114:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009118:	0711      	lsls	r1, r2, #28
 800911a:	bf44      	itt	mi
 800911c:	232b      	movmi	r3, #43	@ 0x2b
 800911e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009122:	f89a 3000 	ldrb.w	r3, [sl]
 8009126:	2b2a      	cmp	r3, #42	@ 0x2a
 8009128:	d015      	beq.n	8009156 <_svfiprintf_r+0xfa>
 800912a:	9a07      	ldr	r2, [sp, #28]
 800912c:	4654      	mov	r4, sl
 800912e:	2000      	movs	r0, #0
 8009130:	f04f 0c0a 	mov.w	ip, #10
 8009134:	4621      	mov	r1, r4
 8009136:	f811 3b01 	ldrb.w	r3, [r1], #1
 800913a:	3b30      	subs	r3, #48	@ 0x30
 800913c:	2b09      	cmp	r3, #9
 800913e:	d94b      	bls.n	80091d8 <_svfiprintf_r+0x17c>
 8009140:	b1b0      	cbz	r0, 8009170 <_svfiprintf_r+0x114>
 8009142:	9207      	str	r2, [sp, #28]
 8009144:	e014      	b.n	8009170 <_svfiprintf_r+0x114>
 8009146:	eba0 0308 	sub.w	r3, r0, r8
 800914a:	fa09 f303 	lsl.w	r3, r9, r3
 800914e:	4313      	orrs	r3, r2
 8009150:	9304      	str	r3, [sp, #16]
 8009152:	46a2      	mov	sl, r4
 8009154:	e7d2      	b.n	80090fc <_svfiprintf_r+0xa0>
 8009156:	9b03      	ldr	r3, [sp, #12]
 8009158:	1d19      	adds	r1, r3, #4
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	9103      	str	r1, [sp, #12]
 800915e:	2b00      	cmp	r3, #0
 8009160:	bfbb      	ittet	lt
 8009162:	425b      	neglt	r3, r3
 8009164:	f042 0202 	orrlt.w	r2, r2, #2
 8009168:	9307      	strge	r3, [sp, #28]
 800916a:	9307      	strlt	r3, [sp, #28]
 800916c:	bfb8      	it	lt
 800916e:	9204      	strlt	r2, [sp, #16]
 8009170:	7823      	ldrb	r3, [r4, #0]
 8009172:	2b2e      	cmp	r3, #46	@ 0x2e
 8009174:	d10a      	bne.n	800918c <_svfiprintf_r+0x130>
 8009176:	7863      	ldrb	r3, [r4, #1]
 8009178:	2b2a      	cmp	r3, #42	@ 0x2a
 800917a:	d132      	bne.n	80091e2 <_svfiprintf_r+0x186>
 800917c:	9b03      	ldr	r3, [sp, #12]
 800917e:	1d1a      	adds	r2, r3, #4
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	9203      	str	r2, [sp, #12]
 8009184:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009188:	3402      	adds	r4, #2
 800918a:	9305      	str	r3, [sp, #20]
 800918c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009250 <_svfiprintf_r+0x1f4>
 8009190:	7821      	ldrb	r1, [r4, #0]
 8009192:	2203      	movs	r2, #3
 8009194:	4650      	mov	r0, sl
 8009196:	f7f7 f81b 	bl	80001d0 <memchr>
 800919a:	b138      	cbz	r0, 80091ac <_svfiprintf_r+0x150>
 800919c:	9b04      	ldr	r3, [sp, #16]
 800919e:	eba0 000a 	sub.w	r0, r0, sl
 80091a2:	2240      	movs	r2, #64	@ 0x40
 80091a4:	4082      	lsls	r2, r0
 80091a6:	4313      	orrs	r3, r2
 80091a8:	3401      	adds	r4, #1
 80091aa:	9304      	str	r3, [sp, #16]
 80091ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091b0:	4824      	ldr	r0, [pc, #144]	@ (8009244 <_svfiprintf_r+0x1e8>)
 80091b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091b6:	2206      	movs	r2, #6
 80091b8:	f7f7 f80a 	bl	80001d0 <memchr>
 80091bc:	2800      	cmp	r0, #0
 80091be:	d036      	beq.n	800922e <_svfiprintf_r+0x1d2>
 80091c0:	4b21      	ldr	r3, [pc, #132]	@ (8009248 <_svfiprintf_r+0x1ec>)
 80091c2:	bb1b      	cbnz	r3, 800920c <_svfiprintf_r+0x1b0>
 80091c4:	9b03      	ldr	r3, [sp, #12]
 80091c6:	3307      	adds	r3, #7
 80091c8:	f023 0307 	bic.w	r3, r3, #7
 80091cc:	3308      	adds	r3, #8
 80091ce:	9303      	str	r3, [sp, #12]
 80091d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091d2:	4433      	add	r3, r6
 80091d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80091d6:	e76a      	b.n	80090ae <_svfiprintf_r+0x52>
 80091d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80091dc:	460c      	mov	r4, r1
 80091de:	2001      	movs	r0, #1
 80091e0:	e7a8      	b.n	8009134 <_svfiprintf_r+0xd8>
 80091e2:	2300      	movs	r3, #0
 80091e4:	3401      	adds	r4, #1
 80091e6:	9305      	str	r3, [sp, #20]
 80091e8:	4619      	mov	r1, r3
 80091ea:	f04f 0c0a 	mov.w	ip, #10
 80091ee:	4620      	mov	r0, r4
 80091f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091f4:	3a30      	subs	r2, #48	@ 0x30
 80091f6:	2a09      	cmp	r2, #9
 80091f8:	d903      	bls.n	8009202 <_svfiprintf_r+0x1a6>
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d0c6      	beq.n	800918c <_svfiprintf_r+0x130>
 80091fe:	9105      	str	r1, [sp, #20]
 8009200:	e7c4      	b.n	800918c <_svfiprintf_r+0x130>
 8009202:	fb0c 2101 	mla	r1, ip, r1, r2
 8009206:	4604      	mov	r4, r0
 8009208:	2301      	movs	r3, #1
 800920a:	e7f0      	b.n	80091ee <_svfiprintf_r+0x192>
 800920c:	ab03      	add	r3, sp, #12
 800920e:	9300      	str	r3, [sp, #0]
 8009210:	462a      	mov	r2, r5
 8009212:	4b0e      	ldr	r3, [pc, #56]	@ (800924c <_svfiprintf_r+0x1f0>)
 8009214:	a904      	add	r1, sp, #16
 8009216:	4638      	mov	r0, r7
 8009218:	f7fd fda4 	bl	8006d64 <_printf_float>
 800921c:	1c42      	adds	r2, r0, #1
 800921e:	4606      	mov	r6, r0
 8009220:	d1d6      	bne.n	80091d0 <_svfiprintf_r+0x174>
 8009222:	89ab      	ldrh	r3, [r5, #12]
 8009224:	065b      	lsls	r3, r3, #25
 8009226:	f53f af2d 	bmi.w	8009084 <_svfiprintf_r+0x28>
 800922a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800922c:	e72c      	b.n	8009088 <_svfiprintf_r+0x2c>
 800922e:	ab03      	add	r3, sp, #12
 8009230:	9300      	str	r3, [sp, #0]
 8009232:	462a      	mov	r2, r5
 8009234:	4b05      	ldr	r3, [pc, #20]	@ (800924c <_svfiprintf_r+0x1f0>)
 8009236:	a904      	add	r1, sp, #16
 8009238:	4638      	mov	r0, r7
 800923a:	f7fe f82b 	bl	8007294 <_printf_i>
 800923e:	e7ed      	b.n	800921c <_svfiprintf_r+0x1c0>
 8009240:	08009cb0 	.word	0x08009cb0
 8009244:	08009cba 	.word	0x08009cba
 8009248:	08006d65 	.word	0x08006d65
 800924c:	08008fa5 	.word	0x08008fa5
 8009250:	08009cb6 	.word	0x08009cb6

08009254 <__sflush_r>:
 8009254:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800925c:	0716      	lsls	r6, r2, #28
 800925e:	4605      	mov	r5, r0
 8009260:	460c      	mov	r4, r1
 8009262:	d454      	bmi.n	800930e <__sflush_r+0xba>
 8009264:	684b      	ldr	r3, [r1, #4]
 8009266:	2b00      	cmp	r3, #0
 8009268:	dc02      	bgt.n	8009270 <__sflush_r+0x1c>
 800926a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800926c:	2b00      	cmp	r3, #0
 800926e:	dd48      	ble.n	8009302 <__sflush_r+0xae>
 8009270:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009272:	2e00      	cmp	r6, #0
 8009274:	d045      	beq.n	8009302 <__sflush_r+0xae>
 8009276:	2300      	movs	r3, #0
 8009278:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800927c:	682f      	ldr	r7, [r5, #0]
 800927e:	6a21      	ldr	r1, [r4, #32]
 8009280:	602b      	str	r3, [r5, #0]
 8009282:	d030      	beq.n	80092e6 <__sflush_r+0x92>
 8009284:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	0759      	lsls	r1, r3, #29
 800928a:	d505      	bpl.n	8009298 <__sflush_r+0x44>
 800928c:	6863      	ldr	r3, [r4, #4]
 800928e:	1ad2      	subs	r2, r2, r3
 8009290:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009292:	b10b      	cbz	r3, 8009298 <__sflush_r+0x44>
 8009294:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009296:	1ad2      	subs	r2, r2, r3
 8009298:	2300      	movs	r3, #0
 800929a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800929c:	6a21      	ldr	r1, [r4, #32]
 800929e:	4628      	mov	r0, r5
 80092a0:	47b0      	blx	r6
 80092a2:	1c43      	adds	r3, r0, #1
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	d106      	bne.n	80092b6 <__sflush_r+0x62>
 80092a8:	6829      	ldr	r1, [r5, #0]
 80092aa:	291d      	cmp	r1, #29
 80092ac:	d82b      	bhi.n	8009306 <__sflush_r+0xb2>
 80092ae:	4a2a      	ldr	r2, [pc, #168]	@ (8009358 <__sflush_r+0x104>)
 80092b0:	410a      	asrs	r2, r1
 80092b2:	07d6      	lsls	r6, r2, #31
 80092b4:	d427      	bmi.n	8009306 <__sflush_r+0xb2>
 80092b6:	2200      	movs	r2, #0
 80092b8:	6062      	str	r2, [r4, #4]
 80092ba:	04d9      	lsls	r1, r3, #19
 80092bc:	6922      	ldr	r2, [r4, #16]
 80092be:	6022      	str	r2, [r4, #0]
 80092c0:	d504      	bpl.n	80092cc <__sflush_r+0x78>
 80092c2:	1c42      	adds	r2, r0, #1
 80092c4:	d101      	bne.n	80092ca <__sflush_r+0x76>
 80092c6:	682b      	ldr	r3, [r5, #0]
 80092c8:	b903      	cbnz	r3, 80092cc <__sflush_r+0x78>
 80092ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80092cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092ce:	602f      	str	r7, [r5, #0]
 80092d0:	b1b9      	cbz	r1, 8009302 <__sflush_r+0xae>
 80092d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092d6:	4299      	cmp	r1, r3
 80092d8:	d002      	beq.n	80092e0 <__sflush_r+0x8c>
 80092da:	4628      	mov	r0, r5
 80092dc:	f7ff f9e0 	bl	80086a0 <_free_r>
 80092e0:	2300      	movs	r3, #0
 80092e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80092e4:	e00d      	b.n	8009302 <__sflush_r+0xae>
 80092e6:	2301      	movs	r3, #1
 80092e8:	4628      	mov	r0, r5
 80092ea:	47b0      	blx	r6
 80092ec:	4602      	mov	r2, r0
 80092ee:	1c50      	adds	r0, r2, #1
 80092f0:	d1c9      	bne.n	8009286 <__sflush_r+0x32>
 80092f2:	682b      	ldr	r3, [r5, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d0c6      	beq.n	8009286 <__sflush_r+0x32>
 80092f8:	2b1d      	cmp	r3, #29
 80092fa:	d001      	beq.n	8009300 <__sflush_r+0xac>
 80092fc:	2b16      	cmp	r3, #22
 80092fe:	d11e      	bne.n	800933e <__sflush_r+0xea>
 8009300:	602f      	str	r7, [r5, #0]
 8009302:	2000      	movs	r0, #0
 8009304:	e022      	b.n	800934c <__sflush_r+0xf8>
 8009306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800930a:	b21b      	sxth	r3, r3
 800930c:	e01b      	b.n	8009346 <__sflush_r+0xf2>
 800930e:	690f      	ldr	r7, [r1, #16]
 8009310:	2f00      	cmp	r7, #0
 8009312:	d0f6      	beq.n	8009302 <__sflush_r+0xae>
 8009314:	0793      	lsls	r3, r2, #30
 8009316:	680e      	ldr	r6, [r1, #0]
 8009318:	bf08      	it	eq
 800931a:	694b      	ldreq	r3, [r1, #20]
 800931c:	600f      	str	r7, [r1, #0]
 800931e:	bf18      	it	ne
 8009320:	2300      	movne	r3, #0
 8009322:	eba6 0807 	sub.w	r8, r6, r7
 8009326:	608b      	str	r3, [r1, #8]
 8009328:	f1b8 0f00 	cmp.w	r8, #0
 800932c:	dde9      	ble.n	8009302 <__sflush_r+0xae>
 800932e:	6a21      	ldr	r1, [r4, #32]
 8009330:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009332:	4643      	mov	r3, r8
 8009334:	463a      	mov	r2, r7
 8009336:	4628      	mov	r0, r5
 8009338:	47b0      	blx	r6
 800933a:	2800      	cmp	r0, #0
 800933c:	dc08      	bgt.n	8009350 <__sflush_r+0xfc>
 800933e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	f04f 30ff 	mov.w	r0, #4294967295
 800934c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009350:	4407      	add	r7, r0
 8009352:	eba8 0800 	sub.w	r8, r8, r0
 8009356:	e7e7      	b.n	8009328 <__sflush_r+0xd4>
 8009358:	dfbffffe 	.word	0xdfbffffe

0800935c <_fflush_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	690b      	ldr	r3, [r1, #16]
 8009360:	4605      	mov	r5, r0
 8009362:	460c      	mov	r4, r1
 8009364:	b913      	cbnz	r3, 800936c <_fflush_r+0x10>
 8009366:	2500      	movs	r5, #0
 8009368:	4628      	mov	r0, r5
 800936a:	bd38      	pop	{r3, r4, r5, pc}
 800936c:	b118      	cbz	r0, 8009376 <_fflush_r+0x1a>
 800936e:	6a03      	ldr	r3, [r0, #32]
 8009370:	b90b      	cbnz	r3, 8009376 <_fflush_r+0x1a>
 8009372:	f7fe f93b 	bl	80075ec <__sinit>
 8009376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d0f3      	beq.n	8009366 <_fflush_r+0xa>
 800937e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009380:	07d0      	lsls	r0, r2, #31
 8009382:	d404      	bmi.n	800938e <_fflush_r+0x32>
 8009384:	0599      	lsls	r1, r3, #22
 8009386:	d402      	bmi.n	800938e <_fflush_r+0x32>
 8009388:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800938a:	f7fe fb38 	bl	80079fe <__retarget_lock_acquire_recursive>
 800938e:	4628      	mov	r0, r5
 8009390:	4621      	mov	r1, r4
 8009392:	f7ff ff5f 	bl	8009254 <__sflush_r>
 8009396:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009398:	07da      	lsls	r2, r3, #31
 800939a:	4605      	mov	r5, r0
 800939c:	d4e4      	bmi.n	8009368 <_fflush_r+0xc>
 800939e:	89a3      	ldrh	r3, [r4, #12]
 80093a0:	059b      	lsls	r3, r3, #22
 80093a2:	d4e1      	bmi.n	8009368 <_fflush_r+0xc>
 80093a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093a6:	f7fe fb2b 	bl	8007a00 <__retarget_lock_release_recursive>
 80093aa:	e7dd      	b.n	8009368 <_fflush_r+0xc>

080093ac <__swhatbuf_r>:
 80093ac:	b570      	push	{r4, r5, r6, lr}
 80093ae:	460c      	mov	r4, r1
 80093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b4:	2900      	cmp	r1, #0
 80093b6:	b096      	sub	sp, #88	@ 0x58
 80093b8:	4615      	mov	r5, r2
 80093ba:	461e      	mov	r6, r3
 80093bc:	da0d      	bge.n	80093da <__swhatbuf_r+0x2e>
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80093c4:	f04f 0100 	mov.w	r1, #0
 80093c8:	bf14      	ite	ne
 80093ca:	2340      	movne	r3, #64	@ 0x40
 80093cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80093d0:	2000      	movs	r0, #0
 80093d2:	6031      	str	r1, [r6, #0]
 80093d4:	602b      	str	r3, [r5, #0]
 80093d6:	b016      	add	sp, #88	@ 0x58
 80093d8:	bd70      	pop	{r4, r5, r6, pc}
 80093da:	466a      	mov	r2, sp
 80093dc:	f000 f862 	bl	80094a4 <_fstat_r>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	dbec      	blt.n	80093be <__swhatbuf_r+0x12>
 80093e4:	9901      	ldr	r1, [sp, #4]
 80093e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80093ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80093ee:	4259      	negs	r1, r3
 80093f0:	4159      	adcs	r1, r3
 80093f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093f6:	e7eb      	b.n	80093d0 <__swhatbuf_r+0x24>

080093f8 <__smakebuf_r>:
 80093f8:	898b      	ldrh	r3, [r1, #12]
 80093fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093fc:	079d      	lsls	r5, r3, #30
 80093fe:	4606      	mov	r6, r0
 8009400:	460c      	mov	r4, r1
 8009402:	d507      	bpl.n	8009414 <__smakebuf_r+0x1c>
 8009404:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	6123      	str	r3, [r4, #16]
 800940c:	2301      	movs	r3, #1
 800940e:	6163      	str	r3, [r4, #20]
 8009410:	b003      	add	sp, #12
 8009412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009414:	ab01      	add	r3, sp, #4
 8009416:	466a      	mov	r2, sp
 8009418:	f7ff ffc8 	bl	80093ac <__swhatbuf_r>
 800941c:	9f00      	ldr	r7, [sp, #0]
 800941e:	4605      	mov	r5, r0
 8009420:	4639      	mov	r1, r7
 8009422:	4630      	mov	r0, r6
 8009424:	f7ff f9b0 	bl	8008788 <_malloc_r>
 8009428:	b948      	cbnz	r0, 800943e <__smakebuf_r+0x46>
 800942a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800942e:	059a      	lsls	r2, r3, #22
 8009430:	d4ee      	bmi.n	8009410 <__smakebuf_r+0x18>
 8009432:	f023 0303 	bic.w	r3, r3, #3
 8009436:	f043 0302 	orr.w	r3, r3, #2
 800943a:	81a3      	strh	r3, [r4, #12]
 800943c:	e7e2      	b.n	8009404 <__smakebuf_r+0xc>
 800943e:	89a3      	ldrh	r3, [r4, #12]
 8009440:	6020      	str	r0, [r4, #0]
 8009442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009446:	81a3      	strh	r3, [r4, #12]
 8009448:	9b01      	ldr	r3, [sp, #4]
 800944a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800944e:	b15b      	cbz	r3, 8009468 <__smakebuf_r+0x70>
 8009450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009454:	4630      	mov	r0, r6
 8009456:	f000 f837 	bl	80094c8 <_isatty_r>
 800945a:	b128      	cbz	r0, 8009468 <__smakebuf_r+0x70>
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	f023 0303 	bic.w	r3, r3, #3
 8009462:	f043 0301 	orr.w	r3, r3, #1
 8009466:	81a3      	strh	r3, [r4, #12]
 8009468:	89a3      	ldrh	r3, [r4, #12]
 800946a:	431d      	orrs	r5, r3
 800946c:	81a5      	strh	r5, [r4, #12]
 800946e:	e7cf      	b.n	8009410 <__smakebuf_r+0x18>

08009470 <memmove>:
 8009470:	4288      	cmp	r0, r1
 8009472:	b510      	push	{r4, lr}
 8009474:	eb01 0402 	add.w	r4, r1, r2
 8009478:	d902      	bls.n	8009480 <memmove+0x10>
 800947a:	4284      	cmp	r4, r0
 800947c:	4623      	mov	r3, r4
 800947e:	d807      	bhi.n	8009490 <memmove+0x20>
 8009480:	1e43      	subs	r3, r0, #1
 8009482:	42a1      	cmp	r1, r4
 8009484:	d008      	beq.n	8009498 <memmove+0x28>
 8009486:	f811 2b01 	ldrb.w	r2, [r1], #1
 800948a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800948e:	e7f8      	b.n	8009482 <memmove+0x12>
 8009490:	4402      	add	r2, r0
 8009492:	4601      	mov	r1, r0
 8009494:	428a      	cmp	r2, r1
 8009496:	d100      	bne.n	800949a <memmove+0x2a>
 8009498:	bd10      	pop	{r4, pc}
 800949a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800949e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80094a2:	e7f7      	b.n	8009494 <memmove+0x24>

080094a4 <_fstat_r>:
 80094a4:	b538      	push	{r3, r4, r5, lr}
 80094a6:	4d07      	ldr	r5, [pc, #28]	@ (80094c4 <_fstat_r+0x20>)
 80094a8:	2300      	movs	r3, #0
 80094aa:	4604      	mov	r4, r0
 80094ac:	4608      	mov	r0, r1
 80094ae:	4611      	mov	r1, r2
 80094b0:	602b      	str	r3, [r5, #0]
 80094b2:	f7f8 fa41 	bl	8001938 <_fstat>
 80094b6:	1c43      	adds	r3, r0, #1
 80094b8:	d102      	bne.n	80094c0 <_fstat_r+0x1c>
 80094ba:	682b      	ldr	r3, [r5, #0]
 80094bc:	b103      	cbz	r3, 80094c0 <_fstat_r+0x1c>
 80094be:	6023      	str	r3, [r4, #0]
 80094c0:	bd38      	pop	{r3, r4, r5, pc}
 80094c2:	bf00      	nop
 80094c4:	200005c4 	.word	0x200005c4

080094c8 <_isatty_r>:
 80094c8:	b538      	push	{r3, r4, r5, lr}
 80094ca:	4d06      	ldr	r5, [pc, #24]	@ (80094e4 <_isatty_r+0x1c>)
 80094cc:	2300      	movs	r3, #0
 80094ce:	4604      	mov	r4, r0
 80094d0:	4608      	mov	r0, r1
 80094d2:	602b      	str	r3, [r5, #0]
 80094d4:	f7f8 fa40 	bl	8001958 <_isatty>
 80094d8:	1c43      	adds	r3, r0, #1
 80094da:	d102      	bne.n	80094e2 <_isatty_r+0x1a>
 80094dc:	682b      	ldr	r3, [r5, #0]
 80094de:	b103      	cbz	r3, 80094e2 <_isatty_r+0x1a>
 80094e0:	6023      	str	r3, [r4, #0]
 80094e2:	bd38      	pop	{r3, r4, r5, pc}
 80094e4:	200005c4 	.word	0x200005c4

080094e8 <_sbrk_r>:
 80094e8:	b538      	push	{r3, r4, r5, lr}
 80094ea:	4d06      	ldr	r5, [pc, #24]	@ (8009504 <_sbrk_r+0x1c>)
 80094ec:	2300      	movs	r3, #0
 80094ee:	4604      	mov	r4, r0
 80094f0:	4608      	mov	r0, r1
 80094f2:	602b      	str	r3, [r5, #0]
 80094f4:	f7f8 fa48 	bl	8001988 <_sbrk>
 80094f8:	1c43      	adds	r3, r0, #1
 80094fa:	d102      	bne.n	8009502 <_sbrk_r+0x1a>
 80094fc:	682b      	ldr	r3, [r5, #0]
 80094fe:	b103      	cbz	r3, 8009502 <_sbrk_r+0x1a>
 8009500:	6023      	str	r3, [r4, #0]
 8009502:	bd38      	pop	{r3, r4, r5, pc}
 8009504:	200005c4 	.word	0x200005c4

08009508 <memcpy>:
 8009508:	440a      	add	r2, r1
 800950a:	4291      	cmp	r1, r2
 800950c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009510:	d100      	bne.n	8009514 <memcpy+0xc>
 8009512:	4770      	bx	lr
 8009514:	b510      	push	{r4, lr}
 8009516:	f811 4b01 	ldrb.w	r4, [r1], #1
 800951a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800951e:	4291      	cmp	r1, r2
 8009520:	d1f9      	bne.n	8009516 <memcpy+0xe>
 8009522:	bd10      	pop	{r4, pc}

08009524 <__assert_func>:
 8009524:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009526:	4614      	mov	r4, r2
 8009528:	461a      	mov	r2, r3
 800952a:	4b09      	ldr	r3, [pc, #36]	@ (8009550 <__assert_func+0x2c>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4605      	mov	r5, r0
 8009530:	68d8      	ldr	r0, [r3, #12]
 8009532:	b954      	cbnz	r4, 800954a <__assert_func+0x26>
 8009534:	4b07      	ldr	r3, [pc, #28]	@ (8009554 <__assert_func+0x30>)
 8009536:	461c      	mov	r4, r3
 8009538:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800953c:	9100      	str	r1, [sp, #0]
 800953e:	462b      	mov	r3, r5
 8009540:	4905      	ldr	r1, [pc, #20]	@ (8009558 <__assert_func+0x34>)
 8009542:	f000 f86f 	bl	8009624 <fiprintf>
 8009546:	f000 f87f 	bl	8009648 <abort>
 800954a:	4b04      	ldr	r3, [pc, #16]	@ (800955c <__assert_func+0x38>)
 800954c:	e7f4      	b.n	8009538 <__assert_func+0x14>
 800954e:	bf00      	nop
 8009550:	20000044 	.word	0x20000044
 8009554:	08009d06 	.word	0x08009d06
 8009558:	08009cd8 	.word	0x08009cd8
 800955c:	08009ccb 	.word	0x08009ccb

08009560 <_calloc_r>:
 8009560:	b570      	push	{r4, r5, r6, lr}
 8009562:	fba1 5402 	umull	r5, r4, r1, r2
 8009566:	b93c      	cbnz	r4, 8009578 <_calloc_r+0x18>
 8009568:	4629      	mov	r1, r5
 800956a:	f7ff f90d 	bl	8008788 <_malloc_r>
 800956e:	4606      	mov	r6, r0
 8009570:	b928      	cbnz	r0, 800957e <_calloc_r+0x1e>
 8009572:	2600      	movs	r6, #0
 8009574:	4630      	mov	r0, r6
 8009576:	bd70      	pop	{r4, r5, r6, pc}
 8009578:	220c      	movs	r2, #12
 800957a:	6002      	str	r2, [r0, #0]
 800957c:	e7f9      	b.n	8009572 <_calloc_r+0x12>
 800957e:	462a      	mov	r2, r5
 8009580:	4621      	mov	r1, r4
 8009582:	f7fe f9bf 	bl	8007904 <memset>
 8009586:	e7f5      	b.n	8009574 <_calloc_r+0x14>

08009588 <__ascii_mbtowc>:
 8009588:	b082      	sub	sp, #8
 800958a:	b901      	cbnz	r1, 800958e <__ascii_mbtowc+0x6>
 800958c:	a901      	add	r1, sp, #4
 800958e:	b142      	cbz	r2, 80095a2 <__ascii_mbtowc+0x1a>
 8009590:	b14b      	cbz	r3, 80095a6 <__ascii_mbtowc+0x1e>
 8009592:	7813      	ldrb	r3, [r2, #0]
 8009594:	600b      	str	r3, [r1, #0]
 8009596:	7812      	ldrb	r2, [r2, #0]
 8009598:	1e10      	subs	r0, r2, #0
 800959a:	bf18      	it	ne
 800959c:	2001      	movne	r0, #1
 800959e:	b002      	add	sp, #8
 80095a0:	4770      	bx	lr
 80095a2:	4610      	mov	r0, r2
 80095a4:	e7fb      	b.n	800959e <__ascii_mbtowc+0x16>
 80095a6:	f06f 0001 	mvn.w	r0, #1
 80095aa:	e7f8      	b.n	800959e <__ascii_mbtowc+0x16>

080095ac <_realloc_r>:
 80095ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095b0:	4680      	mov	r8, r0
 80095b2:	4615      	mov	r5, r2
 80095b4:	460c      	mov	r4, r1
 80095b6:	b921      	cbnz	r1, 80095c2 <_realloc_r+0x16>
 80095b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095bc:	4611      	mov	r1, r2
 80095be:	f7ff b8e3 	b.w	8008788 <_malloc_r>
 80095c2:	b92a      	cbnz	r2, 80095d0 <_realloc_r+0x24>
 80095c4:	f7ff f86c 	bl	80086a0 <_free_r>
 80095c8:	2400      	movs	r4, #0
 80095ca:	4620      	mov	r0, r4
 80095cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095d0:	f000 f841 	bl	8009656 <_malloc_usable_size_r>
 80095d4:	4285      	cmp	r5, r0
 80095d6:	4606      	mov	r6, r0
 80095d8:	d802      	bhi.n	80095e0 <_realloc_r+0x34>
 80095da:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80095de:	d8f4      	bhi.n	80095ca <_realloc_r+0x1e>
 80095e0:	4629      	mov	r1, r5
 80095e2:	4640      	mov	r0, r8
 80095e4:	f7ff f8d0 	bl	8008788 <_malloc_r>
 80095e8:	4607      	mov	r7, r0
 80095ea:	2800      	cmp	r0, #0
 80095ec:	d0ec      	beq.n	80095c8 <_realloc_r+0x1c>
 80095ee:	42b5      	cmp	r5, r6
 80095f0:	462a      	mov	r2, r5
 80095f2:	4621      	mov	r1, r4
 80095f4:	bf28      	it	cs
 80095f6:	4632      	movcs	r2, r6
 80095f8:	f7ff ff86 	bl	8009508 <memcpy>
 80095fc:	4621      	mov	r1, r4
 80095fe:	4640      	mov	r0, r8
 8009600:	f7ff f84e 	bl	80086a0 <_free_r>
 8009604:	463c      	mov	r4, r7
 8009606:	e7e0      	b.n	80095ca <_realloc_r+0x1e>

08009608 <__ascii_wctomb>:
 8009608:	4603      	mov	r3, r0
 800960a:	4608      	mov	r0, r1
 800960c:	b141      	cbz	r1, 8009620 <__ascii_wctomb+0x18>
 800960e:	2aff      	cmp	r2, #255	@ 0xff
 8009610:	d904      	bls.n	800961c <__ascii_wctomb+0x14>
 8009612:	228a      	movs	r2, #138	@ 0x8a
 8009614:	601a      	str	r2, [r3, #0]
 8009616:	f04f 30ff 	mov.w	r0, #4294967295
 800961a:	4770      	bx	lr
 800961c:	700a      	strb	r2, [r1, #0]
 800961e:	2001      	movs	r0, #1
 8009620:	4770      	bx	lr
	...

08009624 <fiprintf>:
 8009624:	b40e      	push	{r1, r2, r3}
 8009626:	b503      	push	{r0, r1, lr}
 8009628:	4601      	mov	r1, r0
 800962a:	ab03      	add	r3, sp, #12
 800962c:	4805      	ldr	r0, [pc, #20]	@ (8009644 <fiprintf+0x20>)
 800962e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009632:	6800      	ldr	r0, [r0, #0]
 8009634:	9301      	str	r3, [sp, #4]
 8009636:	f000 f83f 	bl	80096b8 <_vfiprintf_r>
 800963a:	b002      	add	sp, #8
 800963c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009640:	b003      	add	sp, #12
 8009642:	4770      	bx	lr
 8009644:	20000044 	.word	0x20000044

08009648 <abort>:
 8009648:	b508      	push	{r3, lr}
 800964a:	2006      	movs	r0, #6
 800964c:	f000 f974 	bl	8009938 <raise>
 8009650:	2001      	movs	r0, #1
 8009652:	f7f8 f927 	bl	80018a4 <_exit>

08009656 <_malloc_usable_size_r>:
 8009656:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800965a:	1f18      	subs	r0, r3, #4
 800965c:	2b00      	cmp	r3, #0
 800965e:	bfbc      	itt	lt
 8009660:	580b      	ldrlt	r3, [r1, r0]
 8009662:	18c0      	addlt	r0, r0, r3
 8009664:	4770      	bx	lr

08009666 <__sfputc_r>:
 8009666:	6893      	ldr	r3, [r2, #8]
 8009668:	3b01      	subs	r3, #1
 800966a:	2b00      	cmp	r3, #0
 800966c:	b410      	push	{r4}
 800966e:	6093      	str	r3, [r2, #8]
 8009670:	da08      	bge.n	8009684 <__sfputc_r+0x1e>
 8009672:	6994      	ldr	r4, [r2, #24]
 8009674:	42a3      	cmp	r3, r4
 8009676:	db01      	blt.n	800967c <__sfputc_r+0x16>
 8009678:	290a      	cmp	r1, #10
 800967a:	d103      	bne.n	8009684 <__sfputc_r+0x1e>
 800967c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009680:	f7fe b8ab 	b.w	80077da <__swbuf_r>
 8009684:	6813      	ldr	r3, [r2, #0]
 8009686:	1c58      	adds	r0, r3, #1
 8009688:	6010      	str	r0, [r2, #0]
 800968a:	7019      	strb	r1, [r3, #0]
 800968c:	4608      	mov	r0, r1
 800968e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009692:	4770      	bx	lr

08009694 <__sfputs_r>:
 8009694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009696:	4606      	mov	r6, r0
 8009698:	460f      	mov	r7, r1
 800969a:	4614      	mov	r4, r2
 800969c:	18d5      	adds	r5, r2, r3
 800969e:	42ac      	cmp	r4, r5
 80096a0:	d101      	bne.n	80096a6 <__sfputs_r+0x12>
 80096a2:	2000      	movs	r0, #0
 80096a4:	e007      	b.n	80096b6 <__sfputs_r+0x22>
 80096a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096aa:	463a      	mov	r2, r7
 80096ac:	4630      	mov	r0, r6
 80096ae:	f7ff ffda 	bl	8009666 <__sfputc_r>
 80096b2:	1c43      	adds	r3, r0, #1
 80096b4:	d1f3      	bne.n	800969e <__sfputs_r+0xa>
 80096b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080096b8 <_vfiprintf_r>:
 80096b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	460d      	mov	r5, r1
 80096be:	b09d      	sub	sp, #116	@ 0x74
 80096c0:	4614      	mov	r4, r2
 80096c2:	4698      	mov	r8, r3
 80096c4:	4606      	mov	r6, r0
 80096c6:	b118      	cbz	r0, 80096d0 <_vfiprintf_r+0x18>
 80096c8:	6a03      	ldr	r3, [r0, #32]
 80096ca:	b90b      	cbnz	r3, 80096d0 <_vfiprintf_r+0x18>
 80096cc:	f7fd ff8e 	bl	80075ec <__sinit>
 80096d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096d2:	07d9      	lsls	r1, r3, #31
 80096d4:	d405      	bmi.n	80096e2 <_vfiprintf_r+0x2a>
 80096d6:	89ab      	ldrh	r3, [r5, #12]
 80096d8:	059a      	lsls	r2, r3, #22
 80096da:	d402      	bmi.n	80096e2 <_vfiprintf_r+0x2a>
 80096dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096de:	f7fe f98e 	bl	80079fe <__retarget_lock_acquire_recursive>
 80096e2:	89ab      	ldrh	r3, [r5, #12]
 80096e4:	071b      	lsls	r3, r3, #28
 80096e6:	d501      	bpl.n	80096ec <_vfiprintf_r+0x34>
 80096e8:	692b      	ldr	r3, [r5, #16]
 80096ea:	b99b      	cbnz	r3, 8009714 <_vfiprintf_r+0x5c>
 80096ec:	4629      	mov	r1, r5
 80096ee:	4630      	mov	r0, r6
 80096f0:	f7fe f8b2 	bl	8007858 <__swsetup_r>
 80096f4:	b170      	cbz	r0, 8009714 <_vfiprintf_r+0x5c>
 80096f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096f8:	07dc      	lsls	r4, r3, #31
 80096fa:	d504      	bpl.n	8009706 <_vfiprintf_r+0x4e>
 80096fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009700:	b01d      	add	sp, #116	@ 0x74
 8009702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009706:	89ab      	ldrh	r3, [r5, #12]
 8009708:	0598      	lsls	r0, r3, #22
 800970a:	d4f7      	bmi.n	80096fc <_vfiprintf_r+0x44>
 800970c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800970e:	f7fe f977 	bl	8007a00 <__retarget_lock_release_recursive>
 8009712:	e7f3      	b.n	80096fc <_vfiprintf_r+0x44>
 8009714:	2300      	movs	r3, #0
 8009716:	9309      	str	r3, [sp, #36]	@ 0x24
 8009718:	2320      	movs	r3, #32
 800971a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800971e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009722:	2330      	movs	r3, #48	@ 0x30
 8009724:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80098d4 <_vfiprintf_r+0x21c>
 8009728:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800972c:	f04f 0901 	mov.w	r9, #1
 8009730:	4623      	mov	r3, r4
 8009732:	469a      	mov	sl, r3
 8009734:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009738:	b10a      	cbz	r2, 800973e <_vfiprintf_r+0x86>
 800973a:	2a25      	cmp	r2, #37	@ 0x25
 800973c:	d1f9      	bne.n	8009732 <_vfiprintf_r+0x7a>
 800973e:	ebba 0b04 	subs.w	fp, sl, r4
 8009742:	d00b      	beq.n	800975c <_vfiprintf_r+0xa4>
 8009744:	465b      	mov	r3, fp
 8009746:	4622      	mov	r2, r4
 8009748:	4629      	mov	r1, r5
 800974a:	4630      	mov	r0, r6
 800974c:	f7ff ffa2 	bl	8009694 <__sfputs_r>
 8009750:	3001      	adds	r0, #1
 8009752:	f000 80a7 	beq.w	80098a4 <_vfiprintf_r+0x1ec>
 8009756:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009758:	445a      	add	r2, fp
 800975a:	9209      	str	r2, [sp, #36]	@ 0x24
 800975c:	f89a 3000 	ldrb.w	r3, [sl]
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 809f 	beq.w	80098a4 <_vfiprintf_r+0x1ec>
 8009766:	2300      	movs	r3, #0
 8009768:	f04f 32ff 	mov.w	r2, #4294967295
 800976c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009770:	f10a 0a01 	add.w	sl, sl, #1
 8009774:	9304      	str	r3, [sp, #16]
 8009776:	9307      	str	r3, [sp, #28]
 8009778:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800977c:	931a      	str	r3, [sp, #104]	@ 0x68
 800977e:	4654      	mov	r4, sl
 8009780:	2205      	movs	r2, #5
 8009782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009786:	4853      	ldr	r0, [pc, #332]	@ (80098d4 <_vfiprintf_r+0x21c>)
 8009788:	f7f6 fd22 	bl	80001d0 <memchr>
 800978c:	9a04      	ldr	r2, [sp, #16]
 800978e:	b9d8      	cbnz	r0, 80097c8 <_vfiprintf_r+0x110>
 8009790:	06d1      	lsls	r1, r2, #27
 8009792:	bf44      	itt	mi
 8009794:	2320      	movmi	r3, #32
 8009796:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800979a:	0713      	lsls	r3, r2, #28
 800979c:	bf44      	itt	mi
 800979e:	232b      	movmi	r3, #43	@ 0x2b
 80097a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097a4:	f89a 3000 	ldrb.w	r3, [sl]
 80097a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80097aa:	d015      	beq.n	80097d8 <_vfiprintf_r+0x120>
 80097ac:	9a07      	ldr	r2, [sp, #28]
 80097ae:	4654      	mov	r4, sl
 80097b0:	2000      	movs	r0, #0
 80097b2:	f04f 0c0a 	mov.w	ip, #10
 80097b6:	4621      	mov	r1, r4
 80097b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097bc:	3b30      	subs	r3, #48	@ 0x30
 80097be:	2b09      	cmp	r3, #9
 80097c0:	d94b      	bls.n	800985a <_vfiprintf_r+0x1a2>
 80097c2:	b1b0      	cbz	r0, 80097f2 <_vfiprintf_r+0x13a>
 80097c4:	9207      	str	r2, [sp, #28]
 80097c6:	e014      	b.n	80097f2 <_vfiprintf_r+0x13a>
 80097c8:	eba0 0308 	sub.w	r3, r0, r8
 80097cc:	fa09 f303 	lsl.w	r3, r9, r3
 80097d0:	4313      	orrs	r3, r2
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	46a2      	mov	sl, r4
 80097d6:	e7d2      	b.n	800977e <_vfiprintf_r+0xc6>
 80097d8:	9b03      	ldr	r3, [sp, #12]
 80097da:	1d19      	adds	r1, r3, #4
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	9103      	str	r1, [sp, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	bfbb      	ittet	lt
 80097e4:	425b      	neglt	r3, r3
 80097e6:	f042 0202 	orrlt.w	r2, r2, #2
 80097ea:	9307      	strge	r3, [sp, #28]
 80097ec:	9307      	strlt	r3, [sp, #28]
 80097ee:	bfb8      	it	lt
 80097f0:	9204      	strlt	r2, [sp, #16]
 80097f2:	7823      	ldrb	r3, [r4, #0]
 80097f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80097f6:	d10a      	bne.n	800980e <_vfiprintf_r+0x156>
 80097f8:	7863      	ldrb	r3, [r4, #1]
 80097fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80097fc:	d132      	bne.n	8009864 <_vfiprintf_r+0x1ac>
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	1d1a      	adds	r2, r3, #4
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	9203      	str	r2, [sp, #12]
 8009806:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800980a:	3402      	adds	r4, #2
 800980c:	9305      	str	r3, [sp, #20]
 800980e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80098e4 <_vfiprintf_r+0x22c>
 8009812:	7821      	ldrb	r1, [r4, #0]
 8009814:	2203      	movs	r2, #3
 8009816:	4650      	mov	r0, sl
 8009818:	f7f6 fcda 	bl	80001d0 <memchr>
 800981c:	b138      	cbz	r0, 800982e <_vfiprintf_r+0x176>
 800981e:	9b04      	ldr	r3, [sp, #16]
 8009820:	eba0 000a 	sub.w	r0, r0, sl
 8009824:	2240      	movs	r2, #64	@ 0x40
 8009826:	4082      	lsls	r2, r0
 8009828:	4313      	orrs	r3, r2
 800982a:	3401      	adds	r4, #1
 800982c:	9304      	str	r3, [sp, #16]
 800982e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009832:	4829      	ldr	r0, [pc, #164]	@ (80098d8 <_vfiprintf_r+0x220>)
 8009834:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009838:	2206      	movs	r2, #6
 800983a:	f7f6 fcc9 	bl	80001d0 <memchr>
 800983e:	2800      	cmp	r0, #0
 8009840:	d03f      	beq.n	80098c2 <_vfiprintf_r+0x20a>
 8009842:	4b26      	ldr	r3, [pc, #152]	@ (80098dc <_vfiprintf_r+0x224>)
 8009844:	bb1b      	cbnz	r3, 800988e <_vfiprintf_r+0x1d6>
 8009846:	9b03      	ldr	r3, [sp, #12]
 8009848:	3307      	adds	r3, #7
 800984a:	f023 0307 	bic.w	r3, r3, #7
 800984e:	3308      	adds	r3, #8
 8009850:	9303      	str	r3, [sp, #12]
 8009852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009854:	443b      	add	r3, r7
 8009856:	9309      	str	r3, [sp, #36]	@ 0x24
 8009858:	e76a      	b.n	8009730 <_vfiprintf_r+0x78>
 800985a:	fb0c 3202 	mla	r2, ip, r2, r3
 800985e:	460c      	mov	r4, r1
 8009860:	2001      	movs	r0, #1
 8009862:	e7a8      	b.n	80097b6 <_vfiprintf_r+0xfe>
 8009864:	2300      	movs	r3, #0
 8009866:	3401      	adds	r4, #1
 8009868:	9305      	str	r3, [sp, #20]
 800986a:	4619      	mov	r1, r3
 800986c:	f04f 0c0a 	mov.w	ip, #10
 8009870:	4620      	mov	r0, r4
 8009872:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009876:	3a30      	subs	r2, #48	@ 0x30
 8009878:	2a09      	cmp	r2, #9
 800987a:	d903      	bls.n	8009884 <_vfiprintf_r+0x1cc>
 800987c:	2b00      	cmp	r3, #0
 800987e:	d0c6      	beq.n	800980e <_vfiprintf_r+0x156>
 8009880:	9105      	str	r1, [sp, #20]
 8009882:	e7c4      	b.n	800980e <_vfiprintf_r+0x156>
 8009884:	fb0c 2101 	mla	r1, ip, r1, r2
 8009888:	4604      	mov	r4, r0
 800988a:	2301      	movs	r3, #1
 800988c:	e7f0      	b.n	8009870 <_vfiprintf_r+0x1b8>
 800988e:	ab03      	add	r3, sp, #12
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	462a      	mov	r2, r5
 8009894:	4b12      	ldr	r3, [pc, #72]	@ (80098e0 <_vfiprintf_r+0x228>)
 8009896:	a904      	add	r1, sp, #16
 8009898:	4630      	mov	r0, r6
 800989a:	f7fd fa63 	bl	8006d64 <_printf_float>
 800989e:	4607      	mov	r7, r0
 80098a0:	1c78      	adds	r0, r7, #1
 80098a2:	d1d6      	bne.n	8009852 <_vfiprintf_r+0x19a>
 80098a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098a6:	07d9      	lsls	r1, r3, #31
 80098a8:	d405      	bmi.n	80098b6 <_vfiprintf_r+0x1fe>
 80098aa:	89ab      	ldrh	r3, [r5, #12]
 80098ac:	059a      	lsls	r2, r3, #22
 80098ae:	d402      	bmi.n	80098b6 <_vfiprintf_r+0x1fe>
 80098b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098b2:	f7fe f8a5 	bl	8007a00 <__retarget_lock_release_recursive>
 80098b6:	89ab      	ldrh	r3, [r5, #12]
 80098b8:	065b      	lsls	r3, r3, #25
 80098ba:	f53f af1f 	bmi.w	80096fc <_vfiprintf_r+0x44>
 80098be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098c0:	e71e      	b.n	8009700 <_vfiprintf_r+0x48>
 80098c2:	ab03      	add	r3, sp, #12
 80098c4:	9300      	str	r3, [sp, #0]
 80098c6:	462a      	mov	r2, r5
 80098c8:	4b05      	ldr	r3, [pc, #20]	@ (80098e0 <_vfiprintf_r+0x228>)
 80098ca:	a904      	add	r1, sp, #16
 80098cc:	4630      	mov	r0, r6
 80098ce:	f7fd fce1 	bl	8007294 <_printf_i>
 80098d2:	e7e4      	b.n	800989e <_vfiprintf_r+0x1e6>
 80098d4:	08009cb0 	.word	0x08009cb0
 80098d8:	08009cba 	.word	0x08009cba
 80098dc:	08006d65 	.word	0x08006d65
 80098e0:	08009695 	.word	0x08009695
 80098e4:	08009cb6 	.word	0x08009cb6

080098e8 <_raise_r>:
 80098e8:	291f      	cmp	r1, #31
 80098ea:	b538      	push	{r3, r4, r5, lr}
 80098ec:	4605      	mov	r5, r0
 80098ee:	460c      	mov	r4, r1
 80098f0:	d904      	bls.n	80098fc <_raise_r+0x14>
 80098f2:	2316      	movs	r3, #22
 80098f4:	6003      	str	r3, [r0, #0]
 80098f6:	f04f 30ff 	mov.w	r0, #4294967295
 80098fa:	bd38      	pop	{r3, r4, r5, pc}
 80098fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80098fe:	b112      	cbz	r2, 8009906 <_raise_r+0x1e>
 8009900:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009904:	b94b      	cbnz	r3, 800991a <_raise_r+0x32>
 8009906:	4628      	mov	r0, r5
 8009908:	f000 f830 	bl	800996c <_getpid_r>
 800990c:	4622      	mov	r2, r4
 800990e:	4601      	mov	r1, r0
 8009910:	4628      	mov	r0, r5
 8009912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009916:	f000 b817 	b.w	8009948 <_kill_r>
 800991a:	2b01      	cmp	r3, #1
 800991c:	d00a      	beq.n	8009934 <_raise_r+0x4c>
 800991e:	1c59      	adds	r1, r3, #1
 8009920:	d103      	bne.n	800992a <_raise_r+0x42>
 8009922:	2316      	movs	r3, #22
 8009924:	6003      	str	r3, [r0, #0]
 8009926:	2001      	movs	r0, #1
 8009928:	e7e7      	b.n	80098fa <_raise_r+0x12>
 800992a:	2100      	movs	r1, #0
 800992c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009930:	4620      	mov	r0, r4
 8009932:	4798      	blx	r3
 8009934:	2000      	movs	r0, #0
 8009936:	e7e0      	b.n	80098fa <_raise_r+0x12>

08009938 <raise>:
 8009938:	4b02      	ldr	r3, [pc, #8]	@ (8009944 <raise+0xc>)
 800993a:	4601      	mov	r1, r0
 800993c:	6818      	ldr	r0, [r3, #0]
 800993e:	f7ff bfd3 	b.w	80098e8 <_raise_r>
 8009942:	bf00      	nop
 8009944:	20000044 	.word	0x20000044

08009948 <_kill_r>:
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	4d07      	ldr	r5, [pc, #28]	@ (8009968 <_kill_r+0x20>)
 800994c:	2300      	movs	r3, #0
 800994e:	4604      	mov	r4, r0
 8009950:	4608      	mov	r0, r1
 8009952:	4611      	mov	r1, r2
 8009954:	602b      	str	r3, [r5, #0]
 8009956:	f7f7 ff95 	bl	8001884 <_kill>
 800995a:	1c43      	adds	r3, r0, #1
 800995c:	d102      	bne.n	8009964 <_kill_r+0x1c>
 800995e:	682b      	ldr	r3, [r5, #0]
 8009960:	b103      	cbz	r3, 8009964 <_kill_r+0x1c>
 8009962:	6023      	str	r3, [r4, #0]
 8009964:	bd38      	pop	{r3, r4, r5, pc}
 8009966:	bf00      	nop
 8009968:	200005c4 	.word	0x200005c4

0800996c <_getpid_r>:
 800996c:	f7f7 bf82 	b.w	8001874 <_getpid>

08009970 <_init>:
 8009970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009972:	bf00      	nop
 8009974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009976:	bc08      	pop	{r3}
 8009978:	469e      	mov	lr, r3
 800997a:	4770      	bx	lr

0800997c <_fini>:
 800997c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997e:	bf00      	nop
 8009980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009982:	bc08      	pop	{r3}
 8009984:	469e      	mov	lr, r3
 8009986:	4770      	bx	lr
