Reporting registers that pass DFT rules
  alu_out_q_reg[0] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[10] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[11] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[12] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[13] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[14] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[15] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[16] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[17] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[18] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[19] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[1] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[20] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[21] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[22] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[23] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[24] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[25] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[26] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[27] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[28] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[29] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[2] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[30] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[31] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[3] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[4] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[5] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[6] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[7] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[8] 	PASS; Test clock: clk/rise; 
  alu_out_q_reg[9] 	PASS; Test clock: clk/rise; 
  clear_prefetched_high_word_q_reg 	PASS; Test clock: clk/rise; 
  compressed_instr_reg 	PASS; Test clock: clk/rise; 
  count_cycle_reg[0] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[10] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[11] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[12] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[13] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[14] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[15] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[16] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[17] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[18] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[19] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[1] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[20] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[21] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[22] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[23] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[24] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[25] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[26] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[27] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[28] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[29] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[2] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[30] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[31] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[32] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[33] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[34] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[35] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[36] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[37] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[38] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[39] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[3] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[40] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[41] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[42] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[43] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[44] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[45] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[46] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[47] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[48] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[49] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[4] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[50] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[51] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[52] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[53] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[54] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[55] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[56] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[57] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[58] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[59] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[5] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[60] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[61] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[62] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[63] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[6] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[7] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[8] 	PASS; Test clock: clk/rise; 
  count_cycle_reg[9] 	PASS; Test clock: clk/rise; 
  count_instr_reg[0] 	PASS; Test clock: clk/rise; 
  count_instr_reg[10] 	PASS; Test clock: clk/rise; 
  count_instr_reg[11] 	PASS; Test clock: clk/rise; 
  count_instr_reg[12] 	PASS; Test clock: clk/rise; 
  count_instr_reg[13] 	PASS; Test clock: clk/rise; 
  count_instr_reg[14] 	PASS; Test clock: clk/rise; 
  count_instr_reg[15] 	PASS; Test clock: clk/rise; 
  count_instr_reg[16] 	PASS; Test clock: clk/rise; 
  count_instr_reg[17] 	PASS; Test clock: clk/rise; 
  count_instr_reg[18] 	PASS; Test clock: clk/rise; 
  count_instr_reg[19] 	PASS; Test clock: clk/rise; 
  count_instr_reg[1] 	PASS; Test clock: clk/rise; 
  count_instr_reg[20] 	PASS; Test clock: clk/rise; 
  count_instr_reg[21] 	PASS; Test clock: clk/rise; 
  count_instr_reg[22] 	PASS; Test clock: clk/rise; 
  count_instr_reg[23] 	PASS; Test clock: clk/rise; 
  count_instr_reg[24] 	PASS; Test clock: clk/rise; 
  count_instr_reg[25] 	PASS; Test clock: clk/rise; 
  count_instr_reg[26] 	PASS; Test clock: clk/rise; 
  count_instr_reg[27] 	PASS; Test clock: clk/rise; 
  count_instr_reg[28] 	PASS; Test clock: clk/rise; 
  count_instr_reg[29] 	PASS; Test clock: clk/rise; 
  count_instr_reg[2] 	PASS; Test clock: clk/rise; 
  count_instr_reg[30] 	PASS; Test clock: clk/rise; 
  count_instr_reg[31] 	PASS; Test clock: clk/rise; 
  count_instr_reg[32] 	PASS; Test clock: clk/rise; 
  count_instr_reg[33] 	PASS; Test clock: clk/rise; 
  count_instr_reg[34] 	PASS; Test clock: clk/rise; 
  count_instr_reg[35] 	PASS; Test clock: clk/rise; 
  count_instr_reg[36] 	PASS; Test clock: clk/rise; 
  count_instr_reg[37] 	PASS; Test clock: clk/rise; 
  count_instr_reg[38] 	PASS; Test clock: clk/rise; 
  count_instr_reg[39] 	PASS; Test clock: clk/rise; 
  count_instr_reg[3] 	PASS; Test clock: clk/rise; 
  count_instr_reg[40] 	PASS; Test clock: clk/rise; 
  count_instr_reg[41] 	PASS; Test clock: clk/rise; 
  count_instr_reg[42] 	PASS; Test clock: clk/rise; 
  count_instr_reg[43] 	PASS; Test clock: clk/rise; 
  count_instr_reg[44] 	PASS; Test clock: clk/rise; 
  count_instr_reg[45] 	PASS; Test clock: clk/rise; 
  count_instr_reg[46] 	PASS; Test clock: clk/rise; 
  count_instr_reg[47] 	PASS; Test clock: clk/rise; 
  count_instr_reg[48] 	PASS; Test clock: clk/rise; 
  count_instr_reg[49] 	PASS; Test clock: clk/rise; 
  count_instr_reg[4] 	PASS; Test clock: clk/rise; 
  count_instr_reg[50] 	PASS; Test clock: clk/rise; 
  count_instr_reg[51] 	PASS; Test clock: clk/rise; 
  count_instr_reg[52] 	PASS; Test clock: clk/rise; 
  count_instr_reg[53] 	PASS; Test clock: clk/rise; 
  count_instr_reg[54] 	PASS; Test clock: clk/rise; 
  count_instr_reg[55] 	PASS; Test clock: clk/rise; 
  count_instr_reg[56] 	PASS; Test clock: clk/rise; 
  count_instr_reg[57] 	PASS; Test clock: clk/rise; 
  count_instr_reg[58] 	PASS; Test clock: clk/rise; 
  count_instr_reg[59] 	PASS; Test clock: clk/rise; 
  count_instr_reg[5] 	PASS; Test clock: clk/rise; 
  count_instr_reg[60] 	PASS; Test clock: clk/rise; 
  count_instr_reg[61] 	PASS; Test clock: clk/rise; 
  count_instr_reg[62] 	PASS; Test clock: clk/rise; 
  count_instr_reg[63] 	PASS; Test clock: clk/rise; 
  count_instr_reg[6] 	PASS; Test clock: clk/rise; 
  count_instr_reg[7] 	PASS; Test clock: clk/rise; 
  count_instr_reg[8] 	PASS; Test clock: clk/rise; 
  count_instr_reg[9] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[0] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[1] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[2] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[3] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[4] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[5] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[6] 	PASS; Test clock: clk/rise; 
  cpu_state_reg[7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[0][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[10][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[11][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[12][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[13][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[14][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[15][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[16][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[17][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[18][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[19][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[1][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[20][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[21][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[22][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[23][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[24][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[25][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[26][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[27][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[28][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[29][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[2][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[30][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[31][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[3][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[4][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[5][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[6][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[7][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[8][9] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][0] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][10] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][11] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][12] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][13] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][14] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][15] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][16] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][17] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][18] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][19] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][1] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][20] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][21] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][22] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][23] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][24] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][25] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][26] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][27] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][28] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][29] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][2] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][30] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][31] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][3] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][4] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][5] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][6] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][7] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][8] 	PASS; Test clock: clk/rise; 
  cpuregs_reg[9][9] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[0] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[10] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[11] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[12] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[13] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[14] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[15] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[16] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[17] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[18] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[19] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[1] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[20] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[21] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[22] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[23] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[24] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[25] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[26] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[27] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[28] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[29] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[2] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[30] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[31] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[3] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[4] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[5] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[6] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[7] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[8] 	PASS; Test clock: clk/rise; 
  decoded_imm_j_reg[9] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[0] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[10] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[11] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[12] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[13] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[14] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[15] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[16] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[17] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[18] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[19] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[1] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[20] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[21] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[22] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[23] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[24] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[25] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[26] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[27] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[28] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[29] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[2] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[30] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[31] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[3] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[4] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[5] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[6] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[7] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[8] 	PASS; Test clock: clk/rise; 
  decoded_imm_reg[9] 	PASS; Test clock: clk/rise; 
  decoded_rd_reg[0] 	PASS; Test clock: clk/rise; 
  decoded_rd_reg[1] 	PASS; Test clock: clk/rise; 
  decoded_rd_reg[2] 	PASS; Test clock: clk/rise; 
  decoded_rd_reg[3] 	PASS; Test clock: clk/rise; 
  decoded_rd_reg[4] 	PASS; Test clock: clk/rise; 
  decoded_rs1_reg[0] 	PASS; Test clock: clk/rise; 
  decoded_rs1_reg[1] 	PASS; Test clock: clk/rise; 
  decoded_rs1_reg[2] 	PASS; Test clock: clk/rise; 
  decoded_rs1_reg[3] 	PASS; Test clock: clk/rise; 
  decoded_rs1_reg[4] 	PASS; Test clock: clk/rise; 
  decoded_rs2_reg[0] 	PASS; Test clock: clk/rise; 
  decoded_rs2_reg[1] 	PASS; Test clock: clk/rise; 
  decoded_rs2_reg[2] 	PASS; Test clock: clk/rise; 
  decoded_rs2_reg[3] 	PASS; Test clock: clk/rise; 
  decoded_rs2_reg[4] 	PASS; Test clock: clk/rise; 
  decoder_pseudo_trigger_reg 	PASS; Test clock: clk/rise; 
  decoder_trigger_reg 	PASS; Test clock: clk/rise; 
  do_waitirq_reg 	PASS; Test clock: clk/rise; 
  eoi_reg[0] 	PASS; Test clock: clk/rise; 
  eoi_reg[10] 	PASS; Test clock: clk/rise; 
  eoi_reg[11] 	PASS; Test clock: clk/rise; 
  eoi_reg[12] 	PASS; Test clock: clk/rise; 
  eoi_reg[13] 	PASS; Test clock: clk/rise; 
  eoi_reg[14] 	PASS; Test clock: clk/rise; 
  eoi_reg[15] 	PASS; Test clock: clk/rise; 
  eoi_reg[16] 	PASS; Test clock: clk/rise; 
  eoi_reg[17] 	PASS; Test clock: clk/rise; 
  eoi_reg[18] 	PASS; Test clock: clk/rise; 
  eoi_reg[19] 	PASS; Test clock: clk/rise; 
  eoi_reg[1] 	PASS; Test clock: clk/rise; 
  eoi_reg[20] 	PASS; Test clock: clk/rise; 
  eoi_reg[21] 	PASS; Test clock: clk/rise; 
  eoi_reg[22] 	PASS; Test clock: clk/rise; 
  eoi_reg[23] 	PASS; Test clock: clk/rise; 
  eoi_reg[24] 	PASS; Test clock: clk/rise; 
  eoi_reg[25] 	PASS; Test clock: clk/rise; 
  eoi_reg[26] 	PASS; Test clock: clk/rise; 
  eoi_reg[27] 	PASS; Test clock: clk/rise; 
  eoi_reg[28] 	PASS; Test clock: clk/rise; 
  eoi_reg[29] 	PASS; Test clock: clk/rise; 
  eoi_reg[2] 	PASS; Test clock: clk/rise; 
  eoi_reg[30] 	PASS; Test clock: clk/rise; 
  eoi_reg[31] 	PASS; Test clock: clk/rise; 
  eoi_reg[3] 	PASS; Test clock: clk/rise; 
  eoi_reg[4] 	PASS; Test clock: clk/rise; 
  eoi_reg[5] 	PASS; Test clock: clk/rise; 
  eoi_reg[6] 	PASS; Test clock: clk/rise; 
  eoi_reg[7] 	PASS; Test clock: clk/rise; 
  eoi_reg[8] 	PASS; Test clock: clk/rise; 
  eoi_reg[9] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/active_reg[0] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/active_reg[1] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/active_reg[2] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[0] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[10] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[11] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[12] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[13] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[14] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[15] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[16] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[17] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[18] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[19] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[1] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[20] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[21] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[22] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[23] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[24] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[25] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[26] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[27] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[28] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[29] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[2] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[30] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[31] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[32] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[33] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[34] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[35] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[36] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[37] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[38] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[39] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[3] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[40] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[41] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[42] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[43] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[44] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[45] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[46] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[47] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[48] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[49] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[4] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[50] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[51] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[52] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[53] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[54] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[55] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[56] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[57] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[58] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[59] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[5] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[60] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[61] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[62] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[63] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[6] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[7] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[8] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rd_reg[9] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[0] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[10] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[11] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[12] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[13] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[14] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[15] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[16] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[17] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[18] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[19] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[1] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[20] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[21] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[22] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[23] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[24] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[25] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[26] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[27] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[28] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[29] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[2] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[30] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[31] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[32] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[3] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[4] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[5] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[6] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[7] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[8] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs1_reg[9] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[0] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[10] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[11] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[12] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[13] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[14] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[15] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[16] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[17] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[18] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[19] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[1] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[20] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[21] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[22] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[23] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[24] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[25] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[26] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[27] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[28] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[29] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[2] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[30] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[31] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[32] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[3] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[4] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[5] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[6] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[7] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[8] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/rs2_reg[9] 	PASS; Test clock: clk/rise; 
  genblk1.pcpi_mul/shift_out_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[0] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[10] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[11] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[12] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[13] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[14] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[15] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[16] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[17] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[18] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[19] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[1] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[20] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[21] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[22] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[23] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[24] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[25] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[26] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[27] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[28] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[29] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[2] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[30] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[31] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[3] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[4] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[5] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[6] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[7] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[8] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/dividend_reg[9] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[0] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[10] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[11] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[12] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[13] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[14] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[15] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[16] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[17] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[18] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[19] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[1] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[20] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[21] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[22] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[23] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[24] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[25] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[26] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[27] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[28] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[29] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[2] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[30] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[31] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[32] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[33] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[34] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[35] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[36] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[37] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[38] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[39] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[3] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[40] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[41] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[42] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[43] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[44] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[45] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[46] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[47] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[48] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[49] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[4] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[50] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[51] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[52] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[53] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[54] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[55] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[56] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[57] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[58] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[59] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[5] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[60] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[61] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[62] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[6] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[7] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[8] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/divisor_reg[9] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/instr_div_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/instr_divu_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/instr_rem_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/instr_remu_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/outsign_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[0] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[10] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[11] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[12] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[13] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[14] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[15] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[16] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[17] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[18] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[19] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[1] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[20] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[21] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[22] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[23] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[24] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[25] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[26] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[27] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[28] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[29] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[2] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[30] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[31] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[3] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[4] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[5] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[6] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[7] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[8] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_rd_reg[9] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_ready_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_wait_q_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_wait_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/pcpi_wr_reg 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[0] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[10] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[11] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[12] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[13] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[14] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[15] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[16] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[17] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[18] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[19] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[1] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[20] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[21] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[22] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[23] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[24] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[25] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[26] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[27] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[28] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[29] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[2] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[30] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[31] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[3] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[4] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[5] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[6] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[7] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[8] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_msk_reg[9] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[0] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[10] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[11] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[12] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[13] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[14] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[15] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[16] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[17] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[18] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[19] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[1] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[20] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[21] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[22] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[23] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[24] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[25] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[26] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[27] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[28] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[29] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[2] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[30] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[31] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[3] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[4] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[5] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[6] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[7] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[8] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/quotient_reg[9] 	PASS; Test clock: clk/rise; 
  genblk2.pcpi_div/running_reg 	PASS; Test clock: clk/rise; 
  instr_add_reg 	PASS; Test clock: clk/rise; 
  instr_addi_reg 	PASS; Test clock: clk/rise; 
  instr_and_reg 	PASS; Test clock: clk/rise; 
  instr_andi_reg 	PASS; Test clock: clk/rise; 
  instr_auipc_reg 	PASS; Test clock: clk/rise; 
  instr_beq_reg 	PASS; Test clock: clk/rise; 
  instr_bge_reg 	PASS; Test clock: clk/rise; 
  instr_bgeu_reg 	PASS; Test clock: clk/rise; 
  instr_blt_reg 	PASS; Test clock: clk/rise; 
  instr_bltu_reg 	PASS; Test clock: clk/rise; 
  instr_bne_reg 	PASS; Test clock: clk/rise; 
  instr_ecall_ebreak_reg 	PASS; Test clock: clk/rise; 
  instr_getq_reg 	PASS; Test clock: clk/rise; 
  instr_jal_reg 	PASS; Test clock: clk/rise; 
  instr_jalr_reg 	PASS; Test clock: clk/rise; 
  instr_lb_reg 	PASS; Test clock: clk/rise; 
  instr_lbu_reg 	PASS; Test clock: clk/rise; 
  instr_lh_reg 	PASS; Test clock: clk/rise; 
  instr_lhu_reg 	PASS; Test clock: clk/rise; 
  instr_lui_reg 	PASS; Test clock: clk/rise; 
  instr_lw_reg 	PASS; Test clock: clk/rise; 
  instr_maskirq_reg 	PASS; Test clock: clk/rise; 
  instr_or_reg 	PASS; Test clock: clk/rise; 
  instr_ori_reg 	PASS; Test clock: clk/rise; 
  instr_rdcycle_reg 	PASS; Test clock: clk/rise; 
  instr_rdcycleh_reg 	PASS; Test clock: clk/rise; 
  instr_rdinstr_reg 	PASS; Test clock: clk/rise; 
  instr_rdinstrh_reg 	PASS; Test clock: clk/rise; 
  instr_retirq_reg 	PASS; Test clock: clk/rise; 
  instr_sb_reg 	PASS; Test clock: clk/rise; 
  instr_setq_reg 	PASS; Test clock: clk/rise; 
  instr_sh_reg 	PASS; Test clock: clk/rise; 
  instr_sll_reg 	PASS; Test clock: clk/rise; 
  instr_slli_reg 	PASS; Test clock: clk/rise; 
  instr_slt_reg 	PASS; Test clock: clk/rise; 
  instr_slti_reg 	PASS; Test clock: clk/rise; 
  instr_sltiu_reg 	PASS; Test clock: clk/rise; 
  instr_sltu_reg 	PASS; Test clock: clk/rise; 
  instr_sra_reg 	PASS; Test clock: clk/rise; 
  instr_srai_reg 	PASS; Test clock: clk/rise; 
  instr_srl_reg 	PASS; Test clock: clk/rise; 
  instr_srli_reg 	PASS; Test clock: clk/rise; 
  instr_sub_reg 	PASS; Test clock: clk/rise; 
  instr_sw_reg 	PASS; Test clock: clk/rise; 
  instr_timer_reg 	PASS; Test clock: clk/rise; 
  instr_waitirq_reg 	PASS; Test clock: clk/rise; 
  instr_xor_reg 	PASS; Test clock: clk/rise; 
  instr_xori_reg 	PASS; Test clock: clk/rise; 
  irq_state_reg[0] 	PASS; Test clock: clk/rise; 
  irq_state_reg[1] 	PASS; Test clock: clk/rise; 
  is_alu_reg_imm_reg 	PASS; Test clock: clk/rise; 
  is_alu_reg_reg_reg 	PASS; Test clock: clk/rise; 
  is_beq_bne_blt_bge_bltu_bgeu_reg 	PASS; Test clock: clk/rise; 
  is_compare_reg 	PASS; Test clock: clk/rise; 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg 	PASS; Test clock: clk/rise; 
  is_lb_lh_lw_lbu_lhu_reg 	PASS; Test clock: clk/rise; 
  is_lbu_lhu_lw_reg 	PASS; Test clock: clk/rise; 
  is_lui_auipc_jal_jalr_addi_add_sub_reg 	PASS; Test clock: clk/rise; 
  is_lui_auipc_jal_reg 	PASS; Test clock: clk/rise; 
  is_sb_sh_sw_reg 	PASS; Test clock: clk/rise; 
  is_sll_srl_sra_reg 	PASS; Test clock: clk/rise; 
  is_slli_srli_srai_reg 	PASS; Test clock: clk/rise; 
  is_slti_blt_slt_reg 	PASS; Test clock: clk/rise; 
  is_sltiu_bltu_sltu_reg 	PASS; Test clock: clk/rise; 
  last_mem_valid_reg 	PASS; Test clock: clk/rise; 
  latched_branch_reg 	PASS; Test clock: clk/rise; 
  latched_compr_reg 	PASS; Test clock: clk/rise; 
  latched_is_lb_reg 	PASS; Test clock: clk/rise; 
  latched_is_lh_reg 	PASS; Test clock: clk/rise; 
  latched_is_lu_reg 	PASS; Test clock: clk/rise; 
  latched_rd_reg[0] 	PASS; Test clock: clk/rise; 
  latched_rd_reg[1] 	PASS; Test clock: clk/rise; 
  latched_rd_reg[2] 	PASS; Test clock: clk/rise; 
  latched_rd_reg[3] 	PASS; Test clock: clk/rise; 
  latched_rd_reg[4] 	PASS; Test clock: clk/rise; 
  latched_stalu_reg 	PASS; Test clock: clk/rise; 
  latched_store_reg 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[0] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[10] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[11] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[12] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[13] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[14] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[15] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[1] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[2] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[3] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[4] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[5] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[6] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[7] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[8] 	PASS; Test clock: clk/rise; 
  mem_16bit_buffer_reg[9] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[0] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[10] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[11] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[12] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[13] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[14] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[15] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[16] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[17] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[18] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[19] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[1] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[20] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[21] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[22] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[23] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[24] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[25] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[26] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[27] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[28] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[29] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[2] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[30] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[31] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[3] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[4] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[5] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[6] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[7] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[8] 	PASS; Test clock: clk/rise; 
  mem_addr_reg[9] 	PASS; Test clock: clk/rise; 
  mem_do_prefetch_reg 	PASS; Test clock: clk/rise; 
  mem_do_rdata_reg 	PASS; Test clock: clk/rise; 
  mem_do_rinst_reg 	PASS; Test clock: clk/rise; 
  mem_do_wdata_reg 	PASS; Test clock: clk/rise; 
  mem_instr_reg 	PASS; Test clock: clk/rise; 
  mem_la_firstword_reg_reg 	PASS; Test clock: clk/rise; 
  mem_la_secondword_reg 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[0] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[10] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[11] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[12] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[13] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[14] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[15] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[16] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[17] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[18] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[19] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[1] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[20] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[21] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[22] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[23] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[24] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[25] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[26] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[27] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[28] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[29] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[2] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[30] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[31] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[3] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[4] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[5] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[6] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[7] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[8] 	PASS; Test clock: clk/rise; 
  mem_rdata_q_reg[9] 	PASS; Test clock: clk/rise; 
  mem_state_reg[0] 	PASS; Test clock: clk/rise; 
  mem_state_reg[1] 	PASS; Test clock: clk/rise; 
  mem_valid_reg 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[0] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[10] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[11] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[12] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[13] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[14] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[15] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[16] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[17] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[18] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[19] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[1] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[20] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[21] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[22] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[23] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[24] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[25] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[26] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[27] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[28] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[29] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[2] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[30] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[31] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[3] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[4] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[5] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[6] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[7] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[8] 	PASS; Test clock: clk/rise; 
  mem_wdata_reg[9] 	PASS; Test clock: clk/rise; 
  mem_wordsize_reg[0] 	PASS; Test clock: clk/rise; 
  mem_wordsize_reg[1] 	PASS; Test clock: clk/rise; 
  mem_wstrb_reg[0] 	PASS; Test clock: clk/rise; 
  mem_wstrb_reg[1] 	PASS; Test clock: clk/rise; 
  mem_wstrb_reg[2] 	PASS; Test clock: clk/rise; 
  mem_wstrb_reg[3] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[0] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[10] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[11] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[12] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[13] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[14] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[15] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[16] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[17] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[18] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[19] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[1] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[20] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[21] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[22] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[23] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[24] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[25] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[26] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[27] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[28] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[29] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[2] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[30] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[31] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[3] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[4] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[5] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[6] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[7] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[8] 	PASS; Test clock: clk/rise; 
  pcpi_insn_reg[9] 	PASS; Test clock: clk/rise; 
  pcpi_timeout_counter_reg[0] 	PASS; Test clock: clk/rise; 
  pcpi_timeout_counter_reg[1] 	PASS; Test clock: clk/rise; 
  pcpi_timeout_counter_reg[2] 	PASS; Test clock: clk/rise; 
  pcpi_timeout_counter_reg[3] 	PASS; Test clock: clk/rise; 
  pcpi_timeout_reg 	PASS; Test clock: clk/rise; 
  pcpi_valid_reg 	PASS; Test clock: clk/rise; 
  prefetched_high_word_reg 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[0] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[10] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[11] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[12] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[13] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[14] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[15] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[16] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[17] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[18] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[19] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[1] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[20] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[21] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[22] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[23] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[24] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[25] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[26] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[27] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[28] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[29] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[2] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[30] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[31] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[3] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[4] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[5] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[6] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[7] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[8] 	PASS; Test clock: clk/rise; 
  reg_next_pc_reg[9] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[0] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[10] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[11] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[12] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[13] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[14] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[15] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[16] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[17] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[18] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[19] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[1] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[20] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[21] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[22] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[23] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[24] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[25] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[26] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[27] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[28] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[29] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[2] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[30] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[31] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[3] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[4] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[5] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[6] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[7] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[8] 	PASS; Test clock: clk/rise; 
  reg_op1_reg[9] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[0] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[10] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[11] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[12] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[13] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[14] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[15] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[16] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[17] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[18] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[19] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[1] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[20] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[21] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[22] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[23] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[24] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[25] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[26] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[27] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[28] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[29] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[2] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[30] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[31] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[3] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[4] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[5] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[6] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[7] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[8] 	PASS; Test clock: clk/rise; 
  reg_op2_reg[9] 	PASS; Test clock: clk/rise; 
  reg_out_reg[0] 	PASS; Test clock: clk/rise; 
  reg_out_reg[10] 	PASS; Test clock: clk/rise; 
  reg_out_reg[11] 	PASS; Test clock: clk/rise; 
  reg_out_reg[12] 	PASS; Test clock: clk/rise; 
  reg_out_reg[13] 	PASS; Test clock: clk/rise; 
  reg_out_reg[14] 	PASS; Test clock: clk/rise; 
  reg_out_reg[15] 	PASS; Test clock: clk/rise; 
  reg_out_reg[16] 	PASS; Test clock: clk/rise; 
  reg_out_reg[17] 	PASS; Test clock: clk/rise; 
  reg_out_reg[18] 	PASS; Test clock: clk/rise; 
  reg_out_reg[19] 	PASS; Test clock: clk/rise; 
  reg_out_reg[1] 	PASS; Test clock: clk/rise; 
  reg_out_reg[20] 	PASS; Test clock: clk/rise; 
  reg_out_reg[21] 	PASS; Test clock: clk/rise; 
  reg_out_reg[22] 	PASS; Test clock: clk/rise; 
  reg_out_reg[23] 	PASS; Test clock: clk/rise; 
  reg_out_reg[24] 	PASS; Test clock: clk/rise; 
  reg_out_reg[25] 	PASS; Test clock: clk/rise; 
  reg_out_reg[26] 	PASS; Test clock: clk/rise; 
  reg_out_reg[27] 	PASS; Test clock: clk/rise; 
  reg_out_reg[28] 	PASS; Test clock: clk/rise; 
  reg_out_reg[29] 	PASS; Test clock: clk/rise; 
  reg_out_reg[2] 	PASS; Test clock: clk/rise; 
  reg_out_reg[30] 	PASS; Test clock: clk/rise; 
  reg_out_reg[31] 	PASS; Test clock: clk/rise; 
  reg_out_reg[3] 	PASS; Test clock: clk/rise; 
  reg_out_reg[4] 	PASS; Test clock: clk/rise; 
  reg_out_reg[5] 	PASS; Test clock: clk/rise; 
  reg_out_reg[6] 	PASS; Test clock: clk/rise; 
  reg_out_reg[7] 	PASS; Test clock: clk/rise; 
  reg_out_reg[8] 	PASS; Test clock: clk/rise; 
  reg_out_reg[9] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[0] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[10] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[11] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[12] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[13] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[14] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[15] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[16] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[17] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[18] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[19] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[1] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[20] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[21] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[22] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[23] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[24] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[25] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[26] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[27] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[28] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[29] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[2] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[30] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[31] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[3] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[4] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[5] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[6] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[7] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[8] 	PASS; Test clock: clk/rise; 
  reg_pc_reg[9] 	PASS; Test clock: clk/rise; 
  reg_sh_reg[0] 	PASS; Test clock: clk/rise; 
  reg_sh_reg[1] 	PASS; Test clock: clk/rise; 
  reg_sh_reg[2] 	PASS; Test clock: clk/rise; 
  reg_sh_reg[3] 	PASS; Test clock: clk/rise; 
  reg_sh_reg[4] 	PASS; Test clock: clk/rise; 
  trace_data_reg[0] 	PASS; Test clock: clk/rise; 
  trace_data_reg[10] 	PASS; Test clock: clk/rise; 
  trace_data_reg[11] 	PASS; Test clock: clk/rise; 
  trace_data_reg[12] 	PASS; Test clock: clk/rise; 
  trace_data_reg[13] 	PASS; Test clock: clk/rise; 
  trace_data_reg[14] 	PASS; Test clock: clk/rise; 
  trace_data_reg[15] 	PASS; Test clock: clk/rise; 
  trace_data_reg[16] 	PASS; Test clock: clk/rise; 
  trace_data_reg[17] 	PASS; Test clock: clk/rise; 
  trace_data_reg[18] 	PASS; Test clock: clk/rise; 
  trace_data_reg[19] 	PASS; Test clock: clk/rise; 
  trace_data_reg[1] 	PASS; Test clock: clk/rise; 
  trace_data_reg[20] 	PASS; Test clock: clk/rise; 
  trace_data_reg[21] 	PASS; Test clock: clk/rise; 
  trace_data_reg[22] 	PASS; Test clock: clk/rise; 
  trace_data_reg[23] 	PASS; Test clock: clk/rise; 
  trace_data_reg[24] 	PASS; Test clock: clk/rise; 
  trace_data_reg[25] 	PASS; Test clock: clk/rise; 
  trace_data_reg[26] 	PASS; Test clock: clk/rise; 
  trace_data_reg[27] 	PASS; Test clock: clk/rise; 
  trace_data_reg[28] 	PASS; Test clock: clk/rise; 
  trace_data_reg[29] 	PASS; Test clock: clk/rise; 
  trace_data_reg[2] 	PASS; Test clock: clk/rise; 
  trace_data_reg[30] 	PASS; Test clock: clk/rise; 
  trace_data_reg[31] 	PASS; Test clock: clk/rise; 
  trace_data_reg[32] 	PASS; Test clock: clk/rise; 
  trace_data_reg[33] 	PASS; Test clock: clk/rise; 
  trace_data_reg[34] 	PASS; Test clock: clk/rise; 
  trace_data_reg[35] 	PASS; Test clock: clk/rise; 
  trace_data_reg[3] 	PASS; Test clock: clk/rise; 
  trace_data_reg[4] 	PASS; Test clock: clk/rise; 
  trace_data_reg[5] 	PASS; Test clock: clk/rise; 
  trace_data_reg[6] 	PASS; Test clock: clk/rise; 
  trace_data_reg[7] 	PASS; Test clock: clk/rise; 
  trace_data_reg[8] 	PASS; Test clock: clk/rise; 
  trace_data_reg[9] 	PASS; Test clock: clk/rise; 
  trace_valid_reg 	PASS; Test clock: clk/rise; 
  trap_reg 	PASS; Test clock: clk/rise; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
Reporting misc. non-scan registers
Summary: 
Total registers that pass DFT rules: 2090
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 0
Total registers that are misc. non-scan: 0

