@incollection{HenessyPattersonF,
    title = {{Appendix F. Interconnection Networks}},
    year = {2019},
    booktitle = {Computer architecture: a quantitative approach},
    author = {{John L. Henessy} and {David A. Patterson}},
    edition = {6},
    isbn = {9780128119068}
}

@inproceedings{AC5,
    title = {{Arquitectura de Computadores. Tema 5. Multiprocesadores y redes de interconexi{\'{o}}n}},
    year = {2020},
    author = {{Departamento de Arquitectura de Computadores y Autom{\'{a}}tica}},
    publisher = {Universidad Complutense de Madrid}
}

@misc{RepoBiRISCV,
    title = {{biRISC-V - 32-bit dual issue RISC-V CPU}},
    year = {2020},
    author = {{Ultra-Embedded}},
    url = {https://github.com/ultraembedded/biriscv}
}

@misc{CVSVIface,
    title = {{ChipVerify | SystemVerilog Interface}},
    author = {{ChipVerify}},
    url = {https://www.chipverify.com/systemverilog/systemverilog-interface}
}

@book{HenessyPattersonCAQA,
    title = {{Computer Architecture: A Quantitative Approach}},
    year = {2019},
    author = {Hennessy, John L and Patterson, David A},
    edition = {Sixth Edition},
    publisher = {Morgan Kaufmann Publishers},
    isbn = {978-0-12-811905-1}
}

@misc{EEMBCCoreMark,
    title = {{EEMBC CoreMark Benchmark}},
    author = {{Embedded Microprocessor Benchmark Consortium}},
    url = {https://www.eembc.org/coremark/}
}

@misc{RepoSwervEH1,
    title = {{EH1 RISC-V SweRV CoreTM 1.9}},
    year = {2019},
    author = {{Western Digital}},
    url = {https://github.com/chipsalliance/Cores-SweRV}
}

@misc{RepoSwervEH1b,
    title = {{EH1 RISC-V SweRV CoreTM 1.9}},
    year = {2019},
    author = {{Western Digital}},
    url = {https://github.com/chipsalliance/Cores-SweRV}
}

@misc{RepoSwervEH2,
    title = {{EH2 SweRV RISC-V CoreTM 1.4}},
    year = {2020},
    author = {{Western Digital}},
    url = {https://github.com/chipsalliance/Cores-SweRV-EH2}
}

@misc{RepoSwervEH2b,
    title = {{EH2 SweRV RISC-V CoreTM 1.4}},
    year = {2020},
    author = {{Western Digital}},
    url = {https://github.com/chipsalliance/Cores-SweRV-EH2}
}

@misc{RepoSwervEL2,
    title = {{EL2 SweRV RISC-V CoreTM 1.4}},
    year = {2021},
    author = {{Western Digital}},
    url = {https://github.com/chipsalliance/Cores-SweRV-EL2}
}

@misc{PicoRV32gh,
    title = {{GitHub: PicoRV32 - A Size-Optimized RISC-V CPU}},
    author = {{YosysHQ}},
    url = {https://github.com/YosysHQ/picorv32}
}

@book{Duato03,
    title = {{Interconnection Networks: An Engineering Approach}},
    year = {2003},
    author = {Duato, José and Yalamanchili, Sudhakar and Ni, Lionel},
    edition = {Revised Printing},
    publisher = {Morgan Kaufmann Publishers},
    isbn = {1-55860-852-4}
}

@misc{OSILicenses,
    title = {{Licenses {\&} Standards}},
    author = {{Open Source Initiative}},
    url = {https://opensource.org/licenses}
}

@article{SafeiPCS,
    title = {{Pipelined circuit switching: Analysis for the torus with non-uniform traffic}},
    year = {2008},
    journal = {Journal of Systems Architecture},
    author = {Safaei, F. and Khonsari, A. and Fathy, M. and Ould-Khaoua, M.},
    number = {1-2},
    month = {1},
    pages = {97--110},
    volume = {54},
    publisher = {North-Holland},
    url = {https://www.sciencedirect.com/science/article/abs/pii/S1383762107000562},
    doi = {10.1016/J.SYSARC.2007.04.004},
    issn = {1383-7621},
    keywords = {Adaptive routing, Message latency, Multicomputers, Performance analysis, Pipelined circuit switching, Queuing theory, Torus, Virtual channels}
}

@inproceedings{YalamanchiliPCS,
    title = {{Pipelined circuit-switching: a fault-tolerant variant of wormhole routing}},
    year = {1992},
    booktitle = {[1992] Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing},
    author = {Gaughan, P T and Yalamanchili, S},
    pages = {148--155},
    doi = {10.1109/SPDP.1992.242751}
}

@misc{RiscVExchangeCores,
    title = {{RISC-V Exchange: Cores {\&} SoCs}},
    author = {{RISC-V International}},
    url = {https://riscv.org/exchanges/cores-socs/}
}

@misc{BerkeleyCS61C7,
    title = {{RISC-V Instruction Formats}},
    author = {Ho, Steven},
    publisher = {Department of Electrical Engineering and Computer Sciences, UC Berkeley},
    url = {https://inst.eecs.berkeley.edu/~cs61c/resources/su18_lec/Lecture7.pdf}
}

@techreport{SweRVRoadmap,
    title = {{SweRV Cores Roadmap}},
    year = {2019},
    author = {Bandic, Zvonimir Z and Golla, Robert},
    url = {https://riscv.org/wp-content/uploads/2019/12/12.11-14.20a3-Bandic-WD_SweRV_Cores_Roadmap_v4SCR.pdf}
}

@techreport{Celio:EECS-2015-167,
    title = {{The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor}},
    year = {2015},
    author = {Celio, Christopher and Patterson, David A. and Asanović, Krste},
    month = {6},
    url = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.html}
}

@techreport{RiscVSpec1,
    title = {{The RISC-V Instruction Set Manual: Volume I: User-Level ISA, Document Version 20191213}},
    year = {2019},
    author = {Waterman, Andrew and Asanovi{\'{c}}, Krste and {RISC-V Foundation}},
    month = {12},
    url = {https://riscv.org/technical/specifications/},
    institution = {CS Division, EECS Department, University of California},
    address = {Berkeley}
}

@techreport{AsanovicRocketChip,
    title = {{The Rocket Chip Generator}},
    year = {2016},
    author = {Asanovi{\'{c}} Rimas Avizienis Jonathan Bachrach Scott Beamer David Biancolin Christopher Celio Henry Cook Daniel Dabbelt John Hauser Adam Izraelevitz Sagar Karandikar Ben Keller Donggyu Kim John Koenig, Krste and Asanovi, Krste and Avi{\v{z}}ienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Palmer and Hauser, John and Izraelevitz, Adam and Karandikar, Sagar and Keller, Benjamin and Kim, Donggyu and Koenig, John and Lee, Yunsup and Love, Eric and Maas, Martin and Magyar, Albert and Mao, Howard and Moreto, Miquel and Ou, Albert and Patterson, David and Richards, Brian and Schmidt, Colin and Twigg, Stephen and Vo, Huy and Waterman, Andrew},
    url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html}
}

@misc{XilinxVC707,
    title = {{Xilinx Virtex-7 FPGA VC707 Evaluation Kit}},
    author = {{AMD Xilinx}},
    url = {https://www.xilinx.com/products/boards-and-kits/ek-v7-vc707-g.html#documentation}
}

@techreport{Asanovic2014InstructionRISC-V,
    title = {{Instruction Sets Should Be Free: The Case For RISC-V}},
    year = {2014},
    author = {Asanovi{\'{c}}, Krste and Patterson, David A},
    url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html}
}

@book{Jantsch2003NetworksChip,
    title = {{Networks on chip}},
    year = {2003},
    author = {Jantsch, Axel. and Tenhunen, Hannu.},
    pages = {},
    publisher = {Kluwer Academic Publishers},
    isbn = {0306487276}
}

@book{DeMicheli2006NetworksTools,
    title = {{Networks on Chips. Technology and Tools}},
    year = {2006},
    author = {De Micheli, Giovanni and Benini, Luca},
    edition = {1st},
    publisher = {Elsevier},
    isbn = {978-0-12-370521-1}
}

@article{Hayden1996ProbabilisticBroadcast,
    title = {{Probabilistic Broadcast}},
    year = {1996},
    author = {Hayden, Mark and Birman, Ken},
    month = {9}
}

@techreport{Chen2016RISC-VGeneology,
    title = {{RISC-V Geneology}},
    year = {2016},
    author = {Chen, Tony and Patterson, David A},
    url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.html},
    arxivId = {2v09201.0171}
}

@article{Kamali2015TowardsArchitectures,
    title = {{Towards correct and reusable Network-on-Chip architectures}},
    year = {2015},
    journal = {Modeling and Simulation of Computer Networks and Systems: Methodologies and Applications},
    author = {Kamali, Maryam and Petre, Luigia and Sere, Kaisa and Daneshtalab, Masoud},
    month = {4},
    pages = {357--392},
    publisher = {Elsevier Inc.},
    isbn = {9780128011584},
    doi = {10.1016/B978-0-12-800887-4.00012-2},
    keywords = {Abstraction, Buffer congestion, Correctness, Event-B, Formal Methods, Network-on-Chip (NoC), Refinement, Reusability, Rodin platform}
}

@article{Zhao2017UsingStudy,
    title = {{Using Vivado-HLS for Structural Design: a NoC Case Study}},
    year = {2017},
    author = {Zhao, Zhipeng and Hoe, James C.},
    month = {10},
    url = {http://arxiv.org/abs/1710.10290},
    arxivId = {1710.10290}
}