
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters
 - **References**: V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul7u_pwr_0_277_ep_00_gen.v) [Verilog PDK45](mul7u_pwr_0_277_ep_00_pdk45.v)  [C](mul7u_pwr_0_277_ep_00.c) |
| mul7u_pwr_0_263_ep_77 | 4.16113 | 15 | 77.6123046875 | 0.7175515016 |  [Verilog generic](mul7u_pwr_0_263_ep_77_gen.v) [Verilog PDK45](mul7u_pwr_0_263_ep_77_pdk45.v)  [C](mul7u_pwr_0_263_ep_77.c) |
| mul7u_pwr_0_254_ep_79 | 4.48633 | 15 | 79.541015625 | 0.7625089997 |  [Verilog generic](mul7u_pwr_0_254_ep_79_gen.v) [Verilog PDK45](mul7u_pwr_0_254_ep_79_pdk45.v)  [C](mul7u_pwr_0_254_ep_79.c) |
| mul7u_pwr_0_252_ep_82 | 4.9032 | 15 | 82.6110839844 | 0.9761128765 |  [Verilog generic](mul7u_pwr_0_252_ep_82_gen.v) [Verilog PDK45](mul7u_pwr_0_252_ep_82_pdk45.v)  [C](mul7u_pwr_0_252_ep_82.c) |
| mul7u_pwr_0_238_ep_85 | 9.52747 | 31 | 85.0769042969 | 1.6773274716 |  [Verilog generic](mul7u_pwr_0_238_ep_85_gen.v) [Verilog PDK45](mul7u_pwr_0_238_ep_85_pdk45.v)  [C](mul7u_pwr_0_238_ep_85.c) |
| mul7u_pwr_0_235_ep_87 | 8.43427 | 31 | 87.3474121094 | 1.444038235 |  [Verilog generic](mul7u_pwr_0_235_ep_87_gen.v) [Verilog PDK45](mul7u_pwr_0_235_ep_87_pdk45.v)  [C](mul7u_pwr_0_235_ep_87.c) |
| mul7u_pwr_0_204_ep_92 | 21.08508 | 80 | 92.8771972656 | 3.0574817467 |  [Verilog generic](mul7u_pwr_0_204_ep_92_gen.v) [Verilog PDK45](mul7u_pwr_0_204_ep_92_pdk45.v)  [C](mul7u_pwr_0_204_ep_92.c) |
| mul7u_pwr_0_161_ep_95 | 39.78003 | 162 | 95.3979492188 | 5.3228638822 |  [Verilog generic](mul7u_pwr_0_161_ep_95_gen.v) [Verilog PDK45](mul7u_pwr_0_161_ep_95_pdk45.v)  [C](mul7u_pwr_0_161_ep_95.c) |
| mul7u_pwr_0_007_ep_98 | 834.51025 | 3121 | 98.4130859375 | 46.830856844 |  [Verilog generic](mul7u_pwr_0_007_ep_98_gen.v) [Verilog PDK45](mul7u_pwr_0_007_ep_98_pdk45.v)  [C](mul7u_pwr_0_007_ep_98.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             