# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../../Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../../lab6/lab6.srcs/sources_1/new/Reg.vhd" \
"../../../../../lab5/lab5.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../lab9.srcs/sources_1/new/register_bank.vhd" \
"../../../../lab9.srcs/sim_1/new/register_bank_sim.vhd" \

# Do not sort compile order
nosort
