<stg><name>compensator</name>


<trans_list>

<trans id="404" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:7  %hum_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %hum_raw) nounwind

]]></Node>
<StgValue><ssdm name="hum_raw_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:8  %pres_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pres_raw) nounwind

]]></Node>
<StgValue><ssdm name="pres_raw_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:9  %temp_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %temp_raw) nounwind

]]></Node>
<StgValue><ssdm name="temp_raw_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:19  %trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %temp_raw_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="29">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:20  %sext_ln25 = sext i29 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:21  %mul_ln25 = mul i32 26542, %sext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:27  %trunc_ln1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %temp_raw_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="29" op_0_bw="28">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:28  %sext_ln26 = sext i28 %trunc_ln1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:29  %add_ln26 = add i29 -28237, %sext_ln26

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:22  %add_ln25 = add i32 -1498932908, %mul_ln25

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:23  %var1_s32 = ashr i32 %add_ln25, 11

]]></Node>
<StgValue><ssdm name="var1_s32"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:24  %trunc_ln25 = trunc i32 %var1_s32 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:25  call void (...)* @_ssdm_op_SpecFUCore(i32 %var1_s32, [62 x i8]* @p_str5, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="29">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:30  %sext_ln26_1 = sext i29 %add_ln26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:31  %mul_ln26 = mul nsw i32 %sext_ln26_1, %sext_ln26_1

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:32  %trunc_ln26_1 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %mul_ln26, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="20">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:33  %sext_ln26_2 = sext i20 %trunc_ln26_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln26_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:34  %mul_ln26_1 = mul i26 50, %sext_ln26_2

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:35  %trunc_ln26_2 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul_ln26_1, i32 14, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="12">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:36  %sext_ln26_3 = sext i12 %trunc_ln26_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln26_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:37  %t_fine = add i22 %trunc_ln25, %sext_ln26_3

]]></Node>
<StgValue><ssdm name="t_fine"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:38  %sext_ln27 = sext i22 %t_fine to i24

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:40  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i22.i2(i22 %t_fine, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:41  %add_ln28_1 = add i24 128, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:42  %add_ln28 = add i24 %sext_ln27, %add_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:43  %trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %add_ln28, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:51  %add_ln31 = add i22 %t_fine, -128000

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:55  %sext_ln31_3 = sext i22 %add_ln31 to i26

]]></Node>
<StgValue><ssdm name="sext_ln31_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="22" op_2_bw="3">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:60  %tmp_8 = call i25 @_ssdm_op_BitConcatenate.i25.i22.i3(i22 %add_ln31, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="25">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:61  %sext_ln32 = sext i25 %tmp_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:62  %sub_ln32 = sub i26 %sext_ln31_3, %sext_ln32

]]></Node>
<StgValue><ssdm name="sub_ln32"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:113  %var1_s32_1 = add i22 -76800, %t_fine

]]></Node>
<StgValue><ssdm name="var1_s32_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="48" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:52  %sext_ln31 = sext i22 %add_ln31 to i48

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="48" op_0_bw="26">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:63  %sext_ln32_2 = sext i26 %sub_ln32 to i48

]]></Node>
<StgValue><ssdm name="sext_ln32_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:64  %var2_s64 = mul i48 %sext_ln32_2, %sext_ln31

]]></Node>
<StgValue><ssdm name="var2_s64"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:86  %empty_20 = mul i48 22282240, %sext_ln31

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:114  %sext_ln49 = sext i22 %var1_s32_1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:115  %shl_ln50 = shl i32 %hum_raw_read, 14

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:116  %mul_ln50 = mul i29 -50, %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="29">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:117  %sext_ln50_1 = sext i29 %mul_ln50 to i30

]]></Node>
<StgValue><ssdm name="sext_ln50_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:118  %add_ln50 = add i30 -277856256, %sext_ln50_1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="30">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:119  %sext_ln50_2 = sext i30 %add_ln50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln50_2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:120  %add_ln50_1 = add i32 %shl_ln50, %sext_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:121  %trunc_ln8 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln50_1, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:123  %shl_ln50_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %var1_s32_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln50_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="28" op_1_bw="22" op_2_bw="6">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:124  %shl_ln50_2 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %var1_s32_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln50_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="28">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:125  %sext_ln50_3 = sext i28 %shl_ln50_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln50_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:126  %sub_ln50 = sub i32 %shl_ln50_1, %sext_ln50_3

]]></Node>
<StgValue><ssdm name="sub_ln50"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:127  %tmp_14 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sub_ln50, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="48">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:65  %sext_ln32_1 = sext i48 %var2_s64 to i64

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:66  call void (...)* @_ssdm_op_SpecFUCore(i48 %var2_s64, [62 x i8]* @p_str15, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln33"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:81  %sub_ln41 = sub nsw i32 1048576, %pres_raw_read

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:82  call void (...)* @_ssdm_op_SpecFUCore(i32 %sub_ln41, [60 x i8]* @p_str19, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:84  %shl_ln1 = call i63 @_ssdm_op_BitConcatenate.i63.i32.i31(i32 %sub_ln41, i31 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="63">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:85  %sext_ln42 = sext i63 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="50" op_0_bw="48">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:87  %p_cast = sext i48 %empty_20 to i50

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:88  %add_ln34 = add i50 -265944374968320, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="50">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:89  %sext_ln34 = sext i50 %add_ln34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:90  %var2_s64_2 = add i64 %sext_ln42, %sext_ln34

]]></Node>
<StgValue><ssdm name="var2_s64_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:91  %sub_ln42 = sub i64 %var2_s64_2, %sext_ln32_1

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="22" op_0_bw="22" op_1_bw="17" op_2_bw="5">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:128  %and_ln50_1 = call i22 @_ssdm_op_BitConcatenate.i22.i17.i5(i17 %tmp_14, i5 0)

]]></Node>
<StgValue><ssdm name="and_ln50_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:129  %xor_ln50 = xor i22 %and_ln50_1, -2097152

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:130  %zext_ln50_1 = zext i22 %xor_ln50 to i31

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:131  %mul_ln50_1 = mul i31 386, %zext_ln50_1

]]></Node>
<StgValue><ssdm name="mul_ln50_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:132  %add_ln50_2 = add i31 8192, %mul_ln50_1

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:133  %tmp_15 = call i17 @_ssdm_op_PartSelect.i17.i31.i32.i32(i31 %add_ln50_2, i32 14, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="35" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:53  %sext_ln31_1 = sext i22 %add_ln31 to i35

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:68  %mul_ln35 = mul i35 3024, %sext_ln31_1

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:92  %mul_ln42 = mul nsw i64 3125, %sub_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="17">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:122  %sext_ln50 = sext i17 %trunc_ln8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="17">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:134  %zext_ln50 = zext i17 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:135  %var1_s32_2 = mul nsw i32 %sext_ln50, %zext_ln50

]]></Node>
<StgValue><ssdm name="var1_s32_2"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:136  %trunc_ln9 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %var1_s32_2, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="53" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:54  %sext_ln31_2 = sext i22 %add_ln31 to i53

]]></Node>
<StgValue><ssdm name="sext_ln31_2"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="48" op_0_bw="22">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:56  %sext_ln35_1 = sext i22 %add_ln31 to i48

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:57  call void (...)* @_ssdm_op_SpecFUCore(i22 %add_ln31, [62 x i8]* @p_str13, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="53" op_0_bw="35">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:69  %sext_ln35 = sext i35 %mul_ln35 to i53

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:70  %mul_ln35_1 = mul i53 %sext_ln31_2, %sext_ln35

]]></Node>
<StgValue><ssdm name="mul_ln35_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="45" op_0_bw="45" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:71  %tmp_10 = call i45 @_ssdm_op_PartSelect.i45.i53.i32.i32(i53 %mul_ln35_1, i32 8, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:73  %mul_ln35_2 = mul i48 -43356160, %sext_ln35_1

]]></Node>
<StgValue><ssdm name="mul_ln35_2"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:92  %mul_ln42 = mul nsw i64 3125, %sub_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="17">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:137  %sext_ln53 = sext i17 %trunc_ln9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:138  %mul_ln53 = mul nsw i32 %sext_ln53, %sext_ln53

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:139  %trunc_ln53_1 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %mul_ln53, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln53_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="45">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:72  %sext_ln35_2 = sext i45 %tmp_10 to i48

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:74  %var1_s64 = add i48 %sext_ln35_2, %mul_ln35_2

]]></Node>
<StgValue><ssdm name="var1_s64"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:92  %mul_ln42 = mul nsw i64 3125, %sub_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="25">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:140  %sext_ln53_1 = sext i25 %trunc_ln53_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln53_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:141  %mul_ln53_1 = mul nsw i32 75, %sext_ln53_1

]]></Node>
<StgValue><ssdm name="mul_ln53_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:142  %trunc_ln53_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mul_ln53_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln53_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="63" op_0_bw="48">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:75  %sext_ln35_3 = sext i48 %var1_s64 to i63

]]></Node>
<StgValue><ssdm name="sext_ln35_3"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:76  %mul_ln36 = mul i63 36931, %sext_ln35_3

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:92  %mul_ln42 = mul nsw i64 3125, %sub_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="28">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:143  %sext_ln53_2 = sext i28 %trunc_ln53_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln53_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:144  %var1_s32_3 = sub nsw i32 %var1_s32_2, %sext_ln53_2

]]></Node>
<StgValue><ssdm name="var1_s32_3"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="31" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:145  %trunc_ln53 = trunc i32 %var1_s32_3 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:146  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %var1_s32_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:147  %var1_s32_4 = select i1 %tmp_16, i31 0, i31 %trunc_ln53

]]></Node>
<StgValue><ssdm name="var1_s32_4"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:148  %icmp_ln55 = icmp ugt i31 %var1_s32_4, 419430400

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:150  %tmp_17 = call i17 @_ssdm_op_PartSelect.i17.i31.i32.i32(i31 %var1_s32_4, i32 12, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:151  %select_ln55 = select i1 %icmp_ln55, i17 -28672, i17 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="204" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:76  %mul_ln36 = mul i63 36931, %sext_ln35_3

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:92  %mul_ln42 = mul nsw i64 3125, %sub_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="206" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:77  %add_ln36 = add i63 -4025795854404157440, %mul_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:78  %tmp_13 = call i30 @_ssdm_op_PartSelect.i30.i63.i32.i32(i63 %add_ln36, i32 33, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="30">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:79  %var1_s64_1 = zext i30 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="var1_s64_1"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="210" st_id="13" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="211" st_id="14" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="214" st_id="17" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="215" st_id="18" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="216" st_id="19" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="217" st_id="20" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="218" st_id="21" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="219" st_id="22" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="220" st_id="23" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="221" st_id="24" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="222" st_id="25" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="223" st_id="26" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="224" st_id="27" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="225" st_id="28" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="226" st_id="29" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="227" st_id="30" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="228" st_id="31" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="229" st_id="32" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="230" st_id="33" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="231" st_id="34" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="232" st_id="35" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="233" st_id="36" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="234" st_id="37" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="235" st_id="38" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="236" st_id="39" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="237" st_id="40" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="238" st_id="41" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="239" st_id="42" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="240" st_id="43" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="241" st_id="44" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="242" st_id="45" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="243" st_id="46" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="244" st_id="47" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="245" st_id="48" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="246" st_id="49" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="247" st_id="50" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="248" st_id="51" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="249" st_id="52" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="250" st_id="53" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="251" st_id="54" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="252" st_id="55" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="253" st_id="56" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="254" st_id="57" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="255" st_id="58" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="256" st_id="59" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="257" st_id="60" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="258" st_id="61" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="259" st_id="62" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="260" st_id="63" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="261" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:44  %sext_ln28 = sext i16 %trunc_ln2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="262" st_id="64" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:45  %tmp = sitofp i32 %sext_ln28 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="263" st_id="64" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="264" st_id="65" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:45  %tmp = sitofp i32 %sext_ln28 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="265" st_id="65" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="266" st_id="66" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:45  %tmp = sitofp i32 %sext_ln28 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="267" st_id="66" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="268" st_id="67" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:45  %tmp = sitofp i32 %sext_ln28 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="269" st_id="67" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="270" st_id="68" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:45  %tmp = sitofp i32 %sext_ln28 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="271" st_id="68" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="272" st_id="69" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:45  %tmp = sitofp i32 %sext_ln28 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="273" st_id="69" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="274" st_id="70" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="275" st_id="70" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="276" st_id="71" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="277" st_id="71" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="278" st_id="72" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="279" st_id="72" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="280" st_id="73" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="281" st_id="73" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="282" st_id="74" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="283" st_id="74" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="284" st_id="75" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="285" st_id="75" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="286" st_id="76" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="287" st_id="76" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="288" st_id="77" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="289" st_id="77" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="290" st_id="78" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="291" st_id="78" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="292" st_id="79" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="293" st_id="79" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:93  %p_fine = sdiv i64 %mul_ln42, %var1_s64_1

]]></Node>
<StgValue><ssdm name="p_fine"/></StgValue>
</operation>

<operation id="294" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="51" op_0_bw="51" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:94  %trunc_ln5 = call i51 @_ssdm_op_PartSelect.i51.i64.i32.i32(i64 %p_fine, i32 13, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="295" st_id="80" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="296" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="51">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:95  %sext_ln43 = sext i51 %trunc_ln5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="297" st_id="80" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:96  %mul_ln43 = mul i64 4285, %sext_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="298" st_id="81" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="299" st_id="81" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:96  %mul_ln43 = mul i64 4285, %sext_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="300" st_id="82" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="301" st_id="82" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:97  %mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="302" st_id="82" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:100  %mul_ln44 = mul nsw i64 -10230, %p_fine

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="303" st_id="83" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="304" st_id="83" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:97  %mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="305" st_id="83" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:100  %mul_ln44 = mul nsw i64 -10230, %p_fine

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="306" st_id="84" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="307" st_id="84" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:97  %mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="308" st_id="84" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:100  %mul_ln44 = mul nsw i64 -10230, %p_fine

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="309" st_id="85" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="310" st_id="85" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:97  %mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="311" st_id="85" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:100  %mul_ln44 = mul nsw i64 -10230, %p_fine

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="312" st_id="86" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="313" st_id="86" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:97  %mul_ln43_1 = mul i64 %sext_ln43, %mul_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="314" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:98  %trunc_ln43_1 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %mul_ln43_1, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="315" st_id="86" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:100  %mul_ln44 = mul nsw i64 -10230, %p_fine

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="316" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="45" op_0_bw="45" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:101  %trunc_ln6 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %mul_ln44, i32 19, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="317" st_id="87" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="318" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="46" op_0_bw="39">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:99  %sext_ln43_1 = sext i39 %trunc_ln43_1 to i46

]]></Node>
<StgValue><ssdm name="sext_ln43_1"/></StgValue>
</operation>

<operation id="319" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="46" op_0_bw="45">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:102  %sext_ln44 = sext i45 %trunc_ln6 to i46

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="320" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:103  %add_ln45 = add i46 %sext_ln43_1, %sext_ln44

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="321" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="46">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:104  %sext_ln45 = sext i46 %add_ln45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="322" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:105  %add_ln45_1 = add i64 %p_fine, %sext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="323" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="56" op_0_bw="56" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:106  %trunc_ln7 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %add_ln45_1, i32 8, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="324" st_id="88" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="325" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="57" op_0_bw="56">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:107  %sext_ln45_1 = sext i56 %trunc_ln7 to i57

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="326" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:108  %add_ln45_2 = add i57 158400, %sext_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="327" st_id="89" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="328" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="57">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:109  %sext_ln45_2 = sext i57 %add_ln45_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_2"/></StgValue>
</operation>

<operation id="329" st_id="89" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:110  %tmp_3 = sitofp i64 %sext_ln45_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="330" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="17">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:152  %zext_ln56 = zext i17 %select_ln55 to i32

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="331" st_id="89" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:153  %tmp_6 = sitofp i32 %zext_ln56 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="332" st_id="90" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="333" st_id="90" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:110  %tmp_3 = sitofp i64 %sext_ln45_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="334" st_id="90" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:153  %tmp_6 = sitofp i32 %zext_ln56 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="335" st_id="91" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="336" st_id="91" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:110  %tmp_3 = sitofp i64 %sext_ln45_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="337" st_id="91" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:153  %tmp_6 = sitofp i32 %zext_ln56 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="338" st_id="92" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="339" st_id="92" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:110  %tmp_3 = sitofp i64 %sext_ln45_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="340" st_id="92" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:153  %tmp_6 = sitofp i32 %zext_ln56 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="341" st_id="93" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="342" st_id="93" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:110  %tmp_3 = sitofp i64 %sext_ln45_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="343" st_id="93" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:153  %tmp_6 = sitofp i32 %zext_ln56 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="344" st_id="94" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="345" st_id="94" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:110  %tmp_3 = sitofp i64 %sext_ln45_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="346" st_id="94" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:153  %tmp_6 = sitofp i32 %zext_ln56 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="347" st_id="95" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="348" st_id="95" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:111  %tmp_4 = fmul double %tmp_3, 3.906250e-03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="349" st_id="95" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:154  %tmp_7 = fmul double %tmp_6, 9.765625e-04

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="350" st_id="96" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="351" st_id="96" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:111  %tmp_4 = fmul double %tmp_3, 3.906250e-03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="352" st_id="96" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:154  %tmp_7 = fmul double %tmp_6, 9.765625e-04

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="353" st_id="97" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="354" st_id="97" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:111  %tmp_4 = fmul double %tmp_3, 3.906250e-03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="355" st_id="97" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:154  %tmp_7 = fmul double %tmp_6, 9.765625e-04

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="356" st_id="98" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="357" st_id="98" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:111  %tmp_4 = fmul double %tmp_3, 3.906250e-03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="358" st_id="98" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:154  %tmp_7 = fmul double %tmp_6, 9.765625e-04

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="359" st_id="99" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="360" st_id="99" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:111  %tmp_4 = fmul double %tmp_3, 3.906250e-03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="361" st_id="99" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:154  %tmp_7 = fmul double %tmp_6, 9.765625e-04

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="362" st_id="100" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:46  %tmp_1 = fdiv double %tmp, 1.000000e+02

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="363" st_id="100" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:111  %tmp_4 = fmul double %tmp_3, 3.906250e-03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="364" st_id="100" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:154  %tmp_7 = fmul double %tmp_6, 9.765625e-04

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="365" st_id="101" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:47  %temp_comp_var = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="temp_comp_var"/></StgValue>
</operation>

<operation id="366" st_id="101" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:112  %pres_comp_var = fptrunc double %tmp_4 to float

]]></Node>
<StgValue><ssdm name="pres_comp_var"/></StgValue>
</operation>

<operation id="367" st_id="101" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:155  %hum_comp_var = fptrunc double %tmp_7 to float

]]></Node>
<StgValue><ssdm name="hum_comp_var"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="368" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %temp_comp) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="369" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %pres_comp) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="370" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %hum_comp) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="371" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %temp_raw) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="372" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %pres_raw) nounwind, !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="373" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %hum_raw) nounwind, !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="374" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:6  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @compensator_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="375" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 25, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln6"/></StgValue>
</operation>

<operation id="376" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:11  call void (...)* @_ssdm_op_SpecInterface(i32 %hum_raw, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="377" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:12  call void (...)* @_ssdm_op_SpecInterface(i32 %pres_raw, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="378" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:13  call void (...)* @_ssdm_op_SpecInterface(i32 %temp_raw, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="379" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:14  call void (...)* @_ssdm_op_SpecInterface(float* %hum_comp, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="380" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:15  call void (...)* @_ssdm_op_SpecInterface(float* %pres_comp, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="381" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:16  call void (...)* @_ssdm_op_SpecInterface(float* %temp_comp, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="382" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [15 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="383" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:18  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="384" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:26  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @p_str5, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="385" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:39  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([67 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="386" st_id="102" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:47  %temp_comp_var = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="temp_comp_var"/></StgValue>
</operation>

<operation id="387" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:48  call void (...)* @_ssdm_op_SpecFUCore(float %temp_comp_var, [67 x i8]* @p_str11, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln29"/></StgValue>
</operation>

<operation id="388" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:49  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([67 x i8]* @p_str11, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="389" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:50  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="390" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:58  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @p_str13, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="391" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:59  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="392" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:67  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @p_str15, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="393" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:80  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="394" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:83  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @p_str19, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="395" st_id="102" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:112  %pres_comp_var = fptrunc double %tmp_4 to float

]]></Node>
<StgValue><ssdm name="pres_comp_var"/></StgValue>
</operation>

<operation id="396" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:149  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([66 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="397" st_id="102" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:155  %hum_comp_var = fptrunc double %tmp_7 to float

]]></Node>
<StgValue><ssdm name="hum_comp_var"/></StgValue>
</operation>

<operation id="398" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:156  call void (...)* @_ssdm_op_SpecFUCore(float %hum_comp_var, [66 x i8]* @p_str21, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>

<operation id="399" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:157  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([66 x i8]* @p_str21, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="400" st_id="102" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:158  call void @_ssdm_op_Write.s_axilite.floatP(float* %temp_comp, float %temp_comp_var) nounwind

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="401" st_id="102" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:159  call void @_ssdm_op_Write.s_axilite.floatP(float* %pres_comp, float %pres_comp_var) nounwind

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="402" st_id="102" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:160  call void @_ssdm_op_Write.s_axilite.floatP(float* %hum_comp, float %hum_comp_var) nounwind

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="403" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0">
<![CDATA[
?DSP_Macro_var1_s32_Region_hls_src/BME280_Compensation.c:25:1:161  ret void

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
