<div id="pf1da" class="pf w0 h0" data-page-no="1da"><div class="pc pc1da w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1da.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">28.3.8<span class="_ _b"> </span>ADC Offset Correction Register (ADC<span class="ff7 ws24e">x</span>_OFS)</div><div class="t m0 x9 hf y798 ff3 fs5 fc0 sc0 ls0 ws0">The ADC Offset Correction Register (OFS) contains the user-selected or calibration-</div><div class="t m0 x9 hf y799 ff3 fs5 fc0 sc0 ls0 ws0">generated offset error correction value. This register is a 2’s complement, left-justified,</div><div class="t m0 x9 hf ya31 ff3 fs5 fc0 sc0 ls0 ws0">16-bit value . The value in OFS is subtracted from the conversion and the result is</div><div class="t m0 x9 hf ya19 ff3 fs5 fc0 sc0 ls0 ws0">transferred into the result registers, Rn. If the result is greater than the maximum or less</div><div class="t m0 x9 hf ya1a ff3 fs5 fc0 sc0 ls0 ws0">than the minimum result value, it is forced to the appropriate limit for the current mode of</div><div class="t m0 x9 hf y1395 ff3 fs5 fc0 sc0 ls0">operation.</div><div class="t m0 x9 h7 y2a1f ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_B000h base + 28h offset = 4003_B028h</div><div class="t m0 x2c h1d y2a20 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y2a21 ff2 fsd fc0 sc0 ls1bf">R<span class="fs4 ls208 v11">0<span class="ls0 ve">OFS</span></span></div><div class="t m0 x89 h1d y2a22 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y2a23 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0</span></div><div class="t m0 x21 h9 y2a24 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_OFS field descriptions</span></div><div class="t m0 x12c h10 y2a25 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y2a26 ff2 fs4 fc0 sc0 ls0">31–16</div><div class="t m0 x91 h7 y2849 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2a26 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2849 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 y2a27 ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x12c h7 y2831 ff2 fs4 fc0 sc0 ls0">OFS</div><div class="t m0 x83 h7 y2a27 ff2 fs4 fc0 sc0 ls0 ws0">Offset Error Correction Value</div><div class="t m0 x9 h1b y2a28 ff1 fsc fc0 sc0 ls0 ws0">28.3.9<span class="_ _b"> </span>ADC Plus-Side Gain Register (ADC<span class="ff7 ws24e">x</span>_PG)</div><div class="t m0 x9 hf y2a29 ff3 fs5 fc0 sc0 ls0 ws0">The Plus-Side Gain Register (PG) contains the gain error correction for the plus-side</div><div class="t m0 x9 hf y2a2a ff3 fs5 fc0 sc0 ls0 ws0">input in differential mode or the overall conversion in single-ended mode. PG, a 16-bit</div><div class="t m0 x9 hf y2a2b ff3 fs5 fc0 sc0 ls0 ws0">real number in binary format, is the gain adjustment factor, with the radix point fixed</div><div class="t m0 x9 hf y2a2c ff3 fs5 fc0 sc0 ls0 ws0">between ADPG15 and ADPG14. This register must be written by the user with the value</div><div class="t m0 x9 hf y2a2d ff3 fs5 fc0 sc0 ls0 ws0">described in the calibration procedure. Otherwise, the gain error specifications may not</div><div class="t m0 x9 hf y2a2e ff3 fs5 fc0 sc0 ls0 ws0">be met.</div><div class="t m0 x9 h7 y229c ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_B000h base + 2Ch offset = 4003_B02Ch</div><div class="t m0 x2c h1d y2a2f ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y2a30 ff2 fsd fc0 sc0 ls1bf">R<span class="fs4 ls209 v11">0<span class="ls0 ve">PG</span></span></div><div class="t m0 x89 h1d y2a31 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y2a32 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">474<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf1da" data-dest-detail='[474,"XYZ",null,422.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.952000px;bottom:496.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1da" data-dest-detail='[474,"XYZ",null,396.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:426.566000px;bottom:491.800000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1db" data-dest-detail='[475,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.952000px;bottom:134.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1db" data-dest-detail='[475,"XYZ",null,659.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:429.316000px;bottom:129.600000px;width:13.005000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
