{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 21:44:33 2011 " "Info: Processing started: Sun Jan 30 21:44:33 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clck " "Info: Assuming node \"clck\" is an undefined clock" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } } { "c:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clck register InPort:inst1\|port\[0\] register InPort:inst1\|DataFiFo\[13\] -1.113 ns " "Info: Slack time is -1.113 ns for clock \"clck\" between source register \"InPort:inst1\|port\[0\]\" and destination register \"InPort:inst1\|DataFiFo\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "176.74 MHz 5.658 ns " "Info: Fmax is 176.74 MHz (period= 5.658 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.349 ns + Largest register register " "Info: + Largest register to register requirement is 4.349 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.545 ns + " "Info: + Setup relationship between source and destination is 4.545 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.545 ns " "Info: + Latch edge is 4.545 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.018 ns + Largest " "Info: + Largest clock skew is 0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"clck\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns InPort:inst1\|DataFiFo\[13\] 3 REG LCFF_X56_Y21_N9 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X56_Y21_N9; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[13\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clck~clkctrl InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[13] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"clck\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns InPort:inst1\|port\[0\] 3 REG LCFF_X56_Y25_N31 8 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X56_Y25_N31; Fanout = 8; REG Node = 'InPort:inst1\|port\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[13] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[13] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.462 ns - Longest register register " "Info: - Longest register to register delay is 5.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InPort:inst1\|port\[0\] 1 REG LCFF_X56_Y25_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y25_N31; Fanout = 8; REG Node = 'InPort:inst1\|port\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { InPort:inst1|port[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.419 ns) 0.905 ns InPort:inst1\|Mux0~34 2 COMB LCCOMB_X55_Y25_N22 1 " "Info: 2: + IC(0.486 ns) + CELL(0.419 ns) = 0.905 ns; Loc. = LCCOMB_X55_Y25_N22; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~34'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.303 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X55_Y25_N12 2 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.303 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 2; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.719 ns InPort:inst1\|always0~1 4 COMB LCCOMB_X55_Y25_N28 6 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 1.719 ns; Loc. = LCCOMB_X55_Y25_N28; Fanout = 6; COMB Node = 'InPort:inst1\|always0~1'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { InPort:inst1|Mux0~35 InPort:inst1|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 2.351 ns InPort:inst1\|port~2399 5 COMB LCCOMB_X56_Y25_N30 63 " "Info: 5: + IC(0.482 ns) + CELL(0.150 ns) = 2.351 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 63; COMB Node = 'InPort:inst1\|port~2399'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { InPort:inst1|always0~1 InPort:inst1|port~2399 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.150 ns) 3.221 ns InPort:inst1\|Mux1~198 6 COMB LCCOMB_X55_Y25_N26 2 " "Info: 6: + IC(0.720 ns) + CELL(0.150 ns) = 3.221 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 2; COMB Node = 'InPort:inst1\|Mux1~198'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { InPort:inst1|port~2399 InPort:inst1|Mux1~198 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.622 ns InPort:inst1\|DataFiFo\[4\]~20188 7 COMB LCCOMB_X55_Y25_N6 8 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 3.622 ns; Loc. = LCCOMB_X55_Y25_N6; Fanout = 8; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~20188'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~20188 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 4.052 ns InPort:inst1\|DataFiFo\[4\]~20192 8 COMB LCCOMB_X55_Y25_N16 36 " "Info: 8: + IC(0.280 ns) + CELL(0.150 ns) = 4.052 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 36; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~20192'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { InPort:inst1|DataFiFo[4]~20188 InPort:inst1|DataFiFo[4]~20192 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.660 ns) 5.462 ns InPort:inst1\|DataFiFo\[13\] 9 REG LCFF_X56_Y21_N9 2 " "Info: 9: + IC(0.750 ns) + CELL(0.660 ns) = 5.462 ns; Loc. = LCFF_X56_Y21_N9; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[13\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { InPort:inst1|DataFiFo[4]~20192 InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.979 ns ( 36.23 % ) " "Info: Total cell delay = 1.979 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 63.77 % ) " "Info: Total interconnect delay = 3.483 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2399 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~20188 InPort:inst1|DataFiFo[4]~20192 InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { InPort:inst1|port[0] {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2399 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~20188 {} InPort:inst1|DataFiFo[4]~20192 {} InPort:inst1|DataFiFo[13] {} } { 0.000ns 0.486ns 0.248ns 0.266ns 0.482ns 0.720ns 0.251ns 0.280ns 0.750ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[13] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2399 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~20188 InPort:inst1|DataFiFo[4]~20192 InPort:inst1|DataFiFo[13] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { InPort:inst1|port[0] {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2399 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~20188 {} InPort:inst1|DataFiFo[4]~20192 {} InPort:inst1|DataFiFo[13] {} } { 0.000ns 0.486ns 0.248ns 0.266ns 0.482ns 0.720ns 0.251ns 0.280ns 0.750ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clck' 294 " "Warning: Can't achieve timing requirement Clock Setup: 'clck' along 294 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clck register OutPort:inst2\|Outr\[0\] register OutPort:inst2\|Outr\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"clck\" between source register \"OutPort:inst2\|Outr\[0\]\" and destination register \"OutPort:inst2\|Outr\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutPort:inst2\|Outr\[0\] 1 REG LCFF_X50_Y25_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y25_N29; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns OutPort:inst2\|Outr\[0\]~512 2 COMB LCCOMB_X50_Y25_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X50_Y25_N28; Fanout = 1; COMB Node = 'OutPort:inst2\|Outr\[0\]~512'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { OutPort:inst2|Outr[0] OutPort:inst2|Outr[0]~512 } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns OutPort:inst2\|Outr\[0\] 3 REG LCFF_X50_Y25_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X50_Y25_N29; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { OutPort:inst2|Outr[0]~512 OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { OutPort:inst2|Outr[0] OutPort:inst2|Outr[0]~512 OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { OutPort:inst2|Outr[0] {} OutPort:inst2|Outr[0]~512 {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clck 4.545 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clck\" is 4.545 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns OutPort:inst2\|Outr\[0\] 3 REG LCFF_X50_Y25_N29 3 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X50_Y25_N29; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.651 ns - Shortest register " "Info: - Shortest clock path from clock \"clck\" to source register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns OutPort:inst2\|Outr\[0\] 3 REG LCFF_X50_Y25_N29 3 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X50_Y25_N29; Fanout = 3; REG Node = 'OutPort:inst2\|Outr\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { OutPort:inst2|Outr[0] OutPort:inst2|Outr[0]~512 OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { OutPort:inst2|Outr[0] {} OutPort:inst2|Outr[0]~512 {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl OutPort:inst2|Outr[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|Outr[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "InPort:inst1\|DataFiFo\[9\] Inr_W clck 8.805 ns register " "Info: tsu for register \"InPort:inst1\|DataFiFo\[9\]\" (data pin = \"Inr_W\", clock pin = \"clck\") is 8.805 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.523 ns + Longest pin register " "Info: + Longest pin to register delay is 11.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Inr_W 1 PIN PIN_J23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J23; Fanout = 3; PIN Node = 'Inr_W'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Inr_W } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -192 -488 -320 -176 "Inr_W" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.676 ns) + CELL(0.438 ns) 6.966 ns InPort:inst1\|Mux0~34 2 COMB LCCOMB_X55_Y25_N22 1 " "Info: 2: + IC(5.676 ns) + CELL(0.438 ns) = 6.966 ns; Loc. = LCCOMB_X55_Y25_N22; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~34'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.114 ns" { Inr_W InPort:inst1|Mux0~34 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 7.364 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X55_Y25_N12 2 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 7.364 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 2; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 7.780 ns InPort:inst1\|always0~1 4 COMB LCCOMB_X55_Y25_N28 6 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 7.780 ns; Loc. = LCCOMB_X55_Y25_N28; Fanout = 6; COMB Node = 'InPort:inst1\|always0~1'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { InPort:inst1|Mux0~35 InPort:inst1|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 8.412 ns InPort:inst1\|port~2399 5 COMB LCCOMB_X56_Y25_N30 63 " "Info: 5: + IC(0.482 ns) + CELL(0.150 ns) = 8.412 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 63; COMB Node = 'InPort:inst1\|port~2399'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { InPort:inst1|always0~1 InPort:inst1|port~2399 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.150 ns) 9.282 ns InPort:inst1\|Mux1~198 6 COMB LCCOMB_X55_Y25_N26 2 " "Info: 6: + IC(0.720 ns) + CELL(0.150 ns) = 9.282 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 2; COMB Node = 'InPort:inst1\|Mux1~198'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { InPort:inst1|port~2399 InPort:inst1|Mux1~198 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 9.683 ns InPort:inst1\|DataFiFo\[4\]~20188 7 COMB LCCOMB_X55_Y25_N6 8 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 9.683 ns; Loc. = LCCOMB_X55_Y25_N6; Fanout = 8; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~20188'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~20188 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 10.113 ns InPort:inst1\|DataFiFo\[4\]~20192 8 COMB LCCOMB_X55_Y25_N16 36 " "Info: 8: + IC(0.280 ns) + CELL(0.150 ns) = 10.113 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 36; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~20192'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { InPort:inst1|DataFiFo[4]~20188 InPort:inst1|DataFiFo[4]~20192 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.660 ns) 11.523 ns InPort:inst1\|DataFiFo\[9\] 9 REG LCFF_X56_Y21_N27 2 " "Info: 9: + IC(0.750 ns) + CELL(0.660 ns) = 11.523 ns; Loc. = LCFF_X56_Y21_N27; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[9\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { InPort:inst1|DataFiFo[4]~20192 InPort:inst1|DataFiFo[9] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 24.73 % ) " "Info: Total cell delay = 2.850 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.673 ns ( 75.27 % ) " "Info: Total interconnect delay = 8.673 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.523 ns" { Inr_W InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2399 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~20188 InPort:inst1|DataFiFo[4]~20192 InPort:inst1|DataFiFo[9] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.523 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2399 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~20188 {} InPort:inst1|DataFiFo[4]~20192 {} InPort:inst1|DataFiFo[9] {} } { 0.000ns 0.000ns 5.676ns 0.248ns 0.266ns 0.482ns 0.720ns 0.251ns 0.280ns 0.750ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"clck\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns InPort:inst1\|DataFiFo\[9\] 3 REG LCFF_X56_Y21_N27 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X56_Y21_N27; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[9\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clck~clkctrl InPort:inst1|DataFiFo[9] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[9] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[9] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.523 ns" { Inr_W InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2399 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~20188 InPort:inst1|DataFiFo[4]~20192 InPort:inst1|DataFiFo[9] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.523 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2399 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~20188 {} InPort:inst1|DataFiFo[4]~20192 {} InPort:inst1|DataFiFo[9] {} } { 0.000ns 0.000ns 5.676ns 0.248ns 0.266ns 0.482ns 0.720ns 0.251ns 0.280ns 0.750ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[9] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[9] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clck dataOutW\[2\] OutPort:inst2\|dataOutW\[2\] 9.826 ns register " "Info: tco from clock \"clck\" to destination pin \"dataOutW\[2\]\" through register \"OutPort:inst2\|dataOutW\[2\]\" is 9.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.652 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns OutPort:inst2\|dataOutW\[2\] 3 REG LCFF_X51_Y25_N23 1 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X51_Y25_N23; Fanout = 1; REG Node = 'OutPort:inst2\|dataOutW\[2\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clck~clkctrl OutPort:inst2|dataOutW[2] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clck clck~clkctrl OutPort:inst2|dataOutW[2] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|dataOutW[2] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.924 ns + Longest register pin " "Info: + Longest register to pin delay is 6.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OutPort:inst2\|dataOutW\[2\] 1 REG LCFF_X51_Y25_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y25_N23; Fanout = 1; REG Node = 'OutPort:inst2\|dataOutW\[2\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutPort:inst2|dataOutW[2] } "NODE_NAME" } } { "output_m.v" "" { Text "c:/data/training/NoCSimp_stat/output_m.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.156 ns) + CELL(2.768 ns) 6.924 ns dataOutW\[2\] 2 PIN PIN_Y10 0 " "Info: 2: + IC(4.156 ns) + CELL(2.768 ns) = 6.924 ns; Loc. = PIN_Y10; Fanout = 0; PIN Node = 'dataOutW\[2\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { OutPort:inst2|dataOutW[2] dataOutW[2] } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -328 1344 1520 -312 "dataOutW\[36..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 39.98 % ) " "Info: Total cell delay = 2.768 ns ( 39.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.156 ns ( 60.02 % ) " "Info: Total interconnect delay = 4.156 ns ( 60.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { OutPort:inst2|dataOutW[2] dataOutW[2] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { OutPort:inst2|dataOutW[2] {} dataOutW[2] {} } { 0.000ns 4.156ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clck clck~clkctrl OutPort:inst2|dataOutW[2] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clck {} clck~combout {} clck~clkctrl {} OutPort:inst2|dataOutW[2] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { OutPort:inst2|dataOutW[2] dataOutW[2] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { OutPort:inst2|dataOutW[2] {} dataOutW[2] {} } { 0.000ns 4.156ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "InPort:inst1\|DataFiFo\[19\] dataInL\[19\] clck -0.400 ns register " "Info: th for register \"InPort:inst1\|DataFiFo\[19\]\" (data pin = \"dataInL\[19\]\", clock pin = \"clck\") is -0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.669 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 387 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 387; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns InPort:inst1\|DataFiFo\[19\] 3 REG LCFF_X55_Y24_N3 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X55_Y24_N3; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[19\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clck~clkctrl InPort:inst1|DataFiFo[19] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[19] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[19] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.335 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dataInL\[19\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'dataInL\[19\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataInL[19] } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_stat/NoCSimp3_m_inout.bdf" { { -272 -504 -336 -256 "dataInL\[36..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.271 ns) 3.251 ns InPort:inst1\|DataFiFo\[4\]~20243 2 COMB LCCOMB_X55_Y24_N2 1 " "Info: 2: + IC(1.981 ns) + CELL(0.271 ns) = 3.251 ns; Loc. = LCCOMB_X55_Y24_N2; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~20243'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { dataInL[19] InPort:inst1|DataFiFo[4]~20243 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.335 ns InPort:inst1\|DataFiFo\[19\] 3 REG LCFF_X55_Y24_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.335 ns; Loc. = LCFF_X55_Y24_N3; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[19\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { InPort:inst1|DataFiFo[4]~20243 InPort:inst1|DataFiFo[19] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_stat/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 40.60 % ) " "Info: Total cell delay = 1.354 ns ( 40.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.981 ns ( 59.40 % ) " "Info: Total interconnect delay = 1.981 ns ( 59.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { dataInL[19] InPort:inst1|DataFiFo[4]~20243 InPort:inst1|DataFiFo[19] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { dataInL[19] {} dataInL[19]~combout {} InPort:inst1|DataFiFo[4]~20243 {} InPort:inst1|DataFiFo[19] {} } { 0.000ns 0.000ns 1.981ns 0.000ns } { 0.000ns 0.999ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[19] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[19] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { dataInL[19] InPort:inst1|DataFiFo[4]~20243 InPort:inst1|DataFiFo[19] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { dataInL[19] {} dataInL[19]~combout {} InPort:inst1|DataFiFo[4]~20243 {} InPort:inst1|DataFiFo[19] {} } { 0.000ns 0.000ns 1.981ns 0.000ns } { 0.000ns 0.999ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 30 21:44:34 2011 " "Info: Processing ended: Sun Jan 30 21:44:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
