|CNN
clk => clk.IN4
rstn => rstn.IN4
weight_m_1[0] => weight_m_1[0].IN1
weight_m_1[1] => weight_m_1[1].IN1
weight_m_1[2] => weight_m_1[2].IN1
weight_m_1[3] => weight_m_1[3].IN1
weight_m_1[4] => weight_m_1[4].IN1
weight_m_1[5] => weight_m_1[5].IN1
weight_m_1[6] => weight_m_1[6].IN1
weight_m_1[7] => weight_m_1[7].IN1
weight_m_1[8] => weight_m_1[8].IN1
weight_m_1[9] => weight_m_1[9].IN1
weight_m_1[10] => weight_m_1[10].IN1
weight_m_1[11] => weight_m_1[11].IN1
weight_m_1[12] => weight_m_1[12].IN1
weight_m_1[13] => weight_m_1[13].IN1
weight_m_1[14] => weight_m_1[14].IN1
weight_m_1[15] => weight_m_1[15].IN1
weight_m_1[16] => weight_m_1[16].IN1
weight_m_1[17] => weight_m_1[17].IN1
weight_m_1[18] => weight_m_1[18].IN1
weight_m_1[19] => weight_m_1[19].IN1
weight_m_1[20] => weight_m_1[20].IN1
weight_m_1[21] => weight_m_1[21].IN1
weight_m_1[22] => weight_m_1[22].IN1
weight_m_1[23] => weight_m_1[23].IN1
weight_m_1[24] => weight_m_1[24].IN1
weight_m_1[25] => weight_m_1[25].IN1
weight_m_1[26] => weight_m_1[26].IN1
weight_m_1[27] => weight_m_1[27].IN1
weight_m_1[28] => weight_m_1[28].IN1
weight_m_1[29] => weight_m_1[29].IN1
weight_m_1[30] => weight_m_1[30].IN1
weight_m_1[31] => weight_m_1[31].IN1
weight_m_1[32] => weight_m_1[32].IN1
weight_m_1[33] => weight_m_1[33].IN1
weight_m_1[34] => weight_m_1[34].IN1
weight_m_1[35] => weight_m_1[35].IN1
weight_m_1[36] => weight_m_1[36].IN1
weight_m_1[37] => weight_m_1[37].IN1
weight_m_1[38] => weight_m_1[38].IN1
weight_m_1[39] => weight_m_1[39].IN1
weight_m_1[40] => weight_m_1[40].IN1
weight_m_1[41] => weight_m_1[41].IN1
weight_m_1[42] => weight_m_1[42].IN1
weight_m_1[43] => weight_m_1[43].IN1
weight_m_1[44] => weight_m_1[44].IN1
weight_m_2[0] => weight_m_2[0].IN1
weight_m_2[1] => weight_m_2[1].IN1
weight_m_2[2] => weight_m_2[2].IN1
weight_m_2[3] => weight_m_2[3].IN1
weight_m_2[4] => weight_m_2[4].IN1
weight_m_2[5] => weight_m_2[5].IN1
weight_m_2[6] => weight_m_2[6].IN1
weight_m_2[7] => weight_m_2[7].IN1
weight_m_2[8] => weight_m_2[8].IN1
weight_m_2[9] => weight_m_2[9].IN1
weight_m_2[10] => weight_m_2[10].IN1
weight_m_2[11] => weight_m_2[11].IN1
weight_m_2[12] => weight_m_2[12].IN1
weight_m_2[13] => weight_m_2[13].IN1
weight_m_2[14] => weight_m_2[14].IN1
weight_m_2[15] => weight_m_2[15].IN1
weight_m_2[16] => weight_m_2[16].IN1
weight_m_2[17] => weight_m_2[17].IN1
weight_m_2[18] => weight_m_2[18].IN1
weight_m_2[19] => weight_m_2[19].IN1
weight_m_2[20] => weight_m_2[20].IN1
weight_m_2[21] => weight_m_2[21].IN1
weight_m_2[22] => weight_m_2[22].IN1
weight_m_2[23] => weight_m_2[23].IN1
weight_m_2[24] => weight_m_2[24].IN1
weight_m_2[25] => weight_m_2[25].IN1
weight_m_2[26] => weight_m_2[26].IN1
weight_m_2[27] => weight_m_2[27].IN1
weight_m_2[28] => weight_m_2[28].IN1
weight_m_2[29] => weight_m_2[29].IN1
weight_m_2[30] => weight_m_2[30].IN1
weight_m_2[31] => weight_m_2[31].IN1
weight_m_2[32] => weight_m_2[32].IN1
weight_m_2[33] => weight_m_2[33].IN1
weight_m_2[34] => weight_m_2[34].IN1
weight_m_2[35] => weight_m_2[35].IN1
weight_m_2[36] => weight_m_2[36].IN1
weight_m_2[37] => weight_m_2[37].IN1
weight_m_2[38] => weight_m_2[38].IN1
weight_m_2[39] => weight_m_2[39].IN1
weight_m_2[40] => weight_m_2[40].IN1
weight_m_2[41] => weight_m_2[41].IN1
weight_m_2[42] => weight_m_2[42].IN1
weight_m_2[43] => weight_m_2[43].IN1
weight_m_2[44] => weight_m_2[44].IN1
weight_m_3[0] => weight_m_3[0].IN1
weight_m_3[1] => weight_m_3[1].IN1
weight_m_3[2] => weight_m_3[2].IN1
weight_m_3[3] => weight_m_3[3].IN1
weight_m_3[4] => weight_m_3[4].IN1
weight_m_3[5] => weight_m_3[5].IN1
weight_m_3[6] => weight_m_3[6].IN1
weight_m_3[7] => weight_m_3[7].IN1
weight_m_3[8] => weight_m_3[8].IN1
weight_m_3[9] => weight_m_3[9].IN1
weight_m_3[10] => weight_m_3[10].IN1
weight_m_3[11] => weight_m_3[11].IN1
weight_m_3[12] => weight_m_3[12].IN1
weight_m_3[13] => weight_m_3[13].IN1
weight_m_3[14] => weight_m_3[14].IN1
weight_m_3[15] => weight_m_3[15].IN1
weight_m_3[16] => weight_m_3[16].IN1
weight_m_3[17] => weight_m_3[17].IN1
weight_m_3[18] => weight_m_3[18].IN1
weight_m_3[19] => weight_m_3[19].IN1
weight_m_3[20] => weight_m_3[20].IN1
weight_m_3[21] => weight_m_3[21].IN1
weight_m_3[22] => weight_m_3[22].IN1
weight_m_3[23] => weight_m_3[23].IN1
weight_m_3[24] => weight_m_3[24].IN1
weight_m_3[25] => weight_m_3[25].IN1
weight_m_3[26] => weight_m_3[26].IN1
weight_m_3[27] => weight_m_3[27].IN1
weight_m_3[28] => weight_m_3[28].IN1
weight_m_3[29] => weight_m_3[29].IN1
weight_m_3[30] => weight_m_3[30].IN1
weight_m_3[31] => weight_m_3[31].IN1
weight_m_3[32] => weight_m_3[32].IN1
weight_m_3[33] => weight_m_3[33].IN1
weight_m_3[34] => weight_m_3[34].IN1
weight_m_3[35] => weight_m_3[35].IN1
weight_m_3[36] => weight_m_3[36].IN1
weight_m_3[37] => weight_m_3[37].IN1
weight_m_3[38] => weight_m_3[38].IN1
weight_m_3[39] => weight_m_3[39].IN1
weight_m_3[40] => weight_m_3[40].IN1
weight_m_3[41] => weight_m_3[41].IN1
weight_m_3[42] => weight_m_3[42].IN1
weight_m_3[43] => weight_m_3[43].IN1
weight_m_3[44] => weight_m_3[44].IN1
weight_m_4[0] => weight_m_4[0].IN1
weight_m_4[1] => weight_m_4[1].IN1
weight_m_4[2] => weight_m_4[2].IN1
weight_m_4[3] => weight_m_4[3].IN1
weight_m_4[4] => weight_m_4[4].IN1
weight_m_4[5] => weight_m_4[5].IN1
weight_m_4[6] => weight_m_4[6].IN1
weight_m_4[7] => weight_m_4[7].IN1
weight_m_4[8] => weight_m_4[8].IN1
weight_m_4[9] => weight_m_4[9].IN1
weight_m_4[10] => weight_m_4[10].IN1
weight_m_4[11] => weight_m_4[11].IN1
weight_m_4[12] => weight_m_4[12].IN1
weight_m_4[13] => weight_m_4[13].IN1
weight_m_4[14] => weight_m_4[14].IN1
weight_m_4[15] => weight_m_4[15].IN1
weight_m_4[16] => weight_m_4[16].IN1
weight_m_4[17] => weight_m_4[17].IN1
weight_m_4[18] => weight_m_4[18].IN1
weight_m_4[19] => weight_m_4[19].IN1
weight_m_4[20] => weight_m_4[20].IN1
weight_m_4[21] => weight_m_4[21].IN1
weight_m_4[22] => weight_m_4[22].IN1
weight_m_4[23] => weight_m_4[23].IN1
weight_m_4[24] => weight_m_4[24].IN1
weight_m_4[25] => weight_m_4[25].IN1
weight_m_4[26] => weight_m_4[26].IN1
weight_m_4[27] => weight_m_4[27].IN1
weight_m_4[28] => weight_m_4[28].IN1
weight_m_4[29] => weight_m_4[29].IN1
weight_m_4[30] => weight_m_4[30].IN1
weight_m_4[31] => weight_m_4[31].IN1
weight_m_4[32] => weight_m_4[32].IN1
weight_m_4[33] => weight_m_4[33].IN1
weight_m_4[34] => weight_m_4[34].IN1
weight_m_4[35] => weight_m_4[35].IN1
weight_m_4[36] => weight_m_4[36].IN1
weight_m_4[37] => weight_m_4[37].IN1
weight_m_4[38] => weight_m_4[38].IN1
weight_m_4[39] => weight_m_4[39].IN1
weight_m_4[40] => weight_m_4[40].IN1
weight_m_4[41] => weight_m_4[41].IN1
weight_m_4[42] => weight_m_4[42].IN1
weight_m_4[43] => weight_m_4[43].IN1
weight_m_4[44] => weight_m_4[44].IN1
weight_m_5[0] => weight_m_5[0].IN1
weight_m_5[1] => weight_m_5[1].IN1
weight_m_5[2] => weight_m_5[2].IN1
weight_m_5[3] => weight_m_5[3].IN1
weight_m_5[4] => weight_m_5[4].IN1
weight_m_5[5] => weight_m_5[5].IN1
weight_m_5[6] => weight_m_5[6].IN1
weight_m_5[7] => weight_m_5[7].IN1
weight_m_5[8] => weight_m_5[8].IN1
weight_m_5[9] => weight_m_5[9].IN1
weight_m_5[10] => weight_m_5[10].IN1
weight_m_5[11] => weight_m_5[11].IN1
weight_m_5[12] => weight_m_5[12].IN1
weight_m_5[13] => weight_m_5[13].IN1
weight_m_5[14] => weight_m_5[14].IN1
weight_m_5[15] => weight_m_5[15].IN1
weight_m_5[16] => weight_m_5[16].IN1
weight_m_5[17] => weight_m_5[17].IN1
weight_m_5[18] => weight_m_5[18].IN1
weight_m_5[19] => weight_m_5[19].IN1
weight_m_5[20] => weight_m_5[20].IN1
weight_m_5[21] => weight_m_5[21].IN1
weight_m_5[22] => weight_m_5[22].IN1
weight_m_5[23] => weight_m_5[23].IN1
weight_m_5[24] => weight_m_5[24].IN1
weight_m_5[25] => weight_m_5[25].IN1
weight_m_5[26] => weight_m_5[26].IN1
weight_m_5[27] => weight_m_5[27].IN1
weight_m_5[28] => weight_m_5[28].IN1
weight_m_5[29] => weight_m_5[29].IN1
weight_m_5[30] => weight_m_5[30].IN1
weight_m_5[31] => weight_m_5[31].IN1
weight_m_5[32] => weight_m_5[32].IN1
weight_m_5[33] => weight_m_5[33].IN1
weight_m_5[34] => weight_m_5[34].IN1
weight_m_5[35] => weight_m_5[35].IN1
weight_m_5[36] => weight_m_5[36].IN1
weight_m_5[37] => weight_m_5[37].IN1
weight_m_5[38] => weight_m_5[38].IN1
weight_m_5[39] => weight_m_5[39].IN1
weight_m_5[40] => weight_m_5[40].IN1
weight_m_5[41] => weight_m_5[41].IN1
weight_m_5[42] => weight_m_5[42].IN1
weight_m_5[43] => weight_m_5[43].IN1
weight_m_5[44] => weight_m_5[44].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
conv_valid << conv_valid.DB_MAX_OUTPUT_PORT_TYPE
conv_data[0] << conv_data[0].DB_MAX_OUTPUT_PORT_TYPE
conv_data[1] << conv_data[1].DB_MAX_OUTPUT_PORT_TYPE
conv_data[2] << conv_data[2].DB_MAX_OUTPUT_PORT_TYPE
conv_data[3] << conv_data[3].DB_MAX_OUTPUT_PORT_TYPE
conv_data[4] << conv_data[4].DB_MAX_OUTPUT_PORT_TYPE
conv_data[5] << conv_data[5].DB_MAX_OUTPUT_PORT_TYPE
conv_data[6] << conv_data[6].DB_MAX_OUTPUT_PORT_TYPE
conv_data[7] << conv_data[7].DB_MAX_OUTPUT_PORT_TYPE
conv_data[8] << conv_data[8].DB_MAX_OUTPUT_PORT_TYPE
conv_data[9] << conv_data[9].DB_MAX_OUTPUT_PORT_TYPE
conv_data[10] << conv_data[10].DB_MAX_OUTPUT_PORT_TYPE
conv_data[11] << conv_data[11].DB_MAX_OUTPUT_PORT_TYPE
conv_data[12] << conv_data[12].DB_MAX_OUTPUT_PORT_TYPE
conv_data[13] << conv_data[13].DB_MAX_OUTPUT_PORT_TYPE
conv_data[14] << conv_data[14].DB_MAX_OUTPUT_PORT_TYPE
conv_data[15] << conv_data[15].DB_MAX_OUTPUT_PORT_TYPE
conv_data[16] << conv_data[16].DB_MAX_OUTPUT_PORT_TYPE
conv_data[17] << conv_data[17].DB_MAX_OUTPUT_PORT_TYPE
conv_data[18] << conv_data[18].DB_MAX_OUTPUT_PORT_TYPE
conv_data[19] << conv_data[19].DB_MAX_OUTPUT_PORT_TYPE
conv_data[20] << conv_data[20].DB_MAX_OUTPUT_PORT_TYPE
conv_data[21] << conv_data[21].DB_MAX_OUTPUT_PORT_TYPE


|CNN|gen_5_5:u_gen_5_5
clk => clk.IN2
clk_orig => valid_reg.CLK
clk_orig => clken_cnt[0].CLK
clk_orig => clken_cnt[1].CLK
clk_orig => clken_cnt[2].CLK
clk_orig => clken_cnt[3].CLK
clk_orig => clken_cnt[4].CLK
clk_orig => clken_cnt[5].CLK
clk_orig => clken_cnt[6].CLK
clk_orig => clken_cnt[7].CLK
clk_orig => clken_cnt[8].CLK
clk_orig => clken_cnt[9].CLK
clk_orig => clken_cnt[10].CLK
clk_orig => clken_cnt[11].CLK
clk_orig => clken_cnt[12].CLK
rstn => address[0].ACLR
rstn => address[1].ACLR
rstn => address[2].ACLR
rstn => address[3].ACLR
rstn => address[4].ACLR
rstn => address[5].ACLR
rstn => address[6].ACLR
rstn => address[7].ACLR
rstn => address[8].ACLR
rstn => address[9].ACLR
rstn => valid_reg.ACLR
rstn => clken.ACLR
rstn => clken_cnt[0].ACLR
rstn => clken_cnt[1].ACLR
rstn => clken_cnt[2].ACLR
rstn => clken_cnt[3].ACLR
rstn => clken_cnt[4].ACLR
rstn => clken_cnt[5].ACLR
rstn => clken_cnt[6].ACLR
rstn => clken_cnt[7].ACLR
rstn => clken_cnt[8].ACLR
rstn => clken_cnt[9].ACLR
rstn => clken_cnt[10].ACLR
rstn => clken_cnt[11].ACLR
rstn => clken_cnt[12].ACLR
valid <= valid_reg.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[0] <= CNN_windows:u_CNN_windows.taps
x_m_1[1] <= CNN_windows:u_CNN_windows.taps
x_m_1[2] <= CNN_windows:u_CNN_windows.taps
x_m_1[3] <= CNN_windows:u_CNN_windows.taps
x_m_1[4] <= CNN_windows:u_CNN_windows.taps
x_m_1[5] <= CNN_windows:u_CNN_windows.taps
x_m_1[6] <= CNN_windows:u_CNN_windows.taps
x_m_1[7] <= CNN_windows:u_CNN_windows.taps
x_m_1[8] <= CNN_windows:u_CNN_windows.taps
x_m_1[9] <= CNN_windows:u_CNN_windows.taps
x_m_1[10] <= CNN_windows:u_CNN_windows.taps
x_m_1[11] <= CNN_windows:u_CNN_windows.taps
x_m_1[12] <= CNN_windows:u_CNN_windows.taps
x_m_1[13] <= CNN_windows:u_CNN_windows.taps
x_m_1[14] <= CNN_windows:u_CNN_windows.taps
x_m_1[15] <= CNN_windows:u_CNN_windows.taps
x_m_1[16] <= CNN_windows:u_CNN_windows.taps
x_m_1[17] <= CNN_windows:u_CNN_windows.taps
x_m_1[18] <= CNN_windows:u_CNN_windows.taps
x_m_1[19] <= CNN_windows:u_CNN_windows.taps
x_m_1[20] <= CNN_windows:u_CNN_windows.taps
x_m_1[21] <= CNN_windows:u_CNN_windows.taps
x_m_1[22] <= CNN_windows:u_CNN_windows.taps
x_m_1[23] <= CNN_windows:u_CNN_windows.taps
x_m_1[24] <= CNN_windows:u_CNN_windows.taps
x_m_1[25] <= CNN_windows:u_CNN_windows.taps
x_m_1[26] <= CNN_windows:u_CNN_windows.taps
x_m_1[27] <= CNN_windows:u_CNN_windows.taps
x_m_1[28] <= CNN_windows:u_CNN_windows.taps
x_m_1[29] <= CNN_windows:u_CNN_windows.taps
x_m_1[30] <= CNN_windows:u_CNN_windows.taps
x_m_1[31] <= CNN_windows:u_CNN_windows.taps
x_m_1[32] <= CNN_windows:u_CNN_windows.taps
x_m_1[33] <= CNN_windows:u_CNN_windows.taps
x_m_1[34] <= CNN_windows:u_CNN_windows.taps
x_m_1[35] <= CNN_windows:u_CNN_windows.taps
x_m_1[36] <= CNN_windows:u_CNN_windows.taps
x_m_1[37] <= CNN_windows:u_CNN_windows.taps
x_m_1[38] <= CNN_windows:u_CNN_windows.taps
x_m_1[39] <= CNN_windows:u_CNN_windows.taps
x_m_1[40] <= CNN_windows:u_CNN_windows.taps
x_m_1[41] <= CNN_windows:u_CNN_windows.taps
x_m_1[42] <= CNN_windows:u_CNN_windows.taps
x_m_1[43] <= CNN_windows:u_CNN_windows.taps
x_m_1[44] <= CNN_windows:u_CNN_windows.taps
x_m_2[0] <= CNN_windows:u_CNN_windows.taps
x_m_2[1] <= CNN_windows:u_CNN_windows.taps
x_m_2[2] <= CNN_windows:u_CNN_windows.taps
x_m_2[3] <= CNN_windows:u_CNN_windows.taps
x_m_2[4] <= CNN_windows:u_CNN_windows.taps
x_m_2[5] <= CNN_windows:u_CNN_windows.taps
x_m_2[6] <= CNN_windows:u_CNN_windows.taps
x_m_2[7] <= CNN_windows:u_CNN_windows.taps
x_m_2[8] <= CNN_windows:u_CNN_windows.taps
x_m_2[9] <= CNN_windows:u_CNN_windows.taps
x_m_2[10] <= CNN_windows:u_CNN_windows.taps
x_m_2[11] <= CNN_windows:u_CNN_windows.taps
x_m_2[12] <= CNN_windows:u_CNN_windows.taps
x_m_2[13] <= CNN_windows:u_CNN_windows.taps
x_m_2[14] <= CNN_windows:u_CNN_windows.taps
x_m_2[15] <= CNN_windows:u_CNN_windows.taps
x_m_2[16] <= CNN_windows:u_CNN_windows.taps
x_m_2[17] <= CNN_windows:u_CNN_windows.taps
x_m_2[18] <= CNN_windows:u_CNN_windows.taps
x_m_2[19] <= CNN_windows:u_CNN_windows.taps
x_m_2[20] <= CNN_windows:u_CNN_windows.taps
x_m_2[21] <= CNN_windows:u_CNN_windows.taps
x_m_2[22] <= CNN_windows:u_CNN_windows.taps
x_m_2[23] <= CNN_windows:u_CNN_windows.taps
x_m_2[24] <= CNN_windows:u_CNN_windows.taps
x_m_2[25] <= CNN_windows:u_CNN_windows.taps
x_m_2[26] <= CNN_windows:u_CNN_windows.taps
x_m_2[27] <= CNN_windows:u_CNN_windows.taps
x_m_2[28] <= CNN_windows:u_CNN_windows.taps
x_m_2[29] <= CNN_windows:u_CNN_windows.taps
x_m_2[30] <= CNN_windows:u_CNN_windows.taps
x_m_2[31] <= CNN_windows:u_CNN_windows.taps
x_m_2[32] <= CNN_windows:u_CNN_windows.taps
x_m_2[33] <= CNN_windows:u_CNN_windows.taps
x_m_2[34] <= CNN_windows:u_CNN_windows.taps
x_m_2[35] <= CNN_windows:u_CNN_windows.taps
x_m_2[36] <= CNN_windows:u_CNN_windows.taps
x_m_2[37] <= CNN_windows:u_CNN_windows.taps
x_m_2[38] <= CNN_windows:u_CNN_windows.taps
x_m_2[39] <= CNN_windows:u_CNN_windows.taps
x_m_2[40] <= CNN_windows:u_CNN_windows.taps
x_m_2[41] <= CNN_windows:u_CNN_windows.taps
x_m_2[42] <= CNN_windows:u_CNN_windows.taps
x_m_2[43] <= CNN_windows:u_CNN_windows.taps
x_m_2[44] <= CNN_windows:u_CNN_windows.taps
x_m_3[0] <= CNN_windows:u_CNN_windows.taps
x_m_3[1] <= CNN_windows:u_CNN_windows.taps
x_m_3[2] <= CNN_windows:u_CNN_windows.taps
x_m_3[3] <= CNN_windows:u_CNN_windows.taps
x_m_3[4] <= CNN_windows:u_CNN_windows.taps
x_m_3[5] <= CNN_windows:u_CNN_windows.taps
x_m_3[6] <= CNN_windows:u_CNN_windows.taps
x_m_3[7] <= CNN_windows:u_CNN_windows.taps
x_m_3[8] <= CNN_windows:u_CNN_windows.taps
x_m_3[9] <= CNN_windows:u_CNN_windows.taps
x_m_3[10] <= CNN_windows:u_CNN_windows.taps
x_m_3[11] <= CNN_windows:u_CNN_windows.taps
x_m_3[12] <= CNN_windows:u_CNN_windows.taps
x_m_3[13] <= CNN_windows:u_CNN_windows.taps
x_m_3[14] <= CNN_windows:u_CNN_windows.taps
x_m_3[15] <= CNN_windows:u_CNN_windows.taps
x_m_3[16] <= CNN_windows:u_CNN_windows.taps
x_m_3[17] <= CNN_windows:u_CNN_windows.taps
x_m_3[18] <= CNN_windows:u_CNN_windows.taps
x_m_3[19] <= CNN_windows:u_CNN_windows.taps
x_m_3[20] <= CNN_windows:u_CNN_windows.taps
x_m_3[21] <= CNN_windows:u_CNN_windows.taps
x_m_3[22] <= CNN_windows:u_CNN_windows.taps
x_m_3[23] <= CNN_windows:u_CNN_windows.taps
x_m_3[24] <= CNN_windows:u_CNN_windows.taps
x_m_3[25] <= CNN_windows:u_CNN_windows.taps
x_m_3[26] <= CNN_windows:u_CNN_windows.taps
x_m_3[27] <= CNN_windows:u_CNN_windows.taps
x_m_3[28] <= CNN_windows:u_CNN_windows.taps
x_m_3[29] <= CNN_windows:u_CNN_windows.taps
x_m_3[30] <= CNN_windows:u_CNN_windows.taps
x_m_3[31] <= CNN_windows:u_CNN_windows.taps
x_m_3[32] <= CNN_windows:u_CNN_windows.taps
x_m_3[33] <= CNN_windows:u_CNN_windows.taps
x_m_3[34] <= CNN_windows:u_CNN_windows.taps
x_m_3[35] <= CNN_windows:u_CNN_windows.taps
x_m_3[36] <= CNN_windows:u_CNN_windows.taps
x_m_3[37] <= CNN_windows:u_CNN_windows.taps
x_m_3[38] <= CNN_windows:u_CNN_windows.taps
x_m_3[39] <= CNN_windows:u_CNN_windows.taps
x_m_3[40] <= CNN_windows:u_CNN_windows.taps
x_m_3[41] <= CNN_windows:u_CNN_windows.taps
x_m_3[42] <= CNN_windows:u_CNN_windows.taps
x_m_3[43] <= CNN_windows:u_CNN_windows.taps
x_m_3[44] <= CNN_windows:u_CNN_windows.taps
x_m_4[0] <= CNN_windows:u_CNN_windows.taps
x_m_4[1] <= CNN_windows:u_CNN_windows.taps
x_m_4[2] <= CNN_windows:u_CNN_windows.taps
x_m_4[3] <= CNN_windows:u_CNN_windows.taps
x_m_4[4] <= CNN_windows:u_CNN_windows.taps
x_m_4[5] <= CNN_windows:u_CNN_windows.taps
x_m_4[6] <= CNN_windows:u_CNN_windows.taps
x_m_4[7] <= CNN_windows:u_CNN_windows.taps
x_m_4[8] <= CNN_windows:u_CNN_windows.taps
x_m_4[9] <= CNN_windows:u_CNN_windows.taps
x_m_4[10] <= CNN_windows:u_CNN_windows.taps
x_m_4[11] <= CNN_windows:u_CNN_windows.taps
x_m_4[12] <= CNN_windows:u_CNN_windows.taps
x_m_4[13] <= CNN_windows:u_CNN_windows.taps
x_m_4[14] <= CNN_windows:u_CNN_windows.taps
x_m_4[15] <= CNN_windows:u_CNN_windows.taps
x_m_4[16] <= CNN_windows:u_CNN_windows.taps
x_m_4[17] <= CNN_windows:u_CNN_windows.taps
x_m_4[18] <= CNN_windows:u_CNN_windows.taps
x_m_4[19] <= CNN_windows:u_CNN_windows.taps
x_m_4[20] <= CNN_windows:u_CNN_windows.taps
x_m_4[21] <= CNN_windows:u_CNN_windows.taps
x_m_4[22] <= CNN_windows:u_CNN_windows.taps
x_m_4[23] <= CNN_windows:u_CNN_windows.taps
x_m_4[24] <= CNN_windows:u_CNN_windows.taps
x_m_4[25] <= CNN_windows:u_CNN_windows.taps
x_m_4[26] <= CNN_windows:u_CNN_windows.taps
x_m_4[27] <= CNN_windows:u_CNN_windows.taps
x_m_4[28] <= CNN_windows:u_CNN_windows.taps
x_m_4[29] <= CNN_windows:u_CNN_windows.taps
x_m_4[30] <= CNN_windows:u_CNN_windows.taps
x_m_4[31] <= CNN_windows:u_CNN_windows.taps
x_m_4[32] <= CNN_windows:u_CNN_windows.taps
x_m_4[33] <= CNN_windows:u_CNN_windows.taps
x_m_4[34] <= CNN_windows:u_CNN_windows.taps
x_m_4[35] <= CNN_windows:u_CNN_windows.taps
x_m_4[36] <= CNN_windows:u_CNN_windows.taps
x_m_4[37] <= CNN_windows:u_CNN_windows.taps
x_m_4[38] <= CNN_windows:u_CNN_windows.taps
x_m_4[39] <= CNN_windows:u_CNN_windows.taps
x_m_4[40] <= CNN_windows:u_CNN_windows.taps
x_m_4[41] <= CNN_windows:u_CNN_windows.taps
x_m_4[42] <= CNN_windows:u_CNN_windows.taps
x_m_4[43] <= CNN_windows:u_CNN_windows.taps
x_m_4[44] <= CNN_windows:u_CNN_windows.taps
x_m_5[0] <= CNN_windows:u_CNN_windows.taps
x_m_5[1] <= CNN_windows:u_CNN_windows.taps
x_m_5[2] <= CNN_windows:u_CNN_windows.taps
x_m_5[3] <= CNN_windows:u_CNN_windows.taps
x_m_5[4] <= CNN_windows:u_CNN_windows.taps
x_m_5[5] <= CNN_windows:u_CNN_windows.taps
x_m_5[6] <= CNN_windows:u_CNN_windows.taps
x_m_5[7] <= CNN_windows:u_CNN_windows.taps
x_m_5[8] <= CNN_windows:u_CNN_windows.taps
x_m_5[9] <= CNN_windows:u_CNN_windows.taps
x_m_5[10] <= CNN_windows:u_CNN_windows.taps
x_m_5[11] <= CNN_windows:u_CNN_windows.taps
x_m_5[12] <= CNN_windows:u_CNN_windows.taps
x_m_5[13] <= CNN_windows:u_CNN_windows.taps
x_m_5[14] <= CNN_windows:u_CNN_windows.taps
x_m_5[15] <= CNN_windows:u_CNN_windows.taps
x_m_5[16] <= CNN_windows:u_CNN_windows.taps
x_m_5[17] <= CNN_windows:u_CNN_windows.taps
x_m_5[18] <= CNN_windows:u_CNN_windows.taps
x_m_5[19] <= CNN_windows:u_CNN_windows.taps
x_m_5[20] <= CNN_windows:u_CNN_windows.taps
x_m_5[21] <= CNN_windows:u_CNN_windows.taps
x_m_5[22] <= CNN_windows:u_CNN_windows.taps
x_m_5[23] <= CNN_windows:u_CNN_windows.taps
x_m_5[24] <= CNN_windows:u_CNN_windows.taps
x_m_5[25] <= CNN_windows:u_CNN_windows.taps
x_m_5[26] <= CNN_windows:u_CNN_windows.taps
x_m_5[27] <= CNN_windows:u_CNN_windows.taps
x_m_5[28] <= CNN_windows:u_CNN_windows.taps
x_m_5[29] <= CNN_windows:u_CNN_windows.taps
x_m_5[30] <= CNN_windows:u_CNN_windows.taps
x_m_5[31] <= CNN_windows:u_CNN_windows.taps
x_m_5[32] <= CNN_windows:u_CNN_windows.taps
x_m_5[33] <= CNN_windows:u_CNN_windows.taps
x_m_5[34] <= CNN_windows:u_CNN_windows.taps
x_m_5[35] <= CNN_windows:u_CNN_windows.taps
x_m_5[36] <= CNN_windows:u_CNN_windows.taps
x_m_5[37] <= CNN_windows:u_CNN_windows.taps
x_m_5[38] <= CNN_windows:u_CNN_windows.taps
x_m_5[39] <= CNN_windows:u_CNN_windows.taps
x_m_5[40] <= CNN_windows:u_CNN_windows.taps
x_m_5[41] <= CNN_windows:u_CNN_windows.taps
x_m_5[42] <= CNN_windows:u_CNN_windows.taps
x_m_5[43] <= CNN_windows:u_CNN_windows.taps
x_m_5[44] <= CNN_windows:u_CNN_windows.taps


|CNN|gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|CNN|gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tac1:auto_generated.address_a[0]
address_a[1] => altsyncram_tac1:auto_generated.address_a[1]
address_a[2] => altsyncram_tac1:auto_generated.address_a[2]
address_a[3] => altsyncram_tac1:auto_generated.address_a[3]
address_a[4] => altsyncram_tac1:auto_generated.address_a[4]
address_a[5] => altsyncram_tac1:auto_generated.address_a[5]
address_a[6] => altsyncram_tac1:auto_generated.address_a[6]
address_a[7] => altsyncram_tac1:auto_generated.address_a[7]
address_a[8] => altsyncram_tac1:auto_generated.address_a[8]
address_a[9] => altsyncram_tac1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tac1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tac1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tac1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tac1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tac1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tac1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tac1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tac1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tac1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tac1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CNN|gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component|altsyncram_tac1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[16] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[17] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[18] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[19] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[20] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[21] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[22] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[23] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[24] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[25] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[26] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[27] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[28] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[29] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[30] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[31] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[32] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[33] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[34] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[35] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[36] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[37] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[38] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[39] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[40] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[41] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[42] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[43] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[44] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4nv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4nv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4nv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4nv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4nv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4nv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4nv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4nv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4nv:auto_generated.shiftin[8]
clock => shift_taps_4nv:auto_generated.clock
clken => shift_taps_4nv:auto_generated.clken
shiftout[0] <= shift_taps_4nv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4nv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4nv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4nv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4nv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4nv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4nv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4nv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4nv:auto_generated.shiftout[8]
taps[0] <= shift_taps_4nv:auto_generated.taps[0]
taps[1] <= shift_taps_4nv:auto_generated.taps[1]
taps[2] <= shift_taps_4nv:auto_generated.taps[2]
taps[3] <= shift_taps_4nv:auto_generated.taps[3]
taps[4] <= shift_taps_4nv:auto_generated.taps[4]
taps[5] <= shift_taps_4nv:auto_generated.taps[5]
taps[6] <= shift_taps_4nv:auto_generated.taps[6]
taps[7] <= shift_taps_4nv:auto_generated.taps[7]
taps[8] <= shift_taps_4nv:auto_generated.taps[8]
taps[9] <= shift_taps_4nv:auto_generated.taps[9]
taps[10] <= shift_taps_4nv:auto_generated.taps[10]
taps[11] <= shift_taps_4nv:auto_generated.taps[11]
taps[12] <= shift_taps_4nv:auto_generated.taps[12]
taps[13] <= shift_taps_4nv:auto_generated.taps[13]
taps[14] <= shift_taps_4nv:auto_generated.taps[14]
taps[15] <= shift_taps_4nv:auto_generated.taps[15]
taps[16] <= shift_taps_4nv:auto_generated.taps[16]
taps[17] <= shift_taps_4nv:auto_generated.taps[17]
taps[18] <= shift_taps_4nv:auto_generated.taps[18]
taps[19] <= shift_taps_4nv:auto_generated.taps[19]
taps[20] <= shift_taps_4nv:auto_generated.taps[20]
taps[21] <= shift_taps_4nv:auto_generated.taps[21]
taps[22] <= shift_taps_4nv:auto_generated.taps[22]
taps[23] <= shift_taps_4nv:auto_generated.taps[23]
taps[24] <= shift_taps_4nv:auto_generated.taps[24]
taps[25] <= shift_taps_4nv:auto_generated.taps[25]
taps[26] <= shift_taps_4nv:auto_generated.taps[26]
taps[27] <= shift_taps_4nv:auto_generated.taps[27]
taps[28] <= shift_taps_4nv:auto_generated.taps[28]
taps[29] <= shift_taps_4nv:auto_generated.taps[29]
taps[30] <= shift_taps_4nv:auto_generated.taps[30]
taps[31] <= shift_taps_4nv:auto_generated.taps[31]
taps[32] <= shift_taps_4nv:auto_generated.taps[32]
taps[33] <= shift_taps_4nv:auto_generated.taps[33]
taps[34] <= shift_taps_4nv:auto_generated.taps[34]
taps[35] <= shift_taps_4nv:auto_generated.taps[35]
taps[36] <= shift_taps_4nv:auto_generated.taps[36]
taps[37] <= shift_taps_4nv:auto_generated.taps[37]
taps[38] <= shift_taps_4nv:auto_generated.taps[38]
taps[39] <= shift_taps_4nv:auto_generated.taps[39]
taps[40] <= shift_taps_4nv:auto_generated.taps[40]
taps[41] <= shift_taps_4nv:auto_generated.taps[41]
taps[42] <= shift_taps_4nv:auto_generated.taps[42]
taps[43] <= shift_taps_4nv:auto_generated.taps[43]
taps[44] <= shift_taps_4nv:auto_generated.taps[44]
aclr => ~NO_FANOUT~


|CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated
clken => altsyncram_0ca1:altsyncram2.clocken0
clken => cntr_gpf:cntr1.clk_en
clock => altsyncram_0ca1:altsyncram2.clock0
clock => cntr_gpf:cntr1.clock
shiftin[0] => altsyncram_0ca1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_0ca1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_0ca1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_0ca1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_0ca1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_0ca1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_0ca1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_0ca1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_0ca1:altsyncram2.data_a[8]
shiftout[0] <= altsyncram_0ca1:altsyncram2.q_b[36]
shiftout[1] <= altsyncram_0ca1:altsyncram2.q_b[37]
shiftout[2] <= altsyncram_0ca1:altsyncram2.q_b[38]
shiftout[3] <= altsyncram_0ca1:altsyncram2.q_b[39]
shiftout[4] <= altsyncram_0ca1:altsyncram2.q_b[40]
shiftout[5] <= altsyncram_0ca1:altsyncram2.q_b[41]
shiftout[6] <= altsyncram_0ca1:altsyncram2.q_b[42]
shiftout[7] <= altsyncram_0ca1:altsyncram2.q_b[43]
shiftout[8] <= altsyncram_0ca1:altsyncram2.q_b[44]
taps[0] <= altsyncram_0ca1:altsyncram2.q_b[0]
taps[1] <= altsyncram_0ca1:altsyncram2.q_b[1]
taps[2] <= altsyncram_0ca1:altsyncram2.q_b[2]
taps[3] <= altsyncram_0ca1:altsyncram2.q_b[3]
taps[4] <= altsyncram_0ca1:altsyncram2.q_b[4]
taps[5] <= altsyncram_0ca1:altsyncram2.q_b[5]
taps[6] <= altsyncram_0ca1:altsyncram2.q_b[6]
taps[7] <= altsyncram_0ca1:altsyncram2.q_b[7]
taps[8] <= altsyncram_0ca1:altsyncram2.q_b[8]
taps[9] <= altsyncram_0ca1:altsyncram2.q_b[9]
taps[10] <= altsyncram_0ca1:altsyncram2.q_b[10]
taps[11] <= altsyncram_0ca1:altsyncram2.q_b[11]
taps[12] <= altsyncram_0ca1:altsyncram2.q_b[12]
taps[13] <= altsyncram_0ca1:altsyncram2.q_b[13]
taps[14] <= altsyncram_0ca1:altsyncram2.q_b[14]
taps[15] <= altsyncram_0ca1:altsyncram2.q_b[15]
taps[16] <= altsyncram_0ca1:altsyncram2.q_b[16]
taps[17] <= altsyncram_0ca1:altsyncram2.q_b[17]
taps[18] <= altsyncram_0ca1:altsyncram2.q_b[18]
taps[19] <= altsyncram_0ca1:altsyncram2.q_b[19]
taps[20] <= altsyncram_0ca1:altsyncram2.q_b[20]
taps[21] <= altsyncram_0ca1:altsyncram2.q_b[21]
taps[22] <= altsyncram_0ca1:altsyncram2.q_b[22]
taps[23] <= altsyncram_0ca1:altsyncram2.q_b[23]
taps[24] <= altsyncram_0ca1:altsyncram2.q_b[24]
taps[25] <= altsyncram_0ca1:altsyncram2.q_b[25]
taps[26] <= altsyncram_0ca1:altsyncram2.q_b[26]
taps[27] <= altsyncram_0ca1:altsyncram2.q_b[27]
taps[28] <= altsyncram_0ca1:altsyncram2.q_b[28]
taps[29] <= altsyncram_0ca1:altsyncram2.q_b[29]
taps[30] <= altsyncram_0ca1:altsyncram2.q_b[30]
taps[31] <= altsyncram_0ca1:altsyncram2.q_b[31]
taps[32] <= altsyncram_0ca1:altsyncram2.q_b[32]
taps[33] <= altsyncram_0ca1:altsyncram2.q_b[33]
taps[34] <= altsyncram_0ca1:altsyncram2.q_b[34]
taps[35] <= altsyncram_0ca1:altsyncram2.q_b[35]
taps[36] <= altsyncram_0ca1:altsyncram2.q_b[36]
taps[37] <= altsyncram_0ca1:altsyncram2.q_b[37]
taps[38] <= altsyncram_0ca1:altsyncram2.q_b[38]
taps[39] <= altsyncram_0ca1:altsyncram2.q_b[39]
taps[40] <= altsyncram_0ca1:altsyncram2.q_b[40]
taps[41] <= altsyncram_0ca1:altsyncram2.q_b[41]
taps[42] <= altsyncram_0ca1:altsyncram2.q_b[42]
taps[43] <= altsyncram_0ca1:altsyncram2.q_b[43]
taps[44] <= altsyncram_0ca1:altsyncram2.q_b[44]


|CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|altsyncram_0ca1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
clocken0 => ram_block3a36.ENA0
clocken0 => ram_block3a37.ENA0
clocken0 => ram_block3a38.ENA0
clocken0 => ram_block3a39.ENA0
clocken0 => ram_block3a40.ENA0
clocken0 => ram_block3a41.ENA0
clocken0 => ram_block3a42.ENA0
clocken0 => ram_block3a43.ENA0
clocken0 => ram_block3a44.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
data_a[36] => ram_block3a36.PORTADATAIN
data_a[37] => ram_block3a37.PORTADATAIN
data_a[38] => ram_block3a38.PORTADATAIN
data_a[39] => ram_block3a39.PORTADATAIN
data_a[40] => ram_block3a40.PORTADATAIN
data_a[41] => ram_block3a41.PORTADATAIN
data_a[42] => ram_block3a42.PORTADATAIN
data_a[43] => ram_block3a43.PORTADATAIN
data_a[44] => ram_block3a44.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE
wren_a => ram_block3a36.PORTAWE
wren_a => ram_block3a37.PORTAWE
wren_a => ram_block3a38.PORTAWE
wren_a => ram_block3a39.PORTAWE
wren_a => ram_block3a40.PORTAWE
wren_a => ram_block3a41.PORTAWE
wren_a => ram_block3a42.PORTAWE
wren_a => ram_block3a43.PORTAWE
wren_a => ram_block3a44.PORTAWE


|CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|cntr_gpf:cntr1
clk_en => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE


|CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CNN|conv:u_conv
clk => clk.IN5
rstn => datab[1][0].ACLR
rstn => datab[1][1].ACLR
rstn => datab[1][2].ACLR
rstn => datab[1][3].ACLR
rstn => datab[1][4].ACLR
rstn => datab[1][5].ACLR
rstn => datab[1][6].ACLR
rstn => datab[1][7].ACLR
rstn => datab[1][8].ACLR
rstn => datab[2][0].ACLR
rstn => datab[2][1].ACLR
rstn => datab[2][2].ACLR
rstn => datab[2][3].ACLR
rstn => datab[2][4].ACLR
rstn => datab[2][5].ACLR
rstn => datab[2][6].ACLR
rstn => datab[2][7].ACLR
rstn => datab[2][8].ACLR
rstn => datab[3][0].ACLR
rstn => datab[3][1].ACLR
rstn => datab[3][2].ACLR
rstn => datab[3][3].ACLR
rstn => datab[3][4].ACLR
rstn => datab[3][5].ACLR
rstn => datab[3][6].ACLR
rstn => datab[3][7].ACLR
rstn => datab[3][8].ACLR
rstn => datab[4][0].ACLR
rstn => datab[4][1].ACLR
rstn => datab[4][2].ACLR
rstn => datab[4][3].ACLR
rstn => datab[4][4].ACLR
rstn => datab[4][5].ACLR
rstn => datab[4][6].ACLR
rstn => datab[4][7].ACLR
rstn => datab[4][8].ACLR
rstn => datab[5][0].ACLR
rstn => datab[5][1].ACLR
rstn => datab[5][2].ACLR
rstn => datab[5][3].ACLR
rstn => datab[5][4].ACLR
rstn => datab[5][5].ACLR
rstn => datab[5][6].ACLR
rstn => datab[5][7].ACLR
rstn => datab[5][8].ACLR
rstn => dataa[1][0].ACLR
rstn => dataa[1][1].ACLR
rstn => dataa[1][2].ACLR
rstn => dataa[1][3].ACLR
rstn => dataa[1][4].ACLR
rstn => dataa[1][5].ACLR
rstn => dataa[1][6].ACLR
rstn => dataa[1][7].ACLR
rstn => dataa[1][8].ACLR
rstn => dataa[2][0].ACLR
rstn => dataa[2][1].ACLR
rstn => dataa[2][2].ACLR
rstn => dataa[2][3].ACLR
rstn => dataa[2][4].ACLR
rstn => dataa[2][5].ACLR
rstn => dataa[2][6].ACLR
rstn => dataa[2][7].ACLR
rstn => dataa[2][8].ACLR
rstn => dataa[3][0].ACLR
rstn => dataa[3][1].ACLR
rstn => dataa[3][2].ACLR
rstn => dataa[3][3].ACLR
rstn => dataa[3][4].ACLR
rstn => dataa[3][5].ACLR
rstn => dataa[3][6].ACLR
rstn => dataa[3][7].ACLR
rstn => dataa[3][8].ACLR
rstn => dataa[4][0].ACLR
rstn => dataa[4][1].ACLR
rstn => dataa[4][2].ACLR
rstn => dataa[4][3].ACLR
rstn => dataa[4][4].ACLR
rstn => dataa[4][5].ACLR
rstn => dataa[4][6].ACLR
rstn => dataa[4][7].ACLR
rstn => dataa[4][8].ACLR
rstn => dataa[5][0].ACLR
rstn => dataa[5][1].ACLR
rstn => dataa[5][2].ACLR
rstn => dataa[5][3].ACLR
rstn => dataa[5][4].ACLR
rstn => dataa[5][5].ACLR
rstn => dataa[5][6].ACLR
rstn => dataa[5][7].ACLR
rstn => dataa[5][8].ACLR
rstn => aclr0_sig_d2.ACLR
rstn => aclr0_sig_d1.ACLR
rstn => valid_cnt[0].ACLR
rstn => valid_cnt[1].ACLR
rstn => valid_cnt[2].ACLR
rstn => valid_cnt[3].ACLR
rstn => valid_cnt[4].ACLR
rstn => valid_cnt[5].ACLR
rstn => add_data[0].ACLR
rstn => add_data[1].ACLR
rstn => add_data[2].ACLR
rstn => add_data[3].ACLR
rstn => add_data[4].ACLR
rstn => add_data[5].ACLR
rstn => add_data[6].ACLR
rstn => add_data[7].ACLR
rstn => add_data[8].ACLR
rstn => add_data[9].ACLR
rstn => add_data[10].ACLR
rstn => add_data[11].ACLR
rstn => add_data[12].ACLR
rstn => add_data[13].ACLR
rstn => add_data[14].ACLR
rstn => add_data[15].ACLR
rstn => add_data[16].ACLR
rstn => add_data[17].ACLR
rstn => add_data[18].ACLR
rstn => add_data[19].ACLR
rstn => add_data[20].ACLR
rstn => add_data[21].ACLR
rstn => state~4.DATAIN
rstn => aclr0_sig.ENA
x_valid => Selector0.IN3
x_valid => state.DATAB
x_m_1[0] => Selector46.IN6
x_m_1[1] => Selector45.IN6
x_m_1[2] => Selector44.IN6
x_m_1[3] => Selector43.IN6
x_m_1[4] => Selector42.IN6
x_m_1[5] => Selector41.IN6
x_m_1[6] => Selector40.IN6
x_m_1[7] => Selector39.IN6
x_m_1[8] => Selector38.IN6
x_m_1[9] => Selector46.IN5
x_m_1[10] => Selector45.IN5
x_m_1[11] => Selector44.IN5
x_m_1[12] => Selector43.IN5
x_m_1[13] => Selector42.IN5
x_m_1[14] => Selector41.IN5
x_m_1[15] => Selector40.IN5
x_m_1[16] => Selector39.IN5
x_m_1[17] => Selector38.IN5
x_m_1[18] => Selector46.IN4
x_m_1[19] => Selector45.IN4
x_m_1[20] => Selector44.IN4
x_m_1[21] => Selector43.IN4
x_m_1[22] => Selector42.IN4
x_m_1[23] => Selector41.IN4
x_m_1[24] => Selector40.IN4
x_m_1[25] => Selector39.IN4
x_m_1[26] => Selector38.IN4
x_m_1[27] => Selector46.IN3
x_m_1[28] => Selector45.IN3
x_m_1[29] => Selector44.IN3
x_m_1[30] => Selector43.IN3
x_m_1[31] => Selector42.IN3
x_m_1[32] => Selector41.IN3
x_m_1[33] => Selector40.IN3
x_m_1[34] => Selector39.IN3
x_m_1[35] => Selector38.IN3
x_m_1[36] => Selector46.IN2
x_m_1[37] => Selector45.IN2
x_m_1[38] => Selector44.IN2
x_m_1[39] => Selector43.IN2
x_m_1[40] => Selector42.IN2
x_m_1[41] => Selector41.IN2
x_m_1[42] => Selector40.IN2
x_m_1[43] => Selector39.IN2
x_m_1[44] => Selector38.IN2
x_m_2[0] => Selector37.IN6
x_m_2[1] => Selector36.IN6
x_m_2[2] => Selector35.IN6
x_m_2[3] => Selector34.IN6
x_m_2[4] => Selector33.IN6
x_m_2[5] => Selector32.IN6
x_m_2[6] => Selector31.IN6
x_m_2[7] => Selector30.IN6
x_m_2[8] => Selector29.IN6
x_m_2[9] => Selector37.IN5
x_m_2[10] => Selector36.IN5
x_m_2[11] => Selector35.IN5
x_m_2[12] => Selector34.IN5
x_m_2[13] => Selector33.IN5
x_m_2[14] => Selector32.IN5
x_m_2[15] => Selector31.IN5
x_m_2[16] => Selector30.IN5
x_m_2[17] => Selector29.IN5
x_m_2[18] => Selector37.IN4
x_m_2[19] => Selector36.IN4
x_m_2[20] => Selector35.IN4
x_m_2[21] => Selector34.IN4
x_m_2[22] => Selector33.IN4
x_m_2[23] => Selector32.IN4
x_m_2[24] => Selector31.IN4
x_m_2[25] => Selector30.IN4
x_m_2[26] => Selector29.IN4
x_m_2[27] => Selector37.IN3
x_m_2[28] => Selector36.IN3
x_m_2[29] => Selector35.IN3
x_m_2[30] => Selector34.IN3
x_m_2[31] => Selector33.IN3
x_m_2[32] => Selector32.IN3
x_m_2[33] => Selector31.IN3
x_m_2[34] => Selector30.IN3
x_m_2[35] => Selector29.IN3
x_m_2[36] => Selector37.IN2
x_m_2[37] => Selector36.IN2
x_m_2[38] => Selector35.IN2
x_m_2[39] => Selector34.IN2
x_m_2[40] => Selector33.IN2
x_m_2[41] => Selector32.IN2
x_m_2[42] => Selector31.IN2
x_m_2[43] => Selector30.IN2
x_m_2[44] => Selector29.IN2
x_m_3[0] => Selector28.IN6
x_m_3[1] => Selector27.IN6
x_m_3[2] => Selector26.IN6
x_m_3[3] => Selector25.IN6
x_m_3[4] => Selector24.IN6
x_m_3[5] => Selector23.IN6
x_m_3[6] => Selector22.IN6
x_m_3[7] => Selector21.IN6
x_m_3[8] => Selector20.IN6
x_m_3[9] => Selector28.IN5
x_m_3[10] => Selector27.IN5
x_m_3[11] => Selector26.IN5
x_m_3[12] => Selector25.IN5
x_m_3[13] => Selector24.IN5
x_m_3[14] => Selector23.IN5
x_m_3[15] => Selector22.IN5
x_m_3[16] => Selector21.IN5
x_m_3[17] => Selector20.IN5
x_m_3[18] => Selector28.IN4
x_m_3[19] => Selector27.IN4
x_m_3[20] => Selector26.IN4
x_m_3[21] => Selector25.IN4
x_m_3[22] => Selector24.IN4
x_m_3[23] => Selector23.IN4
x_m_3[24] => Selector22.IN4
x_m_3[25] => Selector21.IN4
x_m_3[26] => Selector20.IN4
x_m_3[27] => Selector28.IN3
x_m_3[28] => Selector27.IN3
x_m_3[29] => Selector26.IN3
x_m_3[30] => Selector25.IN3
x_m_3[31] => Selector24.IN3
x_m_3[32] => Selector23.IN3
x_m_3[33] => Selector22.IN3
x_m_3[34] => Selector21.IN3
x_m_3[35] => Selector20.IN3
x_m_3[36] => Selector28.IN2
x_m_3[37] => Selector27.IN2
x_m_3[38] => Selector26.IN2
x_m_3[39] => Selector25.IN2
x_m_3[40] => Selector24.IN2
x_m_3[41] => Selector23.IN2
x_m_3[42] => Selector22.IN2
x_m_3[43] => Selector21.IN2
x_m_3[44] => Selector20.IN2
x_m_4[0] => Selector19.IN6
x_m_4[1] => Selector18.IN6
x_m_4[2] => Selector17.IN6
x_m_4[3] => Selector16.IN6
x_m_4[4] => Selector15.IN6
x_m_4[5] => Selector14.IN6
x_m_4[6] => Selector13.IN6
x_m_4[7] => Selector12.IN6
x_m_4[8] => Selector11.IN6
x_m_4[9] => Selector19.IN5
x_m_4[10] => Selector18.IN5
x_m_4[11] => Selector17.IN5
x_m_4[12] => Selector16.IN5
x_m_4[13] => Selector15.IN5
x_m_4[14] => Selector14.IN5
x_m_4[15] => Selector13.IN5
x_m_4[16] => Selector12.IN5
x_m_4[17] => Selector11.IN5
x_m_4[18] => Selector19.IN4
x_m_4[19] => Selector18.IN4
x_m_4[20] => Selector17.IN4
x_m_4[21] => Selector16.IN4
x_m_4[22] => Selector15.IN4
x_m_4[23] => Selector14.IN4
x_m_4[24] => Selector13.IN4
x_m_4[25] => Selector12.IN4
x_m_4[26] => Selector11.IN4
x_m_4[27] => Selector19.IN3
x_m_4[28] => Selector18.IN3
x_m_4[29] => Selector17.IN3
x_m_4[30] => Selector16.IN3
x_m_4[31] => Selector15.IN3
x_m_4[32] => Selector14.IN3
x_m_4[33] => Selector13.IN3
x_m_4[34] => Selector12.IN3
x_m_4[35] => Selector11.IN3
x_m_4[36] => Selector19.IN2
x_m_4[37] => Selector18.IN2
x_m_4[38] => Selector17.IN2
x_m_4[39] => Selector16.IN2
x_m_4[40] => Selector15.IN2
x_m_4[41] => Selector14.IN2
x_m_4[42] => Selector13.IN2
x_m_4[43] => Selector12.IN2
x_m_4[44] => Selector11.IN2
x_m_5[0] => Selector10.IN6
x_m_5[1] => Selector9.IN6
x_m_5[2] => Selector8.IN6
x_m_5[3] => Selector7.IN6
x_m_5[4] => Selector6.IN6
x_m_5[5] => Selector5.IN6
x_m_5[6] => Selector4.IN6
x_m_5[7] => Selector3.IN6
x_m_5[8] => Selector2.IN6
x_m_5[9] => Selector10.IN5
x_m_5[10] => Selector9.IN5
x_m_5[11] => Selector8.IN5
x_m_5[12] => Selector7.IN5
x_m_5[13] => Selector6.IN5
x_m_5[14] => Selector5.IN5
x_m_5[15] => Selector4.IN5
x_m_5[16] => Selector3.IN5
x_m_5[17] => Selector2.IN5
x_m_5[18] => Selector10.IN4
x_m_5[19] => Selector9.IN4
x_m_5[20] => Selector8.IN4
x_m_5[21] => Selector7.IN4
x_m_5[22] => Selector6.IN4
x_m_5[23] => Selector5.IN4
x_m_5[24] => Selector4.IN4
x_m_5[25] => Selector3.IN4
x_m_5[26] => Selector2.IN4
x_m_5[27] => Selector10.IN3
x_m_5[28] => Selector9.IN3
x_m_5[29] => Selector8.IN3
x_m_5[30] => Selector7.IN3
x_m_5[31] => Selector6.IN3
x_m_5[32] => Selector5.IN3
x_m_5[33] => Selector4.IN3
x_m_5[34] => Selector3.IN3
x_m_5[35] => Selector2.IN3
x_m_5[36] => Selector10.IN2
x_m_5[37] => Selector9.IN2
x_m_5[38] => Selector8.IN2
x_m_5[39] => Selector7.IN2
x_m_5[40] => Selector6.IN2
x_m_5[41] => Selector5.IN2
x_m_5[42] => Selector4.IN2
x_m_5[43] => Selector3.IN2
x_m_5[44] => Selector2.IN2
weight_m_1[0] => Selector91.IN6
weight_m_1[1] => Selector90.IN6
weight_m_1[2] => Selector89.IN6
weight_m_1[3] => Selector88.IN6
weight_m_1[4] => Selector87.IN6
weight_m_1[5] => Selector86.IN6
weight_m_1[6] => Selector85.IN6
weight_m_1[7] => Selector84.IN6
weight_m_1[8] => Selector83.IN6
weight_m_1[9] => Selector91.IN5
weight_m_1[10] => Selector90.IN5
weight_m_1[11] => Selector89.IN5
weight_m_1[12] => Selector88.IN5
weight_m_1[13] => Selector87.IN5
weight_m_1[14] => Selector86.IN5
weight_m_1[15] => Selector85.IN5
weight_m_1[16] => Selector84.IN5
weight_m_1[17] => Selector83.IN5
weight_m_1[18] => Selector91.IN4
weight_m_1[19] => Selector90.IN4
weight_m_1[20] => Selector89.IN4
weight_m_1[21] => Selector88.IN4
weight_m_1[22] => Selector87.IN4
weight_m_1[23] => Selector86.IN4
weight_m_1[24] => Selector85.IN4
weight_m_1[25] => Selector84.IN4
weight_m_1[26] => Selector83.IN4
weight_m_1[27] => Selector91.IN3
weight_m_1[28] => Selector90.IN3
weight_m_1[29] => Selector89.IN3
weight_m_1[30] => Selector88.IN3
weight_m_1[31] => Selector87.IN3
weight_m_1[32] => Selector86.IN3
weight_m_1[33] => Selector85.IN3
weight_m_1[34] => Selector84.IN3
weight_m_1[35] => Selector83.IN3
weight_m_1[36] => Selector91.IN2
weight_m_1[37] => Selector90.IN2
weight_m_1[38] => Selector89.IN2
weight_m_1[39] => Selector88.IN2
weight_m_1[40] => Selector87.IN2
weight_m_1[41] => Selector86.IN2
weight_m_1[42] => Selector85.IN2
weight_m_1[43] => Selector84.IN2
weight_m_1[44] => Selector83.IN2
weight_m_2[0] => Selector82.IN6
weight_m_2[1] => Selector81.IN6
weight_m_2[2] => Selector80.IN6
weight_m_2[3] => Selector79.IN6
weight_m_2[4] => Selector78.IN6
weight_m_2[5] => Selector77.IN6
weight_m_2[6] => Selector76.IN6
weight_m_2[7] => Selector75.IN6
weight_m_2[8] => Selector74.IN6
weight_m_2[9] => Selector82.IN5
weight_m_2[10] => Selector81.IN5
weight_m_2[11] => Selector80.IN5
weight_m_2[12] => Selector79.IN5
weight_m_2[13] => Selector78.IN5
weight_m_2[14] => Selector77.IN5
weight_m_2[15] => Selector76.IN5
weight_m_2[16] => Selector75.IN5
weight_m_2[17] => Selector74.IN5
weight_m_2[18] => Selector82.IN4
weight_m_2[19] => Selector81.IN4
weight_m_2[20] => Selector80.IN4
weight_m_2[21] => Selector79.IN4
weight_m_2[22] => Selector78.IN4
weight_m_2[23] => Selector77.IN4
weight_m_2[24] => Selector76.IN4
weight_m_2[25] => Selector75.IN4
weight_m_2[26] => Selector74.IN4
weight_m_2[27] => Selector82.IN3
weight_m_2[28] => Selector81.IN3
weight_m_2[29] => Selector80.IN3
weight_m_2[30] => Selector79.IN3
weight_m_2[31] => Selector78.IN3
weight_m_2[32] => Selector77.IN3
weight_m_2[33] => Selector76.IN3
weight_m_2[34] => Selector75.IN3
weight_m_2[35] => Selector74.IN3
weight_m_2[36] => Selector82.IN2
weight_m_2[37] => Selector81.IN2
weight_m_2[38] => Selector80.IN2
weight_m_2[39] => Selector79.IN2
weight_m_2[40] => Selector78.IN2
weight_m_2[41] => Selector77.IN2
weight_m_2[42] => Selector76.IN2
weight_m_2[43] => Selector75.IN2
weight_m_2[44] => Selector74.IN2
weight_m_3[0] => Selector73.IN6
weight_m_3[1] => Selector72.IN6
weight_m_3[2] => Selector71.IN6
weight_m_3[3] => Selector70.IN6
weight_m_3[4] => Selector69.IN6
weight_m_3[5] => Selector68.IN6
weight_m_3[6] => Selector67.IN6
weight_m_3[7] => Selector66.IN6
weight_m_3[8] => Selector65.IN6
weight_m_3[9] => Selector73.IN5
weight_m_3[10] => Selector72.IN5
weight_m_3[11] => Selector71.IN5
weight_m_3[12] => Selector70.IN5
weight_m_3[13] => Selector69.IN5
weight_m_3[14] => Selector68.IN5
weight_m_3[15] => Selector67.IN5
weight_m_3[16] => Selector66.IN5
weight_m_3[17] => Selector65.IN5
weight_m_3[18] => Selector73.IN4
weight_m_3[19] => Selector72.IN4
weight_m_3[20] => Selector71.IN4
weight_m_3[21] => Selector70.IN4
weight_m_3[22] => Selector69.IN4
weight_m_3[23] => Selector68.IN4
weight_m_3[24] => Selector67.IN4
weight_m_3[25] => Selector66.IN4
weight_m_3[26] => Selector65.IN4
weight_m_3[27] => Selector73.IN3
weight_m_3[28] => Selector72.IN3
weight_m_3[29] => Selector71.IN3
weight_m_3[30] => Selector70.IN3
weight_m_3[31] => Selector69.IN3
weight_m_3[32] => Selector68.IN3
weight_m_3[33] => Selector67.IN3
weight_m_3[34] => Selector66.IN3
weight_m_3[35] => Selector65.IN3
weight_m_3[36] => Selector73.IN2
weight_m_3[37] => Selector72.IN2
weight_m_3[38] => Selector71.IN2
weight_m_3[39] => Selector70.IN2
weight_m_3[40] => Selector69.IN2
weight_m_3[41] => Selector68.IN2
weight_m_3[42] => Selector67.IN2
weight_m_3[43] => Selector66.IN2
weight_m_3[44] => Selector65.IN2
weight_m_4[0] => Selector64.IN6
weight_m_4[1] => Selector63.IN6
weight_m_4[2] => Selector62.IN6
weight_m_4[3] => Selector61.IN6
weight_m_4[4] => Selector60.IN6
weight_m_4[5] => Selector59.IN6
weight_m_4[6] => Selector58.IN6
weight_m_4[7] => Selector57.IN6
weight_m_4[8] => Selector56.IN6
weight_m_4[9] => Selector64.IN5
weight_m_4[10] => Selector63.IN5
weight_m_4[11] => Selector62.IN5
weight_m_4[12] => Selector61.IN5
weight_m_4[13] => Selector60.IN5
weight_m_4[14] => Selector59.IN5
weight_m_4[15] => Selector58.IN5
weight_m_4[16] => Selector57.IN5
weight_m_4[17] => Selector56.IN5
weight_m_4[18] => Selector64.IN4
weight_m_4[19] => Selector63.IN4
weight_m_4[20] => Selector62.IN4
weight_m_4[21] => Selector61.IN4
weight_m_4[22] => Selector60.IN4
weight_m_4[23] => Selector59.IN4
weight_m_4[24] => Selector58.IN4
weight_m_4[25] => Selector57.IN4
weight_m_4[26] => Selector56.IN4
weight_m_4[27] => Selector64.IN3
weight_m_4[28] => Selector63.IN3
weight_m_4[29] => Selector62.IN3
weight_m_4[30] => Selector61.IN3
weight_m_4[31] => Selector60.IN3
weight_m_4[32] => Selector59.IN3
weight_m_4[33] => Selector58.IN3
weight_m_4[34] => Selector57.IN3
weight_m_4[35] => Selector56.IN3
weight_m_4[36] => Selector64.IN2
weight_m_4[37] => Selector63.IN2
weight_m_4[38] => Selector62.IN2
weight_m_4[39] => Selector61.IN2
weight_m_4[40] => Selector60.IN2
weight_m_4[41] => Selector59.IN2
weight_m_4[42] => Selector58.IN2
weight_m_4[43] => Selector57.IN2
weight_m_4[44] => Selector56.IN2
weight_m_5[0] => Selector55.IN6
weight_m_5[1] => Selector54.IN6
weight_m_5[2] => Selector53.IN6
weight_m_5[3] => Selector52.IN6
weight_m_5[4] => Selector51.IN6
weight_m_5[5] => Selector50.IN6
weight_m_5[6] => Selector49.IN6
weight_m_5[7] => Selector48.IN6
weight_m_5[8] => Selector47.IN6
weight_m_5[9] => Selector55.IN5
weight_m_5[10] => Selector54.IN5
weight_m_5[11] => Selector53.IN5
weight_m_5[12] => Selector52.IN5
weight_m_5[13] => Selector51.IN5
weight_m_5[14] => Selector50.IN5
weight_m_5[15] => Selector49.IN5
weight_m_5[16] => Selector48.IN5
weight_m_5[17] => Selector47.IN5
weight_m_5[18] => Selector55.IN4
weight_m_5[19] => Selector54.IN4
weight_m_5[20] => Selector53.IN4
weight_m_5[21] => Selector52.IN4
weight_m_5[22] => Selector51.IN4
weight_m_5[23] => Selector50.IN4
weight_m_5[24] => Selector49.IN4
weight_m_5[25] => Selector48.IN4
weight_m_5[26] => Selector47.IN4
weight_m_5[27] => Selector55.IN3
weight_m_5[28] => Selector54.IN3
weight_m_5[29] => Selector53.IN3
weight_m_5[30] => Selector52.IN3
weight_m_5[31] => Selector51.IN3
weight_m_5[32] => Selector50.IN3
weight_m_5[33] => Selector49.IN3
weight_m_5[34] => Selector48.IN3
weight_m_5[35] => Selector47.IN3
weight_m_5[36] => Selector55.IN2
weight_m_5[37] => Selector54.IN2
weight_m_5[38] => Selector53.IN2
weight_m_5[39] => Selector52.IN2
weight_m_5[40] => Selector51.IN2
weight_m_5[41] => Selector50.IN2
weight_m_5[42] => Selector49.IN2
weight_m_5[43] => Selector48.IN2
weight_m_5[44] => Selector47.IN2
bias[0] => Add4.IN22
bias[1] => Add4.IN21
bias[2] => Add4.IN20
bias[3] => Add4.IN19
bias[4] => Add4.IN18
bias[5] => Add4.IN17
bias[6] => Add4.IN16
bias[7] => Add4.IN15
bias[8] => Add4.IN1
bias[8] => Add4.IN2
bias[8] => Add4.IN3
bias[8] => Add4.IN4
bias[8] => Add4.IN5
bias[8] => Add4.IN6
bias[8] => Add4.IN7
bias[8] => Add4.IN8
bias[8] => Add4.IN9
bias[8] => Add4.IN10
bias[8] => Add4.IN11
bias[8] => Add4.IN12
bias[8] => Add4.IN13
bias[8] => Add4.IN14
conv_valid <= conv_valid.DB_MAX_OUTPUT_PORT_TYPE
conv_data[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
conv_data[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result


|CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_qk72:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_qk72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_qk72:auto_generated.dataa[0]
dataa[1] => mult_accum_qk72:auto_generated.dataa[1]
dataa[2] => mult_accum_qk72:auto_generated.dataa[2]
dataa[3] => mult_accum_qk72:auto_generated.dataa[3]
dataa[4] => mult_accum_qk72:auto_generated.dataa[4]
dataa[5] => mult_accum_qk72:auto_generated.dataa[5]
dataa[6] => mult_accum_qk72:auto_generated.dataa[6]
dataa[7] => mult_accum_qk72:auto_generated.dataa[7]
dataa[8] => mult_accum_qk72:auto_generated.dataa[8]
datab[0] => mult_accum_qk72:auto_generated.datab[0]
datab[1] => mult_accum_qk72:auto_generated.datab[1]
datab[2] => mult_accum_qk72:auto_generated.datab[2]
datab[3] => mult_accum_qk72:auto_generated.datab[3]
datab[4] => mult_accum_qk72:auto_generated.datab[4]
datab[5] => mult_accum_qk72:auto_generated.datab[5]
datab[6] => mult_accum_qk72:auto_generated.datab[6]
datab[7] => mult_accum_qk72:auto_generated.datab[7]
datab[8] => mult_accum_qk72:auto_generated.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_qk72:auto_generated.result[0]
result[1] <= mult_accum_qk72:auto_generated.result[1]
result[2] <= mult_accum_qk72:auto_generated.result[2]
result[3] <= mult_accum_qk72:auto_generated.result[3]
result[4] <= mult_accum_qk72:auto_generated.result[4]
result[5] <= mult_accum_qk72:auto_generated.result[5]
result[6] <= mult_accum_qk72:auto_generated.result[6]
result[7] <= mult_accum_qk72:auto_generated.result[7]
result[8] <= mult_accum_qk72:auto_generated.result[8]
result[9] <= mult_accum_qk72:auto_generated.result[9]
result[10] <= mult_accum_qk72:auto_generated.result[10]
result[11] <= mult_accum_qk72:auto_generated.result[11]
result[12] <= mult_accum_qk72:auto_generated.result[12]
result[13] <= mult_accum_qk72:auto_generated.result[13]
result[14] <= mult_accum_qk72:auto_generated.result[14]
result[15] <= mult_accum_qk72:auto_generated.result[15]
result[16] <= mult_accum_qk72:auto_generated.result[16]
result[17] <= mult_accum_qk72:auto_generated.result[17]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated
aclr0 => ded_mult_8s81:ded_mult1.aclr[0]
aclr0 => zaccum_o5k:zaccum2.aclr
clock0 => ded_mult_8s81:ded_mult1.clock[0]
clock0 => zaccum_o5k:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_8s81:ded_mult1.dataa[0]
dataa[1] => ded_mult_8s81:ded_mult1.dataa[1]
dataa[2] => ded_mult_8s81:ded_mult1.dataa[2]
dataa[3] => ded_mult_8s81:ded_mult1.dataa[3]
dataa[4] => ded_mult_8s81:ded_mult1.dataa[4]
dataa[5] => ded_mult_8s81:ded_mult1.dataa[5]
dataa[6] => ded_mult_8s81:ded_mult1.dataa[6]
dataa[7] => ded_mult_8s81:ded_mult1.dataa[7]
dataa[8] => ded_mult_8s81:ded_mult1.dataa[8]
datab[0] => ded_mult_8s81:ded_mult1.datab[0]
datab[1] => ded_mult_8s81:ded_mult1.datab[1]
datab[2] => ded_mult_8s81:ded_mult1.datab[2]
datab[3] => ded_mult_8s81:ded_mult1.datab[3]
datab[4] => ded_mult_8s81:ded_mult1.datab[4]
datab[5] => ded_mult_8s81:ded_mult1.datab[5]
datab[6] => ded_mult_8s81:ded_mult1.datab[6]
datab[7] => ded_mult_8s81:ded_mult1.datab[7]
datab[8] => ded_mult_8s81:ded_mult1.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
result[0] <= zaccum_o5k:zaccum2.result[0]
result[1] <= zaccum_o5k:zaccum2.result[1]
result[2] <= zaccum_o5k:zaccum2.result[2]
result[3] <= zaccum_o5k:zaccum2.result[3]
result[4] <= zaccum_o5k:zaccum2.result[4]
result[5] <= zaccum_o5k:zaccum2.result[5]
result[6] <= zaccum_o5k:zaccum2.result[6]
result[7] <= zaccum_o5k:zaccum2.result[7]
result[8] <= zaccum_o5k:zaccum2.result[8]
result[9] <= zaccum_o5k:zaccum2.result[9]
result[10] <= zaccum_o5k:zaccum2.result[10]
result[11] <= zaccum_o5k:zaccum2.result[11]
result[12] <= zaccum_o5k:zaccum2.result[12]
result[13] <= zaccum_o5k:zaccum2.result[13]
result[14] <= zaccum_o5k:zaccum2.result[14]
result[15] <= zaccum_o5k:zaccum2.result[15]
result[16] <= zaccum_o5k:zaccum2.result[16]
result[17] <= zaccum_o5k:zaccum2.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
ena[0] => mac_mult3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_d3c:pre_result.q[0]
result[1] <= dffpipe_d3c:pre_result.q[1]
result[2] <= dffpipe_d3c:pre_result.q[2]
result[3] <= dffpipe_d3c:pre_result.q[3]
result[4] <= dffpipe_d3c:pre_result.q[4]
result[5] <= dffpipe_d3c:pre_result.q[5]
result[6] <= dffpipe_d3c:pre_result.q[6]
result[7] <= dffpipe_d3c:pre_result.q[7]
result[8] <= dffpipe_d3c:pre_result.q[8]
result[9] <= dffpipe_d3c:pre_result.q[9]
result[10] <= dffpipe_d3c:pre_result.q[10]
result[11] <= dffpipe_d3c:pre_result.q[11]
result[12] <= dffpipe_d3c:pre_result.q[12]
result[13] <= dffpipe_d3c:pre_result.q[13]
result[14] <= dffpipe_d3c:pre_result.q[14]
result[15] <= dffpipe_d3c:pre_result.q[15]
result[16] <= dffpipe_d3c:pre_result.q[16]
result[17] <= dffpipe_d3c:pre_result.q[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2
aclr => accum_qfk:accum.aclr
clken => accum_qfk:accum.clken
clock => accum_qfk:accum.clock
data[0] => accum_qfk:accum.data[0]
data[1] => accum_qfk:accum.data[1]
data[2] => accum_qfk:accum.data[2]
data[3] => accum_qfk:accum.data[3]
data[4] => accum_qfk:accum.data[4]
data[5] => accum_qfk:accum.data[5]
data[6] => accum_qfk:accum.data[6]
data[7] => accum_qfk:accum.data[7]
data[8] => accum_qfk:accum.data[8]
data[9] => accum_qfk:accum.data[9]
data[10] => accum_qfk:accum.data[10]
data[11] => accum_qfk:accum.data[11]
data[12] => accum_qfk:accum.data[12]
data[13] => accum_qfk:accum.data[13]
data[14] => accum_qfk:accum.data[14]
data[15] => accum_qfk:accum.data[15]
data[16] => accum_qfk:accum.data[16]
data[17] => accum_qfk:accum.data[17]
result[0] <= accum_qfk:accum.result[0]
result[1] <= accum_qfk:accum.result[1]
result[2] <= accum_qfk:accum.result[2]
result[3] <= accum_qfk:accum.result[3]
result[4] <= accum_qfk:accum.result[4]
result[5] <= accum_qfk:accum.result[5]
result[6] <= accum_qfk:accum.result[6]
result[7] <= accum_qfk:accum.result[7]
result[8] <= accum_qfk:accum.result[8]
result[9] <= accum_qfk:accum.result[9]
result[10] <= accum_qfk:accum.result[10]
result[11] <= accum_qfk:accum.result[11]
result[12] <= accum_qfk:accum.result[12]
result[13] <= accum_qfk:accum.result[13]
result[14] <= accum_qfk:accum.result[14]
result[15] <= accum_qfk:accum.result[15]
result[16] <= accum_qfk:accum.result[16]
result[17] <= accum_qfk:accum.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum
aclr => acc_ffa[17].IN0
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result


|CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_qk72:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_qk72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_qk72:auto_generated.dataa[0]
dataa[1] => mult_accum_qk72:auto_generated.dataa[1]
dataa[2] => mult_accum_qk72:auto_generated.dataa[2]
dataa[3] => mult_accum_qk72:auto_generated.dataa[3]
dataa[4] => mult_accum_qk72:auto_generated.dataa[4]
dataa[5] => mult_accum_qk72:auto_generated.dataa[5]
dataa[6] => mult_accum_qk72:auto_generated.dataa[6]
dataa[7] => mult_accum_qk72:auto_generated.dataa[7]
dataa[8] => mult_accum_qk72:auto_generated.dataa[8]
datab[0] => mult_accum_qk72:auto_generated.datab[0]
datab[1] => mult_accum_qk72:auto_generated.datab[1]
datab[2] => mult_accum_qk72:auto_generated.datab[2]
datab[3] => mult_accum_qk72:auto_generated.datab[3]
datab[4] => mult_accum_qk72:auto_generated.datab[4]
datab[5] => mult_accum_qk72:auto_generated.datab[5]
datab[6] => mult_accum_qk72:auto_generated.datab[6]
datab[7] => mult_accum_qk72:auto_generated.datab[7]
datab[8] => mult_accum_qk72:auto_generated.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_qk72:auto_generated.result[0]
result[1] <= mult_accum_qk72:auto_generated.result[1]
result[2] <= mult_accum_qk72:auto_generated.result[2]
result[3] <= mult_accum_qk72:auto_generated.result[3]
result[4] <= mult_accum_qk72:auto_generated.result[4]
result[5] <= mult_accum_qk72:auto_generated.result[5]
result[6] <= mult_accum_qk72:auto_generated.result[6]
result[7] <= mult_accum_qk72:auto_generated.result[7]
result[8] <= mult_accum_qk72:auto_generated.result[8]
result[9] <= mult_accum_qk72:auto_generated.result[9]
result[10] <= mult_accum_qk72:auto_generated.result[10]
result[11] <= mult_accum_qk72:auto_generated.result[11]
result[12] <= mult_accum_qk72:auto_generated.result[12]
result[13] <= mult_accum_qk72:auto_generated.result[13]
result[14] <= mult_accum_qk72:auto_generated.result[14]
result[15] <= mult_accum_qk72:auto_generated.result[15]
result[16] <= mult_accum_qk72:auto_generated.result[16]
result[17] <= mult_accum_qk72:auto_generated.result[17]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated
aclr0 => ded_mult_8s81:ded_mult1.aclr[0]
aclr0 => zaccum_o5k:zaccum2.aclr
clock0 => ded_mult_8s81:ded_mult1.clock[0]
clock0 => zaccum_o5k:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_8s81:ded_mult1.dataa[0]
dataa[1] => ded_mult_8s81:ded_mult1.dataa[1]
dataa[2] => ded_mult_8s81:ded_mult1.dataa[2]
dataa[3] => ded_mult_8s81:ded_mult1.dataa[3]
dataa[4] => ded_mult_8s81:ded_mult1.dataa[4]
dataa[5] => ded_mult_8s81:ded_mult1.dataa[5]
dataa[6] => ded_mult_8s81:ded_mult1.dataa[6]
dataa[7] => ded_mult_8s81:ded_mult1.dataa[7]
dataa[8] => ded_mult_8s81:ded_mult1.dataa[8]
datab[0] => ded_mult_8s81:ded_mult1.datab[0]
datab[1] => ded_mult_8s81:ded_mult1.datab[1]
datab[2] => ded_mult_8s81:ded_mult1.datab[2]
datab[3] => ded_mult_8s81:ded_mult1.datab[3]
datab[4] => ded_mult_8s81:ded_mult1.datab[4]
datab[5] => ded_mult_8s81:ded_mult1.datab[5]
datab[6] => ded_mult_8s81:ded_mult1.datab[6]
datab[7] => ded_mult_8s81:ded_mult1.datab[7]
datab[8] => ded_mult_8s81:ded_mult1.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
result[0] <= zaccum_o5k:zaccum2.result[0]
result[1] <= zaccum_o5k:zaccum2.result[1]
result[2] <= zaccum_o5k:zaccum2.result[2]
result[3] <= zaccum_o5k:zaccum2.result[3]
result[4] <= zaccum_o5k:zaccum2.result[4]
result[5] <= zaccum_o5k:zaccum2.result[5]
result[6] <= zaccum_o5k:zaccum2.result[6]
result[7] <= zaccum_o5k:zaccum2.result[7]
result[8] <= zaccum_o5k:zaccum2.result[8]
result[9] <= zaccum_o5k:zaccum2.result[9]
result[10] <= zaccum_o5k:zaccum2.result[10]
result[11] <= zaccum_o5k:zaccum2.result[11]
result[12] <= zaccum_o5k:zaccum2.result[12]
result[13] <= zaccum_o5k:zaccum2.result[13]
result[14] <= zaccum_o5k:zaccum2.result[14]
result[15] <= zaccum_o5k:zaccum2.result[15]
result[16] <= zaccum_o5k:zaccum2.result[16]
result[17] <= zaccum_o5k:zaccum2.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
ena[0] => mac_mult3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_d3c:pre_result.q[0]
result[1] <= dffpipe_d3c:pre_result.q[1]
result[2] <= dffpipe_d3c:pre_result.q[2]
result[3] <= dffpipe_d3c:pre_result.q[3]
result[4] <= dffpipe_d3c:pre_result.q[4]
result[5] <= dffpipe_d3c:pre_result.q[5]
result[6] <= dffpipe_d3c:pre_result.q[6]
result[7] <= dffpipe_d3c:pre_result.q[7]
result[8] <= dffpipe_d3c:pre_result.q[8]
result[9] <= dffpipe_d3c:pre_result.q[9]
result[10] <= dffpipe_d3c:pre_result.q[10]
result[11] <= dffpipe_d3c:pre_result.q[11]
result[12] <= dffpipe_d3c:pre_result.q[12]
result[13] <= dffpipe_d3c:pre_result.q[13]
result[14] <= dffpipe_d3c:pre_result.q[14]
result[15] <= dffpipe_d3c:pre_result.q[15]
result[16] <= dffpipe_d3c:pre_result.q[16]
result[17] <= dffpipe_d3c:pre_result.q[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2
aclr => accum_qfk:accum.aclr
clken => accum_qfk:accum.clken
clock => accum_qfk:accum.clock
data[0] => accum_qfk:accum.data[0]
data[1] => accum_qfk:accum.data[1]
data[2] => accum_qfk:accum.data[2]
data[3] => accum_qfk:accum.data[3]
data[4] => accum_qfk:accum.data[4]
data[5] => accum_qfk:accum.data[5]
data[6] => accum_qfk:accum.data[6]
data[7] => accum_qfk:accum.data[7]
data[8] => accum_qfk:accum.data[8]
data[9] => accum_qfk:accum.data[9]
data[10] => accum_qfk:accum.data[10]
data[11] => accum_qfk:accum.data[11]
data[12] => accum_qfk:accum.data[12]
data[13] => accum_qfk:accum.data[13]
data[14] => accum_qfk:accum.data[14]
data[15] => accum_qfk:accum.data[15]
data[16] => accum_qfk:accum.data[16]
data[17] => accum_qfk:accum.data[17]
result[0] <= accum_qfk:accum.result[0]
result[1] <= accum_qfk:accum.result[1]
result[2] <= accum_qfk:accum.result[2]
result[3] <= accum_qfk:accum.result[3]
result[4] <= accum_qfk:accum.result[4]
result[5] <= accum_qfk:accum.result[5]
result[6] <= accum_qfk:accum.result[6]
result[7] <= accum_qfk:accum.result[7]
result[8] <= accum_qfk:accum.result[8]
result[9] <= accum_qfk:accum.result[9]
result[10] <= accum_qfk:accum.result[10]
result[11] <= accum_qfk:accum.result[11]
result[12] <= accum_qfk:accum.result[12]
result[13] <= accum_qfk:accum.result[13]
result[14] <= accum_qfk:accum.result[14]
result[15] <= accum_qfk:accum.result[15]
result[16] <= accum_qfk:accum.result[16]
result[17] <= accum_qfk:accum.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum
aclr => acc_ffa[17].IN0
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result


|CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_qk72:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_qk72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_qk72:auto_generated.dataa[0]
dataa[1] => mult_accum_qk72:auto_generated.dataa[1]
dataa[2] => mult_accum_qk72:auto_generated.dataa[2]
dataa[3] => mult_accum_qk72:auto_generated.dataa[3]
dataa[4] => mult_accum_qk72:auto_generated.dataa[4]
dataa[5] => mult_accum_qk72:auto_generated.dataa[5]
dataa[6] => mult_accum_qk72:auto_generated.dataa[6]
dataa[7] => mult_accum_qk72:auto_generated.dataa[7]
dataa[8] => mult_accum_qk72:auto_generated.dataa[8]
datab[0] => mult_accum_qk72:auto_generated.datab[0]
datab[1] => mult_accum_qk72:auto_generated.datab[1]
datab[2] => mult_accum_qk72:auto_generated.datab[2]
datab[3] => mult_accum_qk72:auto_generated.datab[3]
datab[4] => mult_accum_qk72:auto_generated.datab[4]
datab[5] => mult_accum_qk72:auto_generated.datab[5]
datab[6] => mult_accum_qk72:auto_generated.datab[6]
datab[7] => mult_accum_qk72:auto_generated.datab[7]
datab[8] => mult_accum_qk72:auto_generated.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_qk72:auto_generated.result[0]
result[1] <= mult_accum_qk72:auto_generated.result[1]
result[2] <= mult_accum_qk72:auto_generated.result[2]
result[3] <= mult_accum_qk72:auto_generated.result[3]
result[4] <= mult_accum_qk72:auto_generated.result[4]
result[5] <= mult_accum_qk72:auto_generated.result[5]
result[6] <= mult_accum_qk72:auto_generated.result[6]
result[7] <= mult_accum_qk72:auto_generated.result[7]
result[8] <= mult_accum_qk72:auto_generated.result[8]
result[9] <= mult_accum_qk72:auto_generated.result[9]
result[10] <= mult_accum_qk72:auto_generated.result[10]
result[11] <= mult_accum_qk72:auto_generated.result[11]
result[12] <= mult_accum_qk72:auto_generated.result[12]
result[13] <= mult_accum_qk72:auto_generated.result[13]
result[14] <= mult_accum_qk72:auto_generated.result[14]
result[15] <= mult_accum_qk72:auto_generated.result[15]
result[16] <= mult_accum_qk72:auto_generated.result[16]
result[17] <= mult_accum_qk72:auto_generated.result[17]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated
aclr0 => ded_mult_8s81:ded_mult1.aclr[0]
aclr0 => zaccum_o5k:zaccum2.aclr
clock0 => ded_mult_8s81:ded_mult1.clock[0]
clock0 => zaccum_o5k:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_8s81:ded_mult1.dataa[0]
dataa[1] => ded_mult_8s81:ded_mult1.dataa[1]
dataa[2] => ded_mult_8s81:ded_mult1.dataa[2]
dataa[3] => ded_mult_8s81:ded_mult1.dataa[3]
dataa[4] => ded_mult_8s81:ded_mult1.dataa[4]
dataa[5] => ded_mult_8s81:ded_mult1.dataa[5]
dataa[6] => ded_mult_8s81:ded_mult1.dataa[6]
dataa[7] => ded_mult_8s81:ded_mult1.dataa[7]
dataa[8] => ded_mult_8s81:ded_mult1.dataa[8]
datab[0] => ded_mult_8s81:ded_mult1.datab[0]
datab[1] => ded_mult_8s81:ded_mult1.datab[1]
datab[2] => ded_mult_8s81:ded_mult1.datab[2]
datab[3] => ded_mult_8s81:ded_mult1.datab[3]
datab[4] => ded_mult_8s81:ded_mult1.datab[4]
datab[5] => ded_mult_8s81:ded_mult1.datab[5]
datab[6] => ded_mult_8s81:ded_mult1.datab[6]
datab[7] => ded_mult_8s81:ded_mult1.datab[7]
datab[8] => ded_mult_8s81:ded_mult1.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
result[0] <= zaccum_o5k:zaccum2.result[0]
result[1] <= zaccum_o5k:zaccum2.result[1]
result[2] <= zaccum_o5k:zaccum2.result[2]
result[3] <= zaccum_o5k:zaccum2.result[3]
result[4] <= zaccum_o5k:zaccum2.result[4]
result[5] <= zaccum_o5k:zaccum2.result[5]
result[6] <= zaccum_o5k:zaccum2.result[6]
result[7] <= zaccum_o5k:zaccum2.result[7]
result[8] <= zaccum_o5k:zaccum2.result[8]
result[9] <= zaccum_o5k:zaccum2.result[9]
result[10] <= zaccum_o5k:zaccum2.result[10]
result[11] <= zaccum_o5k:zaccum2.result[11]
result[12] <= zaccum_o5k:zaccum2.result[12]
result[13] <= zaccum_o5k:zaccum2.result[13]
result[14] <= zaccum_o5k:zaccum2.result[14]
result[15] <= zaccum_o5k:zaccum2.result[15]
result[16] <= zaccum_o5k:zaccum2.result[16]
result[17] <= zaccum_o5k:zaccum2.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
ena[0] => mac_mult3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_d3c:pre_result.q[0]
result[1] <= dffpipe_d3c:pre_result.q[1]
result[2] <= dffpipe_d3c:pre_result.q[2]
result[3] <= dffpipe_d3c:pre_result.q[3]
result[4] <= dffpipe_d3c:pre_result.q[4]
result[5] <= dffpipe_d3c:pre_result.q[5]
result[6] <= dffpipe_d3c:pre_result.q[6]
result[7] <= dffpipe_d3c:pre_result.q[7]
result[8] <= dffpipe_d3c:pre_result.q[8]
result[9] <= dffpipe_d3c:pre_result.q[9]
result[10] <= dffpipe_d3c:pre_result.q[10]
result[11] <= dffpipe_d3c:pre_result.q[11]
result[12] <= dffpipe_d3c:pre_result.q[12]
result[13] <= dffpipe_d3c:pre_result.q[13]
result[14] <= dffpipe_d3c:pre_result.q[14]
result[15] <= dffpipe_d3c:pre_result.q[15]
result[16] <= dffpipe_d3c:pre_result.q[16]
result[17] <= dffpipe_d3c:pre_result.q[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2
aclr => accum_qfk:accum.aclr
clken => accum_qfk:accum.clken
clock => accum_qfk:accum.clock
data[0] => accum_qfk:accum.data[0]
data[1] => accum_qfk:accum.data[1]
data[2] => accum_qfk:accum.data[2]
data[3] => accum_qfk:accum.data[3]
data[4] => accum_qfk:accum.data[4]
data[5] => accum_qfk:accum.data[5]
data[6] => accum_qfk:accum.data[6]
data[7] => accum_qfk:accum.data[7]
data[8] => accum_qfk:accum.data[8]
data[9] => accum_qfk:accum.data[9]
data[10] => accum_qfk:accum.data[10]
data[11] => accum_qfk:accum.data[11]
data[12] => accum_qfk:accum.data[12]
data[13] => accum_qfk:accum.data[13]
data[14] => accum_qfk:accum.data[14]
data[15] => accum_qfk:accum.data[15]
data[16] => accum_qfk:accum.data[16]
data[17] => accum_qfk:accum.data[17]
result[0] <= accum_qfk:accum.result[0]
result[1] <= accum_qfk:accum.result[1]
result[2] <= accum_qfk:accum.result[2]
result[3] <= accum_qfk:accum.result[3]
result[4] <= accum_qfk:accum.result[4]
result[5] <= accum_qfk:accum.result[5]
result[6] <= accum_qfk:accum.result[6]
result[7] <= accum_qfk:accum.result[7]
result[8] <= accum_qfk:accum.result[8]
result[9] <= accum_qfk:accum.result[9]
result[10] <= accum_qfk:accum.result[10]
result[11] <= accum_qfk:accum.result[11]
result[12] <= accum_qfk:accum.result[12]
result[13] <= accum_qfk:accum.result[13]
result[14] <= accum_qfk:accum.result[14]
result[15] <= accum_qfk:accum.result[15]
result[16] <= accum_qfk:accum.result[16]
result[17] <= accum_qfk:accum.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum
aclr => acc_ffa[17].IN0
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result


|CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_qk72:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_qk72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_qk72:auto_generated.dataa[0]
dataa[1] => mult_accum_qk72:auto_generated.dataa[1]
dataa[2] => mult_accum_qk72:auto_generated.dataa[2]
dataa[3] => mult_accum_qk72:auto_generated.dataa[3]
dataa[4] => mult_accum_qk72:auto_generated.dataa[4]
dataa[5] => mult_accum_qk72:auto_generated.dataa[5]
dataa[6] => mult_accum_qk72:auto_generated.dataa[6]
dataa[7] => mult_accum_qk72:auto_generated.dataa[7]
dataa[8] => mult_accum_qk72:auto_generated.dataa[8]
datab[0] => mult_accum_qk72:auto_generated.datab[0]
datab[1] => mult_accum_qk72:auto_generated.datab[1]
datab[2] => mult_accum_qk72:auto_generated.datab[2]
datab[3] => mult_accum_qk72:auto_generated.datab[3]
datab[4] => mult_accum_qk72:auto_generated.datab[4]
datab[5] => mult_accum_qk72:auto_generated.datab[5]
datab[6] => mult_accum_qk72:auto_generated.datab[6]
datab[7] => mult_accum_qk72:auto_generated.datab[7]
datab[8] => mult_accum_qk72:auto_generated.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_qk72:auto_generated.result[0]
result[1] <= mult_accum_qk72:auto_generated.result[1]
result[2] <= mult_accum_qk72:auto_generated.result[2]
result[3] <= mult_accum_qk72:auto_generated.result[3]
result[4] <= mult_accum_qk72:auto_generated.result[4]
result[5] <= mult_accum_qk72:auto_generated.result[5]
result[6] <= mult_accum_qk72:auto_generated.result[6]
result[7] <= mult_accum_qk72:auto_generated.result[7]
result[8] <= mult_accum_qk72:auto_generated.result[8]
result[9] <= mult_accum_qk72:auto_generated.result[9]
result[10] <= mult_accum_qk72:auto_generated.result[10]
result[11] <= mult_accum_qk72:auto_generated.result[11]
result[12] <= mult_accum_qk72:auto_generated.result[12]
result[13] <= mult_accum_qk72:auto_generated.result[13]
result[14] <= mult_accum_qk72:auto_generated.result[14]
result[15] <= mult_accum_qk72:auto_generated.result[15]
result[16] <= mult_accum_qk72:auto_generated.result[16]
result[17] <= mult_accum_qk72:auto_generated.result[17]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated
aclr0 => ded_mult_8s81:ded_mult1.aclr[0]
aclr0 => zaccum_o5k:zaccum2.aclr
clock0 => ded_mult_8s81:ded_mult1.clock[0]
clock0 => zaccum_o5k:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_8s81:ded_mult1.dataa[0]
dataa[1] => ded_mult_8s81:ded_mult1.dataa[1]
dataa[2] => ded_mult_8s81:ded_mult1.dataa[2]
dataa[3] => ded_mult_8s81:ded_mult1.dataa[3]
dataa[4] => ded_mult_8s81:ded_mult1.dataa[4]
dataa[5] => ded_mult_8s81:ded_mult1.dataa[5]
dataa[6] => ded_mult_8s81:ded_mult1.dataa[6]
dataa[7] => ded_mult_8s81:ded_mult1.dataa[7]
dataa[8] => ded_mult_8s81:ded_mult1.dataa[8]
datab[0] => ded_mult_8s81:ded_mult1.datab[0]
datab[1] => ded_mult_8s81:ded_mult1.datab[1]
datab[2] => ded_mult_8s81:ded_mult1.datab[2]
datab[3] => ded_mult_8s81:ded_mult1.datab[3]
datab[4] => ded_mult_8s81:ded_mult1.datab[4]
datab[5] => ded_mult_8s81:ded_mult1.datab[5]
datab[6] => ded_mult_8s81:ded_mult1.datab[6]
datab[7] => ded_mult_8s81:ded_mult1.datab[7]
datab[8] => ded_mult_8s81:ded_mult1.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
result[0] <= zaccum_o5k:zaccum2.result[0]
result[1] <= zaccum_o5k:zaccum2.result[1]
result[2] <= zaccum_o5k:zaccum2.result[2]
result[3] <= zaccum_o5k:zaccum2.result[3]
result[4] <= zaccum_o5k:zaccum2.result[4]
result[5] <= zaccum_o5k:zaccum2.result[5]
result[6] <= zaccum_o5k:zaccum2.result[6]
result[7] <= zaccum_o5k:zaccum2.result[7]
result[8] <= zaccum_o5k:zaccum2.result[8]
result[9] <= zaccum_o5k:zaccum2.result[9]
result[10] <= zaccum_o5k:zaccum2.result[10]
result[11] <= zaccum_o5k:zaccum2.result[11]
result[12] <= zaccum_o5k:zaccum2.result[12]
result[13] <= zaccum_o5k:zaccum2.result[13]
result[14] <= zaccum_o5k:zaccum2.result[14]
result[15] <= zaccum_o5k:zaccum2.result[15]
result[16] <= zaccum_o5k:zaccum2.result[16]
result[17] <= zaccum_o5k:zaccum2.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
ena[0] => mac_mult3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_d3c:pre_result.q[0]
result[1] <= dffpipe_d3c:pre_result.q[1]
result[2] <= dffpipe_d3c:pre_result.q[2]
result[3] <= dffpipe_d3c:pre_result.q[3]
result[4] <= dffpipe_d3c:pre_result.q[4]
result[5] <= dffpipe_d3c:pre_result.q[5]
result[6] <= dffpipe_d3c:pre_result.q[6]
result[7] <= dffpipe_d3c:pre_result.q[7]
result[8] <= dffpipe_d3c:pre_result.q[8]
result[9] <= dffpipe_d3c:pre_result.q[9]
result[10] <= dffpipe_d3c:pre_result.q[10]
result[11] <= dffpipe_d3c:pre_result.q[11]
result[12] <= dffpipe_d3c:pre_result.q[12]
result[13] <= dffpipe_d3c:pre_result.q[13]
result[14] <= dffpipe_d3c:pre_result.q[14]
result[15] <= dffpipe_d3c:pre_result.q[15]
result[16] <= dffpipe_d3c:pre_result.q[16]
result[17] <= dffpipe_d3c:pre_result.q[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2
aclr => accum_qfk:accum.aclr
clken => accum_qfk:accum.clken
clock => accum_qfk:accum.clock
data[0] => accum_qfk:accum.data[0]
data[1] => accum_qfk:accum.data[1]
data[2] => accum_qfk:accum.data[2]
data[3] => accum_qfk:accum.data[3]
data[4] => accum_qfk:accum.data[4]
data[5] => accum_qfk:accum.data[5]
data[6] => accum_qfk:accum.data[6]
data[7] => accum_qfk:accum.data[7]
data[8] => accum_qfk:accum.data[8]
data[9] => accum_qfk:accum.data[9]
data[10] => accum_qfk:accum.data[10]
data[11] => accum_qfk:accum.data[11]
data[12] => accum_qfk:accum.data[12]
data[13] => accum_qfk:accum.data[13]
data[14] => accum_qfk:accum.data[14]
data[15] => accum_qfk:accum.data[15]
data[16] => accum_qfk:accum.data[16]
data[17] => accum_qfk:accum.data[17]
result[0] <= accum_qfk:accum.result[0]
result[1] <= accum_qfk:accum.result[1]
result[2] <= accum_qfk:accum.result[2]
result[3] <= accum_qfk:accum.result[3]
result[4] <= accum_qfk:accum.result[4]
result[5] <= accum_qfk:accum.result[5]
result[6] <= accum_qfk:accum.result[6]
result[7] <= accum_qfk:accum.result[7]
result[8] <= accum_qfk:accum.result[8]
result[9] <= accum_qfk:accum.result[9]
result[10] <= accum_qfk:accum.result[10]
result[11] <= accum_qfk:accum.result[11]
result[12] <= accum_qfk:accum.result[12]
result[13] <= accum_qfk:accum.result[13]
result[14] <= accum_qfk:accum.result[14]
result[15] <= accum_qfk:accum.result[15]
result[16] <= accum_qfk:accum.result[16]
result[17] <= accum_qfk:accum.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum
aclr => acc_ffa[17].IN0
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result


|CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => mult_accum_qk72:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub => ~NO_FANOUT~
clock0 => mult_accum_qk72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_qk72:auto_generated.dataa[0]
dataa[1] => mult_accum_qk72:auto_generated.dataa[1]
dataa[2] => mult_accum_qk72:auto_generated.dataa[2]
dataa[3] => mult_accum_qk72:auto_generated.dataa[3]
dataa[4] => mult_accum_qk72:auto_generated.dataa[4]
dataa[5] => mult_accum_qk72:auto_generated.dataa[5]
dataa[6] => mult_accum_qk72:auto_generated.dataa[6]
dataa[7] => mult_accum_qk72:auto_generated.dataa[7]
dataa[8] => mult_accum_qk72:auto_generated.dataa[8]
datab[0] => mult_accum_qk72:auto_generated.datab[0]
datab[1] => mult_accum_qk72:auto_generated.datab[1]
datab[2] => mult_accum_qk72:auto_generated.datab[2]
datab[3] => mult_accum_qk72:auto_generated.datab[3]
datab[4] => mult_accum_qk72:auto_generated.datab[4]
datab[5] => mult_accum_qk72:auto_generated.datab[5]
datab[6] => mult_accum_qk72:auto_generated.datab[6]
datab[7] => mult_accum_qk72:auto_generated.datab[7]
datab[8] => mult_accum_qk72:auto_generated.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_qk72:auto_generated.result[0]
result[1] <= mult_accum_qk72:auto_generated.result[1]
result[2] <= mult_accum_qk72:auto_generated.result[2]
result[3] <= mult_accum_qk72:auto_generated.result[3]
result[4] <= mult_accum_qk72:auto_generated.result[4]
result[5] <= mult_accum_qk72:auto_generated.result[5]
result[6] <= mult_accum_qk72:auto_generated.result[6]
result[7] <= mult_accum_qk72:auto_generated.result[7]
result[8] <= mult_accum_qk72:auto_generated.result[8]
result[9] <= mult_accum_qk72:auto_generated.result[9]
result[10] <= mult_accum_qk72:auto_generated.result[10]
result[11] <= mult_accum_qk72:auto_generated.result[11]
result[12] <= mult_accum_qk72:auto_generated.result[12]
result[13] <= mult_accum_qk72:auto_generated.result[13]
result[14] <= mult_accum_qk72:auto_generated.result[14]
result[15] <= mult_accum_qk72:auto_generated.result[15]
result[16] <= mult_accum_qk72:auto_generated.result[16]
result[17] <= mult_accum_qk72:auto_generated.result[17]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated
aclr0 => ded_mult_8s81:ded_mult1.aclr[0]
aclr0 => zaccum_o5k:zaccum2.aclr
clock0 => ded_mult_8s81:ded_mult1.clock[0]
clock0 => zaccum_o5k:zaccum2.clock
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_8s81:ded_mult1.dataa[0]
dataa[1] => ded_mult_8s81:ded_mult1.dataa[1]
dataa[2] => ded_mult_8s81:ded_mult1.dataa[2]
dataa[3] => ded_mult_8s81:ded_mult1.dataa[3]
dataa[4] => ded_mult_8s81:ded_mult1.dataa[4]
dataa[5] => ded_mult_8s81:ded_mult1.dataa[5]
dataa[6] => ded_mult_8s81:ded_mult1.dataa[6]
dataa[7] => ded_mult_8s81:ded_mult1.dataa[7]
dataa[8] => ded_mult_8s81:ded_mult1.dataa[8]
datab[0] => ded_mult_8s81:ded_mult1.datab[0]
datab[1] => ded_mult_8s81:ded_mult1.datab[1]
datab[2] => ded_mult_8s81:ded_mult1.datab[2]
datab[3] => ded_mult_8s81:ded_mult1.datab[3]
datab[4] => ded_mult_8s81:ded_mult1.datab[4]
datab[5] => ded_mult_8s81:ded_mult1.datab[5]
datab[6] => ded_mult_8s81:ded_mult1.datab[6]
datab[7] => ded_mult_8s81:ded_mult1.datab[7]
datab[8] => ded_mult_8s81:ded_mult1.datab[8]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
result[0] <= zaccum_o5k:zaccum2.result[0]
result[1] <= zaccum_o5k:zaccum2.result[1]
result[2] <= zaccum_o5k:zaccum2.result[2]
result[3] <= zaccum_o5k:zaccum2.result[3]
result[4] <= zaccum_o5k:zaccum2.result[4]
result[5] <= zaccum_o5k:zaccum2.result[5]
result[6] <= zaccum_o5k:zaccum2.result[6]
result[7] <= zaccum_o5k:zaccum2.result[7]
result[8] <= zaccum_o5k:zaccum2.result[8]
result[9] <= zaccum_o5k:zaccum2.result[9]
result[10] <= zaccum_o5k:zaccum2.result[10]
result[11] <= zaccum_o5k:zaccum2.result[11]
result[12] <= zaccum_o5k:zaccum2.result[12]
result[13] <= zaccum_o5k:zaccum2.result[13]
result[14] <= zaccum_o5k:zaccum2.result[14]
result[15] <= zaccum_o5k:zaccum2.result[15]
result[16] <= zaccum_o5k:zaccum2.result[16]
result[17] <= zaccum_o5k:zaccum2.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
ena[0] => mac_mult3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_d3c:pre_result.q[0]
result[1] <= dffpipe_d3c:pre_result.q[1]
result[2] <= dffpipe_d3c:pre_result.q[2]
result[3] <= dffpipe_d3c:pre_result.q[3]
result[4] <= dffpipe_d3c:pre_result.q[4]
result[5] <= dffpipe_d3c:pre_result.q[5]
result[6] <= dffpipe_d3c:pre_result.q[6]
result[7] <= dffpipe_d3c:pre_result.q[7]
result[8] <= dffpipe_d3c:pre_result.q[8]
result[9] <= dffpipe_d3c:pre_result.q[9]
result[10] <= dffpipe_d3c:pre_result.q[10]
result[11] <= dffpipe_d3c:pre_result.q[11]
result[12] <= dffpipe_d3c:pre_result.q[12]
result[13] <= dffpipe_d3c:pre_result.q[13]
result[14] <= dffpipe_d3c:pre_result.q[14]
result[15] <= dffpipe_d3c:pre_result.q[15]
result[16] <= dffpipe_d3c:pre_result.q[16]
result[17] <= dffpipe_d3c:pre_result.q[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2
aclr => accum_qfk:accum.aclr
clken => accum_qfk:accum.clken
clock => accum_qfk:accum.clock
data[0] => accum_qfk:accum.data[0]
data[1] => accum_qfk:accum.data[1]
data[2] => accum_qfk:accum.data[2]
data[3] => accum_qfk:accum.data[3]
data[4] => accum_qfk:accum.data[4]
data[5] => accum_qfk:accum.data[5]
data[6] => accum_qfk:accum.data[6]
data[7] => accum_qfk:accum.data[7]
data[8] => accum_qfk:accum.data[8]
data[9] => accum_qfk:accum.data[9]
data[10] => accum_qfk:accum.data[10]
data[11] => accum_qfk:accum.data[11]
data[12] => accum_qfk:accum.data[12]
data[13] => accum_qfk:accum.data[13]
data[14] => accum_qfk:accum.data[14]
data[15] => accum_qfk:accum.data[15]
data[16] => accum_qfk:accum.data[16]
data[17] => accum_qfk:accum.data[17]
result[0] <= accum_qfk:accum.result[0]
result[1] <= accum_qfk:accum.result[1]
result[2] <= accum_qfk:accum.result[2]
result[3] <= accum_qfk:accum.result[3]
result[4] <= accum_qfk:accum.result[4]
result[5] <= accum_qfk:accum.result[5]
result[6] <= accum_qfk:accum.result[6]
result[7] <= accum_qfk:accum.result[7]
result[8] <= accum_qfk:accum.result[8]
result[9] <= accum_qfk:accum.result[9]
result[10] <= accum_qfk:accum.result[10]
result[11] <= accum_qfk:accum.result[11]
result[12] <= accum_qfk:accum.result[12]
result[13] <= accum_qfk:accum.result[13]
result[14] <= accum_qfk:accum.result[14]
result[15] <= accum_qfk:accum.result[15]
result[16] <= accum_qfk:accum.result[16]
result[17] <= accum_qfk:accum.result[17]


|CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum
aclr => acc_ffa[17].IN0
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_cella[0].DATAB
data[1] => acc_cella[1].DATAB
data[2] => acc_cella[2].DATAB
data[3] => acc_cella[3].DATAB
data[4] => acc_cella[4].DATAB
data[5] => acc_cella[5].DATAB
data[6] => acc_cella[6].DATAB
data[7] => acc_cella[7].DATAB
data[8] => acc_cella[8].DATAB
data[9] => acc_cella[9].DATAB
data[10] => acc_cella[10].DATAB
data[11] => acc_cella[11].DATAB
data[12] => acc_cella[12].DATAB
data[13] => acc_cella[13].DATAB
data[14] => acc_cella[14].DATAB
data[15] => acc_cella[15].DATAB
data[16] => acc_cella[16].DATAB
data[17] => acc_cella[17].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE


|CNN|relu:u_relu
clk => valid_reg.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
rstn => data_reg[0].ACLR
rstn => data_reg[1].ACLR
rstn => data_reg[2].ACLR
rstn => data_reg[3].ACLR
rstn => data_reg[4].ACLR
rstn => data_reg[5].ACLR
rstn => data_reg[6].ACLR
rstn => data_reg[7].ACLR
rstn => data_reg[8].ACLR
rstn => data_reg[9].ACLR
rstn => data_reg[10].ACLR
rstn => data_reg[11].ACLR
rstn => data_reg[12].ACLR
rstn => data_reg[13].ACLR
rstn => data_reg[14].ACLR
rstn => data_reg[15].ACLR
rstn => data_reg[16].ACLR
rstn => data_reg[17].ACLR
rstn => data_reg[18].ACLR
rstn => data_reg[19].ACLR
rstn => data_reg[20].ACLR
rstn => data_reg[21].ACLR
rstn => valid_reg.ACLR
conv_valid => always0.IN0
conv_valid => valid_reg.DATAIN
conv_data[0] => data_reg.DATAA
conv_data[1] => data_reg.DATAA
conv_data[2] => data_reg.DATAA
conv_data[3] => data_reg.DATAA
conv_data[4] => data_reg.DATAA
conv_data[5] => data_reg.DATAA
conv_data[6] => data_reg.DATAA
conv_data[7] => data_reg.DATAA
conv_data[8] => data_reg.DATAA
conv_data[9] => data_reg.DATAA
conv_data[10] => data_reg.DATAA
conv_data[11] => data_reg.DATAA
conv_data[12] => data_reg.DATAA
conv_data[13] => data_reg.DATAA
conv_data[14] => data_reg.DATAA
conv_data[15] => data_reg.DATAA
conv_data[16] => data_reg.DATAA
conv_data[17] => data_reg.DATAA
conv_data[18] => data_reg.DATAA
conv_data[19] => data_reg.DATAA
conv_data[20] => data_reg.DATAA
conv_data[21] => always0.IN1
conv_data[21] => data_reg.DATAA
relu_valid <= valid_reg.DB_MAX_OUTPUT_PORT_TYPE
relu_data[0] <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
relu_data[1] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
relu_data[2] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
relu_data[3] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
relu_data[4] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
relu_data[5] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
relu_data[6] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
relu_data[7] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
relu_data[8] <= data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
relu_data[9] <= data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
relu_data[10] <= data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
relu_data[11] <= data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
relu_data[12] <= data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
relu_data[13] <= data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
relu_data[14] <= data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
relu_data[15] <= data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
relu_data[16] <= data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
relu_data[17] <= data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
relu_data[18] <= data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
relu_data[19] <= data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
relu_data[20] <= data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
relu_data[21] <= data_reg[21].DB_MAX_OUTPUT_PORT_TYPE


|CNN|maxpool:u_maxpool
clk => clk.IN2
rstn => rstn.IN2
relu_valid => relu_valid.IN1
relu_data[0] => relu_data[0].IN1
relu_data[1] => relu_data[1].IN1
relu_data[2] => relu_data[2].IN1
relu_data[3] => relu_data[3].IN1
relu_data[4] => relu_data[4].IN1
relu_data[5] => relu_data[5].IN1
relu_data[6] => relu_data[6].IN1
relu_data[7] => relu_data[7].IN1
relu_data[8] => relu_data[8].IN1
relu_data[9] => relu_data[9].IN1
relu_data[10] => relu_data[10].IN1
relu_data[11] => relu_data[11].IN1
relu_data[12] => relu_data[12].IN1
relu_data[13] => relu_data[13].IN1
relu_data[14] => relu_data[14].IN1
relu_data[15] => relu_data[15].IN1
relu_data[16] => relu_data[16].IN1
relu_data[17] => relu_data[17].IN1
relu_data[18] => relu_data[18].IN1
relu_data[19] => relu_data[19].IN1
relu_data[20] => relu_data[20].IN1
relu_data[21] => relu_data[21].IN1
maxpool_valid <= compare:u_compare.compare_valid
maxpool_data[0] <= compare:u_compare.data
maxpool_data[1] <= compare:u_compare.data
maxpool_data[2] <= compare:u_compare.data
maxpool_data[3] <= compare:u_compare.data
maxpool_data[4] <= compare:u_compare.data
maxpool_data[5] <= compare:u_compare.data
maxpool_data[6] <= compare:u_compare.data
maxpool_data[7] <= compare:u_compare.data
maxpool_data[8] <= compare:u_compare.data
maxpool_data[9] <= compare:u_compare.data
maxpool_data[10] <= compare:u_compare.data
maxpool_data[11] <= compare:u_compare.data
maxpool_data[12] <= compare:u_compare.data
maxpool_data[13] <= compare:u_compare.data
maxpool_data[14] <= compare:u_compare.data
maxpool_data[15] <= compare:u_compare.data
maxpool_data[16] <= compare:u_compare.data
maxpool_data[17] <= compare:u_compare.data
maxpool_data[18] <= compare:u_compare.data
maxpool_data[19] <= compare:u_compare.data
maxpool_data[20] <= compare:u_compare.data
maxpool_data[21] <= compare:u_compare.data


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2
clk => clk.IN1
rstn => _.IN1
rstn => relu_data_d1[0].ACLR
rstn => relu_data_d1[1].ACLR
rstn => relu_data_d1[2].ACLR
rstn => relu_data_d1[3].ACLR
rstn => relu_data_d1[4].ACLR
rstn => relu_data_d1[5].ACLR
rstn => relu_data_d1[6].ACLR
rstn => relu_data_d1[7].ACLR
rstn => relu_data_d1[8].ACLR
rstn => relu_data_d1[9].ACLR
rstn => relu_data_d1[10].ACLR
rstn => relu_data_d1[11].ACLR
rstn => relu_data_d1[12].ACLR
rstn => relu_data_d1[13].ACLR
rstn => relu_data_d1[14].ACLR
rstn => relu_data_d1[15].ACLR
rstn => relu_data_d1[16].ACLR
rstn => relu_data_d1[17].ACLR
rstn => relu_data_d1[18].ACLR
rstn => relu_data_d1[19].ACLR
rstn => relu_data_d1[20].ACLR
rstn => relu_data_d1[21].ACLR
rstn => q_d[0].ACLR
rstn => q_d[1].ACLR
rstn => q_d[2].ACLR
rstn => q_d[3].ACLR
rstn => q_d[4].ACLR
rstn => q_d[5].ACLR
rstn => q_d[6].ACLR
rstn => q_d[7].ACLR
rstn => q_d[8].ACLR
rstn => q_d[9].ACLR
rstn => q_d[10].ACLR
rstn => q_d[11].ACLR
rstn => q_d[12].ACLR
rstn => q_d[13].ACLR
rstn => q_d[14].ACLR
rstn => q_d[15].ACLR
rstn => q_d[16].ACLR
rstn => q_d[17].ACLR
rstn => q_d[18].ACLR
rstn => q_d[19].ACLR
rstn => q_d[20].ACLR
rstn => q_d[21].ACLR
rstn => valid_cnt[0].ACLR
rstn => valid_cnt[1].ACLR
rstn => valid_cnt[2].ACLR
rstn => valid_cnt[3].ACLR
rstn => valid_cnt[4].ACLR
rstn => valid_cnt[5].ACLR
rstn => valid_reg.ACLR
rstn => rd_flag.ACLR
rstn => relu_data_d[0].ACLR
rstn => relu_data_d[1].ACLR
rstn => relu_data_d[2].ACLR
rstn => relu_data_d[3].ACLR
rstn => relu_data_d[4].ACLR
rstn => relu_data_d[5].ACLR
rstn => relu_data_d[6].ACLR
rstn => relu_data_d[7].ACLR
rstn => relu_data_d[8].ACLR
rstn => relu_data_d[9].ACLR
rstn => relu_data_d[10].ACLR
rstn => relu_data_d[11].ACLR
rstn => relu_data_d[12].ACLR
rstn => relu_data_d[13].ACLR
rstn => relu_data_d[14].ACLR
rstn => relu_data_d[15].ACLR
rstn => relu_data_d[16].ACLR
rstn => relu_data_d[17].ACLR
rstn => relu_data_d[18].ACLR
rstn => relu_data_d[19].ACLR
rstn => relu_data_d[20].ACLR
rstn => relu_data_d[21].ACLR
rstn => rd_cnt_hor[0].ACLR
rstn => rd_cnt_hor[1].ACLR
rstn => rd_cnt_hor[2].ACLR
rstn => rd_cnt_hor[3].ACLR
rstn => rd_cnt_hor[4].ACLR
rstn => rd_cnt_hor[5].ACLR
rstn => rd_cnt_ver.PRESET
rstn => rdreq.ACLR
relu_valid => relu_valid.IN1
relu_data[0] => relu_data[0].IN1
relu_data[1] => relu_data[1].IN1
relu_data[2] => relu_data[2].IN1
relu_data[3] => relu_data[3].IN1
relu_data[4] => relu_data[4].IN1
relu_data[5] => relu_data[5].IN1
relu_data[6] => relu_data[6].IN1
relu_data[7] => relu_data[7].IN1
relu_data[8] => relu_data[8].IN1
relu_data[9] => relu_data[9].IN1
relu_data[10] => relu_data[10].IN1
relu_data[11] => relu_data[11].IN1
relu_data[12] => relu_data[12].IN1
relu_data[13] => relu_data[13].IN1
relu_data[14] => relu_data[14].IN1
relu_data[15] => relu_data[15].IN1
relu_data[16] => relu_data[16].IN1
relu_data[17] => relu_data[17].IN1
relu_data[18] => relu_data[18].IN1
relu_data[19] => relu_data[19].IN1
relu_data[20] => relu_data[20].IN1
relu_data[21] => relu_data[21].IN1
gen_2_2_valid <= valid_reg.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[0] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[1] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[2] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[3] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[4] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[5] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[6] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[7] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[8] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[9] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[10] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[11] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[12] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[13] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[14] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[15] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[16] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[17] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[18] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[19] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[20] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[21] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[22] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[23] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[24] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[25] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[26] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[27] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[28] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[29] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[30] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[31] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[32] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[33] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[34] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[35] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[36] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[37] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[38] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[39] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[40] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[41] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[42] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_1[43] <= x_m_1.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[0] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[1] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[2] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[3] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[4] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[5] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[6] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[7] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[8] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[9] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[10] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[11] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[12] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[13] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[14] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[15] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[16] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[17] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[18] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[19] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[20] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[21] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[22] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[23] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[24] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[25] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[26] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[27] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[28] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[29] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[30] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[31] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[32] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[33] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[34] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[35] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[36] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[37] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[38] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[39] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[40] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[41] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[42] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE
x_m_2[43] <= x_m_2.DB_MAX_OUTPUT_PORT_TYPE


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component
data[0] => scfifo_e141:auto_generated.data[0]
data[1] => scfifo_e141:auto_generated.data[1]
data[2] => scfifo_e141:auto_generated.data[2]
data[3] => scfifo_e141:auto_generated.data[3]
data[4] => scfifo_e141:auto_generated.data[4]
data[5] => scfifo_e141:auto_generated.data[5]
data[6] => scfifo_e141:auto_generated.data[6]
data[7] => scfifo_e141:auto_generated.data[7]
data[8] => scfifo_e141:auto_generated.data[8]
data[9] => scfifo_e141:auto_generated.data[9]
data[10] => scfifo_e141:auto_generated.data[10]
data[11] => scfifo_e141:auto_generated.data[11]
data[12] => scfifo_e141:auto_generated.data[12]
data[13] => scfifo_e141:auto_generated.data[13]
data[14] => scfifo_e141:auto_generated.data[14]
data[15] => scfifo_e141:auto_generated.data[15]
data[16] => scfifo_e141:auto_generated.data[16]
data[17] => scfifo_e141:auto_generated.data[17]
data[18] => scfifo_e141:auto_generated.data[18]
data[19] => scfifo_e141:auto_generated.data[19]
data[20] => scfifo_e141:auto_generated.data[20]
data[21] => scfifo_e141:auto_generated.data[21]
q[0] <= scfifo_e141:auto_generated.q[0]
q[1] <= scfifo_e141:auto_generated.q[1]
q[2] <= scfifo_e141:auto_generated.q[2]
q[3] <= scfifo_e141:auto_generated.q[3]
q[4] <= scfifo_e141:auto_generated.q[4]
q[5] <= scfifo_e141:auto_generated.q[5]
q[6] <= scfifo_e141:auto_generated.q[6]
q[7] <= scfifo_e141:auto_generated.q[7]
q[8] <= scfifo_e141:auto_generated.q[8]
q[9] <= scfifo_e141:auto_generated.q[9]
q[10] <= scfifo_e141:auto_generated.q[10]
q[11] <= scfifo_e141:auto_generated.q[11]
q[12] <= scfifo_e141:auto_generated.q[12]
q[13] <= scfifo_e141:auto_generated.q[13]
q[14] <= scfifo_e141:auto_generated.q[14]
q[15] <= scfifo_e141:auto_generated.q[15]
q[16] <= scfifo_e141:auto_generated.q[16]
q[17] <= scfifo_e141:auto_generated.q[17]
q[18] <= scfifo_e141:auto_generated.q[18]
q[19] <= scfifo_e141:auto_generated.q[19]
q[20] <= scfifo_e141:auto_generated.q[20]
q[21] <= scfifo_e141:auto_generated.q[21]
wrreq => scfifo_e141:auto_generated.wrreq
rdreq => scfifo_e141:auto_generated.rdreq
clock => scfifo_e141:auto_generated.clock
aclr => scfifo_e141:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_e141:auto_generated.empty
full <= scfifo_e141:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_e141:auto_generated.usedw[0]
usedw[1] <= scfifo_e141:auto_generated.usedw[1]
usedw[2] <= scfifo_e141:auto_generated.usedw[2]
usedw[3] <= scfifo_e141:auto_generated.usedw[3]
usedw[4] <= scfifo_e141:auto_generated.usedw[4]


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated
aclr => a_dpfifo_l741:dpfifo.aclr
clock => a_dpfifo_l741:dpfifo.clock
data[0] => a_dpfifo_l741:dpfifo.data[0]
data[1] => a_dpfifo_l741:dpfifo.data[1]
data[2] => a_dpfifo_l741:dpfifo.data[2]
data[3] => a_dpfifo_l741:dpfifo.data[3]
data[4] => a_dpfifo_l741:dpfifo.data[4]
data[5] => a_dpfifo_l741:dpfifo.data[5]
data[6] => a_dpfifo_l741:dpfifo.data[6]
data[7] => a_dpfifo_l741:dpfifo.data[7]
data[8] => a_dpfifo_l741:dpfifo.data[8]
data[9] => a_dpfifo_l741:dpfifo.data[9]
data[10] => a_dpfifo_l741:dpfifo.data[10]
data[11] => a_dpfifo_l741:dpfifo.data[11]
data[12] => a_dpfifo_l741:dpfifo.data[12]
data[13] => a_dpfifo_l741:dpfifo.data[13]
data[14] => a_dpfifo_l741:dpfifo.data[14]
data[15] => a_dpfifo_l741:dpfifo.data[15]
data[16] => a_dpfifo_l741:dpfifo.data[16]
data[17] => a_dpfifo_l741:dpfifo.data[17]
data[18] => a_dpfifo_l741:dpfifo.data[18]
data[19] => a_dpfifo_l741:dpfifo.data[19]
data[20] => a_dpfifo_l741:dpfifo.data[20]
data[21] => a_dpfifo_l741:dpfifo.data[21]
empty <= a_dpfifo_l741:dpfifo.empty
full <= a_dpfifo_l741:dpfifo.full
q[0] <= a_dpfifo_l741:dpfifo.q[0]
q[1] <= a_dpfifo_l741:dpfifo.q[1]
q[2] <= a_dpfifo_l741:dpfifo.q[2]
q[3] <= a_dpfifo_l741:dpfifo.q[3]
q[4] <= a_dpfifo_l741:dpfifo.q[4]
q[5] <= a_dpfifo_l741:dpfifo.q[5]
q[6] <= a_dpfifo_l741:dpfifo.q[6]
q[7] <= a_dpfifo_l741:dpfifo.q[7]
q[8] <= a_dpfifo_l741:dpfifo.q[8]
q[9] <= a_dpfifo_l741:dpfifo.q[9]
q[10] <= a_dpfifo_l741:dpfifo.q[10]
q[11] <= a_dpfifo_l741:dpfifo.q[11]
q[12] <= a_dpfifo_l741:dpfifo.q[12]
q[13] <= a_dpfifo_l741:dpfifo.q[13]
q[14] <= a_dpfifo_l741:dpfifo.q[14]
q[15] <= a_dpfifo_l741:dpfifo.q[15]
q[16] <= a_dpfifo_l741:dpfifo.q[16]
q[17] <= a_dpfifo_l741:dpfifo.q[17]
q[18] <= a_dpfifo_l741:dpfifo.q[18]
q[19] <= a_dpfifo_l741:dpfifo.q[19]
q[20] <= a_dpfifo_l741:dpfifo.q[20]
q[21] <= a_dpfifo_l741:dpfifo.q[21]
rdreq => a_dpfifo_l741:dpfifo.rreq
usedw[0] <= a_dpfifo_l741:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_l741:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_l741:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_l741:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_l741:dpfifo.usedw[4]
wrreq => a_dpfifo_l741:dpfifo.wreq


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo
aclr => a_fefifo_56f:fifo_state.aclr
aclr => cntr_nmb:rd_ptr_count.aclr
aclr => cntr_nmb:wr_ptr.aclr
clock => a_fefifo_56f:fifo_state.clock
clock => dpram_r511:FIFOram.inclock
clock => dpram_r511:FIFOram.outclock
clock => cntr_nmb:rd_ptr_count.clock
clock => cntr_nmb:wr_ptr.clock
data[0] => dpram_r511:FIFOram.data[0]
data[1] => dpram_r511:FIFOram.data[1]
data[2] => dpram_r511:FIFOram.data[2]
data[3] => dpram_r511:FIFOram.data[3]
data[4] => dpram_r511:FIFOram.data[4]
data[5] => dpram_r511:FIFOram.data[5]
data[6] => dpram_r511:FIFOram.data[6]
data[7] => dpram_r511:FIFOram.data[7]
data[8] => dpram_r511:FIFOram.data[8]
data[9] => dpram_r511:FIFOram.data[9]
data[10] => dpram_r511:FIFOram.data[10]
data[11] => dpram_r511:FIFOram.data[11]
data[12] => dpram_r511:FIFOram.data[12]
data[13] => dpram_r511:FIFOram.data[13]
data[14] => dpram_r511:FIFOram.data[14]
data[15] => dpram_r511:FIFOram.data[15]
data[16] => dpram_r511:FIFOram.data[16]
data[17] => dpram_r511:FIFOram.data[17]
data[18] => dpram_r511:FIFOram.data[18]
data[19] => dpram_r511:FIFOram.data[19]
data[20] => dpram_r511:FIFOram.data[20]
data[21] => dpram_r511:FIFOram.data[21]
empty <= a_fefifo_56f:fifo_state.empty
full <= a_fefifo_56f:fifo_state.full
q[0] <= dpram_r511:FIFOram.q[0]
q[1] <= dpram_r511:FIFOram.q[1]
q[2] <= dpram_r511:FIFOram.q[2]
q[3] <= dpram_r511:FIFOram.q[3]
q[4] <= dpram_r511:FIFOram.q[4]
q[5] <= dpram_r511:FIFOram.q[5]
q[6] <= dpram_r511:FIFOram.q[6]
q[7] <= dpram_r511:FIFOram.q[7]
q[8] <= dpram_r511:FIFOram.q[8]
q[9] <= dpram_r511:FIFOram.q[9]
q[10] <= dpram_r511:FIFOram.q[10]
q[11] <= dpram_r511:FIFOram.q[11]
q[12] <= dpram_r511:FIFOram.q[12]
q[13] <= dpram_r511:FIFOram.q[13]
q[14] <= dpram_r511:FIFOram.q[14]
q[15] <= dpram_r511:FIFOram.q[15]
q[16] <= dpram_r511:FIFOram.q[16]
q[17] <= dpram_r511:FIFOram.q[17]
q[18] <= dpram_r511:FIFOram.q[18]
q[19] <= dpram_r511:FIFOram.q[19]
q[20] <= dpram_r511:FIFOram.q[20]
q[21] <= dpram_r511:FIFOram.q[21]
rreq => a_fefifo_56f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_56f:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_nmb:rd_ptr_count.sclr
sclr => cntr_nmb:wr_ptr.sclr
usedw[0] <= a_fefifo_56f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_56f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_56f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_56f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_56f:fifo_state.usedw_out[4]
wreq => a_fefifo_56f:fifo_state.wreq
wreq => valid_wreq.IN0


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|a_fefifo_56f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_3n7:count_usedw.aclr
clock => cntr_3n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_3n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|a_fefifo_56f:fifo_state|cntr_3n7:count_usedw
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram
data[0] => altsyncram_72k1:altsyncram1.data_a[0]
data[1] => altsyncram_72k1:altsyncram1.data_a[1]
data[2] => altsyncram_72k1:altsyncram1.data_a[2]
data[3] => altsyncram_72k1:altsyncram1.data_a[3]
data[4] => altsyncram_72k1:altsyncram1.data_a[4]
data[5] => altsyncram_72k1:altsyncram1.data_a[5]
data[6] => altsyncram_72k1:altsyncram1.data_a[6]
data[7] => altsyncram_72k1:altsyncram1.data_a[7]
data[8] => altsyncram_72k1:altsyncram1.data_a[8]
data[9] => altsyncram_72k1:altsyncram1.data_a[9]
data[10] => altsyncram_72k1:altsyncram1.data_a[10]
data[11] => altsyncram_72k1:altsyncram1.data_a[11]
data[12] => altsyncram_72k1:altsyncram1.data_a[12]
data[13] => altsyncram_72k1:altsyncram1.data_a[13]
data[14] => altsyncram_72k1:altsyncram1.data_a[14]
data[15] => altsyncram_72k1:altsyncram1.data_a[15]
data[16] => altsyncram_72k1:altsyncram1.data_a[16]
data[17] => altsyncram_72k1:altsyncram1.data_a[17]
data[18] => altsyncram_72k1:altsyncram1.data_a[18]
data[19] => altsyncram_72k1:altsyncram1.data_a[19]
data[20] => altsyncram_72k1:altsyncram1.data_a[20]
data[21] => altsyncram_72k1:altsyncram1.data_a[21]
inclock => altsyncram_72k1:altsyncram1.clock0
outclock => altsyncram_72k1:altsyncram1.clock1
outclocken => altsyncram_72k1:altsyncram1.clocken1
q[0] <= altsyncram_72k1:altsyncram1.q_b[0]
q[1] <= altsyncram_72k1:altsyncram1.q_b[1]
q[2] <= altsyncram_72k1:altsyncram1.q_b[2]
q[3] <= altsyncram_72k1:altsyncram1.q_b[3]
q[4] <= altsyncram_72k1:altsyncram1.q_b[4]
q[5] <= altsyncram_72k1:altsyncram1.q_b[5]
q[6] <= altsyncram_72k1:altsyncram1.q_b[6]
q[7] <= altsyncram_72k1:altsyncram1.q_b[7]
q[8] <= altsyncram_72k1:altsyncram1.q_b[8]
q[9] <= altsyncram_72k1:altsyncram1.q_b[9]
q[10] <= altsyncram_72k1:altsyncram1.q_b[10]
q[11] <= altsyncram_72k1:altsyncram1.q_b[11]
q[12] <= altsyncram_72k1:altsyncram1.q_b[12]
q[13] <= altsyncram_72k1:altsyncram1.q_b[13]
q[14] <= altsyncram_72k1:altsyncram1.q_b[14]
q[15] <= altsyncram_72k1:altsyncram1.q_b[15]
q[16] <= altsyncram_72k1:altsyncram1.q_b[16]
q[17] <= altsyncram_72k1:altsyncram1.q_b[17]
q[18] <= altsyncram_72k1:altsyncram1.q_b[18]
q[19] <= altsyncram_72k1:altsyncram1.q_b[19]
q[20] <= altsyncram_72k1:altsyncram1.q_b[20]
q[21] <= altsyncram_72k1:altsyncram1.q_b[21]
rdaddress[0] => altsyncram_72k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_72k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_72k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_72k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_72k1:altsyncram1.address_b[4]
wraddress[0] => altsyncram_72k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_72k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_72k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_72k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_72k1:altsyncram1.address_a[4]
wren => altsyncram_72k1:altsyncram1.wren_a


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a21.PORTAWE


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|cntr_nmb:rd_ptr_count
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|cntr_nmb:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CNN|maxpool:u_maxpool|compare:u_compare
clk => reg_valid[0].CLK
clk => reg_valid[1].CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
clk => reg_data[8].CLK
clk => reg_data[9].CLK
clk => reg_data[10].CLK
clk => reg_data[11].CLK
clk => reg_data[12].CLK
clk => reg_data[13].CLK
clk => reg_data[14].CLK
clk => reg_data[15].CLK
clk => reg_data[16].CLK
clk => reg_data[17].CLK
clk => reg_data[18].CLK
clk => reg_data[19].CLK
clk => reg_data[20].CLK
clk => reg_data[21].CLK
clk => reg_data_2[0].CLK
clk => reg_data_2[1].CLK
clk => reg_data_2[2].CLK
clk => reg_data_2[3].CLK
clk => reg_data_2[4].CLK
clk => reg_data_2[5].CLK
clk => reg_data_2[6].CLK
clk => reg_data_2[7].CLK
clk => reg_data_2[8].CLK
clk => reg_data_2[9].CLK
clk => reg_data_2[10].CLK
clk => reg_data_2[11].CLK
clk => reg_data_2[12].CLK
clk => reg_data_2[13].CLK
clk => reg_data_2[14].CLK
clk => reg_data_2[15].CLK
clk => reg_data_2[16].CLK
clk => reg_data_2[17].CLK
clk => reg_data_2[18].CLK
clk => reg_data_2[19].CLK
clk => reg_data_2[20].CLK
clk => reg_data_2[21].CLK
clk => reg_data_1[0].CLK
clk => reg_data_1[1].CLK
clk => reg_data_1[2].CLK
clk => reg_data_1[3].CLK
clk => reg_data_1[4].CLK
clk => reg_data_1[5].CLK
clk => reg_data_1[6].CLK
clk => reg_data_1[7].CLK
clk => reg_data_1[8].CLK
clk => reg_data_1[9].CLK
clk => reg_data_1[10].CLK
clk => reg_data_1[11].CLK
clk => reg_data_1[12].CLK
clk => reg_data_1[13].CLK
clk => reg_data_1[14].CLK
clk => reg_data_1[15].CLK
clk => reg_data_1[16].CLK
clk => reg_data_1[17].CLK
clk => reg_data_1[18].CLK
clk => reg_data_1[19].CLK
clk => reg_data_1[20].CLK
clk => reg_data_1[21].CLK
rstn => reg_data[0].ACLR
rstn => reg_data[1].ACLR
rstn => reg_data[2].ACLR
rstn => reg_data[3].ACLR
rstn => reg_data[4].ACLR
rstn => reg_data[5].ACLR
rstn => reg_data[6].ACLR
rstn => reg_data[7].ACLR
rstn => reg_data[8].ACLR
rstn => reg_data[9].ACLR
rstn => reg_data[10].ACLR
rstn => reg_data[11].ACLR
rstn => reg_data[12].ACLR
rstn => reg_data[13].ACLR
rstn => reg_data[14].ACLR
rstn => reg_data[15].ACLR
rstn => reg_data[16].ACLR
rstn => reg_data[17].ACLR
rstn => reg_data[18].ACLR
rstn => reg_data[19].ACLR
rstn => reg_data[20].ACLR
rstn => reg_data[21].ACLR
rstn => reg_valid[0].ACLR
rstn => reg_valid[1].ACLR
rstn => reg_data_1[0].ACLR
rstn => reg_data_1[1].ACLR
rstn => reg_data_1[2].ACLR
rstn => reg_data_1[3].ACLR
rstn => reg_data_1[4].ACLR
rstn => reg_data_1[5].ACLR
rstn => reg_data_1[6].ACLR
rstn => reg_data_1[7].ACLR
rstn => reg_data_1[8].ACLR
rstn => reg_data_1[9].ACLR
rstn => reg_data_1[10].ACLR
rstn => reg_data_1[11].ACLR
rstn => reg_data_1[12].ACLR
rstn => reg_data_1[13].ACLR
rstn => reg_data_1[14].ACLR
rstn => reg_data_1[15].ACLR
rstn => reg_data_1[16].ACLR
rstn => reg_data_1[17].ACLR
rstn => reg_data_1[18].ACLR
rstn => reg_data_1[19].ACLR
rstn => reg_data_1[20].ACLR
rstn => reg_data_1[21].ACLR
rstn => reg_data_2[0].ACLR
rstn => reg_data_2[1].ACLR
rstn => reg_data_2[2].ACLR
rstn => reg_data_2[3].ACLR
rstn => reg_data_2[4].ACLR
rstn => reg_data_2[5].ACLR
rstn => reg_data_2[6].ACLR
rstn => reg_data_2[7].ACLR
rstn => reg_data_2[8].ACLR
rstn => reg_data_2[9].ACLR
rstn => reg_data_2[10].ACLR
rstn => reg_data_2[11].ACLR
rstn => reg_data_2[12].ACLR
rstn => reg_data_2[13].ACLR
rstn => reg_data_2[14].ACLR
rstn => reg_data_2[15].ACLR
rstn => reg_data_2[16].ACLR
rstn => reg_data_2[17].ACLR
rstn => reg_data_2[18].ACLR
rstn => reg_data_2[19].ACLR
rstn => reg_data_2[20].ACLR
rstn => reg_data_2[21].ACLR
valid => reg_valid[0].DATAIN
x_m_1[0] => LessThan2.IN22
x_m_1[0] => LessThan3.IN22
x_m_1[0] => reg_data_2.DATAB
x_m_1[1] => LessThan2.IN21
x_m_1[1] => LessThan3.IN21
x_m_1[1] => reg_data_2.DATAB
x_m_1[2] => LessThan2.IN20
x_m_1[2] => LessThan3.IN20
x_m_1[2] => reg_data_2.DATAB
x_m_1[3] => LessThan2.IN19
x_m_1[3] => LessThan3.IN19
x_m_1[3] => reg_data_2.DATAB
x_m_1[4] => LessThan2.IN18
x_m_1[4] => LessThan3.IN18
x_m_1[4] => reg_data_2.DATAB
x_m_1[5] => LessThan2.IN17
x_m_1[5] => LessThan3.IN17
x_m_1[5] => reg_data_2.DATAB
x_m_1[6] => LessThan2.IN16
x_m_1[6] => LessThan3.IN16
x_m_1[6] => reg_data_2.DATAB
x_m_1[7] => LessThan2.IN15
x_m_1[7] => LessThan3.IN15
x_m_1[7] => reg_data_2.DATAB
x_m_1[8] => LessThan2.IN14
x_m_1[8] => LessThan3.IN14
x_m_1[8] => reg_data_2.DATAB
x_m_1[9] => LessThan2.IN13
x_m_1[9] => LessThan3.IN13
x_m_1[9] => reg_data_2.DATAB
x_m_1[10] => LessThan2.IN12
x_m_1[10] => LessThan3.IN12
x_m_1[10] => reg_data_2.DATAB
x_m_1[11] => LessThan2.IN11
x_m_1[11] => LessThan3.IN11
x_m_1[11] => reg_data_2.DATAB
x_m_1[12] => LessThan2.IN10
x_m_1[12] => LessThan3.IN10
x_m_1[12] => reg_data_2.DATAB
x_m_1[13] => LessThan2.IN9
x_m_1[13] => LessThan3.IN9
x_m_1[13] => reg_data_2.DATAB
x_m_1[14] => LessThan2.IN8
x_m_1[14] => LessThan3.IN8
x_m_1[14] => reg_data_2.DATAB
x_m_1[15] => LessThan2.IN7
x_m_1[15] => LessThan3.IN7
x_m_1[15] => reg_data_2.DATAB
x_m_1[16] => LessThan2.IN6
x_m_1[16] => LessThan3.IN6
x_m_1[16] => reg_data_2.DATAB
x_m_1[17] => LessThan2.IN5
x_m_1[17] => LessThan3.IN5
x_m_1[17] => reg_data_2.DATAB
x_m_1[18] => LessThan2.IN4
x_m_1[18] => LessThan3.IN4
x_m_1[18] => reg_data_2.DATAB
x_m_1[19] => LessThan2.IN3
x_m_1[19] => LessThan3.IN3
x_m_1[19] => reg_data_2.DATAB
x_m_1[20] => LessThan2.IN2
x_m_1[20] => LessThan3.IN2
x_m_1[20] => reg_data_2.DATAB
x_m_1[21] => LessThan2.IN1
x_m_1[21] => LessThan3.IN1
x_m_1[21] => reg_data_2.DATAB
x_m_1[22] => LessThan0.IN22
x_m_1[22] => LessThan1.IN22
x_m_1[22] => reg_data_1.DATAB
x_m_1[23] => LessThan0.IN21
x_m_1[23] => LessThan1.IN21
x_m_1[23] => reg_data_1.DATAB
x_m_1[24] => LessThan0.IN20
x_m_1[24] => LessThan1.IN20
x_m_1[24] => reg_data_1.DATAB
x_m_1[25] => LessThan0.IN19
x_m_1[25] => LessThan1.IN19
x_m_1[25] => reg_data_1.DATAB
x_m_1[26] => LessThan0.IN18
x_m_1[26] => LessThan1.IN18
x_m_1[26] => reg_data_1.DATAB
x_m_1[27] => LessThan0.IN17
x_m_1[27] => LessThan1.IN17
x_m_1[27] => reg_data_1.DATAB
x_m_1[28] => LessThan0.IN16
x_m_1[28] => LessThan1.IN16
x_m_1[28] => reg_data_1.DATAB
x_m_1[29] => LessThan0.IN15
x_m_1[29] => LessThan1.IN15
x_m_1[29] => reg_data_1.DATAB
x_m_1[30] => LessThan0.IN14
x_m_1[30] => LessThan1.IN14
x_m_1[30] => reg_data_1.DATAB
x_m_1[31] => LessThan0.IN13
x_m_1[31] => LessThan1.IN13
x_m_1[31] => reg_data_1.DATAB
x_m_1[32] => LessThan0.IN12
x_m_1[32] => LessThan1.IN12
x_m_1[32] => reg_data_1.DATAB
x_m_1[33] => LessThan0.IN11
x_m_1[33] => LessThan1.IN11
x_m_1[33] => reg_data_1.DATAB
x_m_1[34] => LessThan0.IN10
x_m_1[34] => LessThan1.IN10
x_m_1[34] => reg_data_1.DATAB
x_m_1[35] => LessThan0.IN9
x_m_1[35] => LessThan1.IN9
x_m_1[35] => reg_data_1.DATAB
x_m_1[36] => LessThan0.IN8
x_m_1[36] => LessThan1.IN8
x_m_1[36] => reg_data_1.DATAB
x_m_1[37] => LessThan0.IN7
x_m_1[37] => LessThan1.IN7
x_m_1[37] => reg_data_1.DATAB
x_m_1[38] => LessThan0.IN6
x_m_1[38] => LessThan1.IN6
x_m_1[38] => reg_data_1.DATAB
x_m_1[39] => LessThan0.IN5
x_m_1[39] => LessThan1.IN5
x_m_1[39] => reg_data_1.DATAB
x_m_1[40] => LessThan0.IN4
x_m_1[40] => LessThan1.IN4
x_m_1[40] => reg_data_1.DATAB
x_m_1[41] => LessThan0.IN3
x_m_1[41] => LessThan1.IN3
x_m_1[41] => reg_data_1.DATAB
x_m_1[42] => LessThan0.IN2
x_m_1[42] => LessThan1.IN2
x_m_1[42] => reg_data_1.DATAB
x_m_1[43] => LessThan0.IN1
x_m_1[43] => LessThan1.IN1
x_m_1[43] => reg_data_1.DATAB
x_m_2[0] => LessThan2.IN44
x_m_2[0] => LessThan3.IN44
x_m_2[0] => reg_data_2.DATAB
x_m_2[1] => LessThan2.IN43
x_m_2[1] => LessThan3.IN43
x_m_2[1] => reg_data_2.DATAB
x_m_2[2] => LessThan2.IN42
x_m_2[2] => LessThan3.IN42
x_m_2[2] => reg_data_2.DATAB
x_m_2[3] => LessThan2.IN41
x_m_2[3] => LessThan3.IN41
x_m_2[3] => reg_data_2.DATAB
x_m_2[4] => LessThan2.IN40
x_m_2[4] => LessThan3.IN40
x_m_2[4] => reg_data_2.DATAB
x_m_2[5] => LessThan2.IN39
x_m_2[5] => LessThan3.IN39
x_m_2[5] => reg_data_2.DATAB
x_m_2[6] => LessThan2.IN38
x_m_2[6] => LessThan3.IN38
x_m_2[6] => reg_data_2.DATAB
x_m_2[7] => LessThan2.IN37
x_m_2[7] => LessThan3.IN37
x_m_2[7] => reg_data_2.DATAB
x_m_2[8] => LessThan2.IN36
x_m_2[8] => LessThan3.IN36
x_m_2[8] => reg_data_2.DATAB
x_m_2[9] => LessThan2.IN35
x_m_2[9] => LessThan3.IN35
x_m_2[9] => reg_data_2.DATAB
x_m_2[10] => LessThan2.IN34
x_m_2[10] => LessThan3.IN34
x_m_2[10] => reg_data_2.DATAB
x_m_2[11] => LessThan2.IN33
x_m_2[11] => LessThan3.IN33
x_m_2[11] => reg_data_2.DATAB
x_m_2[12] => LessThan2.IN32
x_m_2[12] => LessThan3.IN32
x_m_2[12] => reg_data_2.DATAB
x_m_2[13] => LessThan2.IN31
x_m_2[13] => LessThan3.IN31
x_m_2[13] => reg_data_2.DATAB
x_m_2[14] => LessThan2.IN30
x_m_2[14] => LessThan3.IN30
x_m_2[14] => reg_data_2.DATAB
x_m_2[15] => LessThan2.IN29
x_m_2[15] => LessThan3.IN29
x_m_2[15] => reg_data_2.DATAB
x_m_2[16] => LessThan2.IN28
x_m_2[16] => LessThan3.IN28
x_m_2[16] => reg_data_2.DATAB
x_m_2[17] => LessThan2.IN27
x_m_2[17] => LessThan3.IN27
x_m_2[17] => reg_data_2.DATAB
x_m_2[18] => LessThan2.IN26
x_m_2[18] => LessThan3.IN26
x_m_2[18] => reg_data_2.DATAB
x_m_2[19] => LessThan2.IN25
x_m_2[19] => LessThan3.IN25
x_m_2[19] => reg_data_2.DATAB
x_m_2[20] => LessThan2.IN24
x_m_2[20] => LessThan3.IN24
x_m_2[20] => reg_data_2.DATAB
x_m_2[21] => LessThan2.IN23
x_m_2[21] => LessThan3.IN23
x_m_2[21] => reg_data_2.DATAB
x_m_2[22] => LessThan0.IN44
x_m_2[22] => LessThan1.IN44
x_m_2[22] => reg_data_1.DATAB
x_m_2[23] => LessThan0.IN43
x_m_2[23] => LessThan1.IN43
x_m_2[23] => reg_data_1.DATAB
x_m_2[24] => LessThan0.IN42
x_m_2[24] => LessThan1.IN42
x_m_2[24] => reg_data_1.DATAB
x_m_2[25] => LessThan0.IN41
x_m_2[25] => LessThan1.IN41
x_m_2[25] => reg_data_1.DATAB
x_m_2[26] => LessThan0.IN40
x_m_2[26] => LessThan1.IN40
x_m_2[26] => reg_data_1.DATAB
x_m_2[27] => LessThan0.IN39
x_m_2[27] => LessThan1.IN39
x_m_2[27] => reg_data_1.DATAB
x_m_2[28] => LessThan0.IN38
x_m_2[28] => LessThan1.IN38
x_m_2[28] => reg_data_1.DATAB
x_m_2[29] => LessThan0.IN37
x_m_2[29] => LessThan1.IN37
x_m_2[29] => reg_data_1.DATAB
x_m_2[30] => LessThan0.IN36
x_m_2[30] => LessThan1.IN36
x_m_2[30] => reg_data_1.DATAB
x_m_2[31] => LessThan0.IN35
x_m_2[31] => LessThan1.IN35
x_m_2[31] => reg_data_1.DATAB
x_m_2[32] => LessThan0.IN34
x_m_2[32] => LessThan1.IN34
x_m_2[32] => reg_data_1.DATAB
x_m_2[33] => LessThan0.IN33
x_m_2[33] => LessThan1.IN33
x_m_2[33] => reg_data_1.DATAB
x_m_2[34] => LessThan0.IN32
x_m_2[34] => LessThan1.IN32
x_m_2[34] => reg_data_1.DATAB
x_m_2[35] => LessThan0.IN31
x_m_2[35] => LessThan1.IN31
x_m_2[35] => reg_data_1.DATAB
x_m_2[36] => LessThan0.IN30
x_m_2[36] => LessThan1.IN30
x_m_2[36] => reg_data_1.DATAB
x_m_2[37] => LessThan0.IN29
x_m_2[37] => LessThan1.IN29
x_m_2[37] => reg_data_1.DATAB
x_m_2[38] => LessThan0.IN28
x_m_2[38] => LessThan1.IN28
x_m_2[38] => reg_data_1.DATAB
x_m_2[39] => LessThan0.IN27
x_m_2[39] => LessThan1.IN27
x_m_2[39] => reg_data_1.DATAB
x_m_2[40] => LessThan0.IN26
x_m_2[40] => LessThan1.IN26
x_m_2[40] => reg_data_1.DATAB
x_m_2[41] => LessThan0.IN25
x_m_2[41] => LessThan1.IN25
x_m_2[41] => reg_data_1.DATAB
x_m_2[42] => LessThan0.IN24
x_m_2[42] => LessThan1.IN24
x_m_2[42] => reg_data_1.DATAB
x_m_2[43] => LessThan0.IN23
x_m_2[43] => LessThan1.IN23
x_m_2[43] => reg_data_1.DATAB
compare_valid <= reg_valid[1].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE


