<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p73" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_73{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2_73{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_73{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_73{left:83px;bottom:1076px;letter-spacing:0.15px;}
#t5_73{left:123px;bottom:1076px;letter-spacing:0.19px;word-spacing:0.02px;}
#t6_73{left:138px;bottom:1034px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t7_73{left:138px;bottom:1016px;letter-spacing:0.06px;word-spacing:-0.02px;}
#t8_73{left:197px;bottom:1016px;letter-spacing:0.14px;word-spacing:-0.09px;}
#t9_73{left:262px;bottom:1016px;letter-spacing:0.11px;word-spacing:-0.03px;}
#ta_73{left:551px;bottom:1016px;letter-spacing:0.09px;word-spacing:0.04px;}
#tb_73{left:638px;bottom:1016px;letter-spacing:0.11px;word-spacing:0.03px;}
#tc_73{left:841px;bottom:1016px;}
#td_73{left:138px;bottom:979px;letter-spacing:0.1px;}
#te_73{left:138px;bottom:961px;letter-spacing:0.1px;}
#tf_73{left:138px;bottom:942px;letter-spacing:0.08px;word-spacing:0.01px;}
#tg_73{left:110px;bottom:357px;letter-spacing:0.14px;}
#th_73{left:160px;bottom:357px;letter-spacing:0.14px;word-spacing:0.01px;}
#ti_73{left:138px;bottom:318px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tj_73{left:138px;bottom:299px;letter-spacing:0.09px;word-spacing:0.01px;}
#tk_73{left:138px;bottom:281px;letter-spacing:0.1px;}
#tl_73{left:138px;bottom:263px;letter-spacing:0.09px;word-spacing:0.02px;}
#tm_73{left:138px;bottom:244px;letter-spacing:0.1px;word-spacing:0.01px;}
#tn_73{left:138px;bottom:226px;letter-spacing:0.08px;word-spacing:0.03px;}
#to_73{left:138px;bottom:208px;letter-spacing:0.08px;word-spacing:0.03px;}
#tp_73{left:138px;bottom:189px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tq_73{left:319px;bottom:872px;letter-spacing:0.08px;word-spacing:0.08px;}
#tr_73{left:182px;bottom:843px;letter-spacing:-0.13px;}
#ts_73{left:497px;bottom:843px;letter-spacing:-0.12px;}
#tt_73{left:178px;bottom:816px;letter-spacing:-0.13px;}
#tu_73{left:270px;bottom:816px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tv_73{left:176px;bottom:791px;letter-spacing:-0.11px;}
#tw_73{left:270px;bottom:791px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_73{left:270px;bottom:775px;letter-spacing:-0.11px;word-spacing:0.04px;}
#ty_73{left:192px;bottom:750px;letter-spacing:-0.6px;}
#tz_73{left:270px;bottom:750px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t10_73{left:193px;bottom:726px;letter-spacing:-0.22px;}
#t11_73{left:270px;bottom:726px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t12_73{left:193px;bottom:701px;letter-spacing:-0.02px;}
#t13_73{left:270px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_73{left:192px;bottom:677px;letter-spacing:-0.14px;}
#t15_73{left:270px;bottom:677px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_73{left:169px;bottom:652px;letter-spacing:-0.12px;}
#t17_73{left:270px;bottom:652px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t18_73{left:270px;bottom:635px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t19_73{left:270px;bottom:602px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1a_73{left:407px;bottom:602px;letter-spacing:-0.12px;}
#t1b_73{left:468px;bottom:602px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1c_73{left:270px;bottom:585px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_73{left:270px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1e_73{left:270px;bottom:551px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_73{left:270px;bottom:518px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_73{left:270px;bottom:501px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_73{left:183px;bottom:477px;letter-spacing:-0.13px;}
#t1i_73{left:270px;bottom:477px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_73{left:270px;bottom:460px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1k_73{left:270px;bottom:443px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1l_73{left:167px;bottom:418px;letter-spacing:-0.14px;}
#t1m_73{left:270px;bottom:418px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t1n_73{left:270px;bottom:402px;letter-spacing:-0.11px;word-spacing:0.02px;}

.s1_73{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_73{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_73{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_73{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s5_73{font-size:15px;font-family:Times-Roman_az;color:#00F;}
.s6_73{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s7_73{font-size:15px;font-family:Helvetica-Bold_7hj;color:#000;}
.s8_73{font-size:14px;font-family:Times-Italic_b3;color:#000;}
.s9_73{font-size:14px;font-family:Times-Roman_az;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts73" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg73Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg73" style="-webkit-user-select: none;"><object width="935" height="1210" data="73/73.svg" type="image/svg+xml" id="pdf73" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_73" class="t s1_73">CPU Instruction Set </span>
<span id="t2_73" class="t s2_73">73 </span><span id="t3_73" class="t s2_73">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span>
<span id="t4_73" class="t s3_73">5.7 </span><span id="t5_73" class="t s3_73">CPU Instruction Formats </span>
<span id="t6_73" class="t s4_73">A CPU instruction is a single 32-bit word, aligned on a 32-bit boundary. The fields used in CPU instructions are </span>
<span id="t7_73" class="t s4_73">shown in </span><span id="t8_73" class="t s5_73">Table 5.30</span><span id="t9_73" class="t s4_73">. The CPU instruction formats are described in </span><span id="ta_73" class="t s5_73">Section 5.7.2 </span><span id="tb_73" class="t s5_73">“CPU Instruction Field Formats”</span><span id="tc_73" class="t s4_73">. </span>
<span id="td_73" class="t s4_73">The instruction formats presented here are an overview of what instruction fields may need to be decoded and/or </span>
<span id="te_73" class="t s4_73">extracted both in hardware (decoders) and software (disassemblers, emulators) for most instructions. See the individ- </span>
<span id="tf_73" class="t s4_73">ual instruction descriptions in Volume II of this document set for details and special cases. </span>
<span id="tg_73" class="t s6_73">5.7.1 </span><span id="th_73" class="t s6_73">Advanced Instruction Encodings (Release 6) </span>
<span id="ti_73" class="t s4_73">MIPS Release 6 uses more advanced instruction encodings than previous releases. Release 6 uses the greater variety </span>
<span id="tj_73" class="t s4_73">of field widths—shorter 9-bit offset for less frequently used instructions, and larger, 18, 19, 21, and 26 bits—to pro- </span>
<span id="tk_73" class="t s4_73">vide larger spans for certain important instructions. In addition, Release 6 uses instruction encoding techniques such </span>
<span id="tl_73" class="t s4_73">as placing constraints on register operands, in cases such as BEQC r1,r2, target, where reversing the operands would </span>
<span id="tm_73" class="t s4_73">be equivalent, and hence a waste of instruction encoding space. These advanced instruction encodings mean that the </span>
<span id="tn_73" class="t s4_73">traditional tables of instruction formats are insufficient and unwieldy. The figures below have been updated with the </span>
<span id="to_73" class="t s4_73">most important Release 6 instruction formats. Full details can be obtained from the instruction descriptions in Vol- </span>
<span id="tp_73" class="t s4_73">ume II of this document set. </span>
<span id="tq_73" class="t s7_73">Table 5.30 CPU Instruction Format Fields </span>
<span id="tr_73" class="t s1_73">Field </span><span id="ts_73" class="t s1_73">Description </span>
<span id="tt_73" class="t s8_73">opcode </span><span id="tu_73" class="t s9_73">6-bit primary operation code. The 6 most-significant bits of the instruction encoding. </span>
<span id="tv_73" class="t s8_73">function </span><span id="tw_73" class="t s9_73">6-bit function field used to specify functions within the primary opcode SPECIAL. The 6 least- </span>
<span id="tx_73" class="t s9_73">significant bits of the instruction encoding. </span>
<span id="ty_73" class="t s8_73">rd </span><span id="tz_73" class="t s9_73">5-bit specifier for the destination register. </span>
<span id="t10_73" class="t s8_73">rs </span><span id="t11_73" class="t s9_73">5-bit specifier for the source register. </span>
<span id="t12_73" class="t s8_73">rt </span><span id="t13_73" class="t s9_73">5-bit specifier for the target (source/destination) register </span>
<span id="t14_73" class="t s8_73">sa </span><span id="t15_73" class="t s9_73">5-bit shift amount </span>
<span id="t16_73" class="t s8_73">immediate </span><span id="t17_73" class="t s9_73">A constant stored inside the instruction (as opposed to a constant separately in memory, that </span>
<span id="t18_73" class="t s9_73">must be accessed using a load instruction). </span>
<span id="t19_73" class="t s9_73">Unless further qualified, </span><span id="t1a_73" class="t s8_73">immediate </span><span id="t1b_73" class="t s9_73">typically refers to a 16-bit immediate occupying the least </span>
<span id="t1c_73" class="t s9_73">significant 16 bits of a 32-bit MIPS instruction. This 16-bit signed immediate is used for logical </span>
<span id="t1d_73" class="t s9_73">operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch </span>
<span id="t1e_73" class="t s9_73">signed instruction displacements. </span>
<span id="t1f_73" class="t s9_73">Some instructions have other immediate widths, e.g., 9-, 10-, 21-, and 26-bit offsets and dis- </span>
<span id="t1g_73" class="t s9_73">placements, and the 26-bit instr_index. </span>
<span id="t1h_73" class="t s8_73">offset </span><span id="t1i_73" class="t s9_73">An immediate constant in the instruction, used in forming a memory address or a PC-relative </span>
<span id="t1j_73" class="t s9_73">branch target. 16-bit offsets using the 16-bit immediate field are most common, although certain </span>
<span id="t1k_73" class="t s9_73">instructions have 9-, 18-, 19-, 21-, and 26-bit offsets. </span>
<span id="t1l_73" class="t s8_73">instr_index </span><span id="t1m_73" class="t s9_73">26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address. Prior </span>
<span id="t1n_73" class="t s9_73">to Release 6 of the Architecture, this was the only example of a 26-bit immediate constant. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
