
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 375.211 ; gain = 165.531
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (48#1) [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:82]
Finished RTL Elaboration : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 706.488 ; gain = 496.809
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 706.488 ; gain = 496.809
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.232 . Memory (MB): peak = 825.883 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:21 ; elapsed = 00:02:35 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:36 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:26 ; elapsed = 00:02:41 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:52 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:50 ; elapsed = 00:03:06 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:07 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:03:09 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:54 ; elapsed = 00:03:11 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:03:11 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:03:11 . Memory (MB): peak = 825.883 ; gain = 616.203
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:03:11 . Memory (MB): peak = 825.883 ; gain = 616.203

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    40|
|2     |CFGLUT5    |    77|
|3     |LUT1       |    56|
|4     |LUT2       |    53|
|5     |LUT3       |   389|
|6     |LUT4       |   161|
|7     |LUT5       |   162|
|8     |LUT6       |   530|
|9     |MUXF7      |    71|
|10    |RAMB36E1   |     1|
|11    |RAMB36E1_1 |    68|
|12    |SRL16E     |   313|
|13    |SRLC16E    |     2|
|14    |SRLC32E    |    17|
|15    |FDRE       |  2185|
|16    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:03:11 . Memory (MB): peak = 825.883 ; gain = 616.203
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:06 . Memory (MB): peak = 825.883 ; gain = 544.758
