Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Mar 24 15:34:55 2025
| Host         : GCP-E103-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file inter_spartan_control_sets_placed.rpt
| Design       : inter_spartan
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |             126 |           36 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            5476 |         1112 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal        |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|  clock_50MHz0/inst/clk_out1 | A/U0/enable_round_o                              | reset_i_IBUF     |                1 |              4 |         4.00 |
|  clock_50MHz0/inst/clk_out1 | F/en_cpt_o                                       | reset_i_IBUF     |                2 |              5 |         2.50 |
|  F/init_o_reg_i_1_n_0       |                                                  |                  |                2 |              7 |         3.50 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_trans_s                            | reset_i_IBUF     |                2 |              8 |         4.00 |
|  clock_50MHz0/inst/clk_out1 | uart_core_0/receive_0/sel_s                      | reset_i_IBUF     |                2 |              8 |         4.00 |
|  clock_50MHz0/inst/clk_out1 | uart_core_0/transmit_0/sel_reg_s                 | reset_i_IBUF     |                3 |              8 |         2.67 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_cpt_s                              | reset_i_IBUF     |                4 |              9 |         2.25 |
|  clock_50MHz0/inst/clk_out1 | uart_core_0/receive_0/en_cpt_s                   | reset_i_IBUF     |                2 |             12 |         6.00 |
|  clock_50MHz0/inst/clk_out1 | uart_core_0/transmit_0/en_reg_s                  | reset_i_IBUF     |                3 |             14 |         4.67 |
|  clock_50MHz0/inst/clk_out1 | uart_core_0/baud_generator_0/Top16_o             | reset_i_IBUF     |                6 |             16 |         2.67 |
|  clock_50MHz0/inst/clk_out1 | uart_core_0/baud_generator_0/rxDiv_s[15]_i_1_n_0 | reset_i_IBUF     |                5 |             16 |         3.20 |
|  clock_50MHz0/inst/clk_out1 | A/U0/en_cipher_o                                 | reset_i_IBUF     |               16 |             64 |         4.00 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_ad_s                               | reset_i_IBUF     |               16 |             64 |         4.00 |
|  clock_50MHz0/inst/clk_out1 |                                                  | reset_i_IBUF     |               36 |            126 |         3.50 |
|  clock_50MHz0/inst/clk_out1 | A/U0/en_tag_o                                    | reset_i_IBUF     |               36 |            128 |         3.56 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_key_s                              | reset_i_IBUF     |               45 |            128 |         2.84 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_tag_s                              | reset_i_IBUF     |               21 |            128 |         6.10 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_nonce_s                            | reset_i_IBUF     |               27 |            128 |         4.74 |
|  clock_50MHz0/inst/clk_out1 | A/U0/en_reg_state_o                              | reset_i_IBUF     |               96 |            320 |         3.33 |
|  clock_50MHz0/inst/clk_out1 | F/en_cipher_reg_o                                | reset_i_IBUF     |              277 |           1472 |         5.31 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_cipher_s                           | reset_i_IBUF     |              228 |           1472 |         6.46 |
|  clock_50MHz0/inst/clk_out1 | fsm_uart_0/en_wave_s                             | reset_i_IBUF     |              320 |           1472 |         4.60 |
+-----------------------------+--------------------------------------------------+------------------+------------------+----------------+--------------+


