============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  11:03:15 pm
  Module:                 b15
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock CLK)                  launch                                    0 R 
InstQueue_reg[14][6]/CK                                100    +0       0 R 
InstQueue_reg[14][6]/QN      DFFRX1            4  1.4   48  +349     349 F 
g142431/B                                                     +0     349   
g142431/Y                    NOR2X1            2  0.6   57   +61     410 R 
g141953/B                                                     +0     410   
g141953/Y                    NAND2X1           2  0.6   71   +78     489 F 
g141820/A                                                     +0     489   
g141820/Y                    INVX1             3  0.8   36   +57     546 R 
g143474/C                                                     +0     546   
g143474/Y                    NAND3BXL          2  0.5  156  +122     668 F 
g141019/B0                                                    +0     668   
g141019/Y                    OAI31X1           1  0.4   97  +104     772 R 
g140643/B                                                     +0     772   
g140643/Y                    NOR4X1            1  0.2   66   +91     864 F 
g140352/B0                                                    +0     864   
g140352/Y                    AOI211XL          1  0.4  110  +132     996 R 
g140283/B                                                     +0     996   
g140283/Y                    NAND2X1           1  0.7   81  +111    1107 F 
g140271/B                                                     +0    1107   
g140271/Y                    NOR3X2            2  0.7   78  +109    1216 R 
g140210/B                                                     +0    1216   
g140210/Y                    CLKAND2X2         4  1.8   36  +126    1342 R 
g140115/B                                                     +0    1342   
g140115/Y                    NAND2X2           2  0.6   54   +56    1399 F 
g139972__5477/B1                                              +0    1399   
g139972__5477/Y              AOI32X1           1  0.4   82   +79    1478 R 
g139814__4733/B0                                              +0    1478   
g139814__4733/Y              OAI2BB1X1         1  0.3   58   +94    1572 F 
g139732__8246/B0                                              +0    1572   
g139732__8246/Y              AOI21X1           2  0.6   63   +74    1646 R 
g139539__5107/B0                                              +0    1646   
g139539__5107/Y              AOI2BB1XL         1  0.4   49   +73    1719 F 
g139310__7098/A0                                              +0    1719   
g139310__7098/Y              OAI211X1          1  0.4   79   +92    1812 R 
g139188__7410/C0                                              +0    1812   
g139188__7410/Y              OAI211X1          2  1.1  188  +176    1987 F 
g139117__2398/B0                                              +0    1987   
g139117__2398/Y              AOI221X2          4  1.6  144  +200    2188 R 
g139072__6161/B                                               +0    2188   
g139072__6161/Y              NAND2X1           1  0.3   64  +118    2305 F 
g139037__2346/C0                                              +0    2305   
g139037__2346/Y              OAI221X1          1  0.2   94   +53    2358 R 
State2_reg[1]/D         <<<  DFFRX1                           +0    2358   
State2_reg[1]/CK             setup                     100  +132    2490 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                  capture                                2500 R 
                             uncertainty                     -10    2490 R 
---------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :       0ps 
Start-point  : InstQueue_reg[14][6]/CK
End-point    : State2_reg[1]/D

