
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075223241                       # Number of ticks simulated
final_tick                               400277364669                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217134                       # Simulator instruction rate (inst/s)
host_op_rate                                   275901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  38685                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337180                       # Number of bytes of host memory used
host_seconds                                 27794.41                       # Real time elapsed on the host
sim_insts                                  6035117084                       # Number of instructions simulated
sim_ops                                    7668490546                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        17024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        11776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        13312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        35328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        11776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        16256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        16384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        61440                       # Number of bytes read from this memory
system.physmem.bytes_read::total               204160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       110336                       # Number of bytes written to this memory
system.physmem.bytes_written::total            110336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          133                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           92                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          276                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           92                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          480                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1595                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             862                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  862                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2857081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15832991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1309496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10952144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3214216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12380685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3690396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32856433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1309496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10952144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2738036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     15118721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2738036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15237766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1547586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     57141622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               189876848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2857081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1309496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3214216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3690396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1309496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2738036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2738036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1547586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19404342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         102616830                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              102616830                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         102616830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2857081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15832991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1309496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10952144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3214216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12380685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3690396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32856433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1309496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10952144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2738036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     15118721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2738036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15237766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1547586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     57141622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              292493678                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210072                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171969                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22322                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        85826                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79709                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21333                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1015                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199626                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210072                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101042                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262299                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64330                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         60878                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125346                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2372918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.619203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.975723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2110619     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27818      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32455      1.37%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17763      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           19892      0.84%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11687      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7664      0.32%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20846      0.88%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124174      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2372918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081471                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465246                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991071                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        78558                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259859                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2190                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41236                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34176                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          400                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1464273                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2162                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41236                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1994729                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          15966                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53278                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258425                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9280                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1462103                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1990                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4556                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2033526                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6806590                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6806590                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          330420                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          391                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          224                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26776                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1921                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15989                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1458106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1368390                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2015                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       471511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2372918                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576670                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1797527     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230593      9.72%     85.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124544      5.25%     90.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86160      3.63%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75397      3.18%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38653      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9403      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6170      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4471      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2372918                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            341     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1392     45.08%     56.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1355     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1145551     83.72%     83.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21366      1.56%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126586      9.25%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74721      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1368390                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530698                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3088                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002257                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5114800                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1660077                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1343289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1371478                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3565                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27794                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2368                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41236                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11143                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1225                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458505                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           15                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140675                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75434                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          225                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           855                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25236                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1346362                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118573                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        22027                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193250                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187686                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74677                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.522155                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1343381                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1343289                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799473                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2095590                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520963                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381503                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231620                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22266                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2331682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.345031                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1830471     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232632      9.98%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97428      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58399      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40139      1.72%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26280      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13799      0.59%     98.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10818      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21716      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2331682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21716                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3768462                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2958274                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 205556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578469                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578469                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6071170                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866463                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364576                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          233953                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       195001                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22961                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        89391                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           83735                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           24726                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2026896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1282308                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             233953                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       108461                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               266461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          64918                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         63133                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           127546                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21887                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2398267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.657680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.036243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2131806     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           16206      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20064      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           32640      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13398      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           17818      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           20314      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9696      0.40%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          136325      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2398267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090733                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.497313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2015011                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        76386                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           265110                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         41594                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35293                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1566970                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         41594                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2017497                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           6251                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        64037                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           262754                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6127                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1556558                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2174521                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7233417                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7233417                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1783959                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          390557                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            22103                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       146971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        75085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17141                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1517575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1444543                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1729                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       205978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       432846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2398267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602328                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.325140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1787754     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       277306     11.56%     86.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       114094      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        64118      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        86087      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27329      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        26485      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        13960      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2398267                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           9961     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1376     10.89%     89.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1298     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1217607     84.29%     84.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19549      1.35%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       132438      9.17%     94.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74772      5.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1444543                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.560232                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12635                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5301717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1723924                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1404271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1457178                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        31049                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         41594                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4762                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1517940                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       146971                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        75085                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26315                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1417405                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       129787                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        27138                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              204539                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          199744                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74752                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549707                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1404286                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1404271                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           841272                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2260730                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544613                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372124                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1037635                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1278698                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       239245                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22987                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2356673                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1814592     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       275228     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        99895      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        49478      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45035      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19143      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        19005      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9015      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25282      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2356673                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1037635                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1278698                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                189629                       # Number of memory references committed
system.switch_cpus1.commit.loads               115919                       # Number of loads committed
system.switch_cpus1.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            185281                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1151329                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26418                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25282                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3849334                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3077486                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 180207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1037635                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1278698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1037635                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.484953                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.484953                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402422                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402422                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6374833                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1964750                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1446648                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          213435                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       174710                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22610                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        86633                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81701                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21513                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1041                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2048832                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1194401                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             213435                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       103214                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62647                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         41723                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126881                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2378167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.964486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2130310     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11380      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17913      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24077      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25560      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21620      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11451      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18220      0.77%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          117636      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2378167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082776                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463220                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2028149                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        62842                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           247257                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          365                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39547                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34874                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1463794                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39547                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2034070                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          12712                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        37135                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           241714                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12980                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1462539                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1625                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2041315                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6799696                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6799696                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1736833                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          304437                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40702                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       137693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73400                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          822                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17841                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1459744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1376270                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          286                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       180027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       435410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2378167                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578710                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1796397     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       238803     10.04%     85.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121254      5.10%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        91690      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        71894      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        28751      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18428      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9610      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1340      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2378167                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            289     11.81%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           907     37.05%     48.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1252     51.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1158020     84.14%     84.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20418      1.48%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       124649      9.06%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73012      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1376270                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533754                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2448                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001779                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5133438                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1640139                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1353505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1378718                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2714                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24729                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1499                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39547                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9935                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1153                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1460100                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       137693                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73400                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25712                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1355641                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       117173                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20626                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              190166                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          192125                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             72993                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525753                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1353588                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1353505                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           777774                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2096427                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524925                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371000                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1012680                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1246237                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       213846                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22670                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2338620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532894                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1826722     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       253990     10.86%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        95908      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        45360      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38519      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22335      0.96%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19508      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8672      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27606      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2338620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1012680                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1246237                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                184862                       # Number of memory references committed
system.switch_cpus2.commit.loads               112961                       # Number of loads committed
system.switch_cpus2.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            179679                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1122898                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25683                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27606                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3771084                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2959748                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 200307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1012680                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1246237                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1012680                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546188                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546188                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392744                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392744                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6099046                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1886965                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1356459                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          201314                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       181379                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        12438                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        90103                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           69942                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10833                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          561                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2117120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1265105                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             201314                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        80775                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               249013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          39440                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         51883                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           123316                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        12317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2444711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.607561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.940355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2195698     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8586      0.35%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18056      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7340      0.30%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           40754      1.67%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           36638      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6894      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14937      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          115808      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2444711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078075                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490641                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2104605                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        64860                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           247943                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          830                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         26469                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17691                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1481835                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1394                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         26469                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2107441                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          44015                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13233                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           246027                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7522                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1479754                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2830                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         2995                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1742660                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6963896                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6963896                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1508510                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          234150                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          184                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            20824                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       347889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       174765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1660                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8655                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1474780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1407352                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1096                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       135102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       327250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2444711                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575672                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.373204                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1944529     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       149953      6.13%     85.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123150      5.04%     90.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        52704      2.16%     92.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        67400      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        65076      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        37093      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2999      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1807      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2444711                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3498     10.94%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         27643     86.42%     97.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          844      2.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       884064     62.82%     62.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        12137      0.86%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       337083     23.95%     87.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       173985     12.36%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1407352                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.545808                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31985                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022727                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5292496                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1610129                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1392966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1439337                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2589                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        17315                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2014                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         26469                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          40058                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1830                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1474978                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       347889                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       174765                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          101                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        14246                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1395887                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       335677                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        11465                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              509600                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182504                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            173923                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.541362                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1393111                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1392966                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           753263                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1484139                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.540229                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507542                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1121873                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1317795                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       157287                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        12476                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2418242                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.544939                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.367716                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1940160     80.23%     80.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       174605      7.22%     87.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        81826      3.38%     90.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        80989      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        21663      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        94180      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7226      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5081      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        12512      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2418242                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1121873                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1317795                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                503325                       # Number of memory references committed
system.switch_cpus3.commit.loads               330574                       # Number of loads committed
system.switch_cpus3.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            173938                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1171639                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12635                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        12512                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3880799                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2976648                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 133763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1121873                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1317795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1121873                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.298365                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.298365                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.435092                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.435092                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6897148                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1620614                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1759318                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          233959                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       195006                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22962                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        89393                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83737                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24727                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2027001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1282359                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             233959                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       108464                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               266470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64920                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         62886                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           127552                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2398135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.657742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.036331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2131665     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           16206      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20064      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32641      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13398      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           17819      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           20315      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9696      0.40%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          136331      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2398135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090735                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.497333                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2015116                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        76139                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           265119                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41595                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35294                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1567032                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41595                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2017602                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6190                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        63851                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           262763                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6127                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1556622                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2174612                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7233721                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7233721                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1784049                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          390557                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22103                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       146975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        75089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17144                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1517639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1444607                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1729                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       205978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       432846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2398135                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.602388                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.325187                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1787589     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       277326     11.56%     86.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       114099      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        64119      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        86092      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27330      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26486      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13960      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2398135                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9961     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1376     10.89%     89.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1298     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1217659     84.29%     84.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19553      1.35%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       132442      9.17%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74776      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1444607                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.560257                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12635                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008746                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5301713                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1723988                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1404334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1457242                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31049                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41595                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4700                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1518004                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       146975                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        75089                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26316                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1417469                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       129791                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        27138                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              204547                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          199750                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74756                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549732                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1404349                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1404334                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           841309                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2260820                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544638                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372126                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1037688                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1278761                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       239245                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22988                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2356540                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542643                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.361672                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1814419     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       275251     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        99903      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        49484      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45039      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19143      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19006      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9015      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25280      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2356540                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1037688                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1278761                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                189636                       # Number of memory references committed
system.switch_cpus4.commit.loads               115922                       # Number of loads committed
system.switch_cpus4.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            185287                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1151389                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26420                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25280                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3849266                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3077614                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 180339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1037688                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1278761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1037688                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.484826                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.484826                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.402443                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.402443                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6375124                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1964839                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1446706                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          210094                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       171928                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22280                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        85839                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           79723                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21326                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1038                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2008065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1199864                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             210094                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       101049                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               262241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64178                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         61324                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125264                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2373159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.619200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.975848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2110918     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           27804      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           32387      1.36%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           17760      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           19811      0.83%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           11737      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7743      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20776      0.88%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          124223      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2373159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081480                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465339                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1990988                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        79064                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           259772                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2203                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41128                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34233                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          402                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1464250                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2208                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41128                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1994736                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          16786                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        52699                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           258261                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         9545                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1461993                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2091                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2032942                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6805714                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6805714                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1703802                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          329135                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          385                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          218                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            27600                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       140544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        75535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1903                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16017                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1457912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          387                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1368246                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1969                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       200871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       470747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2373159                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576550                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267578                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1797552     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       230816      9.73%     85.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       124733      5.26%     90.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        86110      3.63%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        75273      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        38590      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6         9484      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6120      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4481      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2373159                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            343     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1365     44.72%     55.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1344     44.04%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1145494     83.72%     83.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21310      1.56%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       126516      9.25%     94.54% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        74760      5.46%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1368246                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.530642                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3052                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002231                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5114672                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1659214                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1343353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1371298                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3491                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27604                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2436                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41128                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          11825                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1216                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1458306                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       140544                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        75535                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          219                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25142                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1346337                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       118543                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        21909                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              193254                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          187779                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             74711                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.522145                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1343440                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1343353                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           799182                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2094017                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520988                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381650                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1000411                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1227410                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       230901                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22217                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2332031                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.526327                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.345197                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1830646     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       232661      9.98%     88.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97487      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        58394      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40243      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        26278      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13765      0.59%     98.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10815      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        21742      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2332031                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1000411                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1227410                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                186036                       # Number of memory references committed
system.switch_cpus5.commit.loads               112937                       # Number of loads committed
system.switch_cpus5.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            175624                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1106590                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        24970                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        21742                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3768587                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2957762                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 205315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1000411                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1227410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1000411                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.577415                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.577415                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.387986                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.387986                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6070992                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1866338                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1364887                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          210318                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       172130                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22223                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        86063                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           79938                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21299                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1028                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2008659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1201076                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             210318                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       101237                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          63963                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         59871                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125275                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21940                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2372446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.620018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.976873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2109901     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27837      1.17%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           32365      1.36%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17780      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           20034      0.84%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11720      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7644      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20867      0.88%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          124298      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2372446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081567                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465809                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1991779                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        77405                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           260143                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2144                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40971                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34261                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          402                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1465830                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2193                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40971                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1995447                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          16350                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        51632                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           258643                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         9399                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1463615                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2051                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4617                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2035380                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6813410                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6813410                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1707058                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          328316                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          384                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          217                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            27273                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       140670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        75605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1931                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16044                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1459526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          386                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1369884                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1953                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       200214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       470465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2372446                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577414                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268118                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1796087     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       231077      9.74%     85.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       124871      5.26%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        86344      3.64%     94.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        75454      3.18%     97.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        38594      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9382      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6141      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4496      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2372446                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            343     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1364     44.74%     55.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1342     44.01%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1146897     83.72%     83.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21354      1.56%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       126618      9.24%     94.54% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        74849      5.46%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1369884                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.531277                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3049                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002226                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5117216                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1660170                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1345105                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1372933                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3522                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27533                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2394                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40971                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11481                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1204                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1459919                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       140670                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        75605                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           835                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25075                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1348097                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       118670                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21787                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              193473                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          188034                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             74803                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.522827                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1345194                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1345105                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           800453                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2097127                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.521667                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381690                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1002273                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1229690                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       230234                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22161                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2331475                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527430                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.346502                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1829194     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       233019      9.99%     88.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        97706      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        58584      2.51%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40275      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        26262      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13775      0.59%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10833      0.46%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        21827      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2331475                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1002273                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1229690                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                186344                       # Number of memory references committed
system.switch_cpus6.commit.loads               113133                       # Number of loads committed
system.switch_cpus6.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            175963                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1108624                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25012                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        21827                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3769559                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2960832                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 206028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1002273                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1229690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1002273                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.572626                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.572626                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.388708                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.388708                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6078827                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1869076                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1366252                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          202580                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       165055                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21361                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        82236                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           77075                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20280                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          934                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1968541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1199489                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             202580                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        97355                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               246202                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          66834                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         58223                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122839                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2317657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.629396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.997228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2071455     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           13017      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20681      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           31343      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12821      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           15058      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15660      0.68%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           11195      0.48%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          126427      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2317657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078566                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.465193                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1944147                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        83289                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           244499                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1356                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44365                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32992                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1454861                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44365                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1949019                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          38503                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        29849                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           241071                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14841                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1452060                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          694                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2668                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         7488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1105                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1988660                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6770540                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6770540                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1639537                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          349108                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          313                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          163                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            43650                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       146853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        80940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3910                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        16574                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1447322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1352023                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2023                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       221560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       507601                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2317657                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.583358                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266690                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1741283     75.13%     75.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       233471     10.07%     85.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       129862      5.60%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        84839      3.66%     94.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        77369      3.34%     97.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        23722      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17409      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5845      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3857      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2317657                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            375     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1417     42.69%     53.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1527     46.01%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1113741     82.38%     82.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        24920      1.84%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       133725      9.89%     94.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        79487      5.88%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1352023                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.524350                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3319                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002455                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5027045                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1669260                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1327004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1355342                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6412                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        30712                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4909                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1031                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44365                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          27669                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1621                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1447635                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       146853                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        80940                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          163                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24863                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1331919                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       126674                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20104                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              206000                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          180788                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             79326                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516553                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1327098                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1327004                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           786155                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1993718                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.514647                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394316                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       982560                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1198196                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       250492                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21770                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2273292                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527075                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377149                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1787324     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       231620     10.19%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96086      4.23%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        49103      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        36651      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20949      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        13005      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10716      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27838      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2273292                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       982560                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1198196                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                192172                       # Number of memory references committed
system.switch_cpus7.commit.loads               116141                       # Number of loads committed
system.switch_cpus7.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            166349                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1083343                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23377                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27838                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3694142                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2941754                       # The number of ROB writes
system.switch_cpus7.timesIdled                  34987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 260817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             982560                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1198196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       982560                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.624241                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.624241                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381063                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381063                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6045859                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1814423                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1377845                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           300                       # number of misc regfile writes
system.l2.replacements                           1597                       # number of replacements
system.l2.tagsinuse                      32754.680051                       # Cycle average of tags in use
system.l2.total_refs                          1773841                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34358                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.628180                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1930.441849                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.250363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     75.660632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.765375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     43.221368                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.646253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     49.972040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.652529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    163.021051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.765639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     44.237201                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     22.283997                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     70.980684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     22.285024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     73.011644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.635586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    213.682692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3742.146189                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2329.020934                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3050.825838                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           5067.101552                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2330.796431                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3736.562811                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3767.045140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           5924.667227                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.058912                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002309                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001319                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001525                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000752                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.004975                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.114201                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.071076                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.093104                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.154636                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.071130                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.114031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.114961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.180806                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999594                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          274                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          294                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          561                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          274                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          449                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          448                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          622                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3369                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1801                       # number of Writeback hits
system.l2.Writeback_hits::total                  1801                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          445                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          297                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          452                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          622                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3384                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          445                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          297                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          564                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          452                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          451                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          622                       # number of overall hits
system.l2.overall_hits::total                    3384                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           92                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          276                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           92                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          126                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          427                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1540                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  55                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          127                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          480                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1595                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          133                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           92                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          104                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          276                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           92                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          127                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          128                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          480                       # number of overall misses
system.l2.overall_misses::total                  1595                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3773682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     19770608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1524026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13933149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4091572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     15572273                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4597777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     41776862                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1559002                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     13803742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3498058                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     18898029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3469976                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     18784409                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1954441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     64458303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       231465909                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data       183231                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       135916                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      7824030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8143177                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3773682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     19770608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1524026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13933149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4091572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     15572273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4597777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     41776862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1559002                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     13803742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3498058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     19081260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3469976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     18920325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1954441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     72282333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        239609086                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3773682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     19770608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1524026                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13933149                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4091572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     15572273                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4597777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     41776862                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1559002                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     13803742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3498058                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     19081260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3469976                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     18920325                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1954441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     72282333                       # number of overall miss cycles
system.l2.overall_miss_latency::total       239609086                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          837                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         1049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4909                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1801                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1801                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                70                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          840                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4979                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          840                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4979                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.231304                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.251366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.261307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.329749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.251366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.219130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.220870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.407054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.313710                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.785714                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.230104                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.251366                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.259352                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.328571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.251366                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.219344                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.221071                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.435572                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.320345                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.230104                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.251366                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.259352                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.328571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.251366                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.219344                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.221071                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.435572                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.320345                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157236.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 148651.187970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 138547.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151447.271739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151539.703704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149733.394231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148315.387097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151365.442029                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 141727.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150040.673913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152089.478261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149984.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150868.521739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 147908.732283                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150341.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150956.213115                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150302.538312                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data       183231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       135916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 147623.207547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148057.763636                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157236.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 148651.187970                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 138547.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151447.271739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151539.703704                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149733.394231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148315.387097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151365.442029                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 141727.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150040.673913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152089.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150246.141732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150868.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 147815.039062                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150341.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150588.193750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150225.132288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157236.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 148651.187970                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 138547.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151447.271739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151539.703704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149733.394231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148315.387097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151365.442029                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 141727.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150040.673913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152089.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150246.141732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150868.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 147815.039062                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150341.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150588.193750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150225.132288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  862                       # number of writebacks
system.l2.writebacks::total                       862                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1540                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             55                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1595                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2377263                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     12034271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       883794                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8574228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2520111                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      9513052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2790565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     25704713                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst       919534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      8452198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2160803                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     11564177                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2132386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     11389102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1196153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     39579399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    141791749                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data       125141                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data        78116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4729508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4932765                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2377263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     12034271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       883794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8574228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2520111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      9513052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2790565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     25704713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst       919534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      8452198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2160803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     11689318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2132386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     11467218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1196153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     44308907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    146724514                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2377263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     12034271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       883794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8574228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2520111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      9513052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2790565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     25704713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst       919534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      8452198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2160803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     11689318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2132386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     11467218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1196153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     44308907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    146724514                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.231304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.251366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261307                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.329749                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.219130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.220870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.407054                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.313710                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.230104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.251366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.259352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.328571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.251366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.219344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.221071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.435572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.320345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.230104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.251366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.259352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.328571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.251366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.219344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.221071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.435572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.320345                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99052.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90483.240602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80344.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93198.130435                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93337.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91471.653846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90018.225806                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93133.018116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        83594                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91871.717391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93947.956522                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91779.182540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92712.434783                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89677.968504                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92011.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92691.800937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92072.564286                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       125141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        78116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        89236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89686.636364                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99052.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 90483.240602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 80344.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93198.130435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93337.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91471.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90018.225806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93133.018116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        83594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91871.717391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93947.956522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92041.874016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92712.434783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 89587.640625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92011.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92310.222917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91990.290909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99052.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 90483.240602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 80344.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93198.130435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93337.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91471.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90018.225806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93133.018116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        83594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91871.717391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93947.956522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92041.874016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92712.434783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 89587.640625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92011.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92310.222917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91990.290909                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.211845                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133276                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.812623                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.211845                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038801                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811237                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125314                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125314                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125314                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125314                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125314                       # number of overall hits
system.cpu0.icache.overall_hits::total         125314                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.cpu0.icache.overall_misses::total           32                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5239434                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5239434                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5239434                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5239434                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5239434                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5239434                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125346                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125346                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125346                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125346                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125346                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125346                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163732.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163732.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163732.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163732.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163732.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163732.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4232821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4232821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4232821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4232821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4232821                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4232821                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169312.840000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169312.840000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169312.840000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169312.840000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169312.840000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169312.840000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   578                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203361                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   834                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141730.648681                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.744593                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.255407                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.717752                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.282248                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86637                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72629                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72629                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159266                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159266                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159266                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159266                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1950                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1950                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           67                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    217907459                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    217907459                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6706907                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6706907                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    224614366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    224614366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    224614366                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    224614366                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88587                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88587                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161283                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161283                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161283                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161283                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022012                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000922                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012506                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012506                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012506                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012506                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111747.414872                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111747.414872                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100103.089552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100103.089552                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111360.617749                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111360.617749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111360.617749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111360.617749                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          235                       # number of writebacks
system.cpu0.dcache.writebacks::total              235                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1375                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           64                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1439                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1439                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50933971                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50933971                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       227626                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       227626                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     51161597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51161597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     51161597                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51161597                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003584                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003584                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003584                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003584                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88580.819130                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88580.819130                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75875.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75875.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88514.873702                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88514.873702                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88514.873702                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88514.873702                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               465.764753                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753003784                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1615887.948498                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.764753                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017251                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       127532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         127532                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       127532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          127532                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       127532                       # number of overall hits
system.cpu1.icache.overall_hits::total         127532                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2035787                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2035787                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2035787                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2035787                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2035787                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2035787                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       127546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       127546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       127546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       127546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       127546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       127546                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000110                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000110                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 145413.357143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 145413.357143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 145413.357143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 145413.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 145413.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 145413.357143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1655356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1655356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1655356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1655356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1655356                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1655356                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150486.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150486.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150486.909091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150486.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150486.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150486.909091                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   366                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               109335327                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              175780.268489                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   129.523185                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   126.476815                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.505950                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.494050                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        99730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          99730                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        73355                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         73355                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          185                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          178                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       173085                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          173085                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       173085                       # number of overall hits
system.cpu1.dcache.overall_hits::total         173085                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          944                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          944                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          944                       # number of overall misses
system.cpu1.dcache.overall_misses::total          944                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     94062503                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     94062503                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     94062503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     94062503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     94062503                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     94062503                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       100674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       100674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        73355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        73355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       174029                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       174029                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       174029                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       174029                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009377                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009377                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005424                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005424                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005424                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005424                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99642.481992                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99642.481992                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99642.481992                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99642.481992                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99642.481992                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99642.481992                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu1.dcache.writebacks::total               92                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          578                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          578                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          366                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          366                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     32960976                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     32960976                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     32960976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     32960976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     32960976                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32960976                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90057.311475                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90057.311475                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90057.311475                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90057.311475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90057.311475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90057.311475                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               489.721474                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749560791                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1490180.499006                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.721474                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023592                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.784810                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126848                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126848                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126848                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126848                       # number of overall hits
system.cpu2.icache.overall_hits::total         126848                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           33                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5165845                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5165845                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5165845                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5165845                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5165845                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5165845                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126881                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126881                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126881                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126881                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126881                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126881                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000260                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000260                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156540.757576                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156540.757576                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156540.757576                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156540.757576                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156540.757576                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156540.757576                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4542731                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4542731                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4542731                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4542731                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4542731                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4542731                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162240.392857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162240.392857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162240.392857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162240.392857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162240.392857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162240.392857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               113237529                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              172355.447489                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   139.091488                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   116.908512                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.543326                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.456674                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        86111                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          86111                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        71550                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         71550                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          173                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          172                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       157661                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          157661                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       157661                       # number of overall hits
system.cpu2.dcache.overall_hits::total         157661                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1265                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1281                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1281                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1281                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1281                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    139701405                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    139701405                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1264720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1264720                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    140966125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    140966125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    140966125                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    140966125                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        87376                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        87376                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        71566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        71566                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       158942                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       158942                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       158942                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       158942                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014478                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014478                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008060                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008060                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008060                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008060                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110435.893281                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110435.893281                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        79045                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        79045                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110043.813427                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110043.813427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110043.813427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110043.813427                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu2.dcache.writebacks::total               91                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          880                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          880                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          880                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          880                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     36055085                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     36055085                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     36247385                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     36247385                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     36247385                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     36247385                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90590.665829                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90590.665829                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90392.481297                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90392.481297                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90392.481297                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90392.481297                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               567.011778                       # Cycle average of tags in use
system.cpu3.icache.total_refs               768706604                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   575                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1336881.050435                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.289593                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.722185                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.040528                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868145                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.908673                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       123272                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         123272                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       123272                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          123272                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       123272                       # number of overall hits
system.cpu3.icache.overall_hits::total         123272                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6554977                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6554977                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6554977                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6554977                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6554977                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6554977                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       123316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       123316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       123316                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       123316                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       123316                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       123316                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000357                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000357                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 148976.750000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 148976.750000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 148976.750000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 148976.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 148976.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 148976.750000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5094759                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5094759                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5094759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5094759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5094759                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5094759                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159211.218750                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159211.218750                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159211.218750                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159211.218750                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159211.218750                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159211.218750                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   840                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               289307769                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1096                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              263966.942518                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.337050                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.662950                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.434910                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.565090                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       316881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         316881                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       172563                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        172563                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           90                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           86                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       489444                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          489444                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       489444                       # number of overall hits
system.cpu3.dcache.overall_hits::total         489444                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2956                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2956                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           10                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2966                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2966                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2966                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2966                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    328954287                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    328954287                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       756318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       756318                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    329710605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    329710605                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    329710605                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    329710605                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       319837                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       319837                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       172573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       172573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       492410                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       492410                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       492410                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       492410                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009242                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009242                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000058                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006023                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006023                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006023                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006023                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111283.588295                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111283.588295                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 75631.800000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75631.800000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111163.386716                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111163.386716                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111163.386716                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111163.386716                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          252                       # number of writebacks
system.cpu3.dcache.writebacks::total              252                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2119                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2119                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2126                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2126                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2126                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2126                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          837                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          837                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          840                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          840                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     83219916                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     83219916                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       213716                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       213716                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     83433632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     83433632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     83433632                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     83433632                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001706                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001706                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001706                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001706                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 99426.422939                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99426.422939                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71238.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71238.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 99325.752381                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99325.752381                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 99325.752381                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99325.752381                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               465.765019                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753003790                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1615887.961373                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    10.765019                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.017252                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       127538                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         127538                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       127538                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          127538                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       127538                       # number of overall hits
system.cpu4.icache.overall_hits::total         127538                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2062682                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2062682                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2062682                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2062682                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2062682                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2062682                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       127552                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       127552                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       127552                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       127552                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       127552                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       127552                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 147334.428571                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 147334.428571                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 147334.428571                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 147334.428571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 147334.428571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 147334.428571                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      1676902                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1676902                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      1676902                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1676902                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      1676902                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1676902                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 152445.636364                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 152445.636364                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 152445.636364                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 152445.636364                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 152445.636364                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 152445.636364                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   366                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109335335                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              175780.281350                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   129.537947                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   126.462053                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.506008                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.493992                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        99734                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          99734                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        73359                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         73359                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          185                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          178                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       173093                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          173093                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       173093                       # number of overall hits
system.cpu4.dcache.overall_hits::total         173093                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          944                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          944                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          944                       # number of overall misses
system.cpu4.dcache.overall_misses::total          944                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     94386853                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     94386853                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     94386853                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     94386853                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     94386853                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     94386853                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       100678                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       100678                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        73359                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        73359                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       174037                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       174037                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       174037                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       174037                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009376                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005424                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005424                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005424                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005424                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 99986.073093                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 99986.073093                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 99986.073093                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 99986.073093                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 99986.073093                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 99986.073093                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu4.dcache.writebacks::total               88                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          578                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          578                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          578                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          366                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          366                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     32804855                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     32804855                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     32804855                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     32804855                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     32804855                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     32804855                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002103                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002103                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89630.751366                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89630.751366                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89630.751366                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89630.751366                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89630.751366                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89630.751366                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               505.245131                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750133195                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1482476.669960                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.245131                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.037252                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.809688                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125233                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125233                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125233                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125233                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125233                       # number of overall hits
system.cpu5.icache.overall_hits::total         125233                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           31                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           31                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           31                       # number of overall misses
system.cpu5.icache.overall_misses::total           31                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5260864                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5260864                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5260864                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5260864                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5260864                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5260864                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125264                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125264                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125264                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125264                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125264                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125264                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000247                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000247                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 169705.290323                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 169705.290323                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 169705.290323                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 169705.290323                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 169705.290323                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 169705.290323                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4228989                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4228989                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4228989                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4228989                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4228989                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4228989                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 176207.875000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 176207.875000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 176207.875000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 176207.875000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 176207.875000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 176207.875000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   579                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               118203426                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              141560.989222                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   183.495124                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    72.504876                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.716778                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.283222                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        86662                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          86662                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72667                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72667                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          180                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          180                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          168                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       159329                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          159329                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       159329                       # number of overall hits
system.cpu5.dcache.overall_hits::total         159329                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1951                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1951                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           65                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2016                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2016                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2016                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2016                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    219189635                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    219189635                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8185179                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8185179                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    227374814                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    227374814                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    227374814                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    227374814                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        88613                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        88613                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72732                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72732                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       161345                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       161345                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       161345                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       161345                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.022017                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022017                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000894                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000894                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012495                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012495                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012495                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012495                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112347.327012                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112347.327012                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 125925.830769                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 125925.830769                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112785.125992                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112785.125992                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112785.125992                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112785.125992                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          236                       # number of writebacks
system.cpu5.dcache.writebacks::total              236                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1376                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1376                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           61                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1437                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1437                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1437                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1437                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          575                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          579                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          579                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     51260800                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     51260800                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       385893                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       385893                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     51646693                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     51646693                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     51646693                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     51646693                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006489                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006489                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003589                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003589                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003589                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003589                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89149.217391                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89149.217391                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 96473.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 96473.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89199.815199                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89199.815199                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89199.815199                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89199.815199                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               505.246365                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750133206                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1482476.691700                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.246365                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.037254                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.809690                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125244                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125244                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125244                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125244                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125244                       # number of overall hits
system.cpu6.icache.overall_hits::total         125244                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           31                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           31                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           31                       # number of overall misses
system.cpu6.icache.overall_misses::total           31                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      4994320                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      4994320                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      4994320                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      4994320                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      4994320                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      4994320                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125275                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125275                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125275                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125275                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125275                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125275                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000247                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000247                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 161107.096774                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 161107.096774                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 161107.096774                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 161107.096774                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 161107.096774                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 161107.096774                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           24                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           24                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           24                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4032752                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4032752                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4032752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4032752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4032752                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4032752                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 168031.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 168031.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 168031.333333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 168031.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 168031.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 168031.333333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   579                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118203584                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              141561.178443                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   183.505679                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    72.494321                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.716819                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.283181                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        86708                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          86708                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72779                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72779                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          180                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          180                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          168                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       159487                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          159487                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       159487                       # number of overall hits
system.cpu6.dcache.overall_hits::total         159487                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1941                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1941                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           65                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2006                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2006                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2006                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2006                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    216762657                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    216762657                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7673528                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7673528                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    224436185                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    224436185                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    224436185                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    224436185                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        88649                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        88649                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72844                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72844                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161493                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161493                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161493                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161493                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021895                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021895                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000892                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000892                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012422                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012422                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012422                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012422                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111675.763524                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111675.763524                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 118054.276923                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 118054.276923                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111882.445165                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111882.445165                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111882.445165                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111882.445165                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          232                       # number of writebacks
system.cpu6.dcache.writebacks::total              232                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1366                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1366                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           61                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1427                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1427                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1427                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1427                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          575                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            4                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          579                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          579                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     50940160                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     50940160                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       336716                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       336716                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     51276876                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     51276876                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     51276876                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     51276876                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006486                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006486                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003585                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003585                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003585                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003585                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88591.582609                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88591.582609                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        84179                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        84179                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88561.098446                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88561.098446                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88561.098446                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88561.098446                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               502.634864                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753314669                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1497643.477137                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.634864                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020248                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.805505                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122825                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122825                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122825                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122825                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122825                       # number of overall hits
system.cpu7.icache.overall_hits::total         122825                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2314277                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2314277                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2314277                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2314277                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2314277                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2314277                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122839                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122839                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122839                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122839                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122839                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122839                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 165305.500000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 165305.500000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 165305.500000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 165305.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 165305.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 165305.500000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2081736                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2081736                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2081736                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2081736                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2081736                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2081736                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 160133.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 160133.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 160133.538462                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 160133.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 160133.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 160133.538462                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1102                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125534612                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1358                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              92440.804124                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   192.670544                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    63.329456                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.752619                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.247381                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        93017                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          93017                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        75247                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         75247                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          156                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          150                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       168264                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          168264                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       168264                       # number of overall hits
system.cpu7.dcache.overall_hits::total         168264                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2485                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2485                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          384                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2869                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2869                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2869                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2869                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    305698057                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    305698057                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68179276                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68179276                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    373877333                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    373877333                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    373877333                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    373877333                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        95502                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        95502                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        75631                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        75631                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       171133                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       171133                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       171133                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       171133                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026020                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026020                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005077                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005077                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.016765                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.016765                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.016765                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016765                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 123017.326761                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 123017.326761                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 177550.197917                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 177550.197917                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 130316.254096                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 130316.254096                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 130316.254096                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 130316.254096                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          575                       # number of writebacks
system.cpu7.dcache.writebacks::total              575                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1436                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1436                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          331                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          331                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1767                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1767                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1767                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1767                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         1049                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1049                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1102                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1102                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    110621098                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    110621098                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8307434                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8307434                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    118928532                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    118928532                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    118928532                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    118928532                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010984                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010984                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000701                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000701                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006439                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006439                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006439                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006439                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105453.858913                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 105453.858913                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 156744.037736                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 156744.037736                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 107920.627949                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 107920.627949                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 107920.627949                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 107920.627949                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
