//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Thu Sep 18 22:24:06 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n1199_9,
  n1433_10,
  ff_border_detect_9,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n198_5,
  ff_v_active_8,
  w_status_transfer_ready,
  w_sprite_collision,
  w_status_border_detect,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  ff_half_count,
  w_screen_pos_y,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  reg_command_high_speed_mode,
  reg_ext_palette_mode,
  reg_vram256k_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1864_4,
  n1876_4,
  n1902_4,
  n1909_4,
  ff_vram_valid_8,
  ff_vram_address_17_7,
  n1235_14,
  n1232_14,
  n1130_43,
  ff_busy,
  w_pulse2,
  n1232_22,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n1199_9;
input n1433_10;
input ff_border_detect_9;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n198_5;
input ff_v_active_8;
input w_status_transfer_ready;
input w_sprite_collision;
input w_status_border_detect;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [12:0] ff_half_count;
input [7:0] w_screen_pos_y;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output reg_command_high_speed_mode;
output reg_ext_palette_mode;
output reg_vram256k_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1864_4;
output n1876_4;
output n1902_4;
output n1909_4;
output ff_vram_valid_8;
output ff_vram_address_17_7;
output n1235_14;
output n1232_14;
output n1130_43;
output ff_busy;
output w_pulse2;
output n1232_22;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [17:10] reg_pattern_name_table_base;
output [17:6] reg_color_table_base;
output [17:11] reg_pattern_generator_table_base;
output [17:7] reg_sprite_attribute_table_base;
output [17:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [4:0] w_palette_r;
output [4:0] w_palette_g;
output [4:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [17:0] w_cpu_vram_address;
output [7:0] w_palette_num;
wire n1137_28;
wire n1137_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n932_3;
wire n933_3;
wire n987_3;
wire n988_3;
wire n989_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n1062_3;
wire n1063_3;
wire n1064_3;
wire n1065_3;
wire n1066_3;
wire n1067_3;
wire n1068_3;
wire n1069_3;
wire n1175_3;
wire n1176_3;
wire n1177_3;
wire n1178_3;
wire n1179_3;
wire n1180_3;
wire n1181_3;
wire n1182_3;
wire n1739_4;
wire n1759_3;
wire n1130_37;
wire n1131_36;
wire n1132_38;
wire n1133_35;
wire n1134_39;
wire n1135_32;
wire n1135_34;
wire n1136_41;
wire n1137_37;
wire n1137_39;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_17_6;
wire ff_vram_address_13_6;
wire ff_palette_r_4_6;
wire ff_palette_g_4_5;
wire ff_palette_b_4_5;
wire n1232_8;
wire n1235_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n1071_8;
wire n1070_7;
wire n991_6;
wire n990_6;
wire n1137_41;
wire n1043_6;
wire n1232_10;
wire n1235_10;
wire n1183_6;
wire n200_4;
wire n203_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n389_4;
wire n390_4;
wire n392_4;
wire n1854_4;
wire n395_4;
wire n396_4;
wire n398_4;
wire n1857_4;
wire n1872_4;
wire n1944_4;
wire n1975_4;
wire n1062_4;
wire n1064_4;
wire n1065_4;
wire n1067_4;
wire n1175_4;
wire n1176_4;
wire n1177_4;
wire n1178_4;
wire n1179_4;
wire n1180_4;
wire n1181_4;
wire n1182_4;
wire n1130_39;
wire n1130_40;
wire n1131_39;
wire n1132_39;
wire n1132_40;
wire n1133_37;
wire n1134_40;
wire n1134_41;
wire n1135_35;
wire n1135_36;
wire n1136_42;
wire n1136_43;
wire n1137_42;
wire ff_vram_address_13_7;
wire ff_palette_r_4_7;
wire n1232_12;
wire n1232_13;
wire n1235_11;
wire n1235_12;
wire n1235_13;
wire n1235_15;
wire n396_5;
wire n1062_5;
wire n1062_6;
wire n1130_41;
wire n1131_40;
wire n1133_38;
wire n1135_37;
wire n1136_44;
wire n1232_15;
wire n1232_16;
wire n1232_17;
wire n1235_16;
wire n1235_17;
wire n1063_6;
wire n1066_6;
wire n391_6;
wire ff_vram_write_8;
wire ff_vram_valid_11;
wire n1131_42;
wire n202_6;
wire n201_6;
wire n395_7;
wire n397_6;
wire n1232_20;
wire n1932_5;
wire n1894_6;
wire ff_vram_address_17_10;
wire n1902_6;
wire n1967_5;
wire n1940_5;
wire n1909_6;
wire n932_7;
wire n1917_5;
wire n1854_7;
wire n1960_5;
wire n1924_5;
wire n1884_6;
wire ff_vram_valid_13;
wire n1175_7;
wire n932_9;
wire n96_6;
wire n219_5;
wire n1733_7;
wire n1975_6;
wire n1920_5;
wire n1857_6;
wire n1980_5;
wire n1944_6;
wire n1872_6;
wire n1864_6;
wire n1986_5;
wire n1952_5;
wire n1891_5;
wire n1876_6;
wire n1133_40;
wire n1131_44;
wire n47_8;
wire n254_10;
wire n255_11;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire n1137_31;
wire n1137_33;
wire n1137_35;
wire ff_color_palette_valid_6;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire [1:0] ff_color_palette_phase;
wire VCC;
wire GND;
  LUT3 n1137_s30 (
    .F(n1137_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s30.INIT=8'hCA;
  LUT3 n1137_s31 (
    .F(n1137_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1733_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1733_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1733_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1733_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1733_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1733_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1733_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n381_4),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT3 n383_s0 (
    .F(n383_3),
    .I0(n383_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n383_s0.INIT=8'hAC;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT3 n386_s0 (
    .F(n386_3),
    .I0(n386_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n386_s0.INIT=8'hAC;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT3 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[6]),
    .I1(n388_4),
    .I2(w_pulse2) 
);
defparam n388_s0.INIT=8'hCA;
  LUT3 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n389_s0.INIT=8'hAC;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_pulse2) 
);
defparam n390_s0.INIT=16'h3CAA;
  LUT3 n391_s0 (
    .F(n391_3),
    .I0(n391_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n391_s0.INIT=8'hAC;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h3CAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n394_s0.INIT=8'h5C;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(ff_vram_type),
    .I1(w_register_data[3]),
    .I2(n395_4),
    .I3(w_pulse2) 
);
defparam n395_s0.INIT=16'hF088;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n396_4),
    .I3(w_pulse2) 
);
defparam n396_s0.INIT=16'hF088;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n397_6),
    .I3(w_pulse2) 
);
defparam n397_s0.INIT=16'hF088;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n398_4),
    .I3(w_pulse2) 
);
defparam n398_s0.INIT=16'hF088;
  LUT4 n932_s0 (
    .F(n932_3),
    .I0(n932_9),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n932_7) 
);
defparam n932_s0.INIT=16'hFF10;
  LUT3 n933_s0 (
    .F(n933_3),
    .I0(w_register_write),
    .I1(n932_9),
    .I2(n932_7) 
);
defparam n933_s0.INIT=8'hF4;
  LUT3 n987_s0 (
    .F(n987_3),
    .I0(ff_bus_wdata[6]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n987_s0.INIT=8'hCA;
  LUT3 n988_s0 (
    .F(n988_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_bus_wdata[5]),
    .I2(reg_ext_palette_mode) 
);
defparam n988_s0.INIT=8'hAC;
  LUT3 n989_s0 (
    .F(n989_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n989_s0.INIT=8'hAC;
  LUT3 n995_s0 (
    .F(n995_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n995_s0.INIT=8'hCA;
  LUT3 n996_s0 (
    .F(n996_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_bus_wdata[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n996_s0.INIT=8'hCA;
  LUT3 n997_s0 (
    .F(n997_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_bus_wdata[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n997_s0.INIT=8'hCA;
  LUT4 n1062_s0 (
    .F(n1062_3),
    .I0(n1062_4),
    .I1(w_register_data[7]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1062_s0.INIT=16'hC500;
  LUT4 n1063_s0 (
    .F(n1063_3),
    .I0(n1063_6),
    .I1(w_register_data[6]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1063_s0.INIT=16'hC500;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(n1064_4),
    .I1(w_register_data[5]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1064_s0.INIT=16'hC500;
  LUT4 n1065_s0 (
    .F(n1065_3),
    .I0(n1065_4),
    .I1(w_register_data[4]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1065_s0.INIT=16'hC500;
  LUT4 n1066_s0 (
    .F(n1066_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n1066_6),
    .I3(w_register_write) 
);
defparam n1066_s0.INIT=16'hAA3C;
  LUT4 n1067_s0 (
    .F(n1067_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n1067_4),
    .I3(w_register_write) 
);
defparam n1067_s0.INIT=16'hAA3C;
  LUT4 n1068_s0 (
    .F(n1068_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n1068_s0.INIT=16'hAA3C;
  LUT3 n1069_s0 (
    .F(n1069_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1069_s0.INIT=8'hC5;
  LUT4 n1175_s0 (
    .F(n1175_3),
    .I0(n1175_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1175_s0.INIT=16'hF044;
  LUT4 n1176_s0 (
    .F(n1176_3),
    .I0(n1176_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1176_s0.INIT=16'hF044;
  LUT4 n1177_s0 (
    .F(n1177_3),
    .I0(n1177_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1177_s0.INIT=16'hF044;
  LUT4 n1178_s0 (
    .F(n1178_3),
    .I0(n1178_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1178_s0.INIT=16'hF044;
  LUT4 n1179_s0 (
    .F(n1179_3),
    .I0(n1179_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1179_s0.INIT=16'hF044;
  LUT4 n1180_s0 (
    .F(n1180_3),
    .I0(n1180_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1180_s0.INIT=16'hF044;
  LUT4 n1181_s0 (
    .F(n1181_3),
    .I0(n1181_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1181_s0.INIT=16'hF044;
  LUT4 n1182_s0 (
    .F(n1182_3),
    .I0(n1182_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1182_s0.INIT=16'hF044;
  LUT3 n1739_s1 (
    .F(n1739_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam n1739_s1.INIT=8'h3A;
  LUT3 n1759_s0 (
    .F(n1759_3),
    .I0(n96_6),
    .I1(n1857_4),
    .I2(n1944_4) 
);
defparam n1759_s0.INIT=8'h40;
  LUT4 n1130_s23 (
    .F(n1130_37),
    .I0(n1130_43),
    .I1(w_sprite_collision_y[7]),
    .I2(n1130_39),
    .I3(n1130_40) 
);
defparam n1130_s23.INIT=16'h0D00;
  LUT4 n1131_s22 (
    .F(n1131_36),
    .I0(n1131_42),
    .I1(w_status_border_position[6]),
    .I2(n1131_44),
    .I3(n1131_39) 
);
defparam n1131_s22.INIT=16'h0D00;
  LUT4 n1132_s22 (
    .F(n1132_38),
    .I0(n1131_42),
    .I1(w_status_border_position[5]),
    .I2(n1132_39),
    .I3(n1132_40) 
);
defparam n1132_s22.INIT=16'h0D00;
  LUT4 n1133_s21 (
    .F(n1133_35),
    .I0(n1131_42),
    .I1(w_status_border_position[4]),
    .I2(n1133_40),
    .I3(n1133_37) 
);
defparam n1133_s21.INIT=16'h0D00;
  LUT4 n1134_s23 (
    .F(n1134_39),
    .I0(n1131_42),
    .I1(w_status_border_position[3]),
    .I2(n1134_40),
    .I3(n1134_41) 
);
defparam n1134_s23.INIT=16'h0D00;
  LUT4 n1135_s20 (
    .F(n1135_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1135_s20.INIT=16'hC1CE;
  LUT4 n1135_s21 (
    .F(n1135_34),
    .I0(w_status_border_position[2]),
    .I1(n1135_35),
    .I2(n1135_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1135_s21.INIT=16'hBB0F;
  LUT4 n1136_s23 (
    .F(n1136_41),
    .I0(n1136_42),
    .I1(n1136_43),
    .I2(w_status_border_position[1]),
    .I3(n1131_42) 
);
defparam n1136_s23.INIT=16'hB0BB;
  LUT3 n1137_s33 (
    .F(n1137_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s33.INIT=8'hCA;
  LUT3 n1137_s25 (
    .F(n1137_39),
    .I0(n1137_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n1137_42) 
);
defparam n1137_s25.INIT=8'hE0;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1733_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1759_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_17_s3 (
    .F(ff_vram_address_17_6),
    .I0(ff_vram_address_17_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_17_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_17_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_17_10),
    .I1(n1733_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_palette_r_4_s3 (
    .F(ff_palette_r_4_6),
    .I0(ff_color_palette_phase[0]),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_palette_r_4_7) 
);
defparam ff_palette_r_4_s3.INIT=8'h10;
  LUT4 ff_palette_g_4_s2 (
    .F(ff_palette_g_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_g_4_s2.INIT=16'h3A00;
  LUT4 ff_palette_b_4_s2 (
    .F(ff_palette_b_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_b_4_s2.INIT=16'hC100;
  LUT4 n1232_s3 (
    .F(n1232_8),
    .I0(n1232_22),
    .I1(n1232_12),
    .I2(n1232_13),
    .I3(n1232_10) 
);
defparam n1232_s3.INIT=16'h40FF;
  LUT4 n1235_s3 (
    .F(n1235_8),
    .I0(n1235_11),
    .I1(n1235_12),
    .I2(n1235_13),
    .I3(n1235_10) 
);
defparam n1235_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT3 n1071_s3 (
    .F(n1071_8),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]) 
);
defparam n1071_s3.INIT=8'h01;
  LUT4 n1070_s2 (
    .F(n1070_7),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_color_palette_phase[0]),
    .I3(reg_ext_palette_mode) 
);
defparam n1070_s2.INIT=16'h1000;
  LUT2 n991_s1 (
    .F(n991_6),
    .I0(ff_bus_wdata[0]),
    .I1(reg_ext_palette_mode) 
);
defparam n991_s1.INIT=4'h8;
  LUT2 n990_s1 (
    .F(n990_6),
    .I0(ff_bus_wdata[1]),
    .I1(reg_ext_palette_mode) 
);
defparam n990_s1.INIT=4'h8;
  LUT2 n1137_s32 (
    .F(n1137_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n1137_s32.INIT=4'h8;
  LUT4 n1043_s1 (
    .F(n1043_6),
    .I0(reg_ext_palette_mode),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]),
    .I3(n932_9) 
);
defparam n1043_s1.INIT=16'hF400;
  LUT3 n1232_s4 (
    .F(n1232_10),
    .I0(n1232_22),
    .I1(ff_frame_interrupt_enable),
    .I2(n1199_9) 
);
defparam n1232_s4.INIT=8'hE0;
  LUT4 n1235_s4 (
    .F(n1235_10),
    .I0(n1235_14),
    .I1(n1235_15),
    .I2(ff_line_interrupt_enable),
    .I3(n1232_22) 
);
defparam n1235_s4.INIT=16'h77F0;
  LUT3 n1183_s1 (
    .F(n1183_6),
    .I0(ff_port0),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1183_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n384_4) 
);
defparam n381_s1.INIT=16'h8000;
  LUT4 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n382_s1.INIT=16'h7F80;
  LUT3 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n383_s1.INIT=8'h78;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n387_4) 
);
defparam n384_s1.INIT=16'h8000;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n385_s1.INIT=16'h7F80;
  LUT3 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n386_s1.INIT=8'h78;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n390_4) 
);
defparam n387_s1.INIT=16'h8000;
  LUT4 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n388_s1.INIT=16'h7F80;
  LUT3 n389_s1 (
    .F(n389_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n390_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n389_s1.INIT=8'h78;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n390_s1.INIT=16'h8000;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n392_s1.INIT=4'h8;
  LUT4 n1854_s1 (
    .F(n1854_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1854_s1.INIT=16'h0100;
  LUT3 n395_s1 (
    .F(n395_4),
    .I0(n381_4),
    .I1(n395_7),
    .I2(w_cpu_vram_address[17]) 
);
defparam n395_s1.INIT=8'h78;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n381_4),
    .I2(n396_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n396_s1.INIT=16'h7F80;
  LUT3 n398_s1 (
    .F(n398_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n398_s1.INIT=8'h78;
  LUT3 n1857_s1 (
    .F(n1857_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1857_s1.INIT=8'h10;
  LUT3 n1864_s1 (
    .F(n1864_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1864_s1.INIT=8'h10;
  LUT4 n1872_s1 (
    .F(n1872_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1872_s1.INIT=16'h1000;
  LUT3 n1876_s1 (
    .F(n1876_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1876_s1.INIT=8'h40;
  LUT3 n1902_s1 (
    .F(n1902_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1902_s1.INIT=8'h40;
  LUT3 n1909_s1 (
    .F(n1909_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1909_s1.INIT=8'h80;
  LUT4 n1944_s1 (
    .F(n1944_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1944_s1.INIT=16'h1000;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1975_s1.INIT=16'h4000;
  LUT4 n1062_s1 (
    .F(n1062_4),
    .I0(w_palette_num[6]),
    .I1(n1062_5),
    .I2(n1062_6),
    .I3(w_palette_num[7]) 
);
defparam n1062_s1.INIT=16'h807F;
  LUT3 n1064_s1 (
    .F(n1064_4),
    .I0(w_palette_num[4]),
    .I1(n1062_5),
    .I2(w_palette_num[5]) 
);
defparam n1064_s1.INIT=8'h87;
  LUT2 n1065_s1 (
    .F(n1065_4),
    .I0(w_palette_num[4]),
    .I1(n1062_5) 
);
defparam n1065_s1.INIT=4'h9;
  LUT2 n1067_s1 (
    .F(n1067_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n1067_s1.INIT=4'h8;
  LUT3 n1175_s1 (
    .F(n1175_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1175_s1.INIT=8'h10;
  LUT3 n1176_s1 (
    .F(n1176_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1176_s1.INIT=8'h10;
  LUT3 n1177_s1 (
    .F(n1177_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1177_s1.INIT=8'h10;
  LUT3 n1178_s1 (
    .F(n1178_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1178_s1.INIT=8'h10;
  LUT3 n1179_s1 (
    .F(n1179_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1179_s1.INIT=8'h10;
  LUT3 n1180_s1 (
    .F(n1180_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1180_s1.INIT=8'h10;
  LUT3 n1181_s1 (
    .F(n1181_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1181_s1.INIT=8'h10;
  LUT3 n1182_s1 (
    .F(n1182_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1182_s1.INIT=8'h10;
  LUT4 n1130_s25 (
    .F(n1130_39),
    .I0(ff_frame_interrupt),
    .I1(ff_status_register_pointer[1]),
    .I2(n1130_41),
    .I3(n1235_14) 
);
defparam n1130_s25.INIT=16'hF100;
  LUT4 n1130_s26 (
    .F(n1130_40),
    .I0(w_status_color[7]),
    .I1(n1433_10),
    .I2(w_status_border_position[7]),
    .I3(n1131_42) 
);
defparam n1130_s26.INIT=16'hB0BB;
  LUT4 n1131_s25 (
    .F(n1131_39),
    .I0(w_sprite_collision_y[6]),
    .I1(n1130_43),
    .I2(w_status_color[6]),
    .I3(n1433_10) 
);
defparam n1131_s25.INIT=16'hB0BB;
  LUT4 n1132_s23 (
    .F(n1132_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1235_14) 
);
defparam n1132_s23.INIT=16'h7F00;
  LUT4 n1132_s24 (
    .F(n1132_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n1130_43),
    .I2(w_status_color[5]),
    .I3(n1433_10) 
);
defparam n1132_s24.INIT=16'hB0BB;
  LUT4 n1133_s23 (
    .F(n1133_37),
    .I0(w_sprite_collision_y[4]),
    .I1(n1130_43),
    .I2(w_status_color[4]),
    .I3(n1433_10) 
);
defparam n1133_s23.INIT=16'hB0BB;
  LUT4 n1134_s24 (
    .F(n1134_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1235_14) 
);
defparam n1134_s24.INIT=16'h4F00;
  LUT4 n1134_s25 (
    .F(n1134_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n1130_43),
    .I2(w_status_color[3]),
    .I3(n1433_10) 
);
defparam n1134_s25.INIT=16'hB0BB;
  LUT2 n1135_s22 (
    .F(n1135_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1135_s22.INIT=4'h1;
  LUT4 n1135_s23 (
    .F(n1135_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1135_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1135_s23.INIT=16'h0F77;
  LUT4 n1136_s24 (
    .F(n1136_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1136_s24.INIT=16'h0B00;
  LUT4 n1136_s25 (
    .F(n1136_43),
    .I0(n1136_44),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1136_s25.INIT=16'h007F;
  LUT4 n1137_s27 (
    .F(n1137_42),
    .I0(w_status_border_position[0]),
    .I1(n1131_42),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_9) 
);
defparam n1137_s27.INIT=16'hB0BB;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT2 ff_vram_address_17_s4 (
    .F(ff_vram_address_17_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_17_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT3 ff_palette_r_4_s4 (
    .F(ff_palette_r_4_7),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(n932_9) 
);
defparam ff_palette_r_4_s4.INIT=8'h40;
  LUT4 n1232_s6 (
    .F(n1232_12),
    .I0(n1232_14),
    .I1(n1232_15),
    .I2(n1232_16),
    .I3(n1232_17) 
);
defparam n1232_s6.INIT=16'h8000;
  LUT4 n1232_s7 (
    .F(n1232_13),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_v_active_8),
    .I3(n1232_20) 
);
defparam n1232_s7.INIT=16'h1000;
  LUT4 n1235_s5 (
    .F(n1235_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1235_s5.INIT=16'h9009;
  LUT4 n1235_s6 (
    .F(n1235_12),
    .I0(n1232_22),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[3]),
    .I3(n1235_16) 
);
defparam n1235_s6.INIT=16'h4100;
  LUT4 n1235_s7 (
    .F(n1235_13),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_v_active_8),
    .I3(n1235_17) 
);
defparam n1235_s7.INIT=16'h9000;
  LUT2 n1235_s8 (
    .F(n1235_14),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1235_s8.INIT=4'h1;
  LUT2 n1235_s9 (
    .F(n1235_15),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1235_s9.INIT=4'h4;
  LUT2 n396_s2 (
    .F(n396_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]) 
);
defparam n396_s2.INIT=4'h8;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[3]),
    .I2(w_palette_num[2]),
    .I3(w_palette_num[1]) 
);
defparam n1062_s2.INIT=16'h8000;
  LUT2 n1062_s3 (
    .F(n1062_6),
    .I0(w_palette_num[5]),
    .I1(w_palette_num[4]) 
);
defparam n1062_s3.INIT=4'h8;
  LUT4 n1130_s27 (
    .F(n1130_41),
    .I0(w_sprite_collision_x[7]),
    .I1(w_status_transfer_ready),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1130_s27.INIT=16'h5F30;
  LUT4 n1131_s26 (
    .F(n1131_40),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1131_s26.INIT=16'h3FF5;
  LUT4 n1133_s24 (
    .F(n1133_38),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1133_s24.INIT=16'hCA00;
  LUT3 n1135_s24 (
    .F(n1135_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n1135_s24.INIT=8'hCA;
  LUT3 n1136_s26 (
    .F(n1136_44),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]) 
);
defparam n1136_s26.INIT=8'hCA;
  LUT3 n1232_s8 (
    .F(n1232_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]) 
);
defparam n1232_s8.INIT=8'h10;
  LUT4 n1232_s9 (
    .F(n1232_15),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[2]),
    .I3(w_screen_pos_y[4]) 
);
defparam n1232_s9.INIT=16'h1000;
  LUT4 n1232_s10 (
    .F(n1232_16),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1232_s10.INIT=16'h0100;
  LUT4 n1232_s11 (
    .F(n1232_17),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[4]),
    .I2(ff_half_count[3]),
    .I3(w_screen_pos_y[7]) 
);
defparam n1232_s11.INIT=16'h1000;
  LUT4 n1235_s10 (
    .F(n1235_16),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1235_s10.INIT=16'h9009;
  LUT4 n1235_s11 (
    .F(n1235_17),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1235_s11.INIT=16'h9009;
  LUT4 n1063_s2 (
    .F(n1063_6),
    .I0(n1062_5),
    .I1(w_palette_num[5]),
    .I2(w_palette_num[4]),
    .I3(w_palette_num[6]) 
);
defparam n1063_s2.INIT=16'h807F;
  LUT3 n1066_s2 (
    .F(n1066_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n1066_s2.INIT=8'h80;
  LUT4 n391_s2 (
    .F(n391_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n391_s2.INIT=16'h7F80;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_13),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_valid_13),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s7.INIT=16'h000E;
  LUT4 n1131_s27 (
    .F(n1131_42),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1131_s27.INIT=16'h0004;
  LUT4 n1130_s28 (
    .F(n1130_43),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1130_s28.INIT=16'h0400;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n395_s3 (
    .F(n395_7),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[13]) 
);
defparam n395_s3.INIT=16'h8000;
  LUT4 n397_s2 (
    .F(n397_6),
    .I0(n381_4),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n397_s2.INIT=16'h7F80;
  LUT4 n1232_s13 (
    .F(n1232_20),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[10]),
    .I3(ff_half_count[11]) 
);
defparam n1232_s13.INIT=16'h0004;
  LUT4 n1932_s1 (
    .F(n1932_5),
    .I0(n1872_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1932_s1.INIT=16'h2000;
  LUT4 n1894_s2 (
    .F(n1894_6),
    .I0(n1854_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1894_s2.INIT=16'h2000;
  LUT4 ff_vram_address_17_s6 (
    .F(ff_vram_address_17_10),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_17_s6.INIT=16'h2000;
  LUT4 n1902_s2 (
    .F(n1902_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1902_s2.INIT=16'h2000;
  LUT4 n1967_s1 (
    .F(n1967_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n1967_s1.INIT=16'h8000;
  LUT4 n1940_s1 (
    .F(n1940_5),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1940_s1.INIT=16'h8000;
  LUT4 n1909_s2 (
    .F(n1909_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1909_s2.INIT=16'h8000;
  LUT4 n932_s3 (
    .F(n932_7),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n932_s3.INIT=16'h0100;
  LUT4 n1917_s1 (
    .F(n1917_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1872_4) 
);
defparam n1917_s1.INIT=16'h0100;
  LUT4 n1854_s3 (
    .F(n1854_7),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1854_s3.INIT=16'h0002;
  LUT4 n1960_s1 (
    .F(n1960_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n1960_s1.INIT=16'h1000;
  LUT4 n1924_s1 (
    .F(n1924_5),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1924_s1.INIT=16'h0200;
  LUT4 n1884_s2 (
    .F(n1884_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1884_s2.INIT=16'h0200;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_13),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s8.INIT=16'h0400;
  LUT3 n1175_s3 (
    .F(n1175_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1175_s3.INIT=8'h10;
  LUT4 n932_s4 (
    .F(n932_9),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n932_s4.INIT=16'h0800;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1733_s3 (
    .F(n1733_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1733_s3.INIT=16'h0800;
  LUT4 n1975_s2 (
    .F(n1975_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1975_4) 
);
defparam n1975_s2.INIT=16'h1000;
  LUT4 n1920_s1 (
    .F(n1920_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1872_4) 
);
defparam n1920_s1.INIT=16'h1000;
  LUT4 n1857_s2 (
    .F(n1857_6),
    .I0(n1854_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1857_s2.INIT=16'h0200;
  LUT4 n1980_s1 (
    .F(n1980_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1975_4) 
);
defparam n1980_s1.INIT=16'h1000;
  LUT4 n1944_s2 (
    .F(n1944_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1944_4) 
);
defparam n1944_s2.INIT=16'h1000;
  LUT4 n1872_s2 (
    .F(n1872_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1872_4) 
);
defparam n1872_s2.INIT=16'h1000;
  LUT4 n1864_s2 (
    .F(n1864_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1864_s2.INIT=16'h0200;
  LUT4 n1986_s1 (
    .F(n1986_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1975_4) 
);
defparam n1986_s1.INIT=16'h4000;
  LUT4 n1952_s1 (
    .F(n1952_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1944_4) 
);
defparam n1952_s1.INIT=16'h4000;
  LUT4 n1891_s1 (
    .F(n1891_5),
    .I0(n1872_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1891_s1.INIT=16'h2000;
  LUT4 n1876_s2 (
    .F(n1876_6),
    .I0(n1854_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1876_s2.INIT=16'h2000;
  LUT3 n1133_s25 (
    .F(n1133_40),
    .I0(n1133_38),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]) 
);
defparam n1133_s25.INIT=8'h01;
  LUT3 n1131_s28 (
    .F(n1131_44),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n1131_40) 
);
defparam n1131_s28.INIT=8'h10;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_13),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n1232_s14 (
    .F(n1232_22),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1232_s14.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_17_s0 (
    .Q(reg_pattern_name_table_base[17]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_17_s0 (
    .Q(reg_color_table_base[17]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_17_s0 (
    .Q(reg_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_17_s0 (
    .Q(reg_sprite_attribute_table_base[17]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_17_s0 (
    .Q(reg_sprite_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1917_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_high_speed_mode_s0 (
    .Q(reg_command_high_speed_mode),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_palette_mode_s0 (
    .Q(reg_ext_palette_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram256k_mode_s0 (
    .Q(reg_vram256k_mode),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n1043_6),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_6),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_4_s0 (
    .Q(w_palette_r[4]),
    .D(n987_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_3_s0 (
    .Q(w_palette_r[3]),
    .D(n988_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(n989_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_g_4_s0 (
    .Q(w_palette_g[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_3_s0 (
    .Q(w_palette_g[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_b_4_s0 (
    .Q(w_palette_b[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_3_s0 (
    .Q(w_palette_b[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n1130_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n1131_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n1132_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n1133_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n1134_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n1136_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n1137_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1183_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1175_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1176_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1177_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1178_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1179_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1180_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1181_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1182_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1733_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_17_s1 (
    .Q(w_cpu_vram_address[17]),
    .D(n395_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_17_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n396_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n397_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n398_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n394_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_7_s1 (
    .Q(w_palette_num[7]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_7_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_6_s1 (
    .Q(w_palette_num[6]),
    .D(n1063_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_6_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_5_s1 (
    .Q(w_palette_num[5]),
    .D(n1064_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_5_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[4]),
    .D(n1065_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n1066_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n1067_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n1068_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n1069_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_1_s1 (
    .Q(ff_color_palette_phase[1]),
    .D(n1070_7),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_0_s1 (
    .Q(ff_color_palette_phase[0]),
    .D(n1071_8),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1232_10),
    .CLK(clk85m),
    .CE(n1232_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1235_10),
    .CLK(clk85m),
    .CE(n1235_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n1135_32),
    .CLK(clk85m),
    .SET(n1135_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  MUX2_LUT5 n1137_s29 (
    .O(n1137_31),
    .I0(n1137_28),
    .I1(n1137_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n1137_s28 (
    .O(n1137_33),
    .I0(n1137_41),
    .I1(n1137_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n1137_s23 (
    .O(n1137_35),
    .I0(n1137_33),
    .I1(n1137_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV ff_color_palette_valid_s3 (
    .O(ff_color_palette_valid_6),
    .I(w_register_write) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n1232_14,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n1232_14;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_9;
wire n420_8;
wire n162_8;
wire n159_8;
wire n156_8;
wire n103_8;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n421_10;
wire n379_7;
wire n379_8;
wire n379_9;
wire n379_10;
wire ff_v_active_9;
wire ff_v_active_11;
wire n420_11;
wire n421_12;
wire n94_10;
wire n98_10;
wire n101_10;
wire n103_10;
wire n160_10;
wire n162_10;
wire n309_15;
wire n159_10;
wire n54_10;
wire n97_10;
wire n58_10;
wire n59_9;
wire n443_9;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n423_11;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_4),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_11),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n421_12),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[2]),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0130;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_11) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h0100;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT2 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(n264_6) 
);
defparam n264_s1.INIT=4'h8;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n423_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT2 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n421_s4.INIT=4'h1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(w_v_count[5]),
    .I2(n379_7),
    .I3(n379_8) 
);
defparam n379_s2.INIT=16'h0100;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n379_9),
    .I3(n379_10) 
);
defparam n379_s3.INIT=16'h1000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n1232_14),
    .I1(ff_v_active_9),
    .I2(w_screen_pos_y[2]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'hF53F;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n423_9),
    .I1(n421_10),
    .I2(n420_8),
    .I3(n422_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT3 n421_s5 (
    .F(n421_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s5.INIT=8'hCA;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam n379_s5.INIT=16'h0100;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[5]) 
);
defparam n379_s6.INIT=16'h1000;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[4]) 
);
defparam n379_s7.INIT=16'hF800;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h40;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_7),
    .I1(w_v_count[0]),
    .I2(n264_6),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s7.INIT=16'h4000;
  LUT3 n420_s5 (
    .F(n420_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n420_s5.INIT=8'h01;
  LUT4 n421_s6 (
    .F(n421_12),
    .I0(ff_blink_counter[3]),
    .I1(reg_blink_period[2]),
    .I2(reg_blink_period[6]),
    .I3(ff_interleaving_page) 
);
defparam n421_s6.INIT=16'h0511;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_12_s5 (
    .F(w_screen_pos_x[12]),
    .I0(n309_12),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s5.INIT=16'hFE01;
  LUT4 n309_s9 (
    .F(n309_15),
    .I0(ff_half_count[12]),
    .I1(n309_12),
    .I2(ff_half_count[10]),
    .I3(ff_half_count[11]) 
);
defparam n309_s9.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(n379_12),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_interleaving_page_s6.INIT=16'hF888;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(n379_12),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s8.INIT=16'hF888;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s8.INIT=4'h8;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n423_s5.INIT=16'h0001;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_15),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  n156_4,
  reg_display_on,
  w_address_s_pre_17_9,
  w_screen_v_active,
  n481_5,
  w_sprite_mode2_4,
  ff_vram_address_17_7,
  n1333_21,
  ff_interleaving_page,
  w_address_s_pre_17_7,
  reg_left_mask,
  reg_scroll_planes,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n566_31,
  n2043_5,
  n1778_4,
  n1499_30,
  ff_next_vram2_7_9,
  n2043_6,
  n1778_6,
  ff_next_vram6_7_13,
  n2043_8,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input n156_4;
input reg_display_on;
input w_address_s_pre_17_9;
input w_screen_v_active;
input n481_5;
input w_sprite_mode2_4;
input ff_vram_address_17_7;
input n1333_21;
input ff_interleaving_page;
input w_address_s_pre_17_7;
input reg_left_mask;
input reg_scroll_planes;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input [17:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n566_31;
output n2043_5;
output n1778_4;
output n1499_30;
output ff_next_vram2_7_9;
output n2043_6;
output n1778_6;
output ff_next_vram6_7_13;
output n2043_8;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n850_2;
wire n851_2;
wire n852_2;
wire n853_2;
wire n830_6;
wire n830_7;
wire n831_6;
wire n831_7;
wire n832_6;
wire n832_7;
wire n833_6;
wire n833_7;
wire n834_6;
wire n834_7;
wire n835_6;
wire n835_7;
wire n836_6;
wire n836_7;
wire n837_6;
wire n837_7;
wire n866_28;
wire n867_28;
wire n868_28;
wire n869_28;
wire n1779_2;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1509_4;
wire n1510_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1517_4;
wire n1518_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1529_4;
wire n1530_4;
wire n1531_4;
wire n1532_4;
wire n1537_4;
wire n1538_4;
wire n1539_4;
wire n1540_4;
wire n1545_4;
wire n1546_4;
wire n1547_4;
wire n1548_4;
wire n1555_4;
wire n1556_4;
wire n1778_3;
wire n854_29;
wire n855_29;
wire n856_29;
wire n857_29;
wire n858_22;
wire n859_22;
wire n860_22;
wire n861_22;
wire n862_30;
wire n863_29;
wire n864_29;
wire n865_29;
wire n878_25;
wire n879_25;
wire n880_25;
wire n881_25;
wire n882_26;
wire n883_24;
wire n884_24;
wire n885_24;
wire n1124_17;
wire n1125_16;
wire n1126_16;
wire n1127_16;
wire n1128_18;
wire n1129_18;
wire n1130_18;
wire n1131_18;
wire n1132_17;
wire n1133_17;
wire n1134_17;
wire n1135_17;
wire n1136_18;
wire n1137_17;
wire n1138_17;
wire n1139_17;
wire n1140_13;
wire n1141_13;
wire n1142_13;
wire n1143_13;
wire n1148_14;
wire n1149_14;
wire n1150_14;
wire n1151_14;
wire n1156_14;
wire n1157_14;
wire n1158_14;
wire n1159_14;
wire n1497_29;
wire n1498_29;
wire n1499_29;
wire n1500_29;
wire n1501_23;
wire n1502_23;
wire n1503_23;
wire n1504_23;
wire ff_pos_x_5_8;
wire ff_screen_h_in_active_9;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n756_10;
wire n757_10;
wire n758_10;
wire n759_10;
wire n760_10;
wire n761_10;
wire n762_10;
wire n763_10;
wire n764_10;
wire n765_10;
wire n766_10;
wire n767_10;
wire n768_10;
wire ff_next_vram7_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram1_3_8;
wire ff_next_vram5_3_8;
wire ff_next_vram7_7_8;
wire n184_7;
wire n183_7;
wire n182_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n1826_7;
wire n1825_7;
wire n1824_7;
wire n1823_7;
wire n560_6;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_3;
wire w_screen_mode_3_4;
wire n1505_6;
wire n1506_6;
wire n1507_5;
wire n1507_6;
wire n1508_5;
wire n1508_6;
wire n1509_6;
wire n1510_6;
wire n1511_5;
wire n1511_6;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_6;
wire n1526_6;
wire n1527_6;
wire n1528_6;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1542_5;
wire n1543_5;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1548_5;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n854_30;
wire n855_31;
wire n856_30;
wire n857_30;
wire n858_23;
wire n858_24;
wire n859_23;
wire n859_24;
wire n860_23;
wire n860_24;
wire n861_23;
wire n861_24;
wire n862_31;
wire n863_30;
wire n864_30;
wire n865_30;
wire n1124_18;
wire n1124_19;
wire n1124_20;
wire n1125_17;
wire n1125_18;
wire n1125_19;
wire n1125_20;
wire n1126_17;
wire n1126_18;
wire n1126_19;
wire n1127_17;
wire n1127_18;
wire n1127_19;
wire n1128_19;
wire n1128_20;
wire n1129_19;
wire n1129_20;
wire n1129_21;
wire n1130_19;
wire n1130_20;
wire n1130_21;
wire n1131_19;
wire n1131_20;
wire n1132_18;
wire n1132_19;
wire n1133_18;
wire n1133_19;
wire n1134_18;
wire n1134_19;
wire n1135_18;
wire n1135_19;
wire n1136_19;
wire n1137_18;
wire n1138_18;
wire n1139_18;
wire n1140_14;
wire n1140_15;
wire n1141_14;
wire n1142_14;
wire n1143_14;
wire n1144_14;
wire n1144_15;
wire n1145_14;
wire n1146_14;
wire n1147_14;
wire n1148_15;
wire n1149_15;
wire n1150_15;
wire n1151_15;
wire n1152_18;
wire n1497_30;
wire n1498_30;
wire n1499_31;
wire n1500_30;
wire n1501_24;
wire n1501_25;
wire n1502_24;
wire n1502_25;
wire n1503_24;
wire n1503_25;
wire n1504_24;
wire n1504_25;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_screen_h_in_active_10;
wire n751_11;
wire n751_12;
wire n752_12;
wire n752_13;
wire n753_11;
wire n753_12;
wire n753_13;
wire n754_11;
wire n754_12;
wire n754_13;
wire n755_11;
wire n755_12;
wire n755_13;
wire n756_11;
wire n756_12;
wire n756_13;
wire n757_11;
wire n757_12;
wire n757_13;
wire n758_11;
wire n758_12;
wire n759_11;
wire n759_12;
wire n759_13;
wire n760_11;
wire n760_12;
wire n760_13;
wire n760_14;
wire n761_11;
wire n761_12;
wire n761_13;
wire n762_11;
wire n762_12;
wire n762_13;
wire n763_11;
wire n763_12;
wire n763_13;
wire n764_11;
wire n764_12;
wire n764_13;
wire n765_11;
wire n765_12;
wire n765_13;
wire n766_12;
wire n766_13;
wire n767_11;
wire n767_12;
wire n767_13;
wire n768_11;
wire n768_13;
wire n768_14;
wire ff_next_vram7_3_8;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_10;
wire ff_next_vram3_7_9;
wire ff_next_vram2_3_10;
wire n181_8;
wire n560_7;
wire n560_8;
wire n560_9;
wire n140_9;
wire n258_10;
wire n258_11;
wire n1505_7;
wire n1506_7;
wire n1507_8;
wire n1508_8;
wire n1509_7;
wire n1510_7;
wire n1511_7;
wire n1512_6;
wire n1513_6;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1517_6;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1522_6;
wire n1523_6;
wire n1525_7;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1533_7;
wire n1534_6;
wire n1534_7;
wire n1535_6;
wire n1535_7;
wire n1536_6;
wire n1536_7;
wire n1537_6;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_6;
wire n1541_7;
wire n1542_6;
wire n1542_7;
wire n1543_6;
wire n1543_7;
wire n1544_6;
wire n1544_7;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1548_6;
wire n1549_6;
wire n1549_7;
wire n1550_6;
wire n1550_7;
wire n1551_6;
wire n1551_7;
wire n1552_6;
wire n1552_7;
wire n1553_6;
wire n1554_6;
wire n1555_6;
wire n1556_6;
wire n1557_6;
wire n1558_6;
wire n1559_6;
wire n1560_6;
wire n854_31;
wire n855_32;
wire n856_31;
wire n857_31;
wire n862_32;
wire n863_31;
wire n864_31;
wire n865_31;
wire n878_27;
wire n1124_21;
wire n1124_24;
wire n1125_21;
wire n1125_22;
wire n1126_20;
wire n1127_21;
wire n1128_22;
wire n1128_23;
wire n1129_22;
wire n1130_22;
wire n1131_22;
wire n1131_23;
wire n1132_20;
wire n1501_27;
wire n1502_27;
wire n1503_26;
wire n1503_27;
wire n1504_26;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_pos_x_5_13;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n751_14;
wire n752_14;
wire n753_15;
wire n754_14;
wire n754_16;
wire n754_17;
wire n754_19;
wire n755_16;
wire n756_14;
wire n756_15;
wire n756_17;
wire n756_19;
wire n756_20;
wire n757_14;
wire n757_16;
wire n757_17;
wire n757_18;
wire n757_19;
wire n758_14;
wire n758_15;
wire n758_16;
wire n758_17;
wire n759_14;
wire n759_15;
wire n759_16;
wire n760_15;
wire n760_17;
wire n760_18;
wire n760_19;
wire n760_20;
wire n761_14;
wire n761_15;
wire n761_16;
wire n762_14;
wire n762_15;
wire n762_16;
wire n763_14;
wire n763_15;
wire n763_17;
wire n764_14;
wire n764_15;
wire n764_16;
wire n765_14;
wire n765_15;
wire n766_14;
wire n766_15;
wire n766_16;
wire n767_14;
wire n767_15;
wire n767_16;
wire n768_15;
wire n768_16;
wire n768_17;
wire ff_next_vram1_7_11;
wire ff_next_vram2_7_11;
wire ff_next_vram3_7_10;
wire n560_10;
wire n258_12;
wire n1505_8;
wire n1506_8;
wire n1507_9;
wire n1508_9;
wire n1509_8;
wire n1509_9;
wire n1510_8;
wire n1510_9;
wire n1511_8;
wire n1511_9;
wire n1512_7;
wire n1512_8;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_7;
wire n1517_7;
wire n1517_8;
wire n1518_7;
wire n1518_8;
wire n1519_7;
wire n1519_8;
wire n1520_7;
wire n1520_8;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_7;
wire n1525_8;
wire n1529_7;
wire n1530_7;
wire n1531_7;
wire n1532_7;
wire n1533_8;
wire n1533_9;
wire n1534_8;
wire n1534_9;
wire n1535_8;
wire n1535_9;
wire n1536_8;
wire n1536_9;
wire n1537_7;
wire n1538_7;
wire n1539_7;
wire n1540_7;
wire n1541_8;
wire n1542_8;
wire n1543_8;
wire n1544_8;
wire n1545_7;
wire n1546_7;
wire n1547_7;
wire n1548_7;
wire n1549_8;
wire n1549_9;
wire n1550_8;
wire n1550_9;
wire n1551_8;
wire n1551_9;
wire n1552_8;
wire n1552_9;
wire n1557_7;
wire n1558_7;
wire n1559_7;
wire n1560_7;
wire n1124_25;
wire n1503_29;
wire n1503_30;
wire n754_20;
wire n755_17;
wire n756_21;
wire n757_20;
wire n757_22;
wire n758_18;
wire n758_19;
wire n759_17;
wire n759_18;
wire n760_22;
wire n761_17;
wire n761_18;
wire n762_17;
wire n762_18;
wire n763_18;
wire n764_17;
wire n765_16;
wire n766_17;
wire n1509_10;
wire n1510_10;
wire n1511_10;
wire n1512_9;
wire n755_18;
wire n758_20;
wire n1521_9;
wire n1524_9;
wire n560_14;
wire n180_10;
wire ff_next_vram1_7_13;
wire ff_next_vram0_7_9;
wire ff_next_vram4_3_10;
wire ff_next_vram4_7_9;
wire ff_next_vram6_7_11;
wire n184_10;
wire ff_screen_h_in_active_15;
wire n1778_9;
wire ff_next_vram5_7_10;
wire ff_next_vram3_7_12;
wire n1826_10;
wire ff_pattern7_7_7;
wire n1147_16;
wire n1146_16;
wire n1145_16;
wire n1144_17;
wire n760_24;
wire n757_24;
wire n756_23;
wire n755_20;
wire n1127_24;
wire n1124_27;
wire ff_next_vram2_3_12;
wire ff_next_vram3_3_10;
wire ff_next_vram2_7_13;
wire n756_25;
wire ff_pos_x_5_15;
wire n1155_17;
wire n1154_17;
wire n1153_17;
wire n1152_20;
wire n751_16;
wire n1131_25;
wire n1128_25;
wire n1127_26;
wire n1124_29;
wire n766_19;
wire n760_26;
wire n878_29;
wire n768_19;
wire n1502_29;
wire n1501_29;
wire n1510_12;
wire n1509_12;
wire n755_22;
wire n752_16;
wire n763_20;
wire n1508_11;
wire n1507_11;
wire n1498_34;
wire n1497_35;
wire n560_16;
wire n1497_37;
wire n1506_10;
wire n1505_10;
wire n1560_9;
wire n1559_9;
wire n1558_9;
wire n1557_9;
wire n1554_8;
wire n1553_8;
wire n1552_11;
wire n1551_11;
wire n1550_11;
wire n1549_11;
wire n1544_10;
wire n1543_10;
wire n1542_10;
wire n1541_10;
wire n1536_11;
wire n1535_11;
wire n1534_11;
wire n1533_11;
wire n1520_10;
wire n1519_10;
wire n1512_11;
wire n1511_12;
wire n1498_36;
wire n1497_39;
wire n855_34;
wire n753_19;
wire n753_21;
wire n140_11;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_8;
wire n758_22;
wire ff_next_vram6_3_10;
wire n1503_32;
wire n754_22;
wire n754_24;
wire n1525_10;
wire n1526_8;
wire n1527_8;
wire n1528_8;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n317_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n830_9;
wire n831_9;
wire n832_9;
wire n833_9;
wire n834_9;
wire n835_9;
wire n836_9;
wire n837_9;
wire n866_30;
wire n867_30;
wire n868_30;
wire n869_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n866_s28 (
    .F(n850_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n866_s28.INIT=8'hCA;
  LUT3 n867_s28 (
    .F(n851_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n867_s28.INIT=8'hCA;
  LUT3 n868_s28 (
    .F(n852_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n868_s28.INIT=8'hCA;
  LUT3 n869_s28 (
    .F(n853_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n869_s28.INIT=8'hCA;
  LUT3 n830_s6 (
    .F(n830_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s6.INIT=8'hCA;
  LUT3 n830_s7 (
    .F(n830_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s7.INIT=8'hCA;
  LUT3 n831_s6 (
    .F(n831_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s6.INIT=8'hCA;
  LUT3 n831_s7 (
    .F(n831_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s7.INIT=8'hCA;
  LUT3 n832_s6 (
    .F(n832_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s6.INIT=8'hCA;
  LUT3 n832_s7 (
    .F(n832_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s7.INIT=8'hCA;
  LUT3 n833_s6 (
    .F(n833_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s6.INIT=8'hCA;
  LUT3 n833_s7 (
    .F(n833_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s7.INIT=8'hCA;
  LUT3 n834_s6 (
    .F(n834_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s6.INIT=8'hCA;
  LUT3 n834_s7 (
    .F(n834_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s7.INIT=8'hCA;
  LUT3 n835_s6 (
    .F(n835_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s6.INIT=8'hCA;
  LUT3 n835_s7 (
    .F(n835_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s7.INIT=8'hCA;
  LUT3 n836_s6 (
    .F(n836_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s6.INIT=8'hCA;
  LUT3 n836_s7 (
    .F(n836_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s7.INIT=8'hCA;
  LUT3 n837_s6 (
    .F(n837_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s6.INIT=8'hCA;
  LUT3 n837_s7 (
    .F(n837_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s7.INIT=8'hCA;
  LUT3 n866_s27 (
    .F(n866_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31) 
);
defparam n866_s27.INIT=8'hCA;
  LUT3 n867_s27 (
    .F(n867_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31) 
);
defparam n867_s27.INIT=8'hCA;
  LUT3 n868_s27 (
    .F(n868_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31) 
);
defparam n868_s27.INIT=8'hCA;
  LUT3 n869_s27 (
    .F(n869_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31) 
);
defparam n869_s27.INIT=8'hCA;
  LUT4 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(reg_screen_mode[3]),
    .I3(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=16'hFF40;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n2043_s0 (
    .F(n1779_2),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2043_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2043_s0.INIT=16'hD000;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_10),
    .I1(n1505_6) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1506_s1 (
    .F(n1506_4),
    .I0(n1506_10),
    .I1(n1506_6) 
);
defparam n1506_s1.INIT=4'hE;
  LUT2 n1507_s1 (
    .F(n1507_4),
    .I0(n1507_5),
    .I1(n1507_6) 
);
defparam n1507_s1.INIT=4'hE;
  LUT2 n1508_s1 (
    .F(n1508_4),
    .I0(n1508_5),
    .I1(n1508_6) 
);
defparam n1508_s1.INIT=4'hE;
  LUT2 n1509_s1 (
    .F(n1509_4),
    .I0(n1509_12),
    .I1(n1509_6) 
);
defparam n1509_s1.INIT=4'hE;
  LUT2 n1510_s1 (
    .F(n1510_4),
    .I0(n1510_12),
    .I1(n1510_6) 
);
defparam n1510_s1.INIT=4'hE;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1505_10),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT2 n1514_s1 (
    .F(n1514_4),
    .I0(n1506_10),
    .I1(n1514_5) 
);
defparam n1514_s1.INIT=4'hE;
  LUT2 n1515_s1 (
    .F(n1515_4),
    .I0(n1507_5),
    .I1(n1515_5) 
);
defparam n1515_s1.INIT=4'hE;
  LUT2 n1516_s1 (
    .F(n1516_4),
    .I0(n1508_5),
    .I1(n1516_5) 
);
defparam n1516_s1.INIT=4'hE;
  LUT2 n1517_s1 (
    .F(n1517_4),
    .I0(n1509_12),
    .I1(n1517_5) 
);
defparam n1517_s1.INIT=4'hE;
  LUT2 n1518_s1 (
    .F(n1518_4),
    .I0(n1510_12),
    .I1(n1518_5) 
);
defparam n1518_s1.INIT=4'hE;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1505_10),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT2 n1522_s1 (
    .F(n1522_4),
    .I0(n1506_10),
    .I1(n1522_5) 
);
defparam n1522_s1.INIT=4'hE;
  LUT2 n1523_s1 (
    .F(n1523_4),
    .I0(n1507_5),
    .I1(n1523_5) 
);
defparam n1523_s1.INIT=4'hE;
  LUT2 n1524_s1 (
    .F(n1524_4),
    .I0(n1508_5),
    .I1(n1524_5) 
);
defparam n1524_s1.INIT=4'hE;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1525_10),
    .I1(n1525_6),
    .I2(n1511_6),
    .I3(n1509_12) 
);
defparam n1525_s1.INIT=16'hFFE0;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1526_8),
    .I1(n1526_6),
    .I2(n1511_6),
    .I3(n1510_12) 
);
defparam n1526_s1.INIT=16'hFFE0;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1527_8),
    .I1(n1527_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1511_6) 
);
defparam n1527_s1.INIT=16'hEEF0;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1528_8),
    .I1(n1528_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1511_6) 
);
defparam n1528_s1.INIT=16'hEEF0;
  LUT2 n1529_s1 (
    .F(n1529_4),
    .I0(n1505_10),
    .I1(n1529_5) 
);
defparam n1529_s1.INIT=4'hE;
  LUT2 n1530_s1 (
    .F(n1530_4),
    .I0(n1506_10),
    .I1(n1530_5) 
);
defparam n1530_s1.INIT=4'hE;
  LUT2 n1531_s1 (
    .F(n1531_4),
    .I0(n1507_5),
    .I1(n1531_5) 
);
defparam n1531_s1.INIT=4'hE;
  LUT2 n1532_s1 (
    .F(n1532_4),
    .I0(n1508_5),
    .I1(n1532_5) 
);
defparam n1532_s1.INIT=4'hE;
  LUT2 n1537_s1 (
    .F(n1537_4),
    .I0(n1505_10),
    .I1(n1537_5) 
);
defparam n1537_s1.INIT=4'hE;
  LUT2 n1538_s1 (
    .F(n1538_4),
    .I0(n1506_10),
    .I1(n1538_5) 
);
defparam n1538_s1.INIT=4'hE;
  LUT2 n1539_s1 (
    .F(n1539_4),
    .I0(n1507_5),
    .I1(n1539_5) 
);
defparam n1539_s1.INIT=4'hE;
  LUT2 n1540_s1 (
    .F(n1540_4),
    .I0(n1508_5),
    .I1(n1540_5) 
);
defparam n1540_s1.INIT=4'hE;
  LUT2 n1545_s1 (
    .F(n1545_4),
    .I0(n1505_10),
    .I1(n1545_5) 
);
defparam n1545_s1.INIT=4'hE;
  LUT2 n1546_s1 (
    .F(n1546_4),
    .I0(n1506_10),
    .I1(n1546_5) 
);
defparam n1546_s1.INIT=4'hE;
  LUT2 n1547_s1 (
    .F(n1547_4),
    .I0(n1507_5),
    .I1(n1547_5) 
);
defparam n1547_s1.INIT=4'hE;
  LUT2 n1548_s1 (
    .F(n1548_4),
    .I0(n1508_5),
    .I1(n1548_5) 
);
defparam n1548_s1.INIT=4'hE;
  LUT2 n1555_s1 (
    .F(n1555_4),
    .I0(n1507_5),
    .I1(n1555_5) 
);
defparam n1555_s1.INIT=4'hE;
  LUT2 n1556_s1 (
    .F(n1556_4),
    .I0(n1508_5),
    .I1(n1556_5) 
);
defparam n1556_s1.INIT=4'hE;
  LUT4 n1778_s0 (
    .F(n1778_3),
    .I0(n1778_4),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1778_9),
    .I3(reg_display_on) 
);
defparam n1778_s0.INIT=16'h8F00;
  LUT3 n854_s21 (
    .F(n854_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n854_30) 
);
defparam n854_s21.INIT=8'h8F;
  LUT3 n855_s21 (
    .F(n855_29),
    .I0(n855_34),
    .I1(n831_9),
    .I2(n855_31) 
);
defparam n855_s21.INIT=8'h8F;
  LUT3 n856_s21 (
    .F(n856_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n856_30) 
);
defparam n856_s21.INIT=8'h8F;
  LUT3 n857_s21 (
    .F(n857_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n857_30) 
);
defparam n857_s21.INIT=8'h8F;
  LUT4 n858_s18 (
    .F(n858_22),
    .I0(n855_34),
    .I1(n834_9),
    .I2(n858_23),
    .I3(n858_24) 
);
defparam n858_s18.INIT=16'h0D00;
  LUT4 n859_s18 (
    .F(n859_22),
    .I0(n855_34),
    .I1(n835_9),
    .I2(n859_23),
    .I3(n859_24) 
);
defparam n859_s18.INIT=16'h0D00;
  LUT4 n860_s18 (
    .F(n860_22),
    .I0(n855_34),
    .I1(n836_9),
    .I2(n860_23),
    .I3(n860_24) 
);
defparam n860_s18.INIT=16'h0D00;
  LUT4 n861_s18 (
    .F(n861_22),
    .I0(n855_34),
    .I1(n837_9),
    .I2(n861_23),
    .I3(n861_24) 
);
defparam n861_s18.INIT=16'h0D00;
  LUT3 n862_s24 (
    .F(n862_30),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n862_31) 
);
defparam n862_s24.INIT=8'h8F;
  LUT3 n863_s23 (
    .F(n863_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n863_30) 
);
defparam n863_s23.INIT=8'h8F;
  LUT3 n864_s23 (
    .F(n864_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n864_30) 
);
defparam n864_s23.INIT=8'h8F;
  LUT3 n865_s23 (
    .F(n865_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n865_30) 
);
defparam n865_s23.INIT=8'h8F;
  LUT4 n878_s19 (
    .F(n878_25),
    .I0(ff_next_vram6[7]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n566_31) 
);
defparam n878_s19.INIT=16'hF888;
  LUT4 n879_s19 (
    .F(n879_25),
    .I0(ff_next_vram6[6]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n566_31) 
);
defparam n879_s19.INIT=16'hF888;
  LUT4 n880_s19 (
    .F(n880_25),
    .I0(ff_next_vram6[5]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n566_31) 
);
defparam n880_s19.INIT=16'hF888;
  LUT4 n881_s19 (
    .F(n881_25),
    .I0(ff_next_vram6[4]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n566_31) 
);
defparam n881_s19.INIT=16'hF888;
  LUT3 n882_s22 (
    .F(n882_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n566_31) 
);
defparam n882_s22.INIT=8'hAC;
  LUT3 n883_s20 (
    .F(n883_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n566_31) 
);
defparam n883_s20.INIT=8'hAC;
  LUT3 n884_s20 (
    .F(n884_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n566_31) 
);
defparam n884_s20.INIT=8'hAC;
  LUT3 n885_s20 (
    .F(n885_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n566_31) 
);
defparam n885_s20.INIT=8'hAC;
  LUT3 n1124_s13 (
    .F(n1124_17),
    .I0(n1124_18),
    .I1(n1124_19),
    .I2(n1124_20) 
);
defparam n1124_s13.INIT=8'h01;
  LUT4 n1125_s12 (
    .F(n1125_16),
    .I0(n1125_17),
    .I1(n1125_18),
    .I2(n1125_19),
    .I3(n1125_20) 
);
defparam n1125_s12.INIT=16'hFFF4;
  LUT4 n1126_s12 (
    .F(n1126_16),
    .I0(n1126_17),
    .I1(n1125_18),
    .I2(n1126_18),
    .I3(n1126_19) 
);
defparam n1126_s12.INIT=16'hFFF4;
  LUT3 n1127_s12 (
    .F(n1127_16),
    .I0(n1127_17),
    .I1(n1127_18),
    .I2(n1127_19) 
);
defparam n1127_s12.INIT=8'h01;
  LUT4 n1128_s14 (
    .F(n1128_18),
    .I0(n878_29),
    .I1(n834_9),
    .I2(n1128_19),
    .I3(n1128_20) 
);
defparam n1128_s14.INIT=16'h008F;
  LUT4 n1129_s14 (
    .F(n1129_18),
    .I0(n1129_19),
    .I1(n1129_20),
    .I2(n1129_21),
    .I3(ff_phase[2]) 
);
defparam n1129_s14.INIT=16'h0FEE;
  LUT4 n1130_s14 (
    .F(n1130_18),
    .I0(n1130_19),
    .I1(n1130_20),
    .I2(n1130_21),
    .I3(ff_phase[2]) 
);
defparam n1130_s14.INIT=16'h0FEE;
  LUT4 n1131_s14 (
    .F(n1131_18),
    .I0(n878_29),
    .I1(n837_9),
    .I2(n1131_19),
    .I3(n1131_20) 
);
defparam n1131_s14.INIT=16'h008F;
  LUT3 n1132_s13 (
    .F(n1132_17),
    .I0(n1132_18),
    .I1(n1132_19),
    .I2(ff_phase[2]) 
);
defparam n1132_s13.INIT=8'h35;
  LUT3 n1133_s13 (
    .F(n1133_17),
    .I0(n1133_18),
    .I1(n1133_19),
    .I2(ff_phase[2]) 
);
defparam n1133_s13.INIT=8'h35;
  LUT3 n1134_s13 (
    .F(n1134_17),
    .I0(n1134_18),
    .I1(n1134_19),
    .I2(ff_phase[2]) 
);
defparam n1134_s13.INIT=8'h35;
  LUT3 n1135_s13 (
    .F(n1135_17),
    .I0(n1135_18),
    .I1(n1135_19),
    .I2(ff_phase[2]) 
);
defparam n1135_s13.INIT=8'h35;
  LUT3 n1136_s14 (
    .F(n1136_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1136_19),
    .I2(ff_phase[2]) 
);
defparam n1136_s14.INIT=8'hCA;
  LUT3 n1137_s13 (
    .F(n1137_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1137_18),
    .I2(ff_phase[2]) 
);
defparam n1137_s13.INIT=8'hCA;
  LUT3 n1138_s13 (
    .F(n1138_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1138_18),
    .I2(ff_phase[2]) 
);
defparam n1138_s13.INIT=8'hCA;
  LUT3 n1139_s13 (
    .F(n1139_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1139_18),
    .I2(ff_phase[2]) 
);
defparam n1139_s13.INIT=8'hCA;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[7]),
    .I2(n1140_15),
    .I3(ff_phase[1]) 
);
defparam n1140_s9.INIT=16'h4F44;
  LUT4 n1141_s9 (
    .F(n1141_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[6]),
    .I2(n1141_14),
    .I3(ff_phase[1]) 
);
defparam n1141_s9.INIT=16'h4F44;
  LUT4 n1142_s9 (
    .F(n1142_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[5]),
    .I2(n1142_14),
    .I3(ff_phase[1]) 
);
defparam n1142_s9.INIT=16'h4F44;
  LUT4 n1143_s9 (
    .F(n1143_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[4]),
    .I2(n1143_14),
    .I3(ff_phase[1]) 
);
defparam n1143_s9.INIT=16'h4F44;
  LUT3 n1148_s10 (
    .F(n1148_14),
    .I0(n1148_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1148_s10.INIT=8'hC5;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(n1149_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1149_s10.INIT=8'hC5;
  LUT3 n1150_s10 (
    .F(n1150_14),
    .I0(n1150_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1150_s10.INIT=8'hC5;
  LUT3 n1151_s10 (
    .F(n1151_14),
    .I0(n1151_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1151_s10.INIT=8'hC5;
  LUT4 n1156_s10 (
    .F(n1156_14),
    .I0(ff_next_vram7[7]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1156_s10.INIT=16'hF088;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(ff_next_vram7[6]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1157_s10.INIT=16'hF088;
  LUT4 n1158_s10 (
    .F(n1158_14),
    .I0(ff_next_vram7[5]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1158_s10.INIT=16'hF088;
  LUT4 n1159_s10 (
    .F(n1159_14),
    .I0(ff_next_vram7[4]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1159_s10.INIT=16'hF088;
  LUT4 n1497_s21 (
    .F(n1497_29),
    .I0(n1497_30),
    .I1(n1497_35),
    .I2(n1497_39),
    .I3(n1497_37) 
);
defparam n1497_s21.INIT=16'hFAFC;
  LUT4 n1498_s21 (
    .F(n1498_29),
    .I0(n1498_30),
    .I1(n1498_34),
    .I2(n1498_36),
    .I3(n1497_37) 
);
defparam n1498_s21.INIT=16'hFAFC;
  LUT3 n1499_s21 (
    .F(n1499_29),
    .I0(n1499_30),
    .I1(reg_backdrop_color[1]),
    .I2(n1499_31) 
);
defparam n1499_s21.INIT=8'h8F;
  LUT3 n1500_s21 (
    .F(n1500_29),
    .I0(n1499_30),
    .I1(reg_backdrop_color[0]),
    .I2(n1500_30) 
);
defparam n1500_s21.INIT=8'h8F;
  LUT4 n1501_s19 (
    .F(n1501_23),
    .I0(n1501_24),
    .I1(n1501_25),
    .I2(n1501_29),
    .I3(n1497_37) 
);
defparam n1501_s19.INIT=16'hBBF0;
  LUT4 n1502_s19 (
    .F(n1502_23),
    .I0(n1502_24),
    .I1(n1502_25),
    .I2(n1502_29),
    .I3(n1497_37) 
);
defparam n1502_s19.INIT=16'hBBF0;
  LUT4 n1503_s19 (
    .F(n1503_23),
    .I0(n1503_24),
    .I1(reg_backdrop_color[1]),
    .I2(n1503_25),
    .I3(n1497_37) 
);
defparam n1503_s19.INIT=16'hFAFC;
  LUT4 n1504_s19 (
    .F(n1504_23),
    .I0(n1504_24),
    .I1(reg_backdrop_color[0]),
    .I2(n1504_25),
    .I3(n1497_37) 
);
defparam n1504_s19.INIT=16'hFAFC;
  LUT3 ff_pos_x_5_s3 (
    .F(ff_pos_x_5_8),
    .I0(ff_pos_x_5_9),
    .I1(ff_pos_x_5_15),
    .I2(ff_state_1_7) 
);
defparam ff_pos_x_5_s3.INIT=8'hE0;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_screen_h_in_active_15),
    .I2(ff_state_1_7),
    .I3(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'h10FF;
  LUT3 n751_s6 (
    .F(n751_10),
    .I0(n751_11),
    .I1(reg_color_table_base[17]),
    .I2(n751_12) 
);
defparam n751_s6.INIT=8'h8F;
  LUT4 n752_s6 (
    .F(n752_10),
    .I0(n752_16),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n752_12),
    .I3(n752_13) 
);
defparam n752_s6.INIT=16'h8FFF;
  LUT3 n753_s6 (
    .F(n753_10),
    .I0(n753_11),
    .I1(n753_12),
    .I2(n753_13) 
);
defparam n753_s6.INIT=8'hBF;
  LUT4 n754_s6 (
    .F(n754_10),
    .I0(n754_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n754_12),
    .I3(n754_13) 
);
defparam n754_s6.INIT=16'hF4FF;
  LUT3 n755_s6 (
    .F(n755_10),
    .I0(n755_11),
    .I1(n755_12),
    .I2(n755_13) 
);
defparam n755_s6.INIT=8'hBF;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(n756_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n756_12),
    .I3(n756_13) 
);
defparam n756_s6.INIT=16'hF4FF;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(n757_11),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(n757_12),
    .I3(n757_13) 
);
defparam n757_s6.INIT=16'hF4FF;
  LUT2 n758_s6 (
    .F(n758_10),
    .I0(n758_11),
    .I1(n758_12) 
);
defparam n758_s6.INIT=4'hB;
  LUT3 n759_s6 (
    .F(n759_10),
    .I0(n759_11),
    .I1(n759_12),
    .I2(n759_13) 
);
defparam n759_s6.INIT=8'hEF;
  LUT4 n760_s6 (
    .F(n760_10),
    .I0(n760_11),
    .I1(n760_12),
    .I2(n760_13),
    .I3(n760_14) 
);
defparam n760_s6.INIT=16'hFFF4;
  LUT3 n761_s6 (
    .F(n761_10),
    .I0(n761_11),
    .I1(n761_12),
    .I2(n761_13) 
);
defparam n761_s6.INIT=8'hEF;
  LUT3 n762_s6 (
    .F(n762_10),
    .I0(n762_11),
    .I1(n762_12),
    .I2(n762_13) 
);
defparam n762_s6.INIT=8'hEF;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(n763_11),
    .I1(ff_next_vram0[2]),
    .I2(n763_12),
    .I3(n763_13) 
);
defparam n763_s6.INIT=16'hF4FF;
  LUT3 n764_s6 (
    .F(n764_10),
    .I0(n764_11),
    .I1(n764_12),
    .I2(n764_13) 
);
defparam n764_s6.INIT=8'hBF;
  LUT3 n765_s6 (
    .F(n765_10),
    .I0(n765_11),
    .I1(n765_12),
    .I2(n765_13) 
);
defparam n765_s6.INIT=8'hBF;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(n766_19),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n766_12),
    .I3(n766_13) 
);
defparam n766_s6.INIT=16'hFFF4;
  LUT3 n767_s6 (
    .F(n767_10),
    .I0(n767_11),
    .I1(n767_12),
    .I2(n767_13) 
);
defparam n767_s6.INIT=8'hFE;
  LUT4 n768_s6 (
    .F(n768_10),
    .I0(n768_11),
    .I1(n768_19),
    .I2(n768_13),
    .I3(n768_14) 
);
defparam n768_s6.INIT=16'hF4FF;
  LUT4 n566_s23 (
    .F(n566_31),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n566_s23.INIT=16'h1000;
  LUT4 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(w_address_s_pre_17_9),
    .I1(n566_31),
    .I2(ff_phase[1]),
    .I3(ff_next_vram7_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=16'hCA00;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_7_s3.INIT=16'hBE00;
  LUT4 ff_next_vram1_3_s3 (
    .F(ff_next_vram1_3_8),
    .I0(w_address_s_pre_17_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_3_s3.INIT=16'h3E00;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(w_address_s_pre_17_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram7_3_8) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT4 ff_next_vram7_7_s3 (
    .F(ff_next_vram7_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(n566_31),
    .I2(ff_phase[1]),
    .I3(ff_next_vram7_3_8) 
);
defparam ff_next_vram7_7_s3.INIT=16'hCA00;
  LUT2 n184_s2 (
    .F(n184_7),
    .I0(ff_pos_x[0]),
    .I1(n184_10) 
);
defparam n184_s2.INIT=4'h1;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n184_10),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n183_s2.INIT=8'h14;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_10),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_pos_x[0]),
    .I1(n181_8),
    .I2(n184_10),
    .I3(ff_pos_x[3]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT3 n180_s2 (
    .F(n180_7),
    .I0(n184_10),
    .I1(ff_pos_x[4]),
    .I2(n180_10) 
);
defparam n180_s2.INIT=8'h14;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_10),
    .I2(n184_10),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n1826_s2 (
    .F(n1826_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[4]) 
);
defparam n1826_s2.INIT=8'h40;
  LUT3 n1825_s2 (
    .F(n1825_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[5]) 
);
defparam n1825_s2.INIT=8'h40;
  LUT3 n1824_s2 (
    .F(n1824_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[6]) 
);
defparam n1824_s2.INIT=8'h40;
  LUT3 n1823_s2 (
    .F(n1823_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[7]) 
);
defparam n1823_s2.INIT=8'h40;
  LUT3 n560_s1 (
    .F(n560_6),
    .I0(n560_7),
    .I1(n560_8),
    .I2(n560_9) 
);
defparam n560_s1.INIT=8'h40;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n140_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n139_s2.INIT=8'h14;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9),
    .I3(ff_phase[2]) 
);
defparam n138_s2.INIT=16'h0708;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(n258_10),
    .I1(ff_next_vram6_7_13),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n258_11) 
);
defparam n258_s4.INIT=16'hBEFF;
  LUT3 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=8'h10;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2043_s2 (
    .F(n2043_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2043_s2.INIT=4'h8;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_7),
    .I1(ff_pattern1[7]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1505_s3.INIT=16'h5C00;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_7),
    .I1(ff_pattern1[6]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1506_s3.INIT=16'h5C00;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1499_30),
    .I1(reg_backdrop_color[1]),
    .I2(n1507_11),
    .I3(n1511_6) 
);
defparam n1507_s2.INIT=16'h00F8;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_8),
    .I1(ff_pattern1[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1507_s3.INIT=16'h5C00;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1499_30),
    .I1(reg_backdrop_color[0]),
    .I2(n1508_11),
    .I3(n1511_6) 
);
defparam n1508_s2.INIT=16'h00F8;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_8),
    .I1(ff_pattern1[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1508_s3.INIT=16'h5C00;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(n1509_7),
    .I1(ff_pattern1[3]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1509_s3.INIT=16'hAC00;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(n1510_7),
    .I1(ff_pattern1[2]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1510_s3.INIT=16'hAC00;
  LUT3 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_7),
    .I1(ff_pattern1[1]),
    .I2(ff_pos_x_5_15) 
);
defparam n1511_s2.INIT=8'hAC;
  LUT2 n1511_s3 (
    .F(n1511_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1511_s3.INIT=4'h8;
  LUT3 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(ff_pattern1[0]),
    .I2(ff_pos_x_5_15) 
);
defparam n1512_s2.INIT=8'hAC;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern2[7]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(ff_pattern2[6]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1514_s2.INIT=16'h5C00;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(ff_pattern2[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1515_s2.INIT=16'h5C00;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(ff_pattern2[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1516_s2.INIT=16'h5C00;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(ff_pattern2[3]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1517_s2.INIT=16'hAC00;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(ff_pattern2[2]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1518_s2.INIT=16'hAC00;
  LUT3 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(ff_pattern2[1]),
    .I2(ff_pos_x_5_15) 
);
defparam n1519_s2.INIT=8'hAC;
  LUT3 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(ff_pattern2[0]),
    .I2(ff_pos_x_5_15) 
);
defparam n1520_s2.INIT=8'hAC;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_9),
    .I1(ff_pattern3[7]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(ff_pattern3[6]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1522_s2.INIT=16'h5C00;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(ff_pattern3[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1523_s2.INIT=16'h5C00;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_9),
    .I1(ff_pattern3[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1524_s2.INIT=16'h5C00;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1525_7),
    .I3(ff_pos_x_5_15) 
);
defparam n1525_s3.INIT=16'hAC00;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1525_7),
    .I3(ff_pos_x_5_15) 
);
defparam n1526_s3.INIT=16'hAC00;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1525_7),
    .I3(ff_pos_x_5_15) 
);
defparam n1527_s3.INIT=16'hCA00;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1525_7),
    .I3(ff_pos_x_5_15) 
);
defparam n1528_s3.INIT=16'hCA00;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(ff_pattern4[7]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1529_s2.INIT=16'h5C00;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_6),
    .I1(ff_pattern4[6]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1530_s2.INIT=16'h5C00;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(ff_pattern4[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1531_s2.INIT=16'h5C00;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(ff_pattern4[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1532_s2.INIT=16'h5C00;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1533_7),
    .I2(ff_pattern4[3]),
    .I3(ff_pos_x_5_15) 
);
defparam n1533_s2.INIT=16'hEEF0;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_6),
    .I1(n1534_7),
    .I2(ff_pattern4[2]),
    .I3(ff_pos_x_5_15) 
);
defparam n1534_s2.INIT=16'hEEF0;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1535_7),
    .I2(ff_pattern4[1]),
    .I3(ff_pos_x_5_15) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT4 n1536_s2 (
    .F(n1536_5),
    .I0(n1536_6),
    .I1(n1536_7),
    .I2(ff_pattern4[0]),
    .I3(ff_pos_x_5_15) 
);
defparam n1536_s2.INIT=16'hEEF0;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(n1537_6),
    .I1(ff_pattern5[7]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1537_s2.INIT=16'h5C00;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(n1538_6),
    .I1(ff_pattern5[6]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1538_s2.INIT=16'h5C00;
  LUT4 n1539_s2 (
    .F(n1539_5),
    .I0(n1539_6),
    .I1(ff_pattern5[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1539_s2.INIT=16'h5C00;
  LUT4 n1540_s2 (
    .F(n1540_5),
    .I0(n1540_6),
    .I1(ff_pattern5[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1540_s2.INIT=16'h5C00;
  LUT4 n1541_s2 (
    .F(n1541_5),
    .I0(n1541_6),
    .I1(n1541_7),
    .I2(ff_pattern5[3]),
    .I3(ff_pos_x_5_15) 
);
defparam n1541_s2.INIT=16'hEEF0;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_6),
    .I1(n1542_7),
    .I2(ff_pattern5[2]),
    .I3(ff_pos_x_5_15) 
);
defparam n1542_s2.INIT=16'hEEF0;
  LUT4 n1543_s2 (
    .F(n1543_5),
    .I0(n1543_6),
    .I1(n1543_7),
    .I2(ff_pattern5[1]),
    .I3(ff_pos_x_5_15) 
);
defparam n1543_s2.INIT=16'hEEF0;
  LUT4 n1544_s2 (
    .F(n1544_5),
    .I0(n1544_6),
    .I1(n1544_7),
    .I2(ff_pattern5[0]),
    .I3(ff_pos_x_5_15) 
);
defparam n1544_s2.INIT=16'hEEF0;
  LUT4 n1545_s2 (
    .F(n1545_5),
    .I0(n1545_6),
    .I1(ff_pattern6[7]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1545_s2.INIT=16'h5C00;
  LUT4 n1546_s2 (
    .F(n1546_5),
    .I0(n1546_6),
    .I1(ff_pattern6[6]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1546_s2.INIT=16'h5C00;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(n1547_6),
    .I1(ff_pattern6[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1547_s2.INIT=16'h5C00;
  LUT4 n1548_s2 (
    .F(n1548_5),
    .I0(n1548_6),
    .I1(ff_pattern6[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1548_s2.INIT=16'h5C00;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(n1549_6),
    .I1(n1549_7),
    .I2(ff_pattern6[3]),
    .I3(ff_pos_x_5_15) 
);
defparam n1549_s2.INIT=16'hEEF0;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(ff_pattern6[2]),
    .I3(ff_pos_x_5_15) 
);
defparam n1550_s2.INIT=16'hEEF0;
  LUT4 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(n1551_7),
    .I2(ff_pattern6[1]),
    .I3(ff_pos_x_5_15) 
);
defparam n1551_s2.INIT=16'hEEF0;
  LUT4 n1552_s2 (
    .F(n1552_5),
    .I0(n1552_6),
    .I1(n1552_7),
    .I2(ff_pattern6[0]),
    .I3(ff_pos_x_5_15) 
);
defparam n1552_s2.INIT=16'hEEF0;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(n1497_39),
    .I1(n1553_6),
    .I2(ff_pattern7[7]),
    .I3(ff_pos_x_5_15) 
);
defparam n1553_s2.INIT=16'hEEF0;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(n1498_36),
    .I1(n1554_6),
    .I2(ff_pattern7[6]),
    .I3(ff_pos_x_5_15) 
);
defparam n1554_s2.INIT=16'hEEF0;
  LUT4 n1555_s2 (
    .F(n1555_5),
    .I0(n1555_6),
    .I1(ff_pattern7[5]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1555_s2.INIT=16'h5C00;
  LUT4 n1556_s2 (
    .F(n1556_5),
    .I0(n1556_6),
    .I1(ff_pattern7[4]),
    .I2(ff_pos_x_5_15),
    .I3(n1511_6) 
);
defparam n1556_s2.INIT=16'h5C00;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(n1557_6),
    .I1(n1501_25),
    .I2(ff_pattern7[3]),
    .I3(ff_pos_x_5_15) 
);
defparam n1557_s2.INIT=16'hBBF0;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1558_6),
    .I1(n1502_25),
    .I2(ff_pattern7[2]),
    .I3(ff_pos_x_5_15) 
);
defparam n1558_s2.INIT=16'hBBF0;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1503_24),
    .I1(n1559_6),
    .I2(ff_pattern7[1]),
    .I3(ff_pos_x_5_15) 
);
defparam n1559_s2.INIT=16'hEEF0;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(n1504_24),
    .I1(n1560_6),
    .I2(ff_pattern7[0]),
    .I3(ff_pos_x_5_15) 
);
defparam n1560_s2.INIT=16'hEEF0;
  LUT3 n1778_s1 (
    .F(n1778_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1778_s1.INIT=8'h80;
  LUT4 n854_s22 (
    .F(n854_30),
    .I0(ff_next_vram2_3_10),
    .I1(n830_9),
    .I2(n854_31),
    .I3(n1499_30) 
);
defparam n854_s22.INIT=16'h0FBB;
  LUT4 n855_s23 (
    .F(n855_31),
    .I0(n855_32),
    .I1(n1499_30),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n566_31) 
);
defparam n855_s23.INIT=16'h0777;
  LUT4 n856_s22 (
    .F(n856_30),
    .I0(ff_next_vram2_3_10),
    .I1(n832_9),
    .I2(n856_31),
    .I3(n1499_30) 
);
defparam n856_s22.INIT=16'h0FBB;
  LUT4 n857_s22 (
    .F(n857_30),
    .I0(ff_next_vram2_3_10),
    .I1(n833_9),
    .I2(n857_31),
    .I3(n1499_30) 
);
defparam n857_s22.INIT=16'h0FBB;
  LUT4 n858_s19 (
    .F(n858_23),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1499_30) 
);
defparam n858_s19.INIT=16'h3500;
  LUT4 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_pre_17_9) 
);
defparam n858_s20.INIT=16'hB0BB;
  LUT4 n859_s19 (
    .F(n859_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1499_30) 
);
defparam n859_s19.INIT=16'h3500;
  LUT4 n859_s20 (
    .F(n859_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_pre_17_9) 
);
defparam n859_s20.INIT=16'hB0BB;
  LUT4 n860_s19 (
    .F(n860_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1499_30) 
);
defparam n860_s19.INIT=16'h3500;
  LUT4 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_address_s_pre_17_9) 
);
defparam n860_s20.INIT=16'hB0BB;
  LUT4 n861_s19 (
    .F(n861_23),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1499_30) 
);
defparam n861_s19.INIT=16'h3500;
  LUT4 n861_s20 (
    .F(n861_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_address_s_pre_17_9) 
);
defparam n861_s20.INIT=16'hB0BB;
  LUT4 n862_s25 (
    .F(n862_31),
    .I0(n878_29),
    .I1(ff_next_vram4[7]),
    .I2(n862_32),
    .I3(w_screen_mode[3]) 
);
defparam n862_s25.INIT=16'h0F77;
  LUT4 n863_s24 (
    .F(n863_30),
    .I0(n878_29),
    .I1(ff_next_vram4[6]),
    .I2(n863_31),
    .I3(w_screen_mode[3]) 
);
defparam n863_s24.INIT=16'h0F77;
  LUT4 n864_s24 (
    .F(n864_30),
    .I0(n878_29),
    .I1(ff_next_vram4[5]),
    .I2(n864_31),
    .I3(w_screen_mode[3]) 
);
defparam n864_s24.INIT=16'h0F77;
  LUT4 n865_s24 (
    .F(n865_30),
    .I0(n878_29),
    .I1(ff_next_vram4[4]),
    .I2(n865_31),
    .I3(w_screen_mode[3]) 
);
defparam n865_s24.INIT=16'h0F77;
  LUT4 n1124_s14 (
    .F(n1124_18),
    .I0(n878_29),
    .I1(n830_9),
    .I2(n1124_21),
    .I3(n1124_29) 
);
defparam n1124_s14.INIT=16'h0700;
  LUT3 n1124_s15 (
    .F(n1124_19),
    .I0(n878_29),
    .I1(ff_next_vram2[7]),
    .I2(n1124_27) 
);
defparam n1124_s15.INIT=8'h70;
  LUT4 n1124_s16 (
    .F(n1124_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1124_s16.INIT=16'h5300;
  LUT4 n1125_s13 (
    .F(n1125_17),
    .I0(ff_next_vram2[6]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n566_31) 
);
defparam n1125_s13.INIT=16'h0777;
  LUT2 n1125_s14 (
    .F(n1125_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n1125_s14.INIT=4'h1;
  LUT4 n1125_s15 (
    .F(n1125_19),
    .I0(n878_29),
    .I1(n831_9),
    .I2(n1125_21),
    .I3(n1125_22) 
);
defparam n1125_s15.INIT=16'h8F00;
  LUT4 n1125_s16 (
    .F(n1125_20),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1125_s16.INIT=16'hAC00;
  LUT4 n1126_s13 (
    .F(n1126_17),
    .I0(ff_next_vram2[5]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n566_31) 
);
defparam n1126_s13.INIT=16'h0777;
  LUT4 n1126_s14 (
    .F(n1126_18),
    .I0(n878_29),
    .I1(n832_9),
    .I2(n1126_20),
    .I3(n1125_22) 
);
defparam n1126_s14.INIT=16'h8F00;
  LUT4 n1126_s15 (
    .F(n1126_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1126_s15.INIT=16'hAC00;
  LUT3 n1127_s13 (
    .F(n1127_17),
    .I0(n878_29),
    .I1(ff_next_vram2[4]),
    .I2(n1127_24) 
);
defparam n1127_s13.INIT=8'h70;
  LUT4 n1127_s14 (
    .F(n1127_18),
    .I0(n878_29),
    .I1(n833_9),
    .I2(n1127_21),
    .I3(n1127_26) 
);
defparam n1127_s14.INIT=16'h0700;
  LUT4 n1127_s15 (
    .F(n1127_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1127_s15.INIT=16'h5300;
  LUT3 n1128_s15 (
    .F(n1128_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[3]),
    .I2(n1128_25) 
);
defparam n1128_s15.INIT=8'h70;
  LUT3 n1128_s16 (
    .F(n1128_20),
    .I0(n1128_22),
    .I1(n1128_23),
    .I2(ff_phase[2]) 
);
defparam n1128_s16.INIT=8'hCA;
  LUT4 n1129_s15 (
    .F(n1129_19),
    .I0(n835_9),
    .I1(n878_29),
    .I2(n1129_22),
    .I3(ff_phase[1]) 
);
defparam n1129_s15.INIT=16'h8F00;
  LUT4 n1129_s16 (
    .F(n1129_20),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1129_s16.INIT=16'h0A0C;
  LUT3 n1129_s17 (
    .F(n1129_21),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1124_24) 
);
defparam n1129_s17.INIT=8'h53;
  LUT4 n1130_s15 (
    .F(n1130_19),
    .I0(n836_9),
    .I1(n878_29),
    .I2(n1130_22),
    .I3(ff_phase[1]) 
);
defparam n1130_s15.INIT=16'h8F00;
  LUT4 n1130_s16 (
    .F(n1130_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1130_s16.INIT=16'h0A0C;
  LUT3 n1130_s17 (
    .F(n1130_21),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1124_24) 
);
defparam n1130_s17.INIT=8'h53;
  LUT3 n1131_s15 (
    .F(n1131_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[0]),
    .I2(n1131_25) 
);
defparam n1131_s15.INIT=8'h70;
  LUT3 n1131_s16 (
    .F(n1131_20),
    .I0(n1131_22),
    .I1(n1131_23),
    .I2(ff_phase[2]) 
);
defparam n1131_s16.INIT=8'hCA;
  LUT4 n1132_s14 (
    .F(n1132_18),
    .I0(ff_next_vram3[7]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1132_s14.INIT=16'h0F77;
  LUT3 n1132_s15 (
    .F(n1132_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1132_20) 
);
defparam n1132_s15.INIT=8'h53;
  LUT4 n1133_s14 (
    .F(n1133_18),
    .I0(ff_next_vram3[6]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1133_s14.INIT=16'h0F77;
  LUT3 n1133_s15 (
    .F(n1133_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1132_20) 
);
defparam n1133_s15.INIT=8'h53;
  LUT4 n1134_s14 (
    .F(n1134_18),
    .I0(ff_next_vram3[5]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1134_s14.INIT=16'h0F77;
  LUT3 n1134_s15 (
    .F(n1134_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1132_20) 
);
defparam n1134_s15.INIT=8'h53;
  LUT4 n1135_s14 (
    .F(n1135_18),
    .I0(ff_next_vram3[4]),
    .I1(n878_29),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1135_s14.INIT=16'h0F77;
  LUT3 n1135_s15 (
    .F(n1135_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1132_20) 
);
defparam n1135_s15.INIT=8'h53;
  LUT3 n1136_s15 (
    .F(n1136_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1132_20) 
);
defparam n1136_s15.INIT=8'hAC;
  LUT3 n1137_s14 (
    .F(n1137_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1132_20) 
);
defparam n1137_s14.INIT=8'hAC;
  LUT3 n1138_s14 (
    .F(n1138_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1132_20) 
);
defparam n1138_s14.INIT=8'hAC;
  LUT3 n1139_s14 (
    .F(n1139_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1132_20) 
);
defparam n1139_s14.INIT=8'hAC;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(n1499_30),
    .I1(n566_31),
    .I2(n878_29),
    .I3(ff_phase[1]) 
);
defparam n1140_s10.INIT=16'hEE0F;
  LUT4 n1140_s11 (
    .F(n1140_15),
    .I0(n1499_30),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n566_31) 
);
defparam n1140_s11.INIT=16'h0777;
  LUT4 n1141_s10 (
    .F(n1141_14),
    .I0(n1499_30),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n566_31) 
);
defparam n1141_s10.INIT=16'h0777;
  LUT4 n1142_s10 (
    .F(n1142_14),
    .I0(n1499_30),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n566_31) 
);
defparam n1142_s10.INIT=16'h0777;
  LUT4 n1143_s10 (
    .F(n1143_14),
    .I0(n1499_30),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n566_31) 
);
defparam n1143_s10.INIT=16'h0777;
  LUT3 n1144_s10 (
    .F(n1144_14),
    .I0(n834_9),
    .I1(ff_next_vram5[3]),
    .I2(n1499_30) 
);
defparam n1144_s10.INIT=8'hAC;
  LUT2 n1144_s11 (
    .F(n1144_15),
    .I0(n566_31),
    .I1(ff_phase[1]) 
);
defparam n1144_s11.INIT=4'h4;
  LUT3 n1145_s10 (
    .F(n1145_14),
    .I0(n835_9),
    .I1(ff_next_vram5[2]),
    .I2(n1499_30) 
);
defparam n1145_s10.INIT=8'hAC;
  LUT3 n1146_s10 (
    .F(n1146_14),
    .I0(ff_next_vram5[1]),
    .I1(n836_9),
    .I2(n1499_30) 
);
defparam n1146_s10.INIT=8'hCA;
  LUT3 n1147_s10 (
    .F(n1147_14),
    .I0(ff_next_vram5[0]),
    .I1(n837_9),
    .I2(n1499_30) 
);
defparam n1147_s10.INIT=8'hCA;
  LUT4 n1148_s11 (
    .F(n1148_15),
    .I0(ff_next_vram1[7]),
    .I1(n878_29),
    .I2(n830_9),
    .I3(ff_phase[0]) 
);
defparam n1148_s11.INIT=16'h0F77;
  LUT4 n1149_s11 (
    .F(n1149_15),
    .I0(ff_next_vram1[6]),
    .I1(n878_29),
    .I2(n831_9),
    .I3(ff_phase[0]) 
);
defparam n1149_s11.INIT=16'h0F77;
  LUT4 n1150_s11 (
    .F(n1150_15),
    .I0(ff_next_vram1[5]),
    .I1(n878_29),
    .I2(n832_9),
    .I3(ff_phase[0]) 
);
defparam n1150_s11.INIT=16'h0F77;
  LUT4 n1151_s11 (
    .F(n1151_15),
    .I0(ff_next_vram1[4]),
    .I1(n878_29),
    .I2(n833_9),
    .I3(ff_phase[0]) 
);
defparam n1151_s11.INIT=16'h0F77;
  LUT2 n1152_s14 (
    .F(n1152_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n1152_s14.INIT=4'h4;
  LUT2 n1497_s22 (
    .F(n1497_30),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1497_s22.INIT=4'h8;
  LUT2 n1498_s22 (
    .F(n1498_30),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1498_s22.INIT=4'h8;
  LUT3 n1499_s22 (
    .F(n1499_30),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3) 
);
defparam n1499_s22.INIT=8'h40;
  LUT4 n1499_s23 (
    .F(n1499_31),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram7[5]),
    .I2(n1507_11),
    .I3(n1497_37) 
);
defparam n1499_s23.INIT=16'h770F;
  LUT4 n1500_s22 (
    .F(n1500_30),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram7[4]),
    .I2(n1508_11),
    .I3(n1497_37) 
);
defparam n1500_s22.INIT=16'h770F;
  LUT4 n1501_s20 (
    .F(n1501_24),
    .I0(n1501_27),
    .I1(ff_next_vram7[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1501_s20.INIT=16'h0C0A;
  LUT3 n1501_s21 (
    .F(n1501_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(n1497_39) 
);
defparam n1501_s21.INIT=8'h07;
  LUT4 n1502_s20 (
    .F(n1502_24),
    .I0(n1502_27),
    .I1(ff_next_vram7[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1502_s20.INIT=16'h0C0A;
  LUT3 n1502_s21 (
    .F(n1502_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[2]),
    .I2(n1498_36) 
);
defparam n1502_s21.INIT=8'h07;
  LUT4 n1503_s20 (
    .F(n1503_24),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1503_s20.INIT=16'hCA00;
  LUT4 n1503_s21 (
    .F(n1503_25),
    .I0(n1503_27),
    .I1(ff_next_vram7[1]),
    .I2(ff_next_vram2_3_10),
    .I3(n1503_32) 
);
defparam n1503_s21.INIT=16'hCA00;
  LUT4 n1504_s20 (
    .F(n1504_24),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1504_s20.INIT=16'hCA00;
  LUT4 n1504_s21 (
    .F(n1504_25),
    .I0(n1504_26),
    .I1(ff_next_vram7[0]),
    .I2(ff_next_vram2_3_10),
    .I3(n1503_32) 
);
defparam n1504_s21.INIT=16'hCA00;
  LUT3 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_11),
    .I1(ff_pos_x_5_12),
    .I2(ff_pos_x_5_13) 
);
defparam ff_pos_x_5_s4.INIT=8'h80;
  LUT2 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[2]),
    .I1(n481_5) 
);
defparam ff_next_vram0_7_s3.INIT=4'h4;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_pos_x_5_11),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_13),
    .I3(ff_next_vram6_7_13) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h7F00;
  LUT3 n751_s7 (
    .F(n751_11),
    .I0(w_screen_mode[3]),
    .I1(n878_29),
    .I2(n751_16) 
);
defparam n751_s7.INIT=8'h40;
  LUT3 n751_s8 (
    .F(n751_12),
    .I0(n754_11),
    .I1(reg_pattern_generator_table_base[17]),
    .I2(n751_14) 
);
defparam n751_s8.INIT=8'hB0;
  LUT4 n752_s8 (
    .F(n752_12),
    .I0(n1499_30),
    .I1(n751_16),
    .I2(reg_color_table_base[17]),
    .I3(n752_14) 
);
defparam n752_s8.INIT=16'h007F;
  LUT4 n752_s9 (
    .F(n752_13),
    .I0(n751_11),
    .I1(reg_color_table_base[16]),
    .I2(n754_11),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n752_s9.INIT=16'h7077;
  LUT4 n753_s7 (
    .F(n753_11),
    .I0(n753_21),
    .I1(ff_next_vram2_3_10),
    .I2(n752_16),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n753_s7.INIT=16'hB000;
  LUT4 n753_s8 (
    .F(n753_12),
    .I0(n1499_30),
    .I1(n751_16),
    .I2(reg_color_table_base[16]),
    .I3(n753_15) 
);
defparam n753_s8.INIT=16'h007F;
  LUT4 n753_s9 (
    .F(n753_13),
    .I0(n751_11),
    .I1(reg_color_table_base[15]),
    .I2(n754_11),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n753_s9.INIT=16'h7077;
  LUT3 n754_s7 (
    .F(n754_11),
    .I0(n754_14),
    .I1(n754_22),
    .I2(n754_16) 
);
defparam n754_s7.INIT=8'h01;
  LUT4 n754_s8 (
    .F(n754_12),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n752_16),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n754_s8.INIT=16'hE000;
  LUT4 n754_s9 (
    .F(n754_13),
    .I0(w_screen_mode[3]),
    .I1(n754_24),
    .I2(n878_29),
    .I3(n754_19) 
);
defparam n754_s9.INIT=16'hBF00;
  LUT4 n755_s7 (
    .F(n755_11),
    .I0(n755_20),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(ff_next_vram2_3_10),
    .I3(n755_22) 
);
defparam n755_s7.INIT=16'h8F00;
  LUT4 n755_s8 (
    .F(n755_12),
    .I0(n751_11),
    .I1(reg_color_table_base[13]),
    .I2(n754_11),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n755_s8.INIT=16'h7077;
  LUT3 n755_s9 (
    .F(n755_13),
    .I0(n754_24),
    .I1(n1499_30),
    .I2(n755_16) 
);
defparam n755_s9.INIT=8'h07;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(n756_14),
    .I1(n756_15),
    .I2(n756_25),
    .I3(n756_17) 
);
defparam n756_s7.INIT=16'h4F00;
  LUT4 n756_s8 (
    .F(n756_12),
    .I0(n756_23),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n751_11),
    .I3(reg_color_table_base[12]) 
);
defparam n756_s8.INIT=16'hE000;
  LUT2 n756_s9 (
    .F(n756_13),
    .I0(n756_19),
    .I1(n756_20) 
);
defparam n756_s9.INIT=4'h4;
  LUT4 n757_s7 (
    .F(n757_11),
    .I0(n757_14),
    .I1(n756_15),
    .I2(n756_25),
    .I3(n754_16) 
);
defparam n757_s7.INIT=16'h004F;
  LUT4 n757_s8 (
    .F(n757_12),
    .I0(n757_16),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(w_screen_mode[3]),
    .I3(n757_17) 
);
defparam n757_s8.INIT=16'hEF00;
  LUT3 n757_s9 (
    .F(n757_13),
    .I0(n757_18),
    .I1(n751_16),
    .I2(n757_19) 
);
defparam n757_s9.INIT=8'h0B;
  LUT4 n758_s7 (
    .F(n758_11),
    .I0(n758_22),
    .I1(reg_color_table_base[10]),
    .I2(n758_14),
    .I3(n751_16) 
);
defparam n758_s7.INIT=16'h8F00;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(n758_15),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n758_16),
    .I3(n758_17) 
);
defparam n758_s8.INIT=16'h0700;
  LUT4 n759_s7 (
    .F(n759_11),
    .I0(n757_16),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n759_14),
    .I3(n760_12) 
);
defparam n759_s7.INIT=16'h8F00;
  LUT4 n759_s8 (
    .F(n759_12),
    .I0(n758_22),
    .I1(reg_color_table_base[9]),
    .I2(n759_15),
    .I3(n751_16) 
);
defparam n759_s8.INIT=16'h8F00;
  LUT3 n759_s9 (
    .F(n759_13),
    .I0(n758_15),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n759_16) 
);
defparam n759_s9.INIT=8'h70;
  LUT4 n760_s7 (
    .F(n760_11),
    .I0(n760_15),
    .I1(n760_26),
    .I2(n760_17),
    .I3(n760_18) 
);
defparam n760_s7.INIT=16'h0007;
  LUT3 n760_s8 (
    .F(n760_12),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n760_s8.INIT=8'h01;
  LUT4 n760_s9 (
    .F(n760_13),
    .I0(n758_22),
    .I1(reg_color_table_base[8]),
    .I2(n760_19),
    .I3(n751_16) 
);
defparam n760_s9.INIT=16'h8F00;
  LUT3 n760_s10 (
    .F(n760_14),
    .I0(n760_20),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n758_15) 
);
defparam n760_s10.INIT=8'hC5;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(n757_16),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n761_14),
    .I3(n760_12) 
);
defparam n761_s7.INIT=16'h8F00;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(n758_22),
    .I1(reg_color_table_base[7]),
    .I2(n761_15),
    .I3(n751_16) 
);
defparam n761_s8.INIT=16'h8F00;
  LUT3 n761_s9 (
    .F(n761_13),
    .I0(n758_15),
    .I1(w_pos_x[7]),
    .I2(n761_16) 
);
defparam n761_s9.INIT=8'h70;
  LUT4 n762_s7 (
    .F(n762_11),
    .I0(n757_16),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n762_14),
    .I3(n760_12) 
);
defparam n762_s7.INIT=16'h8F00;
  LUT4 n762_s8 (
    .F(n762_12),
    .I0(n758_22),
    .I1(reg_color_table_base[6]),
    .I2(n762_15),
    .I3(n751_16) 
);
defparam n762_s8.INIT=16'h8F00;
  LUT3 n762_s9 (
    .F(n762_13),
    .I0(n758_15),
    .I1(w_pos_x[6]),
    .I2(n762_16) 
);
defparam n762_s9.INIT=8'h70;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(w_screen_mode_3_4),
    .I1(n763_14),
    .I2(n751_16),
    .I3(n754_14) 
);
defparam n763_s7.INIT=16'h001F;
  LUT4 n763_s8 (
    .F(n763_12),
    .I0(n757_16),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n763_15),
    .I3(n760_12) 
);
defparam n763_s8.INIT=16'h8F00;
  LUT4 n763_s9 (
    .F(n763_13),
    .I0(n754_16),
    .I1(ff_next_vram4[2]),
    .I2(n763_20),
    .I3(n763_17) 
);
defparam n763_s9.INIT=16'h0007;
  LUT4 n764_s7 (
    .F(n764_11),
    .I0(n757_16),
    .I1(w_pos_x[7]),
    .I2(n764_14),
    .I3(n760_12) 
);
defparam n764_s7.INIT=16'h8F00;
  LUT4 n764_s8 (
    .F(n764_12),
    .I0(n764_15),
    .I1(n764_16),
    .I2(w_pos_x[4]),
    .I3(n758_15) 
);
defparam n764_s8.INIT=16'h0777;
  LUT4 n764_s9 (
    .F(n764_13),
    .I0(n763_11),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram4[1]),
    .I3(n754_16) 
);
defparam n764_s9.INIT=16'h0BBB;
  LUT4 n765_s7 (
    .F(n765_11),
    .I0(n757_16),
    .I1(w_pos_x[6]),
    .I2(n765_14),
    .I3(n760_12) 
);
defparam n765_s7.INIT=16'h8F00;
  LUT4 n765_s8 (
    .F(n765_12),
    .I0(n765_15),
    .I1(n764_16),
    .I2(w_pos_x[3]),
    .I3(n758_15) 
);
defparam n765_s8.INIT=16'h0777;
  LUT4 n765_s9 (
    .F(n765_13),
    .I0(n763_11),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram4[0]),
    .I3(n754_16) 
);
defparam n765_s9.INIT=16'h0BBB;
  LUT4 n766_s8 (
    .F(n766_12),
    .I0(n766_14),
    .I1(n760_26),
    .I2(n766_15),
    .I3(n751_16) 
);
defparam n766_s8.INIT=16'hF400;
  LUT4 n766_s9 (
    .F(n766_13),
    .I0(n757_16),
    .I1(w_pos_x[5]),
    .I2(n766_16),
    .I3(n760_12) 
);
defparam n766_s9.INIT=16'h8F00;
  LUT3 n767_s7 (
    .F(n767_11),
    .I0(n767_14),
    .I1(n767_15),
    .I2(n768_19) 
);
defparam n767_s7.INIT=8'hD0;
  LUT4 n767_s8 (
    .F(n767_12),
    .I0(n758_22),
    .I1(ff_next_vram0[4]),
    .I2(n767_16),
    .I3(n751_16) 
);
defparam n767_s8.INIT=16'h8F00;
  LUT4 n767_s9 (
    .F(n767_13),
    .I0(n751_16),
    .I1(n763_14),
    .I2(n766_19),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n767_s9.INIT=16'h8F00;
  LUT4 n768_s7 (
    .F(n768_11),
    .I0(n1499_30),
    .I1(w_pos_x[3]),
    .I2(n768_15),
    .I3(n878_27) 
);
defparam n768_s7.INIT=16'hBB0F;
  LUT4 n768_s9 (
    .F(n768_13),
    .I0(n758_22),
    .I1(ff_next_vram0[3]),
    .I2(n768_16),
    .I3(n751_16) 
);
defparam n768_s9.INIT=16'h8F00;
  LUT3 n768_s10 (
    .F(n768_14),
    .I0(n766_19),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n768_17) 
);
defparam n768_s10.INIT=8'hB0;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram7_3_s3.INIT=16'h0D00;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n566_31),
    .I1(ff_next_vram2_7_9) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_11),
    .I3(n481_5) 
);
defparam ff_next_vram2_7_s5.INIT=16'h8100;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(n1144_15),
    .I1(ff_next_vram7_3_8),
    .I2(n1499_30),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0BBB;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram2_3_s5.INIT=16'hCA00;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n181_s3.INIT=4'h8;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(n560_10),
    .I1(reg_screen_mode[0]),
    .I2(n1499_30),
    .I3(ff_phase[1]) 
);
defparam n560_s2.INIT=16'h0D00;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(ff_vram_address_17_7),
    .I1(reg_screen_mode[0]),
    .I2(n560_14),
    .I3(n1499_30) 
);
defparam n560_s3.INIT=16'hF2B2;
  LUT4 n560_s4 (
    .F(n560_9),
    .I0(n1152_18),
    .I1(ff_next_vram2_3_10),
    .I2(n156_4),
    .I3(n560_16) 
);
defparam n560_s4.INIT=16'h7000;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_screen_h_in_active_15),
    .I1(ff_pos_x_5_15),
    .I2(ff_screen_h_in_active_10) 
);
defparam n140_s4.INIT=8'h0D;
  LUT4 n258_s5 (
    .F(n258_10),
    .I0(n1778_6),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[12]) 
);
defparam n258_s5.INIT=16'hF53F;
  LUT2 n258_s6 (
    .F(n258_11),
    .I0(ff_state_1_7),
    .I1(n258_12) 
);
defparam n258_s6.INIT=4'h8;
  LUT4 n2043_s3 (
    .F(n2043_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2043_s3.INIT=16'h0100;
  LUT4 n1505_s4 (
    .F(n1505_7),
    .I0(n1505_8),
    .I1(n1499_30),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1505_s4.INIT=16'h0777;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(n1506_8),
    .I1(n1499_30),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1506_s4.INIT=16'h0777;
  LUT4 n1507_s5 (
    .F(n1507_8),
    .I0(n1507_9),
    .I1(n1499_30),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1507_s5.INIT=16'h0777;
  LUT4 n1508_s5 (
    .F(n1508_8),
    .I0(n1508_9),
    .I1(n1499_30),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1508_s5.INIT=16'h0777;
  LUT3 n1509_s4 (
    .F(n1509_7),
    .I0(n1509_8),
    .I1(n1509_9),
    .I2(w_screen_mode[3]) 
);
defparam n1509_s4.INIT=8'h3A;
  LUT3 n1510_s4 (
    .F(n1510_7),
    .I0(n1510_8),
    .I1(n1510_9),
    .I2(w_screen_mode[3]) 
);
defparam n1510_s4.INIT=8'h3A;
  LUT3 n1511_s4 (
    .F(n1511_7),
    .I0(n1511_8),
    .I1(n1511_9),
    .I2(w_screen_mode[3]) 
);
defparam n1511_s4.INIT=8'h3A;
  LUT3 n1512_s3 (
    .F(n1512_6),
    .I0(n1512_7),
    .I1(n1512_8),
    .I2(w_screen_mode[3]) 
);
defparam n1512_s3.INIT=8'h3A;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(n1499_30),
    .I2(ff_next_vram1[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1513_s3.INIT=16'h0777;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(n1514_7),
    .I1(n1499_30),
    .I2(ff_next_vram1[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1514_s3.INIT=16'h0777;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_7),
    .I1(n1499_30),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1515_s3.INIT=16'h0777;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_7),
    .I1(n1499_30),
    .I2(ff_next_vram1[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1516_s3.INIT=16'h0777;
  LUT3 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_7),
    .I1(n1517_8),
    .I2(w_screen_mode[3]) 
);
defparam n1517_s3.INIT=8'h3A;
  LUT3 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_7),
    .I1(n1518_8),
    .I2(w_screen_mode[3]) 
);
defparam n1518_s3.INIT=8'h3A;
  LUT3 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_7),
    .I1(n1519_8),
    .I2(w_screen_mode[3]) 
);
defparam n1519_s3.INIT=8'h3A;
  LUT3 n1520_s3 (
    .F(n1520_6),
    .I0(n1520_7),
    .I1(n1520_8),
    .I2(w_screen_mode[3]) 
);
defparam n1520_s3.INIT=8'h3A;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(n1522_7),
    .I1(n1499_30),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1522_s3.INIT=16'h0777;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_7),
    .I1(n1499_30),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1523_s3.INIT=16'h0777;
  LUT2 n1525_s4 (
    .F(n1525_7),
    .I0(w_screen_mode_3_4),
    .I1(n1525_8) 
);
defparam n1525_s4.INIT=4'h4;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(n1529_7),
    .I1(n1499_30),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1529_s3.INIT=16'h0777;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_7),
    .I1(n1499_30),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1530_s3.INIT=16'h0777;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(n1531_7),
    .I1(n1499_30),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1531_s3.INIT=16'h0777;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(n1499_30),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1532_s3.INIT=16'h0777;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_8),
    .I1(ff_next_vram2[7]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1533_s3.INIT=16'h5C00;
  LUT4 n1533_s4 (
    .F(n1533_7),
    .I0(n1533_9),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1533_s4.INIT=16'h0C0A;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(n1534_8),
    .I1(ff_next_vram2[6]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1534_s3.INIT=16'h5C00;
  LUT4 n1534_s4 (
    .F(n1534_7),
    .I0(n1534_9),
    .I1(ff_next_vram3[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1534_s4.INIT=16'h0C0A;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_8),
    .I1(ff_next_vram2[5]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1535_s3.INIT=16'h5C00;
  LUT4 n1535_s4 (
    .F(n1535_7),
    .I0(n1535_9),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1535_s4.INIT=16'h0C0A;
  LUT4 n1536_s3 (
    .F(n1536_6),
    .I0(n1536_8),
    .I1(ff_next_vram2[4]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1536_s3.INIT=16'h5C00;
  LUT4 n1536_s4 (
    .F(n1536_7),
    .I0(n1536_9),
    .I1(ff_next_vram3[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1536_s4.INIT=16'h0C0A;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(n1537_7),
    .I1(n1499_30),
    .I2(ff_next_vram4[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1537_s3.INIT=16'h0777;
  LUT4 n1538_s3 (
    .F(n1538_6),
    .I0(n1538_7),
    .I1(n1499_30),
    .I2(ff_next_vram4[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1538_s3.INIT=16'h0777;
  LUT4 n1539_s3 (
    .F(n1539_6),
    .I0(n1539_7),
    .I1(n1499_30),
    .I2(ff_next_vram4[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1539_s3.INIT=16'h0777;
  LUT4 n1540_s3 (
    .F(n1540_6),
    .I0(n1540_7),
    .I1(n1499_30),
    .I2(ff_next_vram4[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1540_s3.INIT=16'h0777;
  LUT4 n1541_s3 (
    .F(n1541_6),
    .I0(n1541_8),
    .I1(ff_next_vram2[3]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1541_s3.INIT=16'h5C00;
  LUT4 n1541_s4 (
    .F(n1541_7),
    .I0(n1521_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1541_s4.INIT=16'h0C0A;
  LUT4 n1542_s3 (
    .F(n1542_6),
    .I0(n1542_8),
    .I1(ff_next_vram2[2]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1542_s3.INIT=16'h5C00;
  LUT4 n1542_s4 (
    .F(n1542_7),
    .I0(n1522_7),
    .I1(ff_next_vram4[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1542_s4.INIT=16'h0C0A;
  LUT4 n1543_s3 (
    .F(n1543_6),
    .I0(n1543_8),
    .I1(ff_next_vram2[1]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1543_s3.INIT=16'h5C00;
  LUT4 n1543_s4 (
    .F(n1543_7),
    .I0(n1523_7),
    .I1(ff_next_vram4[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1543_s4.INIT=16'h0C0A;
  LUT4 n1544_s3 (
    .F(n1544_6),
    .I0(n1544_8),
    .I1(ff_next_vram2[0]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1544_s3.INIT=16'h5C00;
  LUT4 n1544_s4 (
    .F(n1544_7),
    .I0(n1524_7),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1544_s4.INIT=16'h0C0A;
  LUT4 n1545_s3 (
    .F(n1545_6),
    .I0(n1545_7),
    .I1(n1499_30),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1545_s3.INIT=16'h0777;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(n1546_7),
    .I1(n1499_30),
    .I2(ff_next_vram5[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1546_s3.INIT=16'h0777;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(n1547_7),
    .I1(n1499_30),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1547_s3.INIT=16'h0777;
  LUT4 n1548_s3 (
    .F(n1548_6),
    .I0(n1548_7),
    .I1(n1499_30),
    .I2(ff_next_vram5[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1548_s3.INIT=16'h0777;
  LUT4 n1549_s3 (
    .F(n1549_6),
    .I0(n1549_8),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1549_s3.INIT=16'h0C0A;
  LUT4 n1549_s4 (
    .F(n1549_7),
    .I0(n1549_9),
    .I1(ff_next_vram2[3]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1549_s4.INIT=16'h5C00;
  LUT4 n1550_s3 (
    .F(n1550_6),
    .I0(n1550_8),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1550_s3.INIT=16'h0C0A;
  LUT4 n1550_s4 (
    .F(n1550_7),
    .I0(n1550_9),
    .I1(ff_next_vram2[2]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1550_s4.INIT=16'h5C00;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(n1551_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1551_s3.INIT=16'h0C0A;
  LUT4 n1551_s4 (
    .F(n1551_7),
    .I0(n1551_9),
    .I1(ff_next_vram2[1]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1551_s4.INIT=16'h5C00;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_8),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1552_s3.INIT=16'h0C0A;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(n1552_9),
    .I1(ff_next_vram2[0]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n1552_s4.INIT=16'h5C00;
  LUT2 n1553_s3 (
    .F(n1553_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1553_s3.INIT=4'h8;
  LUT2 n1554_s3 (
    .F(n1554_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1554_s3.INIT=4'h8;
  LUT4 n1555_s3 (
    .F(n1555_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram2_3_10),
    .I2(reg_backdrop_color[1]),
    .I3(n1499_30) 
);
defparam n1555_s3.INIT=16'h0777;
  LUT4 n1556_s3 (
    .F(n1556_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram2_3_10),
    .I2(reg_backdrop_color[0]),
    .I3(n1499_30) 
);
defparam n1556_s3.INIT=16'h0777;
  LUT4 n1557_s3 (
    .F(n1557_6),
    .I0(n1557_7),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1557_s3.INIT=16'h0C0A;
  LUT4 n1558_s3 (
    .F(n1558_6),
    .I0(n1558_7),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1558_s3.INIT=16'h0C0A;
  LUT4 n1559_s3 (
    .F(n1559_6),
    .I0(n1559_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1559_s3.INIT=16'h0C0A;
  LUT4 n1560_s3 (
    .F(n1560_6),
    .I0(n1560_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1560_s3.INIT=16'h0C0A;
  LUT4 n1778_s3 (
    .F(n1778_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1778_s3.INIT=16'h0001;
  LUT3 n854_s23 (
    .F(n854_31),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n854_s23.INIT=8'hAC;
  LUT3 n855_s24 (
    .F(n855_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n855_s24.INIT=8'hCA;
  LUT3 n856_s23 (
    .F(n856_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n856_s23.INIT=8'hCA;
  LUT3 n857_s23 (
    .F(n857_31),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n857_s23.INIT=8'hCA;
  LUT3 n862_s26 (
    .F(n862_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n862_s26.INIT=8'hCA;
  LUT3 n863_s25 (
    .F(n863_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n863_s25.INIT=8'hCA;
  LUT3 n864_s25 (
    .F(n864_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n864_s25.INIT=8'hCA;
  LUT3 n865_s25 (
    .F(n865_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n865_s25.INIT=8'hCA;
  LUT3 n878_s21 (
    .F(n878_27),
    .I0(n2043_6),
    .I1(n566_31),
    .I2(ff_next_vram2_7_9) 
);
defparam n878_s21.INIT=8'h01;
  LUT2 n1124_s17 (
    .F(n1124_21),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1124_s17.INIT=4'h8;
  LUT4 n1124_s20 (
    .F(n1124_24),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1124_s20.INIT=16'h0C0A;
  LUT4 n1125_s17 (
    .F(n1125_21),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[6]),
    .I2(reg_backdrop_color[6]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1125_s17.INIT=16'h0777;
  LUT2 n1125_s18 (
    .F(n1125_22),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1125_s18.INIT=4'h4;
  LUT4 n1126_s16 (
    .F(n1126_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[5]),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1126_s16.INIT=16'h0777;
  LUT2 n1127_s17 (
    .F(n1127_21),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1127_s17.INIT=4'h8;
  LUT4 n1128_s18 (
    .F(n1128_22),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1128_s18.INIT=16'h0503;
  LUT3 n1128_s19 (
    .F(n1128_23),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1124_24) 
);
defparam n1128_s19.INIT=8'h53;
  LUT4 n1129_s18 (
    .F(n1129_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[2]),
    .I2(reg_backdrop_color[2]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1129_s18.INIT=16'h0777;
  LUT4 n1130_s18 (
    .F(n1130_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1130_s18.INIT=16'h0777;
  LUT4 n1131_s18 (
    .F(n1131_22),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1131_s18.INIT=16'h0503;
  LUT3 n1131_s19 (
    .F(n1131_23),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1124_24) 
);
defparam n1131_s19.INIT=8'h53;
  LUT4 n1132_s16 (
    .F(n1132_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1132_s16.INIT=16'h0C0A;
  LUT3 n1501_s23 (
    .F(n1501_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1501_s23.INIT=8'hCA;
  LUT3 n1502_s23 (
    .F(n1502_27),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1502_s23.INIT=8'hCA;
  LUT4 n1503_s22 (
    .F(n1503_26),
    .I0(n1503_29),
    .I1(w_sprite_mode2_4),
    .I2(reg_screen_mode[2]),
    .I3(n1503_30) 
);
defparam n1503_s22.INIT=16'h00BF;
  LUT3 n1503_s23 (
    .F(n1503_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1503_s23.INIT=8'hAC;
  LUT3 n1504_s22 (
    .F(n1504_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1504_s22.INIT=8'hAC;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=8'h80;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s8.INIT=8'h01;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT4 n751_s10 (
    .F(n751_14),
    .I0(n758_15),
    .I1(reg_pattern_name_table_base[16]),
    .I2(reg_pattern_name_table_base[17]),
    .I3(n752_16) 
);
defparam n751_s10.INIT=16'h0777;
  LUT3 n752_s10 (
    .F(n752_14),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n758_15),
    .I2(n753_21) 
);
defparam n752_s10.INIT=8'h80;
  LUT3 n753_s11 (
    .F(n753_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n758_15) 
);
defparam n753_s11.INIT=8'h80;
  LUT3 n754_s10 (
    .F(n754_14),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2_3_10),
    .I2(n756_25) 
);
defparam n754_s10.INIT=8'h10;
  LUT4 n754_s12 (
    .F(n754_16),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(n1499_30) 
);
defparam n754_s12.INIT=16'h1000;
  LUT3 n754_s13 (
    .F(n754_17),
    .I0(w_address_s_pre_17_7),
    .I1(n1503_26),
    .I2(n878_27) 
);
defparam n754_s13.INIT=8'h53;
  LUT4 n754_s15 (
    .F(n754_19),
    .I0(n1499_30),
    .I1(n751_16),
    .I2(reg_color_table_base[15]),
    .I3(n754_20) 
);
defparam n754_s15.INIT=16'h007F;
  LUT3 n755_s12 (
    .F(n755_16),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n758_15) 
);
defparam n755_s12.INIT=8'h80;
  LUT2 n756_s10 (
    .F(n756_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n763_14) 
);
defparam n756_s10.INIT=4'h8;
  LUT3 n756_s11 (
    .F(n756_15),
    .I0(n756_23),
    .I1(n878_27),
    .I2(ff_next_vram2_7_9) 
);
defparam n756_s11.INIT=8'h07;
  LUT2 n756_s13 (
    .F(n756_17),
    .I0(n754_22),
    .I1(n754_16) 
);
defparam n756_s13.INIT=4'h1;
  LUT4 n756_s15 (
    .F(n756_19),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n752_16),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n756_s15.INIT=16'hE000;
  LUT4 n756_s16 (
    .F(n756_20),
    .I0(n1499_30),
    .I1(n751_16),
    .I2(reg_color_table_base[13]),
    .I3(n756_21) 
);
defparam n756_s16.INIT=16'h007F;
  LUT2 n757_s10 (
    .F(n757_14),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n763_14) 
);
defparam n757_s10.INIT=4'h8;
  LUT3 n757_s12 (
    .F(n757_16),
    .I0(n1499_30),
    .I1(w_address_s_pre_17_7),
    .I2(n878_27) 
);
defparam n757_s12.INIT=8'h10;
  LUT4 n757_s13 (
    .F(n757_17),
    .I0(n757_20),
    .I1(ff_next_vram2_3_10),
    .I2(n760_12),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n757_s13.INIT=16'hB000;
  LUT4 n757_s14 (
    .F(n757_18),
    .I0(reg_color_table_base[11]),
    .I1(n760_26),
    .I2(n757_24),
    .I3(n757_22) 
);
defparam n757_s14.INIT=16'hF700;
  LUT3 n757_s15 (
    .F(n757_19),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n758_15) 
);
defparam n757_s15.INIT=8'h80;
  LUT3 n758_s10 (
    .F(n758_14),
    .I0(n1499_30),
    .I1(reg_color_table_base[11]),
    .I2(n758_18) 
);
defparam n758_s10.INIT=8'h07;
  LUT3 n758_s11 (
    .F(n758_15),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n566_31) 
);
defparam n758_s11.INIT=8'h10;
  LUT4 n758_s12 (
    .F(n758_16),
    .I0(n758_19),
    .I1(n757_16),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n760_12) 
);
defparam n758_s12.INIT=16'hD000;
  LUT4 n758_s13 (
    .F(n758_17),
    .I0(ff_next_vram4[7]),
    .I1(n754_16),
    .I2(ff_next_vram0[7]),
    .I3(n754_14) 
);
defparam n758_s13.INIT=16'h0777;
  LUT3 n759_s10 (
    .F(n759_14),
    .I0(w_address_s_pre_17_9),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n759_17) 
);
defparam n759_s10.INIT=8'h70;
  LUT3 n759_s11 (
    .F(n759_15),
    .I0(n1499_30),
    .I1(reg_color_table_base[10]),
    .I2(n759_18) 
);
defparam n759_s11.INIT=8'h07;
  LUT4 n759_s12 (
    .F(n759_16),
    .I0(ff_next_vram4[6]),
    .I1(n754_16),
    .I2(ff_next_vram0[6]),
    .I3(n754_14) 
);
defparam n759_s12.INIT=16'h0777;
  LUT4 n760_s11 (
    .F(n760_15),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n1503_26),
    .I3(n755_17) 
);
defparam n760_s11.INIT=16'hCACC;
  LUT3 n760_s13 (
    .F(n760_17),
    .I0(n760_24),
    .I1(n878_27),
    .I2(n755_20) 
);
defparam n760_s13.INIT=8'h20;
  LUT4 n760_s14 (
    .F(n760_18),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n760_s14.INIT=16'hAC00;
  LUT3 n760_s15 (
    .F(n760_19),
    .I0(n1499_30),
    .I1(reg_color_table_base[9]),
    .I2(n760_22) 
);
defparam n760_s15.INIT=8'h07;
  LUT4 n760_s16 (
    .F(n760_20),
    .I0(ff_next_vram4[5]),
    .I1(n754_16),
    .I2(ff_next_vram0[5]),
    .I3(n754_14) 
);
defparam n760_s16.INIT=16'h0777;
  LUT3 n761_s10 (
    .F(n761_14),
    .I0(w_address_s_pre_17_9),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n761_17) 
);
defparam n761_s10.INIT=8'h70;
  LUT4 n761_s11 (
    .F(n761_15),
    .I0(reg_color_table_base[8]),
    .I1(n1499_30),
    .I2(w_pattern_name_t12_pre[10]),
    .I3(n761_18) 
);
defparam n761_s11.INIT=16'h007F;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(ff_next_vram4[4]),
    .I1(n754_16),
    .I2(ff_next_vram0[4]),
    .I3(n754_14) 
);
defparam n761_s12.INIT=16'h0777;
  LUT3 n762_s10 (
    .F(n762_14),
    .I0(w_address_s_pre_17_9),
    .I1(w_pos_x[7]),
    .I2(n762_17) 
);
defparam n762_s10.INIT=8'h70;
  LUT4 n762_s11 (
    .F(n762_15),
    .I0(reg_color_table_base[7]),
    .I1(n1499_30),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(n762_18) 
);
defparam n762_s11.INIT=16'h007F;
  LUT4 n762_s12 (
    .F(n762_16),
    .I0(ff_next_vram4[3]),
    .I1(n754_16),
    .I2(ff_next_vram0[3]),
    .I3(n754_14) 
);
defparam n762_s12.INIT=16'h0777;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n763_s10.INIT=16'h1400;
  LUT3 n763_s11 (
    .F(n763_15),
    .I0(w_address_s_pre_17_9),
    .I1(w_pos_x[6]),
    .I2(n763_18) 
);
defparam n763_s11.INIT=8'h70;
  LUT4 n763_s13 (
    .F(n763_17),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n1499_30),
    .I3(n751_16) 
);
defparam n763_s13.INIT=16'h8000;
  LUT3 n764_s10 (
    .F(n764_14),
    .I0(w_address_s_pre_17_9),
    .I1(w_pos_x[5]),
    .I2(n764_17) 
);
defparam n764_s10.INIT=8'h70;
  LUT3 n764_s11 (
    .F(n764_15),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram0[7]),
    .I2(w_screen_mode[3]) 
);
defparam n764_s11.INIT=8'hAC;
  LUT3 n764_s12 (
    .F(n764_16),
    .I0(n878_27),
    .I1(n751_16),
    .I2(n756_23) 
);
defparam n764_s12.INIT=8'h80;
  LUT3 n765_s10 (
    .F(n765_14),
    .I0(w_address_s_pre_17_9),
    .I1(w_pos_x[4]),
    .I2(n765_16) 
);
defparam n765_s10.INIT=8'h70;
  LUT3 n765_s11 (
    .F(n765_15),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram0[6]),
    .I2(w_screen_mode[3]) 
);
defparam n765_s11.INIT=8'hAC;
  LUT4 n766_s10 (
    .F(n766_14),
    .I0(ff_next_vram0[5]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n755_17),
    .I3(n1503_26) 
);
defparam n766_s10.INIT=16'h35F3;
  LUT4 n766_s11 (
    .F(n766_15),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n766_s11.INIT=16'hAC00;
  LUT3 n766_s12 (
    .F(n766_16),
    .I0(w_address_s_pre_17_9),
    .I1(w_pos_x[3]),
    .I2(n766_17) 
);
defparam n766_s12.INIT=8'h70;
  LUT4 n767_s10 (
    .F(n767_14),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[4]),
    .I2(n760_26),
    .I3(ff_next_vram2_7_9) 
);
defparam n767_s10.INIT=16'h153F;
  LUT4 n767_s11 (
    .F(n767_15),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1503_26),
    .I3(w_screen_mode[3]) 
);
defparam n767_s11.INIT=16'hAC00;
  LUT4 n767_s12 (
    .F(n767_16),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(n1499_30),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_4) 
);
defparam n767_s12.INIT=16'h0777;
  LUT2 n768_s11 (
    .F(n768_15),
    .I0(n1503_26),
    .I1(ff_pos_x[0]) 
);
defparam n768_s11.INIT=4'h4;
  LUT4 n768_s12 (
    .F(n768_16),
    .I0(n1499_30),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n763_14) 
);
defparam n768_s12.INIT=16'h0777;
  LUT4 n768_s13 (
    .F(n768_17),
    .I0(n754_22),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_phase[1]),
    .I3(n758_15) 
);
defparam n768_s13.INIT=16'h0777;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_next_vram2_3_10),
    .I1(w_screen_mode[3]),
    .I2(n1499_30),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram1_7_s6.INIT=16'h0ECC;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[0]),
    .I2(n1499_30),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram2_7_s6.INIT=16'h03FE;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n481_5) 
);
defparam ff_next_vram3_7_s5.INIT=16'h1000;
  LUT4 n560_s5 (
    .F(n560_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(ff_phase[0]) 
);
defparam n560_s5.INIT=16'h15A8;
  LUT4 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=16'h0100;
  LUT3 n1505_s5 (
    .F(n1505_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1505_s5.INIT=8'hCA;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1506_s5.INIT=8'hCA;
  LUT3 n1507_s6 (
    .F(n1507_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1507_s6.INIT=8'hAC;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1508_s6.INIT=8'hAC;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(n1505_8),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1509_s5.INIT=8'hCA;
  LUT3 n1509_s6 (
    .F(n1509_9),
    .I0(n1509_10),
    .I1(ff_next_vram2[7]),
    .I2(n1503_26) 
);
defparam n1509_s6.INIT=8'h53;
  LUT3 n1510_s5 (
    .F(n1510_8),
    .I0(n1506_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1510_s5.INIT=8'hCA;
  LUT3 n1510_s6 (
    .F(n1510_9),
    .I0(n1510_10),
    .I1(ff_next_vram2[6]),
    .I2(n1503_26) 
);
defparam n1510_s6.INIT=8'h53;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(n1507_9),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1511_s5.INIT=8'hCA;
  LUT3 n1511_s6 (
    .F(n1511_9),
    .I0(n1511_10),
    .I1(ff_next_vram2[5]),
    .I2(n1503_26) 
);
defparam n1511_s6.INIT=8'h53;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(n1508_9),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1512_s4.INIT=8'hCA;
  LUT3 n1512_s5 (
    .F(n1512_8),
    .I0(n1512_9),
    .I1(ff_next_vram2[4]),
    .I2(n1503_26) 
);
defparam n1512_s5.INIT=8'h53;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1513_s4.INIT=8'hCA;
  LUT3 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1514_s4.INIT=8'hCA;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1515_s4.INIT=8'hAC;
  LUT3 n1516_s4 (
    .F(n1516_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1516_s4.INIT=8'hAC;
  LUT3 n1517_s4 (
    .F(n1517_7),
    .I0(n1509_10),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1517_s4.INIT=8'hCA;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(n1533_9),
    .I1(ff_next_vram2[7]),
    .I2(n1503_26) 
);
defparam n1517_s5.INIT=8'h53;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(n1510_10),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1518_s4.INIT=8'hCA;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(n1534_9),
    .I1(ff_next_vram2[6]),
    .I2(n1503_26) 
);
defparam n1518_s5.INIT=8'h53;
  LUT3 n1519_s4 (
    .F(n1519_7),
    .I0(n1511_10),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1519_s4.INIT=8'hCA;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(n1535_9),
    .I1(ff_next_vram2[5]),
    .I2(n1503_26) 
);
defparam n1519_s5.INIT=8'h53;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(n1512_9),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1520_s4.INIT=8'hCA;
  LUT3 n1520_s5 (
    .F(n1520_8),
    .I0(n1536_9),
    .I1(ff_next_vram2[4]),
    .I2(n1503_26) 
);
defparam n1520_s5.INIT=8'h53;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1521_s4.INIT=8'hCA;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1522_s4.INIT=8'hCA;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1523_s4.INIT=8'hAC;
  LUT3 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1524_s4.INIT=8'hAC;
  LUT4 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]),
    .I2(ff_next_vram1[2]),
    .I3(n1499_30) 
);
defparam n1525_s5.INIT=16'h0FBB;
  LUT3 n1529_s4 (
    .F(n1529_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1529_s4.INIT=8'hAC;
  LUT3 n1530_s4 (
    .F(n1530_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]) 
);
defparam n1530_s4.INIT=8'hCA;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]) 
);
defparam n1531_s4.INIT=8'hCA;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]) 
);
defparam n1532_s4.INIT=8'hCA;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1533_s5.INIT=8'h53;
  LUT3 n1533_s6 (
    .F(n1533_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1533_s6.INIT=8'hCA;
  LUT3 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1534_s5.INIT=8'h53;
  LUT3 n1534_s6 (
    .F(n1534_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1534_s6.INIT=8'hCA;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1535_s5.INIT=8'h53;
  LUT3 n1535_s6 (
    .F(n1535_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1535_s6.INIT=8'hAC;
  LUT3 n1536_s5 (
    .F(n1536_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1536_s5.INIT=8'h53;
  LUT3 n1536_s6 (
    .F(n1536_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1536_s6.INIT=8'hAC;
  LUT3 n1537_s4 (
    .F(n1537_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1537_s4.INIT=8'hAC;
  LUT3 n1538_s4 (
    .F(n1538_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1538_s4.INIT=8'hAC;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1539_s4.INIT=8'hAC;
  LUT3 n1540_s4 (
    .F(n1540_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1540_s4.INIT=8'hAC;
  LUT3 n1541_s5 (
    .F(n1541_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1541_s5.INIT=8'h53;
  LUT3 n1542_s5 (
    .F(n1542_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1542_s5.INIT=8'h53;
  LUT3 n1543_s5 (
    .F(n1543_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1543_s5.INIT=8'h53;
  LUT3 n1544_s5 (
    .F(n1544_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1544_s5.INIT=8'h53;
  LUT3 n1545_s4 (
    .F(n1545_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1545_s4.INIT=8'hAC;
  LUT3 n1546_s4 (
    .F(n1546_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1546_s4.INIT=8'hAC;
  LUT3 n1547_s4 (
    .F(n1547_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1547_s4.INIT=8'hAC;
  LUT3 n1548_s4 (
    .F(n1548_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1548_s4.INIT=8'hAC;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1549_s5.INIT=8'hCA;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1549_s6.INIT=8'h53;
  LUT3 n1550_s5 (
    .F(n1550_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1550_s5.INIT=8'hCA;
  LUT3 n1550_s6 (
    .F(n1550_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1550_s6.INIT=8'h53;
  LUT3 n1551_s5 (
    .F(n1551_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1551_s5.INIT=8'hAC;
  LUT3 n1551_s6 (
    .F(n1551_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1551_s6.INIT=8'h53;
  LUT3 n1552_s5 (
    .F(n1552_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1552_s5.INIT=8'hAC;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1552_s6.INIT=8'h53;
  LUT3 n1557_s4 (
    .F(n1557_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1557_s4.INIT=8'hCA;
  LUT3 n1558_s4 (
    .F(n1558_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1558_s4.INIT=8'hCA;
  LUT3 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1559_s4.INIT=8'hAC;
  LUT3 n1560_s4 (
    .F(n1560_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1560_s4.INIT=8'hAC;
  LUT2 n1124_s21 (
    .F(n1124_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1124_s21.INIT=4'h1;
  LUT2 n1503_s25 (
    .F(n1503_29),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam n1503_s25.INIT=4'h8;
  LUT4 n1503_s26 (
    .F(n1503_30),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n1503_s26.INIT=16'h0110;
  LUT3 n754_s16 (
    .F(n754_20),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n758_15) 
);
defparam n754_s16.INIT=8'h80;
  LUT2 n755_s13 (
    .F(n755_17),
    .I0(reg_screen_mode[1]),
    .I1(n755_18) 
);
defparam n755_s13.INIT=4'h1;
  LUT3 n756_s17 (
    .F(n756_21),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n758_15) 
);
defparam n756_s17.INIT=8'h80;
  LUT2 n757_s16 (
    .F(n757_20),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n757_s16.INIT=4'h4;
  LUT4 n757_s18 (
    .F(n757_22),
    .I0(reg_color_table_base[12]),
    .I1(n1499_30),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(w_screen_mode_3_4) 
);
defparam n757_s18.INIT=16'h0777;
  LUT4 n758_s14 (
    .F(n758_18),
    .I0(reg_color_table_base[10]),
    .I1(n763_14),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[7]) 
);
defparam n758_s14.INIT=16'hF800;
  LUT3 n758_s15 (
    .F(n758_19),
    .I0(n758_20),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(w_screen_mode[3]) 
);
defparam n758_s15.INIT=8'h35;
  LUT4 n759_s13 (
    .F(n759_17),
    .I0(n1499_30),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(ff_next_vram2_7_9) 
);
defparam n759_s13.INIT=16'h0777;
  LUT4 n759_s14 (
    .F(n759_18),
    .I0(reg_color_table_base[9]),
    .I1(n763_14),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[6]) 
);
defparam n759_s14.INIT=16'hF800;
  LUT4 n760_s18 (
    .F(n760_22),
    .I0(reg_color_table_base[8]),
    .I1(n763_14),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[5]) 
);
defparam n760_s18.INIT=16'hF800;
  LUT4 n761_s13 (
    .F(n761_17),
    .I0(n1499_30),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(ff_next_vram2_7_9) 
);
defparam n761_s13.INIT=16'h0777;
  LUT4 n761_s14 (
    .F(n761_18),
    .I0(reg_color_table_base[7]),
    .I1(n763_14),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[4]) 
);
defparam n761_s14.INIT=16'hF800;
  LUT4 n762_s13 (
    .F(n762_17),
    .I0(n1499_30),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram2_7_9) 
);
defparam n762_s13.INIT=16'h0777;
  LUT4 n762_s14 (
    .F(n762_18),
    .I0(reg_color_table_base[6]),
    .I1(n763_14),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[3]) 
);
defparam n762_s14.INIT=16'hF800;
  LUT4 n763_s14 (
    .F(n763_18),
    .I0(n1499_30),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(ff_next_vram2_7_9) 
);
defparam n763_s14.INIT=16'h0777;
  LUT4 n764_s13 (
    .F(n764_17),
    .I0(n1499_30),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram2_7_9) 
);
defparam n764_s13.INIT=16'h0777;
  LUT4 n765_s12 (
    .F(n765_16),
    .I0(n1499_30),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n765_s12.INIT=16'h0777;
  LUT4 n766_s13 (
    .F(n766_17),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram2_7_9),
    .I2(ff_pos_x[1]),
    .I3(n1499_30) 
);
defparam n766_s13.INIT=16'h0777;
  LUT3 n1509_s7 (
    .F(n1509_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1509_s7.INIT=8'hCA;
  LUT3 n1510_s7 (
    .F(n1510_10),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1510_s7.INIT=8'hCA;
  LUT3 n1511_s7 (
    .F(n1511_10),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1511_s7.INIT=8'hAC;
  LUT3 n1512_s6 (
    .F(n1512_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1512_s6.INIT=8'hAC;
  LUT4 n755_s14 (
    .F(n755_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n755_s14.INIT=16'hF4CF;
  LUT3 n758_s16 (
    .F(n758_20),
    .I0(ff_next_vram2_7_9),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n566_31) 
);
defparam n758_s16.INIT=8'h0E;
  LUT4 n1521_s5 (
    .F(n1521_9),
    .I0(n1521_7),
    .I1(n1499_30),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1521_s5.INIT=16'h0777;
  LUT4 n1524_s5 (
    .F(n1524_9),
    .I0(n1524_7),
    .I1(n1499_30),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1524_s5.INIT=16'h0777;
  LUT4 n560_s8 (
    .F(n560_14),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[1]) 
);
defparam n560_s8.INIT=16'h00F7;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n180_s4.INIT=16'h8000;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_13),
    .I0(n1144_15),
    .I1(ff_next_vram1_7_11),
    .I2(ff_phase[2]),
    .I3(n481_5) 
);
defparam ff_next_vram1_7_s7.INIT=16'h0100;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n481_5) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0100;
  LUT3 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(n855_34),
    .I1(w_screen_mode_3_4),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_3_s5.INIT=8'h10;
  LUT3 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_9),
    .I0(ff_next_vram2_7_9),
    .I1(w_screen_mode_3_4),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_7_s4.INIT=8'h10;
  LUT3 ff_next_vram6_7_s6 (
    .F(ff_next_vram6_7_11),
    .I0(ff_next_vram6_7_13),
    .I1(w_screen_mode_3_4),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram6_7_s6.INIT=8'h20;
  LUT4 n184_s4 (
    .F(n184_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(ff_pos_x_5_13) 
);
defparam n184_s4.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(ff_next_vram6_7_13),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(ff_pos_x_5_13) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h1555;
  LUT4 n1778_s5 (
    .F(n1778_9),
    .I0(reg_left_mask),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[13]) 
);
defparam n1778_s5.INIT=16'h0008;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_10),
    .I0(n566_31),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram7_3_8) 
);
defparam ff_next_vram5_7_s4.INIT=16'hF100;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(n566_31),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'h00F1;
  LUT4 n1826_s4 (
    .F(n1826_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1826_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n1147_s11 (
    .F(n1147_16),
    .I0(n1147_14),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1147_s11.INIT=16'hCACC;
  LUT4 n1146_s11 (
    .F(n1146_16),
    .I0(n1146_14),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1146_s11.INIT=16'hCACC;
  LUT4 n1145_s11 (
    .F(n1145_16),
    .I0(n1145_14),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1145_s11.INIT=16'hCACC;
  LUT4 n1144_s12 (
    .F(n1144_17),
    .I0(n1144_14),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1144_s12.INIT=16'hCACC;
  LUT4 n760_s19 (
    .F(n760_24),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(reg_screen_mode[1]),
    .I3(n755_18) 
);
defparam n760_s19.INIT=16'hAAAC;
  LUT4 n757_s19 (
    .F(n757_24),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_screen_mode[1]),
    .I2(n755_18),
    .I3(n1503_26) 
);
defparam n757_s19.INIT=16'h0157;
  LUT3 n756_s18 (
    .F(n756_23),
    .I0(reg_screen_mode[1]),
    .I1(n755_18),
    .I2(n1503_26) 
);
defparam n756_s18.INIT=8'hE0;
  LUT3 n755_s15 (
    .F(n755_20),
    .I0(n1503_26),
    .I1(reg_screen_mode[1]),
    .I2(n755_18) 
);
defparam n755_s15.INIT=8'hA9;
  LUT4 n1127_s19 (
    .F(n1127_24),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1127_s19.INIT=16'h0007;
  LUT4 n1124_s22 (
    .F(n1124_27),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1124_s22.INIT=16'h0007;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2_7_10) 
);
defparam ff_next_vram2_3_s6.INIT=16'hFE00;
  LUT4 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_address_s_pre_17_9),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=16'h00FE;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_7_9),
    .I3(ff_next_vram2_7_10) 
);
defparam ff_next_vram2_7_s7.INIT=16'hEF00;
  LUT3 n756_s19 (
    .F(n756_25),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n756_s19.INIT=8'h10;
  LUT3 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_15),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam ff_pos_x_5_s9.INIT=8'h20;
  LUT4 n1155_s12 (
    .F(n1155_17),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1155_s12.INIT=16'hCACC;
  LUT4 n1154_s12 (
    .F(n1154_17),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1154_s12.INIT=16'hCACC;
  LUT4 n1153_s12 (
    .F(n1153_17),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1153_s12.INIT=16'hCACC;
  LUT4 n1152_s15 (
    .F(n1152_20),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1152_s15.INIT=16'hCACC;
  LUT3 n751_s11 (
    .F(n751_16),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n751_s11.INIT=8'h20;
  LUT4 n1131_s20 (
    .F(n1131_25),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1131_s20.INIT=16'h0700;
  LUT4 n1128_s20 (
    .F(n1128_25),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[3]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1128_s20.INIT=16'h0700;
  LUT4 n1127_s20 (
    .F(n1127_26),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[4]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1127_s20.INIT=16'h0700;
  LUT4 n1124_s23 (
    .F(n1124_29),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[7]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1124_s23.INIT=16'h0700;
  LUT4 n766_s14 (
    .F(n766_19),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2_3_10),
    .I2(n756_25),
    .I3(n754_16) 
);
defparam n766_s14.INIT=16'h00EF;
  LUT4 n760_s20 (
    .F(n760_26),
    .I0(w_screen_mode[3]),
    .I1(n2043_6),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n760_s20.INIT=16'h0001;
  LUT4 n878_s22 (
    .F(n878_29),
    .I0(w_address_s_pre_17_7),
    .I1(n2043_6),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n878_s22.INIT=16'h0001;
  LUT3 n768_s14 (
    .F(n768_19),
    .I0(n2043_6),
    .I1(w_address_s_pre_17_7),
    .I2(n760_12) 
);
defparam n768_s14.INIT=8'h10;
  LUT3 n1502_s24 (
    .F(n1502_29),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(reg_backdrop_color[2]) 
);
defparam n1502_s24.INIT=8'hB0;
  LUT3 n1501_s24 (
    .F(n1501_29),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(reg_backdrop_color[3]) 
);
defparam n1501_s24.INIT=8'hB0;
  LUT4 n1510_s8 (
    .F(n1510_12),
    .I0(n1511_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_6),
    .I3(reg_backdrop_color[2]) 
);
defparam n1510_s8.INIT=16'h4500;
  LUT4 n1509_s8 (
    .F(n1509_12),
    .I0(n1511_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_6),
    .I3(reg_backdrop_color[3]) 
);
defparam n1509_s8.INIT=16'h4500;
  LUT4 n755_s16 (
    .F(n755_22),
    .I0(reg_pattern_name_table_base[13]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n755_s16.INIT=16'h0002;
  LUT4 n752_s11 (
    .F(n752_16),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n752_s11.INIT=16'h0001;
  LUT4 n763_s15 (
    .F(n763_20),
    .I0(w_pos_x[5]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n566_31) 
);
defparam n763_s15.INIT=16'h0200;
  LUT3 n1508_s7 (
    .F(n1508_11),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1508_s7.INIT=8'h80;
  LUT3 n1507_s7 (
    .F(n1507_11),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1507_s7.INIT=8'h80;
  LUT3 n1498_s25 (
    .F(n1498_34),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1498_s25.INIT=8'h80;
  LUT3 n1497_s26 (
    .F(n1497_35),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1497_s26.INIT=8'h80;
  LUT4 n560_s9 (
    .F(n560_16),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n560_s9.INIT=16'h4000;
  LUT3 n1497_s27 (
    .F(n1497_37),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(ff_pos_x_5_15) 
);
defparam n1497_s27.INIT=8'h80;
  LUT4 n1506_s6 (
    .F(n1506_10),
    .I0(n1498_34),
    .I1(n1498_36),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1506_s6.INIT=16'h0EEE;
  LUT4 n1505_s6 (
    .F(n1505_10),
    .I0(n1497_35),
    .I1(n1497_39),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1505_s6.INIT=16'h0EEE;
  LUT4 n1560_s5 (
    .F(n1560_9),
    .I0(n1560_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1560_s5.INIT=16'hACCC;
  LUT4 n1559_s5 (
    .F(n1559_9),
    .I0(n1559_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1559_s5.INIT=16'hACCC;
  LUT4 n1558_s5 (
    .F(n1558_9),
    .I0(n1558_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_12) 
);
defparam n1558_s5.INIT=16'hFF80;
  LUT4 n1557_s5 (
    .F(n1557_9),
    .I0(n1557_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1557_s5.INIT=16'hFF80;
  LUT4 n1554_s4 (
    .F(n1554_8),
    .I0(n1554_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_10) 
);
defparam n1554_s4.INIT=16'hFF80;
  LUT4 n1553_s4 (
    .F(n1553_8),
    .I0(n1553_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_10) 
);
defparam n1553_s4.INIT=16'hFF80;
  LUT4 n1552_s7 (
    .F(n1552_11),
    .I0(n1552_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1552_s7.INIT=16'hACCC;
  LUT4 n1551_s7 (
    .F(n1551_11),
    .I0(n1551_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1551_s7.INIT=16'hACCC;
  LUT4 n1550_s7 (
    .F(n1550_11),
    .I0(n1550_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_12) 
);
defparam n1550_s7.INIT=16'hFF80;
  LUT4 n1549_s7 (
    .F(n1549_11),
    .I0(n1549_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1549_s7.INIT=16'hFF80;
  LUT4 n1544_s6 (
    .F(n1544_10),
    .I0(n1544_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1544_s6.INIT=16'hACCC;
  LUT4 n1543_s6 (
    .F(n1543_10),
    .I0(n1543_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1543_s6.INIT=16'hACCC;
  LUT4 n1542_s6 (
    .F(n1542_10),
    .I0(n1542_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_12) 
);
defparam n1542_s6.INIT=16'hFF80;
  LUT4 n1541_s6 (
    .F(n1541_10),
    .I0(n1541_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1541_s6.INIT=16'hFF80;
  LUT4 n1536_s7 (
    .F(n1536_11),
    .I0(n1536_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1536_s7.INIT=16'hACCC;
  LUT4 n1535_s7 (
    .F(n1535_11),
    .I0(n1535_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s7.INIT=16'hACCC;
  LUT4 n1534_s7 (
    .F(n1534_11),
    .I0(n1534_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_12) 
);
defparam n1534_s7.INIT=16'hFF80;
  LUT4 n1533_s7 (
    .F(n1533_11),
    .I0(n1533_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_12) 
);
defparam n1533_s7.INIT=16'hFF80;
  LUT4 n1520_s6 (
    .F(n1520_10),
    .I0(n1520_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1520_s6.INIT=16'hACCC;
  LUT4 n1519_s6 (
    .F(n1519_10),
    .I0(n1519_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1519_s6.INIT=16'hACCC;
  LUT4 n1512_s7 (
    .F(n1512_11),
    .I0(n1512_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1512_s7.INIT=16'hACCC;
  LUT4 n1511_s8 (
    .F(n1511_12),
    .I0(n1511_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1511_s8.INIT=16'hACCC;
  LUT4 ff_next_vram6_7_s7 (
    .F(ff_next_vram6_7_13),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram6_7_s7.INIT=16'h00BF;
  LUT4 n1498_s26 (
    .F(n1498_36),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n1498_s26.INIT=16'h2000;
  LUT4 n1497_s28 (
    .F(n1497_39),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n1497_s28.INIT=16'h2000;
  LUT4 n855_s25 (
    .F(n855_34),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram2_3_10) 
);
defparam n855_s25.INIT=16'h00BF;
  LUT4 n2043_s4 (
    .F(n2043_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3),
    .I3(n2043_6) 
);
defparam n2043_s4.INIT=16'h00BF;
  LUT4 n753_s14 (
    .F(n753_19),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n753_s14.INIT=16'h9600;
  LUT4 n753_s15 (
    .F(n753_21),
    .I0(n753_19),
    .I1(ff_blink_base[0]),
    .I2(ff_interleaving_page),
    .I3(reg_interleaving_mode) 
);
defparam n753_s15.INIT=16'h4055;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_screen_h_in_active_15),
    .I2(ff_pos_x_5_15),
    .I3(ff_screen_h_in_active_10) 
);
defparam n140_s5.INIT=16'h5504;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n2043_8),
    .I3(n1826_10) 
);
defparam n1830_s2.INIT=16'hAAAC;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n2043_8),
    .I3(n1826_10) 
);
defparam n1829_s2.INIT=16'hAAAC;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n2043_8),
    .I3(n1826_10) 
);
defparam n1828_s2.INIT=16'hAAAC;
  LUT4 n1827_s4 (
    .F(n1827_8),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n2043_8),
    .I3(n1826_10) 
);
defparam n1827_s4.INIT=16'hAAAC;
  LUT4 n758_s17 (
    .F(n758_22),
    .I0(reg_screen_mode[1]),
    .I1(n755_18),
    .I2(n1503_26),
    .I3(n760_26) 
);
defparam n758_s17.INIT=16'hE000;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(n878_29),
    .I1(ff_next_vram6_7_13),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram6_3_s5.INIT=16'h0400;
  LUT4 n1503_s27 (
    .F(n1503_32),
    .I0(w_screen_mode[3]),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(ff_pos_x_5_15) 
);
defparam n1503_s27.INIT=16'h4000;
  LUT4 n754_s17 (
    .F(n754_22),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n754_s17.INIT=16'h0800;
  LUT4 n754_s18 (
    .F(n754_24),
    .I0(reg_color_table_base[14]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n754_s18.INIT=16'h0800;
  LUT4 n1525_s6 (
    .F(n1525_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[3]) 
);
defparam n1525_s6.INIT=16'hDF00;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[2]) 
);
defparam n1526_s4.INIT=16'hDF00;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[1]) 
);
defparam n1527_s4.INIT=16'hDF00;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[0]) 
);
defparam n1528_s4.INIT=16'hDF00;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n560_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_screen_mode_vram_address[17]),
    .D(n751_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n752_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n753_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n754_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n755_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n756_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n757_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n758_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n759_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n760_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n761_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n762_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n763_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n764_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n765_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n766_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n767_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n768_10),
    .CLK(clk85m),
    .CE(n156_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n854_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n855_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n856_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n857_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n858_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n859_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n860_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n861_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1148_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1149_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1150_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1152_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1153_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1154_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1155_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1124_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1125_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1126_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1127_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1128_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1129_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1130_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1131_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1132_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1133_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1134_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1135_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1136_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1137_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1138_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1139_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n862_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n863_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n864_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n865_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n866_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n867_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n868_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n869_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1140_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1141_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1142_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1143_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1144_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1145_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1146_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1147_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n878_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n879_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n880_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n881_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n882_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n883_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n884_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n885_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1156_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1157_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1158_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1159_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1509_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1510_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1511_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1512_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1517_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1519_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1520_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1530_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1531_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1532_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1533_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1534_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1535_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1536_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1537_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1538_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1539_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1540_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1541_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1542_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1543_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1544_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1545_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1546_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1547_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1548_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1549_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1550_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1551_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1552_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1553_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1554_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1555_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1556_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1557_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1558_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1559_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1560_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1497_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1498_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1499_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1500_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1501_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1502_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1503_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1504_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1778_3),
    .CLK(clk85m),
    .CE(n1779_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n184_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1823_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1824_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1825_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1826_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1827_8),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1828_6),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1829_6),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1830_6),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n322_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n317_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n317_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n830_s5 (
    .O(n830_9),
    .I0(n830_6),
    .I1(n830_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n831_s5 (
    .O(n831_9),
    .I0(n831_6),
    .I1(n831_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n832_s5 (
    .O(n832_9),
    .I0(n832_6),
    .I1(n832_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n833_s5 (
    .O(n833_9),
    .I0(n833_6),
    .I1(n833_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n834_s5 (
    .O(n834_9),
    .I0(n834_6),
    .I1(n834_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n835_s5 (
    .O(n835_9),
    .I0(n835_6),
    .I1(n835_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n836_s5 (
    .O(n836_9),
    .I0(n836_6),
    .I1(n836_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n837_s5 (
    .O(n837_9),
    .I0(n837_6),
    .I1(n837_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n866_s26 (
    .O(n866_30),
    .I0(n866_28),
    .I1(n850_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n867_s26 (
    .O(n867_30),
    .I0(n867_28),
    .I1(n851_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n868_s26 (
    .O(n868_30),
    .I0(n868_28),
    .I1(n852_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n869_s26 (
    .O(n869_30),
    .I0(n869_28),
    .I1(n853_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  n156_4,
  reg_sprite_magify,
  n1267_8,
  reg_sprite_16x16,
  reg_sprite_disable,
  n870_16,
  ff_next_vram6_7_13,
  w_screen_v_active,
  reg_display_on,
  w_sprite_mode2,
  n1778_6,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  ff_vram_valid,
  w_selected_en,
  n481_5,
  n481_6,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input n156_4;
input reg_sprite_magify;
input n1267_8;
input reg_sprite_16x16;
input reg_sprite_disable;
input n870_16;
input ff_next_vram6_7_13;
input w_screen_v_active;
input reg_display_on;
input w_sprite_mode2;
input n1778_6;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output ff_vram_valid;
output w_selected_en;
output n481_5;
output n481_6;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n479_3;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n362_7;
wire n360_7;
wire n368_9;
wire n165_7;
wire n164_7;
wire n136_6;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n358_7;
wire n481_7;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n361_8;
wire n136_8;
wire n126_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_select_finish_11;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n361_10;
wire n136_10;
wire ff_vram_valid_8;
wire n481_9;
wire n363_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n270_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT3 n479_s0 (
    .F(n479_3),
    .I0(n156_4),
    .I1(n481_7),
    .I2(ff_vram_valid_8) 
);
defparam n479_s0.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_8),
    .I2(w_selected_en),
    .I3(n358_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_8),
    .I2(ff_select_finish_9),
    .I3(n358_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n368_9),
    .I2(n1267_8),
    .I3(n358_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n358_7) 
);
defparam n362_s2.INIT=8'h60;
  LUT4 n360_s2 (
    .F(n360_7),
    .I0(w_selected_count[2]),
    .I1(n361_8),
    .I2(w_selected_count[3]),
    .I3(n358_7) 
);
defparam n360_s2.INIT=16'h7800;
  LUT3 n368_s4 (
    .F(n368_9),
    .I0(ff_select_finish_9),
    .I1(n358_7),
    .I2(ff_selected_count_3_7) 
);
defparam n368_s4.INIT=8'h40;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n165_s2.INIT=4'h4;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n164_s2.INIT=4'h4;
  LUT4 n136_s1 (
    .F(n136_6),
    .I0(n136_10),
    .I1(n136_8),
    .I2(n156_4),
    .I3(n481_7) 
);
defparam n136_s1.INIT=16'hE000;
  LUT2 n129_s2 (
    .F(n129_7),
    .I0(w_selected_plane_num[0]),
    .I1(n136_10) 
);
defparam n129_s2.INIT=4'h1;
  LUT3 n128_s2 (
    .F(n128_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(n136_10),
    .I3(w_selected_plane_num[2]) 
);
defparam n127_s2.INIT=16'h0708;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[3]),
    .I2(n126_8) 
);
defparam n126_s2.INIT=8'h14;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[3]),
    .I1(n126_8),
    .I2(n136_10),
    .I3(w_selected_plane_num[4]) 
);
defparam n125_s2.INIT=16'h0708;
  LUT3 n358_s2 (
    .F(n358_7),
    .I0(reg_sprite_disable),
    .I1(n870_16),
    .I2(ff_next_vram6_7_13) 
);
defparam n358_s2.INIT=8'h10;
  LUT4 n481_s2 (
    .F(n481_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n481_s2.INIT=16'h1000;
  LUT2 n481_s3 (
    .F(n481_6),
    .I0(w_screen_v_active),
    .I1(reg_display_on) 
);
defparam n481_s3.INIT=4'h8;
  LUT3 n481_s4 (
    .F(n481_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n481_s4.INIT=8'h40;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT2 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n136_8),
    .I1(ff_selected_en_8) 
);
defparam ff_selected_en_s4.INIT=4'h8;
  LUT2 n361_s3 (
    .F(n361_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n361_s3.INIT=4'h8;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n136_s3.INIT=16'h000B;
  LUT3 n126_s3 (
    .F(n126_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(w_selected_plane_num[2]) 
);
defparam n126_s3.INIT=8'h80;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h0D00;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s6.INIT=16'h00F4;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n270_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n361_s4 (
    .F(n361_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n358_7) 
);
defparam n361_s4.INIT=16'h6A00;
  LUT4 n136_s4 (
    .F(n136_10),
    .I0(w_screen_pos_x_Z_7),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z_12),
    .I3(w_screen_pos_x_Z_13) 
);
defparam n136_s4.INIT=16'h0004;
  LUT3 ff_vram_valid_s3 (
    .F(ff_vram_valid_8),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s3.INIT=8'h40;
  LUT4 n481_s5 (
    .F(n481_9),
    .I0(n481_5),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(n481_7) 
);
defparam n481_s5.INIT=16'h8000;
  LUT4 n363_s3 (
    .F(n363_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n870_16),
    .I3(ff_next_vram6_7_13) 
);
defparam n363_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n126_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n127_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n128_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n129_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n136_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n481_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n360_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n362_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n363_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n368_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n270_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  w_selected_en,
  n481_6,
  reg_display_on,
  n1778_4,
  n1778_6,
  w_screen_v_active,
  n156_4,
  reg_sprite_16x16,
  n215_8,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active,
  w_ic_vram_valid,
  n870_16,
  n1333_18,
  n1267_8,
  n1333_21,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_pattern
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input w_selected_en;
input n481_6;
input reg_display_on;
input n1778_4;
input n1778_6;
input w_screen_v_active;
input n156_4;
input reg_sprite_16x16;
input n215_8;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active;
output w_ic_vram_valid;
output n870_16;
output n1333_18;
output n1267_8;
output n1333_21;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [17:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_5;
output w_color_6;
output w_color_7;
output [7:0] w_pattern;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1267_3;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire n1567_8;
wire n1562_7;
wire n1302_8;
wire n1301_7;
wire n1580_8;
wire n1579_8;
wire n1578_8;
wire n1574_8;
wire n1573_8;
wire n1572_8;
wire n1571_8;
wire n1570_8;
wire n1569_8;
wire n1568_8;
wire n1267_5;
wire ff_current_plane_2_7;
wire ff_current_plane_2_9;
wire ff_active_9;
wire ff_active_10;
wire n1567_11;
wire ff_vram_valid_7;
wire n1512_9;
wire n1581_9;
wire n1580_9;
wire n1580_10;
wire n1577_9;
wire n1576_9;
wire n1267_6;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire n1567_12;
wire ff_active_15;
wire ff_current_plane_2_11;
wire ff_active_17;
wire ff_screen_h_active_11;
wire n1512_11;
wire ff_selected_q_31_8;
wire n1567_14;
wire n1575_10;
wire n1576_11;
wire n1577_11;
wire n1581_11;
wire n1582_10;
wire n1583_10;
wire n1584_10;
wire n1513_10;
wire n1514_11;
wire n1511_10;
wire ff_vram_valid_9;
wire n1302_11;
wire n1585_12;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_init_31 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n870_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT2 n1267_s0 (
    .F(n1267_3),
    .I0(n1267_8),
    .I1(n1267_5) 
);
defparam n1267_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(ff_selected_q[31]),
    .I1(w_sprite_vram_rdata8[7]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hCA;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(ff_current_plane_2_7),
    .I1(w_selected_en),
    .I2(ff_current_plane_2_11),
    .I3(ff_current_plane_2_9) 
);
defparam ff_current_plane_2_s3.INIT=16'hF8FF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n870_16),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_17) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(ff_screen_h_active),
    .I2(w_selected_en),
    .I3(n481_6) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_31 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_32 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT4 n1567_s3 (
    .F(n1567_8),
    .I0(ff_current_plane_2_7),
    .I1(ff_active),
    .I2(n1567_11),
    .I3(ff_current_plane_2_9) 
);
defparam n1567_s3.INIT=16'h40FF;
  LUT2 n1562_s2 (
    .F(n1562_7),
    .I0(reg_display_on),
    .I1(ff_active_17) 
);
defparam n1562_s2.INIT=4'h8;
  LUT2 n1302_s3 (
    .F(n1302_8),
    .I0(ff_state[0]),
    .I1(n1302_11) 
);
defparam n1302_s3.INIT=4'h4;
  LUT3 n1301_s2 (
    .F(n1301_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1302_11) 
);
defparam n1301_s2.INIT=8'h60;
  LUT4 n1580_s3 (
    .F(n1580_8),
    .I0(n1580_9),
    .I1(ff_selected_q[24]),
    .I2(n1580_10),
    .I3(ff_current_plane_2_9) 
);
defparam n1580_s3.INIT=16'h0D00;
  LUT4 n1579_s3 (
    .F(n1579_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1579_s3.INIT=16'hAC00;
  LUT4 n1578_s3 (
    .F(n1578_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1578_s3.INIT=16'hAC00;
  LUT4 n1574_s3 (
    .F(n1574_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1574_s3.INIT=16'hAC00;
  LUT4 n1573_s3 (
    .F(n1573_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1573_s3.INIT=16'hAC00;
  LUT4 n1572_s3 (
    .F(n1572_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1572_s3.INIT=16'hAC00;
  LUT4 n1571_s3 (
    .F(n1571_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1571_s3.INIT=16'hAC00;
  LUT4 n1570_s3 (
    .F(n1570_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1570_s3.INIT=16'hAC00;
  LUT4 n1569_s3 (
    .F(n1569_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1569_s3.INIT=16'hAC00;
  LUT4 n1568_s3 (
    .F(n1568_8),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_9) 
);
defparam n1568_s3.INIT=16'hAC00;
  LUT2 w_color_6_s (
    .F(w_color_6),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_color_6_s.INIT=4'h8;
  LUT2 w_color_5_s (
    .F(w_color_5),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_color_5_s.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n1778_4) 
);
defparam n1333_s15.INIT=8'h80;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7),
    .I2(n1778_6),
    .I3(n1267_6) 
);
defparam n1267_s2.INIT=16'h4000;
  LUT2 ff_current_plane_2_s4 (
    .F(ff_current_plane_2_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_current_plane_2_s4.INIT=4'h8;
  LUT2 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_9),
    .I0(n870_16),
    .I1(ff_active_17) 
);
defparam ff_current_plane_2_s6.INIT=4'h1;
  LUT2 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_active_12),
    .I1(ff_active_13) 
);
defparam ff_active_s4.INIT=4'h1;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_current_plane_2_7),
    .I1(ff_state_1_7),
    .I2(n1580_9),
    .I3(ff_active) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT2 n1567_s5 (
    .F(n1567_11),
    .I0(n156_4),
    .I1(n1567_12) 
);
defparam n1567_s5.INIT=4'h2;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_state_1_7),
    .I1(n1580_9),
    .I2(ff_active),
    .I3(ff_current_plane_2_7) 
);
defparam ff_vram_valid_s4.INIT=16'h008F;
  LUT2 n1512_s4 (
    .F(n1512_9),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n1512_s4.INIT=4'h8;
  LUT4 n1581_s4 (
    .F(n1581_9),
    .I0(ff_selected_q[12]),
    .I1(ff_selected_q[3]),
    .I2(reg_sprite_16x16),
    .I3(ff_state[1]) 
);
defparam n1581_s4.INIT=16'hCCCA;
  LUT2 n1580_s4 (
    .F(n1580_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1580_s4.INIT=4'h8;
  LUT3 n1580_s5 (
    .F(n1580_10),
    .I0(ff_selected_q[13]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]) 
);
defparam n1580_s5.INIT=8'h0D;
  LUT4 n1577_s4 (
    .F(n1577_9),
    .I0(ff_selected_q[27]),
    .I1(reg_sprite_attribute_table_base_7),
    .I2(ff_selected_q[16]),
    .I3(n1580_9) 
);
defparam n1577_s4.INIT=16'h770F;
  LUT4 n1576_s4 (
    .F(n1576_9),
    .I0(ff_selected_q[28]),
    .I1(reg_sprite_attribute_table_base_8),
    .I2(ff_selected_q[17]),
    .I3(n1580_9) 
);
defparam n1576_s4.INIT=16'h770F;
  LUT2 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]) 
);
defparam n1267_s3.INIT=4'h4;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(w_selected_count[2]),
    .I1(ff_active_15),
    .I2(w_makeup_plane[2]),
    .I3(n1512_9) 
);
defparam ff_active_s8.INIT=16'hE77B;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT4 n1567_s6 (
    .F(n1567_12),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1567_s6.INIT=16'h305F;
  LUT2 ff_active_s10 (
    .F(ff_active_15),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]) 
);
defparam ff_active_s10.INIT=4'h9;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_11),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(ff_active_10) 
);
defparam ff_current_plane_2_s7.INIT=8'hE0;
  LUT4 ff_active_s11 (
    .F(ff_active_17),
    .I0(ff_active_14),
    .I1(w_screen_v_active),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam ff_active_s11.INIT=16'h4000;
  LUT4 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_11),
    .I0(n870_16),
    .I1(w_screen_v_active),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam ff_screen_h_active_s5.INIT=16'hEAAA;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n481_6) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT4 n1512_s5 (
    .F(n1512_11),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_9) 
);
defparam n1512_s5.INIT=16'h6A00;
  LUT4 n1333_s17 (
    .F(n1333_21),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1333_s17.INIT=16'h8000;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 w_pattern_7_s0 (
    .F(w_pattern[7]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_7_s0.INIT=16'hEF00;
  LUT4 w_pattern_6_s0 (
    .F(w_pattern[6]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_6_s0.INIT=16'hEF00;
  LUT4 w_pattern_5_s0 (
    .F(w_pattern[5]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_5_s0.INIT=16'hEF00;
  LUT4 w_pattern_4_s0 (
    .F(w_pattern[4]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_4_s0.INIT=16'hEF00;
  LUT4 w_pattern_3_s0 (
    .F(w_pattern[3]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_3_s0.INIT=16'hEF00;
  LUT4 w_pattern_2_s0 (
    .F(w_pattern[2]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_2_s0.INIT=16'hEF00;
  LUT4 w_pattern_1_s0 (
    .F(w_pattern[1]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_1_s0.INIT=16'hEF00;
  LUT4 w_pattern_0_s1 (
    .F(w_pattern[0]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_0_s1.INIT=16'hEF00;
  LUT4 n1567_s7 (
    .F(n1567_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(reg_sprite_pattern_generator_table_base[17]),
    .I3(ff_current_plane_2_9) 
);
defparam n1567_s7.INIT=16'h7000;
  LUT4 n1575_s4 (
    .F(n1575_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_9) 
);
defparam n1575_s4.INIT=16'h7000;
  LUT3 n1576_s5 (
    .F(n1576_11),
    .I0(n1576_9),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1576_s5.INIT=8'h01;
  LUT3 n1577_s5 (
    .F(n1577_11),
    .I0(n1577_9),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1577_s5.INIT=8'h01;
  LUT3 n1581_s5 (
    .F(n1581_11),
    .I0(n1581_9),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1581_s5.INIT=8'h02;
  LUT3 n1582_s4 (
    .F(n1582_10),
    .I0(ff_selected_q[2]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1582_s4.INIT=8'h02;
  LUT3 n1583_s4 (
    .F(n1583_10),
    .I0(ff_selected_q[1]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1583_s4.INIT=8'h02;
  LUT3 n1584_s4 (
    .F(n1584_10),
    .I0(ff_selected_q[0]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1584_s4.INIT=8'h02;
  LUT4 n1513_s4 (
    .F(n1513_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n870_16),
    .I3(ff_active_17) 
);
defparam n1513_s4.INIT=16'h0006;
  LUT3 n1514_s5 (
    .F(n1514_11),
    .I0(w_makeup_plane[0]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1514_s5.INIT=8'h01;
  LUT4 n1511_s4 (
    .F(n1511_10),
    .I0(ff_current_plane[3]),
    .I1(n215_8),
    .I2(n870_16),
    .I3(ff_active_17) 
);
defparam n1511_s4.INIT=16'h0006;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(n870_16),
    .I1(ff_active_17),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_valid_s5.INIT=8'hEF;
  LUT3 n1302_s5 (
    .F(n1302_11),
    .I0(n870_16),
    .I1(n1267_8),
    .I2(n1267_5) 
);
defparam n1302_s5.INIT=8'h15;
  LUT4 n1585_s5 (
    .F(n1585_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n156_4),
    .I3(n1567_12) 
);
defparam n1585_s5.INIT=16'h0070;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n870_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_11),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1512_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1513_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1514_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1562_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_17_s1 (
    .Q(ff_vram_address[17]),
    .D(n1567_14),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1568_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1569_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1570_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1571_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1572_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1573_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1574_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1575_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1576_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1577_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1578_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1579_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1580_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1581_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1585_12),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_29 ,\ff_selected_ram[0]_ER_30 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_31 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n870_16,
  ff_state_1_7,
  reg_sprite_magify,
  ff_active,
  n481_5,
  n1130_43,
  n1232_22,
  n373_6,
  w_sprite_mode2,
  reg_color0_opaque,
  reg_sprite_16x16,
  w_screen_v_active,
  n1235_14,
  n1333_18,
  n1333_21,
  reg_display_on,
  w_pattern,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  n215_8,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n870_16;
input ff_state_1_7;
input reg_sprite_magify;
input ff_active;
input n481_5;
input n1130_43;
input n1232_22;
input n373_6;
input w_sprite_mode2;
input reg_color0_opaque;
input reg_sprite_16x16;
input w_screen_v_active;
input n1235_14;
input n1333_18;
input n1333_21;
input reg_display_on;
input [7:0] w_pattern;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_5;
input w_color_6;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:2] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output n215_8;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_6_10;
wire w_color_6_11;
wire w_color_6_12;
wire w_color_6_13;
wire w_color_3_10;
wire w_color_3_11;
wire w_color_3_12;
wire w_color_3_13;
wire w_color_2_10;
wire w_color_2_11;
wire w_color_2_12;
wire w_color_2_13;
wire w_color_1_10;
wire w_color_1_11;
wire w_color_1_12;
wire w_color_1_13;
wire w_color_0_10;
wire w_color_0_11;
wire w_color_0_12;
wire w_color_0_13;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_5_30;
wire w_color_5_31;
wire w_color_5_32;
wire w_color_5_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire ff_current_plane_3_8;
wire n1173_7;
wire n1164_7;
wire n1162_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n1024_6;
wire n915_9;
wire n914_9;
wire n912_10;
wire n215_5;
wire n207_5;
wire n725_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1174_8;
wire n1165_8;
wire n1028_7;
wire n1024_7;
wire n1024_8;
wire n1024_9;
wire n913_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1024_10;
wire n1024_11;
wire n1024_12;
wire n1024_13;
wire n1024_14;
wire n1024_15;
wire n1024_16;
wire ff_sprite_collision_11;
wire n1024_17;
wire n913_12;
wire ff_active_11;
wire n1172_10;
wire n1174_10;
wire n1161_9;
wire n1165_10;
wire n733_6;
wire n538_6;
wire n223_6;
wire n231_7;
wire n741_6;
wire n546_6;
wire n239_6;
wire n247_7;
wire n749_6;
wire n554_6;
wire n255_6;
wire n263_7;
wire n765_6;
wire n570_6;
wire n287_6;
wire n295_7;
wire n773_6;
wire n578_6;
wire n303_6;
wire n311_7;
wire n781_6;
wire n586_6;
wire n319_6;
wire n327_7;
wire n1163_12;
wire n1025_8;
wire n1026_8;
wire n1027_8;
wire n1028_9;
wire n530_7;
wire n902_9;
wire n1060_10;
wire ff_pre_pixel_color_en_14;
wire n1249_9;
wire n1272_10;
wire n1273_10;
wire n1274_10;
wire n1275_10;
wire n1276_10;
wire n279_9;
wire n271_6;
wire n562_6;
wire n757_6;
wire n215_10;
wire n207_7;
wire n530_9;
wire n725_7;
wire n1163_14;
wire n1166_9;
wire n1167_10;
wire n1168_9;
wire n1169_9;
wire n1171_9;
wire n1172_12;
wire n1175_9;
wire n1176_9;
wire n1177_9;
wire n1178_9;
wire n1179_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire ff_color_en;
wire ff_active_33;
wire ff_pre_pixel_color_en;
wire ff_last_cc_base_pixel;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n975_9;
wire n929_1_SUM;
wire n929_3;
wire n930_1_SUM;
wire n930_3;
wire n931_1_SUM;
wire n931_3;
wire n932_1_SUM;
wire n933_2;
wire w_color_6_15;
wire w_color_6_17;
wire w_color_3_15;
wire w_color_3_17;
wire w_color_2_15;
wire w_color_2_17;
wire w_color_1_15;
wire w_color_1_17;
wire w_color_0_15;
wire w_color_0_17;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_5_35;
wire w_color_5_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_visible_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_6_s16 (
    .F(w_color_6_10),
    .I0(ff_color0[6]),
    .I1(ff_color1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s16.INIT=8'hCA;
  LUT3 w_color_6_s17 (
    .F(w_color_6_11),
    .I0(ff_color2[6]),
    .I1(ff_color3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s17.INIT=8'hCA;
  LUT3 w_color_6_s18 (
    .F(w_color_6_12),
    .I0(ff_color4[6]),
    .I1(ff_color5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s18.INIT=8'hCA;
  LUT3 w_color_6_s19 (
    .F(w_color_6_13),
    .I0(ff_color6[6]),
    .I1(ff_color7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s19.INIT=8'hCA;
  LUT3 w_color_3_s16 (
    .F(w_color_3_10),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s16.INIT=8'hCA;
  LUT3 w_color_3_s17 (
    .F(w_color_3_11),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s17.INIT=8'hCA;
  LUT3 w_color_3_s18 (
    .F(w_color_3_12),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s18.INIT=8'hCA;
  LUT3 w_color_3_s19 (
    .F(w_color_3_13),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s19.INIT=8'hCA;
  LUT3 w_color_2_s16 (
    .F(w_color_2_10),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s16.INIT=8'hCA;
  LUT3 w_color_2_s17 (
    .F(w_color_2_11),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s17.INIT=8'hCA;
  LUT3 w_color_2_s18 (
    .F(w_color_2_12),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s18.INIT=8'hCA;
  LUT3 w_color_2_s19 (
    .F(w_color_2_13),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s19.INIT=8'hCA;
  LUT3 w_color_1_s16 (
    .F(w_color_1_10),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s16.INIT=8'hCA;
  LUT3 w_color_1_s17 (
    .F(w_color_1_11),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s17.INIT=8'hCA;
  LUT3 w_color_1_s18 (
    .F(w_color_1_12),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s18.INIT=8'hCA;
  LUT3 w_color_1_s19 (
    .F(w_color_1_13),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s19.INIT=8'hCA;
  LUT3 w_color_0_s16 (
    .F(w_color_0_10),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s16.INIT=8'hCA;
  LUT3 w_color_0_s17 (
    .F(w_color_0_11),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s17.INIT=8'hCA;
  LUT3 w_color_0_s18 (
    .F(w_color_0_12),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s18.INIT=8'hCA;
  LUT3 w_color_0_s19 (
    .F(w_color_0_13),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s19.INIT=8'hCA;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_5_s32 (
    .F(w_color_5_30),
    .I0(ff_color0[5]),
    .I1(ff_color1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s32.INIT=8'hCA;
  LUT3 w_color_5_s33 (
    .F(w_color_5_31),
    .I0(ff_color2[5]),
    .I1(ff_color3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s33.INIT=8'hCA;
  LUT3 w_color_5_s34 (
    .F(w_color_5_32),
    .I0(ff_color4[5]),
    .I1(ff_color5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s34.INIT=8'hCA;
  LUT3 w_color_5_s35 (
    .F(w_color_5_33),
    .I0(ff_color6[5]),
    .I1(ff_color7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(ff_active_33),
    .I1(n933_2),
    .I2(ff_state_1_7),
    .I3(ff_active_11) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT4 n1173_s2 (
    .F(n1173_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1174_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1173_s2.INIT=16'h0708;
  LUT4 n1164_s2 (
    .F(n1164_7),
    .I0(n1165_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1164_s2.INIT=16'h0B04;
  LUT4 n1162_s2 (
    .F(n1162_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1163_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1162_s2.INIT=16'h0708;
  LUT2 n1064_s2 (
    .F(n1064_7),
    .I0(n870_16),
    .I1(ff_color[0]) 
);
defparam n1064_s2.INIT=4'h4;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n870_16),
    .I1(ff_color[1]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n870_16),
    .I1(ff_color[2]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n870_16),
    .I1(ff_color[3]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT4 n1024_s1 (
    .F(n1024_6),
    .I0(n1028_7),
    .I1(n1024_7),
    .I2(n1024_8),
    .I3(n1024_9) 
);
defparam n1024_s1.INIT=16'h1000;
  LUT2 n915_s4 (
    .F(n915_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_7) 
);
defparam n915_s4.INIT=4'h1;
  LUT3 n914_s4 (
    .F(n914_9),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n914_s4.INIT=8'h14;
  LUT4 n912_s5 (
    .F(n912_10),
    .I0(ff_current_plane[2]),
    .I1(n913_10),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n912_s5.INIT=16'h0708;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n481_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n481_5) 
);
defparam n207_s2.INIT=16'h4000;
  LUT4 n725_s2 (
    .F(n725_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n481_5) 
);
defparam n725_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1130_43),
    .I1(n1232_22) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n373_6),
    .I1(ff_sprite_collision_9),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT2 n1174_s3 (
    .F(n1174_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s3.INIT=4'h8;
  LUT2 n1165_s3 (
    .F(n1165_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1165_s3.INIT=4'h1;
  LUT2 n1028_s2 (
    .F(n1028_7),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1028_s2.INIT=4'h4;
  LUT4 n1024_s2 (
    .F(n1024_7),
    .I0(n1024_10),
    .I1(n1024_11),
    .I2(w_offset_x[8]),
    .I3(n975_9) 
);
defparam n1024_s2.INIT=16'hF53F;
  LUT3 n1024_s3 (
    .F(n1024_8),
    .I0(n1024_12),
    .I1(n1024_13),
    .I2(n1024_14) 
);
defparam n1024_s3.INIT=8'hAC;
  LUT4 n1024_s4 (
    .F(n1024_9),
    .I0(w_offset_x[4]),
    .I1(reg_sprite_magify),
    .I2(n1024_15),
    .I3(n1024_16) 
);
defparam n1024_s4.INIT=16'h0D00;
  LUT2 n913_s5 (
    .F(n913_10),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n913_s5.INIT=4'h8;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_sprite_collision_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=8'h0D;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_color_4[6]),
    .I1(ff_last_cc_base_pixel),
    .I2(w_color_4[5]),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=16'h0700;
  LUT4 n1024_s5 (
    .F(n1024_10),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s5.INIT=16'h0001;
  LUT4 n1024_s6 (
    .F(n1024_11),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s6.INIT=16'h8000;
  LUT3 n1024_s7 (
    .F(n1024_12),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_445),
    .I2(n1024_17) 
);
defparam n1024_s7.INIT=8'hAC;
  LUT3 n1024_s8 (
    .F(n1024_13),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_443),
    .I2(n1024_17) 
);
defparam n1024_s8.INIT=8'hAC;
  LUT3 n1024_s9 (
    .F(n1024_14),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s9.INIT=8'hCA;
  LUT4 n1024_s10 (
    .F(n1024_15),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[3]),
    .I2(w_offset_x[4]),
    .I3(reg_sprite_16x16) 
);
defparam n1024_s10.INIT=16'h00F4;
  LUT4 n1024_s11 (
    .F(n1024_16),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_v_active),
    .I2(n933_2),
    .I3(ff_active_33) 
);
defparam n1024_s11.INIT=16'h4000;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=16'h0001;
  LUT3 n1024_s12 (
    .F(n1024_17),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s12.INIT=8'hCA;
  LUT4 n913_s6 (
    .F(n913_12),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n913_s6.INIT=16'h1444;
  LUT4 n1199_s3 (
    .F(n1199_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1235_14),
    .I3(n1232_22) 
);
defparam n1199_s3.INIT=16'hEFFF;
  LUT4 ff_active_s5 (
    .F(ff_active_11),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam ff_active_s5.INIT=16'h1000;
  LUT4 n1172_s4 (
    .F(n1172_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1172_s4.INIT=16'h8000;
  LUT4 n1174_s4 (
    .F(n1174_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s4.INIT=16'h1444;
  LUT3 n215_s4 (
    .F(n215_8),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n1161_s3 (
    .F(n1161_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1333_21) 
);
defparam n1161_s3.INIT=16'h5400;
  LUT4 n1165_s4 (
    .F(n1165_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1165_s4.INIT=16'h1114;
  LUT4 n733_s2 (
    .F(n733_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n733_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n538_s2.INIT=16'h4000;
  LUT4 n223_s2 (
    .F(n223_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n231_s3 (
    .F(n231_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n231_s3.INIT=16'h2000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n239_s2 (
    .F(n239_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n239_s2.INIT=16'h4000;
  LUT4 n247_s3 (
    .F(n247_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n247_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n749_s2.INIT=16'h1000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n554_s2.INIT=16'h1000;
  LUT4 n255_s2 (
    .F(n255_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n255_s2.INIT=16'h1000;
  LUT4 n263_s3 (
    .F(n263_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n263_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n765_s2.INIT=16'h1000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n570_s2.INIT=16'h1000;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n287_s2.INIT=16'h1000;
  LUT4 n295_s3 (
    .F(n295_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n295_s3.INIT=16'h0200;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n530_7) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n303_s2 (
    .F(n303_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n303_s2.INIT=16'h1000;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n311_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n781_s2.INIT=16'h0100;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n586_s2.INIT=16'h0100;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n319_s2.INIT=16'h0100;
  LUT4 n327_s3 (
    .F(n327_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n327_s3.INIT=16'h0002;
  LUT4 n1163_s5 (
    .F(n1163_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1163_s5.INIT=16'hE000;
  LUT4 n1025_s2 (
    .F(n1025_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[3]) 
);
defparam n1025_s2.INIT=16'h4500;
  LUT4 n1026_s2 (
    .F(n1026_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[2]) 
);
defparam n1026_s2.INIT=16'h4500;
  LUT4 n1027_s2 (
    .F(n1027_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[1]) 
);
defparam n1027_s2.INIT=16'h4500;
  LUT4 n1028_s3 (
    .F(n1028_9),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[0]) 
);
defparam n1028_s3.INIT=16'h4500;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(ff_active),
    .I1(n481_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n530_s3.INIT=16'h8000;
  LUT4 n902_s3 (
    .F(n902_9),
    .I0(ff_active_11),
    .I1(ff_active_33),
    .I2(reg_display_on),
    .I3(n870_16) 
);
defparam n902_s3.INIT=16'hF044;
  LUT4 n1060_s4 (
    .F(n1060_10),
    .I0(n373_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n870_16) 
);
defparam n1060_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n870_16),
    .I1(n373_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1249_s3 (
    .F(n1249_9),
    .I0(ff_pre_pixel_color_en),
    .I1(n373_6),
    .I2(ff_last_cc_base_pixel),
    .I3(w_color_4[6]) 
);
defparam n1249_s3.INIT=16'h30DC;
  LUT4 n1272_s4 (
    .F(n1272_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1272_s4.INIT=16'h0C0A;
  LUT4 n1273_s4 (
    .F(n1273_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1273_s4.INIT=16'h0C0A;
  LUT4 n1274_s4 (
    .F(n1274_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1274_s4.INIT=16'h0C0A;
  LUT4 n1275_s4 (
    .F(n1275_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1275_s4.INIT=16'h0C0A;
  LUT4 n1276_s4 (
    .F(n1276_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1276_s4.INIT=16'h0C0A;
  LUT4 n279_s4 (
    .F(n279_9),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n279_s4.INIT=16'h2000;
  LUT4 n271_s2 (
    .F(n271_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n271_s2.INIT=16'h4000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n562_s2.INIT=16'h4000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n757_s2.INIT=16'h4000;
  LUT4 n215_s5 (
    .F(n215_10),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n215_s5.INIT=16'h8000;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n207_s3.INIT=16'h8000;
  LUT4 n530_s4 (
    .F(n530_9),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n530_s4.INIT=16'h8000;
  LUT4 n725_s3 (
    .F(n725_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n725_s3.INIT=16'h8000;
  LUT4 n1163_s6 (
    .F(n1163_14),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1163_12) 
);
defparam n1163_s6.INIT=16'h0770;
  LUT4 n1166_s3 (
    .F(n1166_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1166_s3.INIT=16'h7007;
  LUT3 n1167_s4 (
    .F(n1167_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1130_43),
    .I2(n1232_22) 
);
defparam n1167_s4.INIT=8'h15;
  LUT3 n1168_s3 (
    .F(n1168_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1168_s3.INIT=8'h70;
  LUT3 n1169_s3 (
    .F(n1169_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1169_s3.INIT=8'h70;
  LUT4 n1171_s3 (
    .F(n1171_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1171_s3.INIT=16'h7000;
  LUT4 n1172_s5 (
    .F(n1172_12),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1172_s5.INIT=16'h0770;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1175_s3.INIT=16'h0770;
  LUT3 n1176_s3 (
    .F(n1176_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1130_43),
    .I2(n1232_22) 
);
defparam n1176_s3.INIT=8'h15;
  LUT3 n1177_s3 (
    .F(n1177_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1177_s3.INIT=8'h70;
  LUT3 n1178_s3 (
    .F(n1178_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1178_s3.INIT=8'h70;
  LUT3 n1179_s3 (
    .F(n1179_9),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1179_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n1130_43),
    .I2(n1232_22),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(n1130_43),
    .I1(n1232_22),
    .I2(ff_sprite_collision_8),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_s9.INIT=16'h70FF;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_6_s0 (
    .Q(ff_color0[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_5_s0 (
    .Q(ff_color0[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_6_s0 (
    .Q(ff_color1[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_5_s0 (
    .Q(ff_color1[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_6_s0 (
    .Q(ff_color2[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_5_s0 (
    .Q(ff_color2[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_6_s0 (
    .Q(ff_color3[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_5_s0 (
    .Q(ff_color3[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_6_s0 (
    .Q(ff_color4[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_5_s0 (
    .Q(ff_color4[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_6_s0 (
    .Q(ff_color5[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_5_s0 (
    .Q(ff_color5[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_6_s0 (
    .Q(ff_color6[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_5_s0 (
    .Q(ff_color6[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_6_s0 (
    .Q(ff_color7[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_5_s0 (
    .Q(ff_color7[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_3_s0 (
    .Q(ff_visible_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_2_s0 (
    .Q(ff_visible_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_1_s0 (
    .Q(ff_visible_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_0_s0 (
    .Q(ff_visible_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1024_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n1025_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n1026_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n1027_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n1028_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1161_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1163_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1165_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1166_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1167_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1168_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1169_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1171_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1172_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1173_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1174_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1176_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1178_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1179_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1199_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n912_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n913_12),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n914_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n915_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s6 (
    .Q(ff_active_33),
    .D(n902_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s6.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1060_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_last_cc_base_pixel_s4 (
    .Q(ff_last_cc_base_pixel),
    .D(n1249_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_last_cc_base_pixel_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1272_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1273_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1274_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1275_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1276_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n975_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n929_s0 (
    .SUM(n929_1_SUM),
    .COUT(n929_3),
    .I0(ff_current_plane[0]),
    .I1(ff_visible_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n929_s0.ALU_MODE=3;
  ALU n930_s0 (
    .SUM(n930_1_SUM),
    .COUT(n930_3),
    .I0(ff_current_plane[1]),
    .I1(ff_visible_planes[1]),
    .I3(GND),
    .CIN(n929_3) 
);
defparam n930_s0.ALU_MODE=3;
  ALU n931_s0 (
    .SUM(n931_1_SUM),
    .COUT(n931_3),
    .I0(ff_current_plane[2]),
    .I1(ff_visible_planes[2]),
    .I3(GND),
    .CIN(n930_3) 
);
defparam n931_s0.ALU_MODE=3;
  ALU n932_s0 (
    .SUM(n932_1_SUM),
    .COUT(n933_2),
    .I0(ff_current_plane[3]),
    .I1(ff_visible_planes[3]),
    .I3(GND),
    .CIN(n931_3) 
);
defparam n932_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_6_s14 (
    .O(w_color_6_15),
    .I0(w_color_6_10),
    .I1(w_color_6_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_6_s15 (
    .O(w_color_6_17),
    .I0(w_color_6_12),
    .I1(w_color_6_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s14 (
    .O(w_color_3_15),
    .I0(w_color_3_10),
    .I1(w_color_3_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s15 (
    .O(w_color_3_17),
    .I0(w_color_3_12),
    .I1(w_color_3_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s14 (
    .O(w_color_2_15),
    .I0(w_color_2_10),
    .I1(w_color_2_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s15 (
    .O(w_color_2_17),
    .I0(w_color_2_12),
    .I1(w_color_2_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s14 (
    .O(w_color_1_15),
    .I0(w_color_1_10),
    .I1(w_color_1_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s15 (
    .O(w_color_1_17),
    .I0(w_color_1_12),
    .I1(w_color_1_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s14 (
    .O(w_color_0_15),
    .I0(w_color_0_10),
    .I1(w_color_0_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s15 (
    .O(w_color_0_17),
    .I0(w_color_0_12),
    .I1(w_color_0_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s30 (
    .O(w_color_5_35),
    .I0(w_color_5_30),
    .I1(w_color_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s31 (
    .O(w_color_5_37),
    .I0(w_color_5_32),
    .I1(w_color_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_6_s13 (
    .O(w_color_4[6]),
    .I0(w_color_6_15),
    .I1(w_color_6_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s13 (
    .O(w_color_4[3]),
    .I0(w_color_3_15),
    .I1(w_color_3_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s13 (
    .O(w_color_4[2]),
    .I0(w_color_2_15),
    .I1(w_color_2_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s13 (
    .O(w_color_4[1]),
    .I0(w_color_1_15),
    .I1(w_color_1_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s13 (
    .O(w_color_4[0]),
    .I0(w_color_0_15),
    .I1(w_color_0_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_5_s29 (
    .O(w_color_4[5]),
    .I0(w_color_5_35),
    .I1(w_color_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  n156_4,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_next_vram6_7_13,
  w_screen_v_active,
  reg_display_on,
  n1778_6,
  ff_state_1_7,
  ff_reset_n2_1,
  n1778_4,
  n1130_43,
  n1232_22,
  n373_6,
  reg_color0_opaque,
  n1235_14,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n481_5,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n156_4;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_next_vram6_7_13;
input w_screen_v_active;
input reg_display_on;
input n1778_6;
input ff_state_1_7;
input ff_reset_n2_1;
input n1778_4;
input n1130_43;
input n1232_22;
input n373_6;
input reg_color0_opaque;
input n1235_14;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n481_5;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire n481_6;
wire ff_active;
wire n870_16;
wire n1333_18;
wire n1267_8;
wire n215_8;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n156_4(n156_4),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_8(n1267_8),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n870_16(n870_16),
    .ff_next_vram6_7_13(ff_next_vram6_7_13),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .w_sprite_mode2(w_sprite_mode2),
    .n1778_6(n1778_6),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n481_5(n481_5),
    .n481_6(n481_6),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_selected_en(w_selected_en),
    .n481_6(n481_6),
    .reg_display_on(reg_display_on),
    .n1778_4(n1778_4),
    .n1778_6(n1778_6),
    .w_screen_v_active(w_screen_v_active),
    .n156_4(n156_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n215_8(n215_8),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active(ff_active),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n870_16(n870_16),
    .n1333_18(n1333_18),
    .n1267_8(n1267_8),
    .n1333_21(n1333_21),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_pattern(w_pattern[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n870_16(n870_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_active(ff_active),
    .n481_5(n481_5),
    .n1130_43(n1130_43),
    .n1232_22(n1232_22),
    .n373_6(n373_6),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .n1235_14(n1235_14),
    .n1333_18(n1333_18),
    .n1333_21(n1333_21),
    .reg_display_on(reg_display_on),
    .w_pattern(w_pattern[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:2]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .n215_8(n215_8),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n1232_14,
  reg_interlace_mode,
  n156_4,
  reg_display_on,
  w_address_s_pre_17_9,
  ff_vram_address_17_7,
  w_address_s_pre_17_7,
  reg_left_mask,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1130_43,
  n1232_22,
  n373_6,
  reg_color0_opaque,
  n1235_14,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_pattern_generator_table_base,
  reg_text_back_color,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n566_31,
  n2043_5,
  n1499_30,
  ff_next_vram2_7_9,
  n2043_6,
  ff_next_vram6_7_13,
  n2043_8,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n1232_14;
input reg_interlace_mode;
input n156_4;
input reg_display_on;
input w_address_s_pre_17_9;
input ff_vram_address_17_7;
input w_address_s_pre_17_7;
input reg_left_mask;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1130_43;
input n1232_22;
input n373_6;
input reg_color0_opaque;
input n1235_14;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input [17:11] reg_pattern_generator_table_base;
input [7:0] reg_text_back_color;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n566_31;
output n2043_5;
output n1499_30;
output ff_next_vram2_7_9;
output n2043_6;
output ff_next_vram6_7_13;
output n2043_8;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1778_4;
wire n1778_6;
wire n481_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n1232_14(n1232_14),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n156_4(n156_4),
    .reg_display_on(reg_display_on),
    .w_address_s_pre_17_9(w_address_s_pre_17_9),
    .w_screen_v_active(w_screen_v_active),
    .n481_5(n481_5),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1333_21(n1333_21),
    .ff_interleaving_page(ff_interleaving_page),
    .w_address_s_pre_17_7(w_address_s_pre_17_7),
    .reg_left_mask(reg_left_mask),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n566_31(n566_31),
    .n2043_5(n2043_5),
    .n1778_4(n1778_4),
    .n1499_30(n1499_30),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2043_6(n2043_6),
    .n1778_6(n1778_6),
    .ff_next_vram6_7_13(ff_next_vram6_7_13),
    .n2043_8(n2043_8),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n156_4(n156_4),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram6_7_13(ff_next_vram6_7_13),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n1778_6(n1778_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1778_4(n1778_4),
    .n1130_43(n1130_43),
    .n1232_22(n1232_22),
    .n373_6(n373_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1235_14(n1235_14),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n481_5(n481_5),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5388_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [17:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5388_7;
output w_cache_vram_rdata_en;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n128_6;
wire n128_7;
wire n129_6;
wire n129_7;
wire n130_6;
wire n130_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n476_6;
wire n476_7;
wire n479_6;
wire n479_7;
wire n480_6;
wire n480_7;
wire n481_6;
wire n481_7;
wire n482_6;
wire n482_7;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n485_6;
wire n485_7;
wire n486_6;
wire n486_7;
wire n519_6;
wire n519_7;
wire n522_6;
wire n522_7;
wire n523_6;
wire n523_7;
wire n524_6;
wire n524_7;
wire n525_6;
wire n525_7;
wire n526_6;
wire n526_7;
wire n527_6;
wire n527_7;
wire n528_6;
wire n528_7;
wire n529_6;
wire n529_7;
wire n562_6;
wire n562_7;
wire n565_6;
wire n565_7;
wire n566_6;
wire n566_7;
wire n567_6;
wire n567_7;
wire n568_6;
wire n568_7;
wire n569_6;
wire n569_7;
wire n570_6;
wire n570_7;
wire n571_6;
wire n571_7;
wire n572_6;
wire n572_7;
wire n605_6;
wire n605_7;
wire n608_6;
wire n608_7;
wire n609_6;
wire n609_7;
wire n610_6;
wire n610_7;
wire n611_6;
wire n611_7;
wire n612_6;
wire n612_7;
wire n613_6;
wire n613_7;
wire n614_6;
wire n614_7;
wire n615_6;
wire n615_7;
wire n4875_6;
wire n4875_7;
wire n4876_6;
wire n4876_7;
wire n4877_6;
wire n4877_7;
wire n4878_6;
wire n4878_7;
wire n4879_6;
wire n4879_7;
wire n4880_6;
wire n4880_7;
wire n4881_6;
wire n4881_7;
wire n4882_6;
wire n4882_7;
wire w_cache2_hit;
wire n5184_5;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5188_4;
wire n5189_4;
wire n5190_4;
wire n5191_4;
wire n5192_4;
wire n5193_4;
wire n5194_4;
wire n5195_4;
wire n5196_4;
wire n5197_4;
wire n5198_4;
wire n5199_4;
wire n5260_5;
wire n5261_4;
wire n5262_4;
wire n5263_4;
wire n5264_4;
wire n5265_4;
wire n5266_4;
wire n5267_4;
wire n5268_5;
wire n5269_4;
wire n5270_4;
wire n5271_4;
wire n5272_4;
wire n5273_4;
wire n5274_4;
wire n5275_4;
wire n5276_5;
wire n5277_4;
wire n5278_4;
wire n5279_4;
wire n5280_4;
wire n5281_4;
wire n5282_4;
wire n5283_4;
wire n5284_5;
wire n5285_4;
wire n5286_4;
wire n5287_4;
wire n5288_4;
wire n5289_4;
wire n5290_4;
wire n5291_4;
wire n5965_9;
wire n5966_9;
wire n5967_9;
wire n5968_9;
wire n5969_9;
wire n5970_9;
wire n5971_9;
wire n5972_9;
wire n5973_9;
wire n5974_9;
wire n5975_9;
wire n5976_9;
wire n5977_9;
wire n5978_9;
wire n5979_9;
wire n5980_9;
wire n5981_4;
wire n5982_4;
wire n5983_4;
wire n5984_4;
wire n5985_4;
wire n5986_4;
wire n5987_4;
wire n5988_4;
wire n5989_4;
wire n5990_4;
wire n5991_4;
wire n5992_4;
wire n5993_4;
wire n5994_4;
wire n5995_4;
wire n5996_4;
wire n5997_4;
wire n5998_4;
wire n5999_4;
wire n6000_4;
wire n6001_4;
wire n6002_4;
wire n6003_4;
wire n6004_4;
wire n6005_4;
wire n6006_4;
wire n6007_4;
wire n6008_4;
wire n6009_4;
wire n6010_4;
wire n6011_4;
wire n6012_4;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_flush_state_1_7;
wire n6823_7;
wire ff_cache0_address_16_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_17_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_17_10;
wire ff_cache3_address_17_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6535_8;
wire n6533_10;
wire n6826_9;
wire n6824_11;
wire n6823_9;
wire n6822_10;
wire n5114_8;
wire n5115_7;
wire n5116_7;
wire n5117_7;
wire n5118_7;
wire n5119_7;
wire n5120_7;
wire n5121_7;
wire n1387_4;
wire n5965_10;
wire n5965_11;
wire n5965_12;
wire n5966_10;
wire n5966_11;
wire n5967_10;
wire n5967_11;
wire n5968_10;
wire n5968_11;
wire n5969_10;
wire n5969_11;
wire n5970_10;
wire n5970_11;
wire n5971_10;
wire n5971_11;
wire n5972_10;
wire n5972_11;
wire n5973_10;
wire n5973_11;
wire n5974_10;
wire n5974_11;
wire n5975_10;
wire n5975_11;
wire n5976_10;
wire n5976_11;
wire n5977_10;
wire n5977_11;
wire n5978_10;
wire n5978_11;
wire n5979_10;
wire n5979_11;
wire n5980_10;
wire n5980_11;
wire n5981_5;
wire n5981_6;
wire n5982_6;
wire n5982_8;
wire n5983_6;
wire n5983_7;
wire n5984_6;
wire n5985_5;
wire n5985_6;
wire n5986_5;
wire n5986_6;
wire n5987_5;
wire n5987_6;
wire n5988_5;
wire n5988_6;
wire n5989_5;
wire n5989_6;
wire n5990_5;
wire n5990_6;
wire n5991_5;
wire n5991_6;
wire n5992_5;
wire n5992_6;
wire n5993_6;
wire n5994_5;
wire n5994_6;
wire n5995_5;
wire n5995_6;
wire n5996_5;
wire n5997_5;
wire n5997_6;
wire n5998_5;
wire n5998_6;
wire n5999_5;
wire n5999_6;
wire n6000_5;
wire n6000_6;
wire n6001_5;
wire n6001_6;
wire n6002_5;
wire n6002_6;
wire n6002_7;
wire n6003_6;
wire n6004_5;
wire n6004_6;
wire n6005_5;
wire n6005_6;
wire n6006_5;
wire n6007_6;
wire n6008_5;
wire n6008_6;
wire n6009_5;
wire n6009_6;
wire n6009_7;
wire n6010_6;
wire n6011_5;
wire n6011_6;
wire n6012_6;
wire n6012_7;
wire n6013_10;
wire n6013_11;
wire n6014_10;
wire n6014_11;
wire n6015_10;
wire n6015_11;
wire n6016_10;
wire n6016_11;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_9;
wire ff_cache2_already_read_9;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire n6822_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_16_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_17_11;
wire ff_cache1_data_31_13;
wire ff_cache2_address_17_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_17_11;
wire ff_cache3_address_17_12;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_17_15;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8_34;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6308_8;
wire n6824_12;
wire n6824_13;
wire n6824_14;
wire n6822_13;
wire n5964_10;
wire n5753_9;
wire n5753_10;
wire n5735_9;
wire n5965_13;
wire n5965_14;
wire n5965_15;
wire n5965_16;
wire n5965_17;
wire n5966_12;
wire n5966_13;
wire n5966_14;
wire n5966_15;
wire n5967_12;
wire n5967_13;
wire n5967_14;
wire n5967_15;
wire n5968_12;
wire n5968_13;
wire n5968_14;
wire n5968_15;
wire n5969_12;
wire n5969_13;
wire n5969_14;
wire n5969_15;
wire n5970_12;
wire n5970_13;
wire n5970_14;
wire n5970_15;
wire n5971_12;
wire n5971_13;
wire n5971_14;
wire n5971_15;
wire n5972_12;
wire n5972_13;
wire n5972_14;
wire n5972_15;
wire n5973_12;
wire n5973_13;
wire n5973_14;
wire n5973_15;
wire n5974_12;
wire n5974_13;
wire n5974_14;
wire n5974_15;
wire n5975_12;
wire n5975_13;
wire n5975_14;
wire n5975_15;
wire n5976_12;
wire n5976_13;
wire n5976_14;
wire n5976_15;
wire n5977_12;
wire n5977_13;
wire n5977_14;
wire n5977_15;
wire n5978_12;
wire n5978_13;
wire n5979_12;
wire n5979_13;
wire n5979_14;
wire n5979_15;
wire n5980_12;
wire n5980_13;
wire n5980_14;
wire n5980_15;
wire n5981_7;
wire n5981_8;
wire n5981_9;
wire n5981_10;
wire n5982_9;
wire n5982_12;
wire n5982_13;
wire n5983_9;
wire n5983_12;
wire n5983_13;
wire n5984_7;
wire n5984_8;
wire n5984_9;
wire n5984_10;
wire n5985_7;
wire n5985_8;
wire n5985_9;
wire n5985_10;
wire n5986_7;
wire n5986_9;
wire n5986_10;
wire n5987_7;
wire n5987_8;
wire n5987_10;
wire n5987_11;
wire n5988_7;
wire n5988_8;
wire n5988_9;
wire n5988_10;
wire n5989_7;
wire n5989_8;
wire n5989_10;
wire n5989_11;
wire n5990_8;
wire n5990_9;
wire n5990_10;
wire n5990_11;
wire n5990_12;
wire n5991_7;
wire n5991_8;
wire n5991_9;
wire n5992_7;
wire n5992_8;
wire n5992_9;
wire n5992_10;
wire n5993_7;
wire n5993_8;
wire n5993_9;
wire n5994_7;
wire n5994_8;
wire n5994_9;
wire n5994_10;
wire n5994_11;
wire n5994_12;
wire n5994_13;
wire n5995_7;
wire n5995_8;
wire n5995_9;
wire n5995_10;
wire n5996_6;
wire n5996_8;
wire n5997_7;
wire n5997_8;
wire n5997_10;
wire n5997_11;
wire n5998_7;
wire n5998_8;
wire n5998_10;
wire n5998_11;
wire n5999_8;
wire n5999_9;
wire n5999_10;
wire n5999_11;
wire n6000_7;
wire n6000_8;
wire n6000_10;
wire n6000_11;
wire n6001_8;
wire n6001_9;
wire n6001_10;
wire n6002_10;
wire n6002_12;
wire n6002_13;
wire n6002_14;
wire n6003_7;
wire n6003_8;
wire n6003_10;
wire n6003_11;
wire n6004_7;
wire n6004_8;
wire n6004_9;
wire n6004_10;
wire n6005_7;
wire n6005_9;
wire n6005_10;
wire n6005_11;
wire n6006_7;
wire n6006_8;
wire n6006_9;
wire n6006_10;
wire n6006_11;
wire n6007_7;
wire n6007_8;
wire n6007_10;
wire n6008_7;
wire n6008_9;
wire n6008_10;
wire n6008_11;
wire n6009_9;
wire n6009_11;
wire n6009_12;
wire n6009_13;
wire n6010_7;
wire n6010_8;
wire n6010_10;
wire n6010_11;
wire n6011_7;
wire n6011_8;
wire n6011_10;
wire n6011_11;
wire n6012_10;
wire n6012_12;
wire n6012_14;
wire n6012_15;
wire n6013_12;
wire n6013_14;
wire n6013_15;
wire n6013_16;
wire n6013_17;
wire n6014_12;
wire n6014_13;
wire n6014_14;
wire n6014_15;
wire n6014_16;
wire n6015_12;
wire n6015_13;
wire n6015_14;
wire n6015_15;
wire n6015_16;
wire n6016_12;
wire n6016_13;
wire n6016_14;
wire n6016_15;
wire n6016_16;
wire ff_cache0_already_read_13;
wire ff_cache0_already_read_14;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_12;
wire ff_cache3_already_read_13;
wire ff_cache_vram_rdata_en_10;
wire n6822_15;
wire n6822_16;
wire ff_cache1_address_17_13;
wire ff_cache1_address_17_14;
wire ff_cache2_address_17_13;
wire ff_cache2_address_17_14;
wire ff_cache3_address_17_14;
wire ff_cache3_address_17_16;
wire ff_cache3_data_31_13;
wire ff_cache1_data_en_12;
wire ff_cache3_data_en_10;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache1_data_mask_3_17;
wire n6824_15;
wire n6824_16;
wire n6824_17;
wire n5965_18;
wire n5965_19;
wire n5965_21;
wire n5967_16;
wire n5967_17;
wire n5968_16;
wire n5969_16;
wire n5970_16;
wire n5971_16;
wire n5973_16;
wire n5974_16;
wire n5977_16;
wire n5978_14;
wire n5978_15;
wire n5978_16;
wire n5978_17;
wire n5979_16;
wire n5980_16;
wire n5981_11;
wire n5981_12;
wire n5981_13;
wire n5981_15;
wire n5981_16;
wire n5982_14;
wire n5982_16;
wire n5982_17;
wire n5982_18;
wire n5984_13;
wire n5984_14;
wire n5984_15;
wire n5984_16;
wire n5985_12;
wire n5985_13;
wire n5985_14;
wire n5985_15;
wire n5986_11;
wire n5986_12;
wire n5986_13;
wire n5986_14;
wire n5988_11;
wire n5988_13;
wire n5988_14;
wire n5988_15;
wire n5990_15;
wire n5991_12;
wire n5991_13;
wire n5991_15;
wire n5991_16;
wire n5993_10;
wire n5993_12;
wire n5993_14;
wire n5993_15;
wire n5994_17;
wire n5996_9;
wire n5996_10;
wire n5996_11;
wire n5996_12;
wire n5996_13;
wire n6001_13;
wire n6001_14;
wire n6001_15;
wire n6005_13;
wire n6005_14;
wire n6005_15;
wire n6005_16;
wire n6008_13;
wire n6008_14;
wire n6010_15;
wire n6011_15;
wire n6013_18;
wire n6013_20;
wire n6013_21;
wire n6013_22;
wire n6014_17;
wire n6014_18;
wire n6014_19;
wire n6014_20;
wire n6015_17;
wire n6015_18;
wire n6015_19;
wire n6016_17;
wire n6016_18;
wire n6016_19;
wire n6016_20;
wire ff_cache_vram_rdata_en_12;
wire n6822_17;
wire n6824_18;
wire n5965_22;
wire n5965_23;
wire n5965_24;
wire n5986_15;
wire n5986_16;
wire n5996_15;
wire n6008_15;
wire n6008_16;
wire n6013_24;
wire n6013_25;
wire ff_cache_vram_rdata_en_14;
wire ff_cache_vram_rdata_en_15;
wire n6013_27;
wire n6007_18;
wire n6533_14;
wire ff_cache3_already_read_16;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_17;
wire ff_cache2_data_7_13;
wire ff_cache2_data_15_13;
wire ff_cache2_data_23_13;
wire ff_cache2_data_31_14;
wire ff_vram_address_17_18;
wire ff_cache3_already_read_18;
wire ff_cache0_address_16_15;
wire ff_cache0_already_read_16;
wire n6308_10;
wire ff_vram_address_17_20;
wire ff_vram_address_17_22;
wire ff_vram_wdata_31_10;
wire n5983_18;
wire ff_cache1_address_17_16;
wire n6012_20;
wire ff_cache2_already_read_15;
wire ff_cache0_data_7_14;
wire n5735_11;
wire n5743_11;
wire n5748_11;
wire n5753_12;
wire ff_cache0_data_15_14;
wire n5734_10;
wire n5742_11;
wire n5747_11;
wire n5752_10;
wire ff_cache0_data_23_14;
wire n5733_10;
wire n5741_11;
wire n5746_11;
wire n5751_10;
wire ff_cache0_data_31_15;
wire n5732_10;
wire n5740_11;
wire n5745_11;
wire n5750_10;
wire n5996_18;
wire n6000_17;
wire n5998_17;
wire n6535_12;
wire ff_cache3_data_en_12;
wire ff_cache2_data_31_16;
wire ff_cache3_address_17_18;
wire n6002_19;
wire n5999_18;
wire n5996_20;
wire n5994_19;
wire n5991_18;
wire ff_cache1_data_31_17;
wire ff_cache0_address_16_17;
wire ff_cache2_already_read_17;
wire n6823_13;
wire n5121_10;
wire ff_cache0_already_read_18;
wire ff_cache2_data_mask_3_19;
wire ff_cache3_address_17_20;
wire n6822_21;
wire ff_cache_vram_rdata_en_17;
wire ff_cache1_data_mask_3_19;
wire ff_cache1_data_31_19;
wire ff_cache0_already_read_20;
wire n1394_5;
wire n1393_5;
wire n1392_5;
wire n1391_5;
wire n1390_5;
wire n1389_5;
wire n1388_5;
wire n1387_6;
wire n6012_22;
wire n6007_20;
wire n5995_18;
wire n5992_18;
wire ff_busy_12;
wire ff_cache3_already_read_20;
wire n5983_20;
wire n5982_20;
wire n5982_22;
wire n5964_12;
wire n6016_22;
wire n6015_22;
wire n6014_22;
wire n6013_29;
wire n6011_17;
wire n6010_17;
wire n6009_18;
wire n6007_22;
wire n6006_17;
wire n6004_17;
wire n6003_17;
wire n6002_21;
wire n6001_17;
wire n5999_20;
wire n5998_19;
wire n5997_17;
wire n5995_20;
wire n5994_21;
wire n5992_20;
wire n5989_17;
wire n5982_24;
wire n5976_18;
wire n5975_18;
wire n5972_18;
wire n5966_18;
wire n5965_26;
wire n6012_24;
wire n6000_19;
wire n5990_17;
wire n5987_17;
wire n5983_22;
wire n6015_24;
wire n6013_31;
wire n6007_24;
wire n5997_19;
wire n5996_22;
wire n5995_22;
wire n5992_22;
wire n5989_19;
wire n5987_19;
wire n6012_26;
wire n5982_26;
wire n6535_14;
wire ff_cache_vram_rdata_en_19;
wire n6003_19;
wire n5999_22;
wire n5983_24;
wire n6010_19;
wire n6009_20;
wire n6007_26;
wire n6006_19;
wire n6005_18;
wire n6004_19;
wire n6003_21;
wire n6000_21;
wire n5997_21;
wire n5995_24;
wire n5994_23;
wire n5993_17;
wire n5992_24;
wire n5990_19;
wire n5989_21;
wire n5987_21;
wire n5984_18;
wire n5981_18;
wire n6012_28;
wire n6011_19;
wire n6008_18;
wire n6002_23;
wire n5999_24;
wire n5998_21;
wire n5983_26;
wire n6012_30;
wire n6011_21;
wire n6010_21;
wire n6009_22;
wire n6007_28;
wire n6006_21;
wire n6004_21;
wire n6002_25;
wire n6001_19;
wire n6000_23;
wire n5999_26;
wire n5998_23;
wire n5997_23;
wire n5995_26;
wire n5992_26;
wire n5991_20;
wire n5990_21;
wire n5989_23;
wire n5988_17;
wire n5987_23;
wire n5984_20;
wire n5983_28;
wire n6003_23;
wire n5982_28;
wire n6012_32;
wire n6011_23;
wire n6008_20;
wire n6007_30;
wire n6006_23;
wire n6004_23;
wire n6003_25;
wire n6000_25;
wire n5999_28;
wire n5998_25;
wire n5995_28;
wire n5993_19;
wire n5992_28;
wire n5991_22;
wire n5987_25;
wire n5985_17;
wire n5983_30;
wire n6010_23;
wire n6009_24;
wire n6005_20;
wire n6002_27;
wire n6001_21;
wire n5997_25;
wire n5989_25;
wire n5986_18;
wire ff_cache1_data_en_14;
wire n6823_15;
wire ff_cache1_data_31_21;
wire n6002_29;
wire n6004_25;
wire n6009_26;
wire n6012_34;
wire ff_cache_vram_rdata_en_21;
wire n5122_10;
wire ff_cache3_already_read_22;
wire ff_cache2_address_17_16;
wire ff_cache1_data_mask_3_21;
wire ff_cache1_data_15_13;
wire ff_cache1_data_23_13;
wire ff_cache1_data_31_23;
wire ff_cache1_data_7_13;
wire ff_cache3_data_7_13;
wire ff_cache3_data_15_13;
wire ff_cache3_data_23_13;
wire ff_cache3_data_31_15;
wire ff_cache3_data_mask_3_21;
wire ff_cache0_data_mask_2_19;
wire n6010_25;
wire n6007_32;
wire n6006_25;
wire n6003_27;
wire n5993_21;
wire n5984_22;
wire n6821_11;
wire n6822_23;
wire ff_cache0_data_mask_2_21;
wire n6013_33;
wire ff_cache2_data_mask_3_21;
wire ff_cache3_data_mask_3_23;
wire ff_cache0_data_en_12;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n19_1_SUM;
wire n19_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n53_1_SUM;
wire n53_3;
wire n54_1_SUM;
wire n54_3;
wire n55_1_SUM;
wire n55_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n70_1_SUM;
wire n70_3;
wire n71_1_SUM;
wire n71_3;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n123_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n130_9;
wire n131_9;
wire n479_9;
wire n480_9;
wire n481_9;
wire n482_9;
wire n483_9;
wire n484_9;
wire n485_9;
wire n486_9;
wire n519_9;
wire n522_9;
wire n523_9;
wire n524_9;
wire n525_9;
wire n526_9;
wire n527_9;
wire n528_9;
wire n529_9;
wire n562_9;
wire n565_9;
wire n566_9;
wire n567_9;
wire n568_9;
wire n569_9;
wire n570_9;
wire n571_9;
wire n572_9;
wire n605_9;
wire n608_9;
wire n609_9;
wire n610_9;
wire n611_9;
wire n612_9;
wire n613_9;
wire n614_9;
wire n615_9;
wire n4875_9;
wire n4876_9;
wire n4877_9;
wire n4878_9;
wire n4879_9;
wire n4880_9;
wire n4881_9;
wire n4882_9;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n5114_6;
wire n5115_5;
wire n5116_5;
wire n5117_5;
wire n5118_5;
wire n5119_5;
wire n5120_5;
wire n5121_5;
wire [17:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [17:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [17:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [17:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache1_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache3_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s3 (
    .F(n122_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s3.INIT=8'hCA;
  LUT3 n122_s4 (
    .F(n122_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s4.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s3.INIT=8'hCA;
  LUT3 n124_s4 (
    .F(n124_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s4.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n128_s6 (
    .F(n128_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s6.INIT=8'hCA;
  LUT3 n128_s7 (
    .F(n128_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s7.INIT=8'hCA;
  LUT3 n129_s3 (
    .F(n129_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s3.INIT=8'hCA;
  LUT3 n129_s4 (
    .F(n129_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s4.INIT=8'hCA;
  LUT3 n130_s6 (
    .F(n130_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s6.INIT=8'hCA;
  LUT3 n130_s7 (
    .F(n130_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s7.INIT=8'hCA;
  LUT3 n131_s6 (
    .F(n131_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s6.INIT=8'hCA;
  LUT3 n131_s7 (
    .F(n131_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s7.INIT=8'hCA;
  LUT3 n132_s3 (
    .F(n132_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s3.INIT=8'hCA;
  LUT3 n132_s4 (
    .F(n132_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s4.INIT=8'hCA;
  LUT3 n476_s3 (
    .F(n476_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s3.INIT=8'hCA;
  LUT3 n476_s4 (
    .F(n476_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s4.INIT=8'hCA;
  LUT3 n479_s6 (
    .F(n479_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s6.INIT=8'hCA;
  LUT3 n479_s7 (
    .F(n479_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s7.INIT=8'hCA;
  LUT3 n480_s6 (
    .F(n480_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s6.INIT=8'hCA;
  LUT3 n480_s7 (
    .F(n480_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s7.INIT=8'hCA;
  LUT3 n481_s6 (
    .F(n481_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s6.INIT=8'hCA;
  LUT3 n481_s7 (
    .F(n481_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s7.INIT=8'hCA;
  LUT3 n482_s6 (
    .F(n482_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s6.INIT=8'hCA;
  LUT3 n482_s7 (
    .F(n482_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s7.INIT=8'hCA;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT3 n485_s6 (
    .F(n485_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s6.INIT=8'hCA;
  LUT3 n485_s7 (
    .F(n485_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s7.INIT=8'hCA;
  LUT3 n486_s6 (
    .F(n486_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s6.INIT=8'hCA;
  LUT3 n486_s7 (
    .F(n486_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s7.INIT=8'hCA;
  LUT3 n519_s6 (
    .F(n519_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s6.INIT=8'hCA;
  LUT3 n519_s7 (
    .F(n519_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s7.INIT=8'hCA;
  LUT3 n522_s6 (
    .F(n522_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s6.INIT=8'hCA;
  LUT3 n522_s7 (
    .F(n522_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s7.INIT=8'hCA;
  LUT3 n523_s6 (
    .F(n523_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s6.INIT=8'hCA;
  LUT3 n523_s7 (
    .F(n523_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s7.INIT=8'hCA;
  LUT3 n524_s6 (
    .F(n524_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s6.INIT=8'hCA;
  LUT3 n524_s7 (
    .F(n524_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s7.INIT=8'hCA;
  LUT3 n525_s6 (
    .F(n525_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s6.INIT=8'hCA;
  LUT3 n525_s7 (
    .F(n525_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s7.INIT=8'hCA;
  LUT3 n526_s6 (
    .F(n526_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s6.INIT=8'hCA;
  LUT3 n526_s7 (
    .F(n526_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s7.INIT=8'hCA;
  LUT3 n527_s6 (
    .F(n527_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s6.INIT=8'hCA;
  LUT3 n527_s7 (
    .F(n527_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s7.INIT=8'hCA;
  LUT3 n528_s6 (
    .F(n528_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s6.INIT=8'hCA;
  LUT3 n528_s7 (
    .F(n528_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s7.INIT=8'hCA;
  LUT3 n529_s6 (
    .F(n529_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s6.INIT=8'hCA;
  LUT3 n529_s7 (
    .F(n529_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s7.INIT=8'hCA;
  LUT3 n562_s6 (
    .F(n562_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s6.INIT=8'hCA;
  LUT3 n562_s7 (
    .F(n562_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s7.INIT=8'hCA;
  LUT3 n1242_s3 (
    .F(n565_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s3.INIT=8'hCA;
  LUT3 n1242_s4 (
    .F(n565_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s4.INIT=8'hCA;
  LUT3 n1243_s3 (
    .F(n566_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s3.INIT=8'hCA;
  LUT3 n1243_s4 (
    .F(n566_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s4.INIT=8'hCA;
  LUT3 n1244_s3 (
    .F(n567_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s3.INIT=8'hCA;
  LUT3 n1244_s4 (
    .F(n567_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s4.INIT=8'hCA;
  LUT3 n1245_s3 (
    .F(n568_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s3.INIT=8'hCA;
  LUT3 n1245_s4 (
    .F(n568_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s4.INIT=8'hCA;
  LUT3 n1246_s3 (
    .F(n569_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s3.INIT=8'hCA;
  LUT3 n1246_s4 (
    .F(n569_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s4.INIT=8'hCA;
  LUT3 n1247_s3 (
    .F(n570_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s3.INIT=8'hCA;
  LUT3 n1247_s4 (
    .F(n570_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s4.INIT=8'hCA;
  LUT3 n1248_s3 (
    .F(n571_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s3.INIT=8'hCA;
  LUT3 n1248_s4 (
    .F(n571_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s4.INIT=8'hCA;
  LUT3 n1249_s3 (
    .F(n572_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s3.INIT=8'hCA;
  LUT3 n1249_s4 (
    .F(n572_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s4.INIT=8'hCA;
  LUT3 n605_s6 (
    .F(n605_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s6.INIT=8'hCA;
  LUT3 n605_s7 (
    .F(n605_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s7.INIT=8'hCA;
  LUT3 n1242_s5 (
    .F(n608_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s5.INIT=8'hCA;
  LUT3 n1242_s6 (
    .F(n608_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s6.INIT=8'hCA;
  LUT3 n1243_s5 (
    .F(n609_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s5.INIT=8'hCA;
  LUT3 n1243_s6 (
    .F(n609_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s6.INIT=8'hCA;
  LUT3 n1244_s5 (
    .F(n610_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s5.INIT=8'hCA;
  LUT3 n1244_s6 (
    .F(n610_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s6.INIT=8'hCA;
  LUT3 n1245_s5 (
    .F(n611_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s5.INIT=8'hCA;
  LUT3 n1245_s6 (
    .F(n611_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s6.INIT=8'hCA;
  LUT3 n1246_s5 (
    .F(n612_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s5.INIT=8'hCA;
  LUT3 n1246_s6 (
    .F(n612_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s6.INIT=8'hCA;
  LUT3 n1247_s5 (
    .F(n613_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s5.INIT=8'hCA;
  LUT3 n1247_s6 (
    .F(n613_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s6.INIT=8'hCA;
  LUT3 n1248_s5 (
    .F(n614_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s5.INIT=8'hCA;
  LUT3 n1248_s6 (
    .F(n614_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s6.INIT=8'hCA;
  LUT3 n1249_s5 (
    .F(n615_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s5.INIT=8'hCA;
  LUT3 n1249_s6 (
    .F(n615_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s6.INIT=8'hCA;
  LUT3 n4875_s6 (
    .F(n4875_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s6.INIT=8'hCA;
  LUT3 n4875_s7 (
    .F(n4875_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s7.INIT=8'hCA;
  LUT3 n4876_s6 (
    .F(n4876_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s6.INIT=8'hCA;
  LUT3 n4876_s7 (
    .F(n4876_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s7.INIT=8'hCA;
  LUT3 n4877_s6 (
    .F(n4877_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s6.INIT=8'hCA;
  LUT3 n4877_s7 (
    .F(n4877_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s7.INIT=8'hCA;
  LUT3 n4878_s6 (
    .F(n4878_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s6.INIT=8'hCA;
  LUT3 n4878_s7 (
    .F(n4878_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s7.INIT=8'hCA;
  LUT3 n4879_s6 (
    .F(n4879_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s6.INIT=8'hCA;
  LUT3 n4879_s7 (
    .F(n4879_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s7.INIT=8'hCA;
  LUT3 n4880_s6 (
    .F(n4880_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s6.INIT=8'hCA;
  LUT3 n4880_s7 (
    .F(n4880_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s7.INIT=8'hCA;
  LUT3 n4881_s6 (
    .F(n4881_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s6.INIT=8'hCA;
  LUT3 n4881_s7 (
    .F(n4881_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s7.INIT=8'hCA;
  LUT3 n4882_s6 (
    .F(n4882_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s6.INIT=8'hCA;
  LUT3 n4882_s7 (
    .F(n4882_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n55_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5184_s2 (
    .F(n5184_5),
    .I0(ff_cache_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5388_7) 
);
defparam n5184_s2.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5388_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5388_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5388_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT3 n5188_s1 (
    .F(n5188_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5388_7) 
);
defparam n5188_s1.INIT=8'hCA;
  LUT3 n5189_s1 (
    .F(n5189_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5388_7) 
);
defparam n5189_s1.INIT=8'hCA;
  LUT3 n5190_s1 (
    .F(n5190_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5388_7) 
);
defparam n5190_s1.INIT=8'hCA;
  LUT3 n5191_s1 (
    .F(n5191_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5388_7) 
);
defparam n5191_s1.INIT=8'hCA;
  LUT3 n5192_s1 (
    .F(n5192_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5388_7) 
);
defparam n5192_s1.INIT=8'hCA;
  LUT3 n5193_s1 (
    .F(n5193_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5388_7) 
);
defparam n5193_s1.INIT=8'hCA;
  LUT3 n5194_s1 (
    .F(n5194_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5388_7) 
);
defparam n5194_s1.INIT=8'hCA;
  LUT3 n5195_s1 (
    .F(n5195_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5388_7) 
);
defparam n5195_s1.INIT=8'hCA;
  LUT3 n5196_s1 (
    .F(n5196_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5388_7) 
);
defparam n5196_s1.INIT=8'hCA;
  LUT3 n5197_s1 (
    .F(n5197_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5388_7) 
);
defparam n5197_s1.INIT=8'hCA;
  LUT3 n5198_s1 (
    .F(n5198_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5388_7) 
);
defparam n5198_s1.INIT=8'hCA;
  LUT3 n5199_s1 (
    .F(n5199_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5388_7) 
);
defparam n5199_s1.INIT=8'hCA;
  LUT3 n5260_s2 (
    .F(n5260_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5388_7) 
);
defparam n5260_s2.INIT=8'hCA;
  LUT3 n5261_s1 (
    .F(n5261_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5388_7) 
);
defparam n5261_s1.INIT=8'hCA;
  LUT3 n5262_s1 (
    .F(n5262_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5388_7) 
);
defparam n5262_s1.INIT=8'hCA;
  LUT3 n5263_s1 (
    .F(n5263_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5388_7) 
);
defparam n5263_s1.INIT=8'hCA;
  LUT3 n5264_s1 (
    .F(n5264_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5388_7) 
);
defparam n5264_s1.INIT=8'hCA;
  LUT3 n5265_s1 (
    .F(n5265_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5388_7) 
);
defparam n5265_s1.INIT=8'hCA;
  LUT3 n5266_s1 (
    .F(n5266_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5388_7) 
);
defparam n5266_s1.INIT=8'hCA;
  LUT3 n5267_s1 (
    .F(n5267_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5388_7) 
);
defparam n5267_s1.INIT=8'hCA;
  LUT3 n5268_s2 (
    .F(n5268_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5268_s2.INIT=8'hAC;
  LUT3 n5269_s1 (
    .F(n5269_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5269_s1.INIT=8'hAC;
  LUT3 n5270_s1 (
    .F(n5270_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5270_s1.INIT=8'hAC;
  LUT3 n5271_s1 (
    .F(n5271_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5271_s1.INIT=8'hAC;
  LUT3 n5272_s1 (
    .F(n5272_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5272_s1.INIT=8'hAC;
  LUT3 n5273_s1 (
    .F(n5273_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5273_s1.INIT=8'hAC;
  LUT3 n5274_s1 (
    .F(n5274_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5274_s1.INIT=8'hAC;
  LUT3 n5275_s1 (
    .F(n5275_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5275_s1.INIT=8'hAC;
  LUT3 n5276_s2 (
    .F(n5276_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5276_s2.INIT=8'hAC;
  LUT3 n5277_s1 (
    .F(n5277_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5277_s1.INIT=8'hAC;
  LUT3 n5278_s1 (
    .F(n5278_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5278_s1.INIT=8'hAC;
  LUT3 n5279_s1 (
    .F(n5279_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5279_s1.INIT=8'hAC;
  LUT3 n5280_s1 (
    .F(n5280_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5280_s1.INIT=8'hAC;
  LUT3 n5281_s1 (
    .F(n5281_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5281_s1.INIT=8'hAC;
  LUT3 n5282_s1 (
    .F(n5282_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5282_s1.INIT=8'hAC;
  LUT3 n5283_s1 (
    .F(n5283_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5283_s1.INIT=8'hAC;
  LUT3 n5284_s2 (
    .F(n5284_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5284_s2.INIT=8'hAC;
  LUT3 n5285_s1 (
    .F(n5285_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5285_s1.INIT=8'hAC;
  LUT3 n5286_s1 (
    .F(n5286_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5286_s1.INIT=8'hAC;
  LUT3 n5287_s1 (
    .F(n5287_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5287_s1.INIT=8'hAC;
  LUT3 n5288_s1 (
    .F(n5288_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5288_s1.INIT=8'hAC;
  LUT3 n5289_s1 (
    .F(n5289_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5289_s1.INIT=8'hAC;
  LUT3 n5290_s1 (
    .F(n5290_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5290_s1.INIT=8'hAC;
  LUT3 n5291_s1 (
    .F(n5291_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5291_s1.INIT=8'hAC;
  LUT4 n5965_s6 (
    .F(n5965_9),
    .I0(n5965_10),
    .I1(n85_9),
    .I2(n5965_11),
    .I3(n5965_12) 
);
defparam n5965_s6.INIT=16'h0C05;
  LUT4 n5966_s6 (
    .F(n5966_9),
    .I0(n5966_10),
    .I1(n86_9),
    .I2(n5966_11),
    .I3(n5965_12) 
);
defparam n5966_s6.INIT=16'h0C05;
  LUT4 n5967_s6 (
    .F(n5967_9),
    .I0(n5967_10),
    .I1(n87_9),
    .I2(n5967_11),
    .I3(n5965_12) 
);
defparam n5967_s6.INIT=16'h0C05;
  LUT4 n5968_s6 (
    .F(n5968_9),
    .I0(n5968_10),
    .I1(n88_9),
    .I2(n5968_11),
    .I3(n5965_12) 
);
defparam n5968_s6.INIT=16'h0C05;
  LUT4 n5969_s6 (
    .F(n5969_9),
    .I0(n5969_10),
    .I1(n89_9),
    .I2(n5969_11),
    .I3(n5965_12) 
);
defparam n5969_s6.INIT=16'h0C05;
  LUT4 n5970_s6 (
    .F(n5970_9),
    .I0(n5970_10),
    .I1(n90_9),
    .I2(n5970_11),
    .I3(n5965_12) 
);
defparam n5970_s6.INIT=16'h0C05;
  LUT4 n5971_s6 (
    .F(n5971_9),
    .I0(n5971_10),
    .I1(n91_9),
    .I2(n5971_11),
    .I3(n5965_12) 
);
defparam n5971_s6.INIT=16'h0C05;
  LUT4 n5972_s6 (
    .F(n5972_9),
    .I0(n5972_10),
    .I1(n92_9),
    .I2(n5972_11),
    .I3(n5965_12) 
);
defparam n5972_s6.INIT=16'h0C05;
  LUT4 n5973_s6 (
    .F(n5973_9),
    .I0(n5973_10),
    .I1(n93_9),
    .I2(n5973_11),
    .I3(n5965_12) 
);
defparam n5973_s6.INIT=16'h0C05;
  LUT4 n5974_s6 (
    .F(n5974_9),
    .I0(n5974_10),
    .I1(n94_9),
    .I2(n5974_11),
    .I3(n5965_12) 
);
defparam n5974_s6.INIT=16'h0C05;
  LUT4 n5975_s6 (
    .F(n5975_9),
    .I0(n5975_10),
    .I1(n95_9),
    .I2(n5975_11),
    .I3(n5965_12) 
);
defparam n5975_s6.INIT=16'h0C05;
  LUT4 n5976_s6 (
    .F(n5976_9),
    .I0(n5976_10),
    .I1(n96_9),
    .I2(n5976_11),
    .I3(n5965_12) 
);
defparam n5976_s6.INIT=16'h0C05;
  LUT4 n5977_s6 (
    .F(n5977_9),
    .I0(n5977_10),
    .I1(n97_9),
    .I2(n5977_11),
    .I3(n5965_12) 
);
defparam n5977_s6.INIT=16'h0C05;
  LUT4 n5978_s6 (
    .F(n5978_9),
    .I0(n5978_10),
    .I1(n98_9),
    .I2(n5978_11),
    .I3(n5965_12) 
);
defparam n5978_s6.INIT=16'h0C05;
  LUT4 n5979_s6 (
    .F(n5979_9),
    .I0(n5979_10),
    .I1(n99_9),
    .I2(n5979_11),
    .I3(n5965_12) 
);
defparam n5979_s6.INIT=16'h0C05;
  LUT4 n5980_s6 (
    .F(n5980_9),
    .I0(n5965_12),
    .I1(n100_9),
    .I2(n5980_10),
    .I3(n5980_11) 
);
defparam n5980_s6.INIT=16'h000D;
  LUT4 n5981_s1 (
    .F(n5981_4),
    .I0(n5981_5),
    .I1(n101_9),
    .I2(n5981_6),
    .I3(n5965_12) 
);
defparam n5981_s1.INIT=16'h0C05;
  LUT4 n5982_s1 (
    .F(n5982_4),
    .I0(n5982_22),
    .I1(n5982_6),
    .I2(n5982_20),
    .I3(n5982_8) 
);
defparam n5982_s1.INIT=16'h7077;
  LUT4 n5983_s1 (
    .F(n5983_4),
    .I0(n5983_20),
    .I1(n103_9),
    .I2(n5983_6),
    .I3(n5983_7) 
);
defparam n5983_s1.INIT=16'h000E;
  LUT4 n5984_s1 (
    .F(n5984_4),
    .I0(n5983_20),
    .I1(n104_9),
    .I2(n5984_22),
    .I3(n5984_6) 
);
defparam n5984_s1.INIT=16'h000E;
  LUT4 n5985_s1 (
    .F(n5985_4),
    .I0(n5985_5),
    .I1(n5985_6),
    .I2(n105_9),
    .I3(n5983_20) 
);
defparam n5985_s1.INIT=16'h11F0;
  LUT4 n5986_s1 (
    .F(n5986_4),
    .I0(n5986_5),
    .I1(n5986_6),
    .I2(n106_9),
    .I3(n5983_20) 
);
defparam n5986_s1.INIT=16'h11F0;
  LUT4 n5987_s1 (
    .F(n5987_4),
    .I0(n5987_5),
    .I1(n5987_6),
    .I2(n107_9),
    .I3(n5983_20) 
);
defparam n5987_s1.INIT=16'h11F0;
  LUT4 n5988_s1 (
    .F(n5988_4),
    .I0(n5988_5),
    .I1(n108_9),
    .I2(n5988_6),
    .I3(n5965_12) 
);
defparam n5988_s1.INIT=16'h0C05;
  LUT4 n5989_s1 (
    .F(n5989_4),
    .I0(n5989_5),
    .I1(n5989_6),
    .I2(n109_9),
    .I3(n5983_20) 
);
defparam n5989_s1.INIT=16'h11F0;
  LUT4 n5990_s1 (
    .F(n5990_4),
    .I0(n5990_5),
    .I1(n110_9),
    .I2(n5990_6),
    .I3(n5983_20) 
);
defparam n5990_s1.INIT=16'h050C;
  LUT4 n5991_s1 (
    .F(n5991_4),
    .I0(n5991_5),
    .I1(n5991_6),
    .I2(n111_9),
    .I3(n5983_20) 
);
defparam n5991_s1.INIT=16'h11F0;
  LUT4 n5992_s1 (
    .F(n5992_4),
    .I0(n5983_20),
    .I1(n112_9),
    .I2(n5992_5),
    .I3(n5992_6) 
);
defparam n5992_s1.INIT=16'h000E;
  LUT4 n5993_s1 (
    .F(n5993_4),
    .I0(n5983_20),
    .I1(n113_9),
    .I2(n5993_21),
    .I3(n5993_6) 
);
defparam n5993_s1.INIT=16'h000E;
  LUT4 n5994_s1 (
    .F(n5994_4),
    .I0(n5983_20),
    .I1(n114_9),
    .I2(n5994_5),
    .I3(n5994_6) 
);
defparam n5994_s1.INIT=16'h000E;
  LUT4 n5995_s1 (
    .F(n5995_4),
    .I0(n5983_20),
    .I1(n115_9),
    .I2(n5995_5),
    .I3(n5995_6) 
);
defparam n5995_s1.INIT=16'h000E;
  LUT3 n5996_s1 (
    .F(n5996_4),
    .I0(n5983_20),
    .I1(n116_9),
    .I2(n5996_5) 
);
defparam n5996_s1.INIT=8'h0E;
  LUT4 n5997_s1 (
    .F(n5997_4),
    .I0(n5997_5),
    .I1(n5997_6),
    .I2(n117_9),
    .I3(n5983_20) 
);
defparam n5997_s1.INIT=16'h11F0;
  LUT4 n5998_s1 (
    .F(n5998_4),
    .I0(n5998_5),
    .I1(n5998_6),
    .I2(n118_9),
    .I3(n5983_20) 
);
defparam n5998_s1.INIT=16'h11F0;
  LUT4 n5999_s1 (
    .F(n5999_4),
    .I0(n5983_20),
    .I1(n119_9),
    .I2(n5999_5),
    .I3(n5999_6) 
);
defparam n5999_s1.INIT=16'h000E;
  LUT4 n6000_s1 (
    .F(n6000_4),
    .I0(n6000_5),
    .I1(n6000_6),
    .I2(n120_9),
    .I3(n5983_20) 
);
defparam n6000_s1.INIT=16'h11F0;
  LUT4 n6001_s1 (
    .F(n6001_4),
    .I0(n6001_5),
    .I1(n121_9),
    .I2(n6001_6),
    .I3(n5983_20) 
);
defparam n6001_s1.INIT=16'h050C;
  LUT4 n6002_s1 (
    .F(n6002_4),
    .I0(n6002_5),
    .I1(n6002_6),
    .I2(n6002_7),
    .I3(n6002_29) 
);
defparam n6002_s1.INIT=16'h000D;
  LUT4 n6003_s1 (
    .F(n6003_4),
    .I0(n5983_20),
    .I1(n123_9),
    .I2(n6003_27),
    .I3(n6003_6) 
);
defparam n6003_s1.INIT=16'h000E;
  LUT3 n6004_s1 (
    .F(n6004_4),
    .I0(n6004_5),
    .I1(n5982_20),
    .I2(n6004_6) 
);
defparam n6004_s1.INIT=8'h4F;
  LUT4 n6005_s1 (
    .F(n6005_4),
    .I0(n5983_20),
    .I1(n125_9),
    .I2(n6005_5),
    .I3(n6005_6) 
);
defparam n6005_s1.INIT=16'h000E;
  LUT4 n6006_s1 (
    .F(n6006_4),
    .I0(n5983_20),
    .I1(n126_9),
    .I2(n6006_5),
    .I3(n6006_25) 
);
defparam n6006_s1.INIT=16'h000E;
  LUT4 n6007_s1 (
    .F(n6007_4),
    .I0(n5983_20),
    .I1(n127_9),
    .I2(n6007_32),
    .I3(n6007_6) 
);
defparam n6007_s1.INIT=16'h000E;
  LUT4 n6008_s1 (
    .F(n6008_4),
    .I0(n5983_20),
    .I1(n128_9),
    .I2(n6008_5),
    .I3(n6008_6) 
);
defparam n6008_s1.INIT=16'h000E;
  LUT4 n6009_s1 (
    .F(n6009_4),
    .I0(n6009_5),
    .I1(n6009_6),
    .I2(n6009_7),
    .I3(n6009_26) 
);
defparam n6009_s1.INIT=16'h000B;
  LUT4 n6010_s1 (
    .F(n6010_4),
    .I0(n5983_20),
    .I1(n130_9),
    .I2(n6010_25),
    .I3(n6010_6) 
);
defparam n6010_s1.INIT=16'h000E;
  LUT4 n6011_s1 (
    .F(n6011_4),
    .I0(n5983_20),
    .I1(n131_9),
    .I2(n6011_5),
    .I3(n6011_6) 
);
defparam n6011_s1.INIT=16'h000E;
  LUT4 n6012_s1 (
    .F(n6012_4),
    .I0(n6012_20),
    .I1(n6012_6),
    .I2(n6012_7),
    .I3(n6012_34) 
);
defparam n6012_s1.INIT=16'h000D;
  LUT4 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_20),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_already_read_s4.INIT=16'hF800;
  LUT2 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_already_read_18) 
);
defparam ff_cache1_already_read_s4.INIT=4'h4;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5965_12),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6822_s3 (
    .F(n6823_7),
    .I0(n6822_11),
    .I1(ff_cache3_already_read_20),
    .I2(n6822_23),
    .I3(ff_start) 
);
defparam n6822_s3.INIT=16'hFF40;
  LUT4 ff_cache0_address_16_s5 (
    .F(ff_cache0_address_16_10),
    .I0(n5388_7),
    .I1(ff_cache0_address_16_11),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_17_s5 (
    .F(ff_cache1_address_17_10),
    .I0(ff_cache1_address_17_11),
    .I1(ff_cache1_address_17_16),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache1_address_17_s5.INIT=16'hC500;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache1_data_31_23),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[2]),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[0]),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_17_s5 (
    .F(ff_cache2_address_17_10),
    .I0(ff_cache2_address_17_11),
    .I1(ff_cache2_address_17_16),
    .I2(ff_cache2_already_read_15),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache2_address_17_s5.INIT=16'hF400;
  LUT2 ff_cache3_address_17_s5 (
    .F(ff_cache3_address_17_10),
    .I0(ff_cache3_address_17_11),
    .I1(ff_cache3_address_17_12) 
);
defparam ff_cache3_address_17_s5.INIT=4'h4;
  LUT2 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache0_already_read_18) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=4'h4;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_10),
    .I2(ff_cache3_already_read_20),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache3_already_read_20),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_flush_state[1]),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache3_data_en_12),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_busy_12),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_19) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_19) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_19) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_19) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h4F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8_34),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h8F00;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT4 n6535_s3 (
    .F(n6535_8),
    .I0(ff_cache_flush_start),
    .I1(n6535_12),
    .I2(n6535_14),
    .I3(ff_start) 
);
defparam n6535_s3.INIT=16'h00FE;
  LUT3 n6533_s5 (
    .F(n6533_10),
    .I0(n6533_14),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6533_s5.INIT=8'h0E;
  LUT4 n6826_s4 (
    .F(n6826_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6826_s4.INIT=16'h00F1;
  LUT4 n6824_s6 (
    .F(n6824_11),
    .I0(n6824_12),
    .I1(n5982_20),
    .I2(n6824_13),
    .I3(n6824_14) 
);
defparam n6824_s6.INIT=16'h0700;
  LUT4 n6823_s3 (
    .F(n6823_9),
    .I0(n6823_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6823_s3.INIT=16'h0A03;
  LUT4 n6822_s4 (
    .F(n6822_10),
    .I0(n6822_13),
    .I1(n6822_21),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6822_s4.INIT=16'h0C0A;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5388_s2 (
    .F(n5388_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5388_s2.INIT=8'hEF;
  LUT3 n5114_s7 (
    .F(n5114_8),
    .I0(n479_9),
    .I1(n4875_9),
    .I2(n5388_7) 
);
defparam n5114_s7.INIT=8'hCA;
  LUT3 n5115_s5 (
    .F(n5115_7),
    .I0(n480_9),
    .I1(n4876_9),
    .I2(n5388_7) 
);
defparam n5115_s5.INIT=8'hCA;
  LUT3 n5116_s5 (
    .F(n5116_7),
    .I0(n481_9),
    .I1(n4877_9),
    .I2(n5388_7) 
);
defparam n5116_s5.INIT=8'hCA;
  LUT3 n5117_s5 (
    .F(n5117_7),
    .I0(n482_9),
    .I1(n4878_9),
    .I2(n5388_7) 
);
defparam n5117_s5.INIT=8'hCA;
  LUT3 n5118_s5 (
    .F(n5118_7),
    .I0(n483_9),
    .I1(n4879_9),
    .I2(n5388_7) 
);
defparam n5118_s5.INIT=8'hCA;
  LUT3 n5119_s5 (
    .F(n5119_7),
    .I0(n484_9),
    .I1(n4880_9),
    .I2(n5388_7) 
);
defparam n5119_s5.INIT=8'hCA;
  LUT3 n5120_s5 (
    .F(n5120_7),
    .I0(n485_9),
    .I1(n4881_9),
    .I2(n5388_7) 
);
defparam n5120_s5.INIT=8'hCA;
  LUT3 n5121_s6 (
    .F(n5121_7),
    .I0(n486_9),
    .I1(n4882_9),
    .I2(n5388_7) 
);
defparam n5121_s6.INIT=8'hCA;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n37_3),
    .I1(ff_cache1_data_en) 
);
defparam n1387_s1.INIT=4'h4;
  LUT4 n5965_s7 (
    .F(n5965_10),
    .I0(n5965_13),
    .I1(n5965_14),
    .I2(n5965_15),
    .I3(n5965_16) 
);
defparam n5965_s7.INIT=16'h0001;
  LUT4 n5965_s8 (
    .F(n5965_11),
    .I0(n85_9),
    .I1(ff_cache_vram_address[17]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5965_s8.INIT=16'h3500;
  LUT2 n5965_s9 (
    .F(n5965_12),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5965_s9.INIT=4'h8;
  LUT4 n5966_s7 (
    .F(n5966_10),
    .I0(n5966_12),
    .I1(n5966_13),
    .I2(n5966_14),
    .I3(n5966_15) 
);
defparam n5966_s7.INIT=16'h0001;
  LUT4 n5966_s8 (
    .F(n5966_11),
    .I0(n86_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5966_s8.INIT=16'h3500;
  LUT4 n5967_s7 (
    .F(n5967_10),
    .I0(n5967_12),
    .I1(n5967_13),
    .I2(n5967_14),
    .I3(n5967_15) 
);
defparam n5967_s7.INIT=16'h0100;
  LUT4 n5967_s8 (
    .F(n5967_11),
    .I0(n87_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5967_s8.INIT=16'h3500;
  LUT4 n5968_s7 (
    .F(n5968_10),
    .I0(n5968_12),
    .I1(n5968_13),
    .I2(n5968_14),
    .I3(n5968_15) 
);
defparam n5968_s7.INIT=16'h0100;
  LUT4 n5968_s8 (
    .F(n5968_11),
    .I0(n88_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5968_s8.INIT=16'h3500;
  LUT4 n5969_s7 (
    .F(n5969_10),
    .I0(n5969_12),
    .I1(n5969_13),
    .I2(n5969_14),
    .I3(n5969_15) 
);
defparam n5969_s7.INIT=16'h0100;
  LUT4 n5969_s8 (
    .F(n5969_11),
    .I0(n89_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5969_s8.INIT=16'h3500;
  LUT4 n5970_s7 (
    .F(n5970_10),
    .I0(n5970_12),
    .I1(n5970_13),
    .I2(n5970_14),
    .I3(n5970_15) 
);
defparam n5970_s7.INIT=16'h0100;
  LUT4 n5970_s8 (
    .F(n5970_11),
    .I0(n90_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5970_s8.INIT=16'h3500;
  LUT4 n5971_s7 (
    .F(n5971_10),
    .I0(n5971_12),
    .I1(n5971_13),
    .I2(n5971_14),
    .I3(n5971_15) 
);
defparam n5971_s7.INIT=16'h0100;
  LUT4 n5971_s8 (
    .F(n5971_11),
    .I0(n91_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5971_s8.INIT=16'h3500;
  LUT4 n5972_s7 (
    .F(n5972_10),
    .I0(n5972_12),
    .I1(n5972_13),
    .I2(n5972_14),
    .I3(n5972_15) 
);
defparam n5972_s7.INIT=16'h0001;
  LUT4 n5972_s8 (
    .F(n5972_11),
    .I0(n92_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5972_s8.INIT=16'h3500;
  LUT4 n5973_s7 (
    .F(n5973_10),
    .I0(n5973_12),
    .I1(n5973_13),
    .I2(n5973_14),
    .I3(n5973_15) 
);
defparam n5973_s7.INIT=16'h0100;
  LUT4 n5973_s8 (
    .F(n5973_11),
    .I0(n93_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5973_s8.INIT=16'h3500;
  LUT4 n5974_s7 (
    .F(n5974_10),
    .I0(n5974_12),
    .I1(n5974_13),
    .I2(n5974_14),
    .I3(n5974_15) 
);
defparam n5974_s7.INIT=16'h0100;
  LUT4 n5974_s8 (
    .F(n5974_11),
    .I0(n94_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5974_s8.INIT=16'h3500;
  LUT4 n5975_s7 (
    .F(n5975_10),
    .I0(n5975_12),
    .I1(n5975_13),
    .I2(n5975_14),
    .I3(n5975_15) 
);
defparam n5975_s7.INIT=16'h0001;
  LUT4 n5975_s8 (
    .F(n5975_11),
    .I0(n95_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5975_s8.INIT=16'h3500;
  LUT4 n5976_s7 (
    .F(n5976_10),
    .I0(n5976_12),
    .I1(n5976_13),
    .I2(n5976_14),
    .I3(n5976_15) 
);
defparam n5976_s7.INIT=16'h0001;
  LUT4 n5976_s8 (
    .F(n5976_11),
    .I0(n96_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5976_s8.INIT=16'h3500;
  LUT4 n5977_s7 (
    .F(n5977_10),
    .I0(n5977_12),
    .I1(n5977_13),
    .I2(n5977_14),
    .I3(n5977_15) 
);
defparam n5977_s7.INIT=16'h0100;
  LUT4 n5977_s8 (
    .F(n5977_11),
    .I0(n97_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5977_s8.INIT=16'h3500;
  LUT4 n5978_s7 (
    .F(n5978_10),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[4]),
    .I2(n5978_12),
    .I3(n5978_13) 
);
defparam n5978_s7.INIT=16'hF100;
  LUT4 n5978_s8 (
    .F(n5978_11),
    .I0(n98_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5978_s8.INIT=16'h3500;
  LUT4 n5979_s7 (
    .F(n5979_10),
    .I0(n5979_12),
    .I1(n5979_13),
    .I2(n5979_14),
    .I3(n5979_15) 
);
defparam n5979_s7.INIT=16'h0100;
  LUT4 n5979_s8 (
    .F(n5979_11),
    .I0(n99_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5979_s8.INIT=16'h3500;
  LUT4 n5980_s7 (
    .F(n5980_10),
    .I0(n5980_12),
    .I1(n5980_13),
    .I2(n5980_14),
    .I3(n5980_15) 
);
defparam n5980_s7.INIT=16'h0100;
  LUT4 n5980_s8 (
    .F(n5980_11),
    .I0(n100_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5965_17),
    .I3(ff_busy_12) 
);
defparam n5980_s8.INIT=16'h3500;
  LUT4 n5981_s2 (
    .F(n5981_5),
    .I0(n5981_7),
    .I1(n6535_14),
    .I2(n5981_8),
    .I3(n5981_9) 
);
defparam n5981_s2.INIT=16'h7000;
  LUT4 n5981_s3 (
    .F(n5981_6),
    .I0(n5981_10),
    .I1(n101_9),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n5981_s3.INIT=16'h3A00;
  LUT4 n5982_s3 (
    .F(n5982_6),
    .I0(n5982_28),
    .I1(n6533_14),
    .I2(n5982_26),
    .I3(n5982_12) 
);
defparam n5982_s3.INIT=16'h0700;
  LUT4 n5982_s5 (
    .F(n5982_8),
    .I0(n5982_13),
    .I1(n102_9),
    .I2(ff_cache_vram_write),
    .I3(n5965_12) 
);
defparam n5982_s5.INIT=16'h3335;
  LUT4 n5983_s3 (
    .F(n5983_6),
    .I0(n5983_26),
    .I1(ff_priority[0]),
    .I2(n5983_9),
    .I3(n5983_18) 
);
defparam n5983_s3.INIT=16'hF400;
  LUT4 n5983_s4 (
    .F(n5983_7),
    .I0(n5983_22),
    .I1(ff_cache1_data_en_10),
    .I2(n5983_12),
    .I3(n5983_13) 
);
defparam n5983_s4.INIT=16'h7000;
  LUT4 n5984_s3 (
    .F(n5984_6),
    .I0(n5978_12),
    .I1(w_command_vram_wdata[28]),
    .I2(n5982_20),
    .I3(n5984_10) 
);
defparam n5984_s3.INIT=16'hB000;
  LUT4 n5985_s2 (
    .F(n5985_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[27]),
    .I2(n5978_12),
    .I3(n5985_7) 
);
defparam n5985_s2.INIT=16'hF100;
  LUT4 n5985_s3 (
    .F(n5985_6),
    .I0(n5985_8),
    .I1(n5985_9),
    .I2(n5985_10),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam n5985_s3.INIT=16'h0D00;
  LUT4 n5986_s2 (
    .F(n5986_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[26]),
    .I2(n5978_12),
    .I3(n5986_7) 
);
defparam n5986_s2.INIT=16'hF100;
  LUT4 n5986_s3 (
    .F(n5986_6),
    .I0(n5986_18),
    .I1(n5986_9),
    .I2(n5986_10),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam n5986_s3.INIT=16'h0700;
  LUT3 n5987_s2 (
    .F(n5987_5),
    .I0(n5987_7),
    .I1(n5987_8),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam n5987_s2.INIT=8'h70;
  LUT4 n5987_s3 (
    .F(n5987_6),
    .I0(n5987_17),
    .I1(n6535_14),
    .I2(n5987_10),
    .I3(n5987_11) 
);
defparam n5987_s3.INIT=16'h7000;
  LUT4 n5988_s2 (
    .F(n5988_5),
    .I0(n5988_7),
    .I1(ff_cache1_data_en_10),
    .I2(n5988_8),
    .I3(n5988_9) 
);
defparam n5988_s2.INIT=16'h7000;
  LUT4 n5988_s3 (
    .F(n5988_6),
    .I0(n5988_10),
    .I1(n108_9),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n5988_s3.INIT=16'h3500;
  LUT3 n5989_s2 (
    .F(n5989_5),
    .I0(n5989_7),
    .I1(n5989_8),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam n5989_s2.INIT=8'hE0;
  LUT4 n5989_s3 (
    .F(n5989_6),
    .I0(n5989_25),
    .I1(n6308_8),
    .I2(n5989_10),
    .I3(n5989_11) 
);
defparam n5989_s3.INIT=16'h7000;
  LUT4 n5990_s2 (
    .F(n5990_5),
    .I0(n5990_17),
    .I1(n6535_14),
    .I2(n5990_8),
    .I3(n5990_9) 
);
defparam n5990_s2.INIT=16'h7000;
  LUT4 n5990_s3 (
    .F(n5990_6),
    .I0(n5990_10),
    .I1(n5990_11),
    .I2(n5990_12),
    .I3(n5984_9) 
);
defparam n5990_s3.INIT=16'hA300;
  LUT4 n5991_s2 (
    .F(n5991_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[21]),
    .I2(n5978_12),
    .I3(n5991_7) 
);
defparam n5991_s2.INIT=16'hF100;
  LUT3 n5991_s3 (
    .F(n5991_6),
    .I0(n5991_8),
    .I1(n5991_9),
    .I2(n5991_18) 
);
defparam n5991_s3.INIT=8'hD0;
  LUT4 n5992_s2 (
    .F(n5992_5),
    .I0(n5992_7),
    .I1(n5992_8),
    .I2(ff_priority[1]),
    .I3(n5984_9) 
);
defparam n5992_s2.INIT=16'hCA00;
  LUT3 n5992_s3 (
    .F(n5992_6),
    .I0(n5992_9),
    .I1(n5992_10),
    .I2(n5992_18) 
);
defparam n5992_s3.INIT=8'h80;
  LUT4 n5993_s3 (
    .F(n5993_6),
    .I0(n5978_12),
    .I1(w_command_vram_wdata[19]),
    .I2(n5982_20),
    .I3(n5993_9) 
);
defparam n5993_s3.INIT=16'hB000;
  LUT4 n5994_s2 (
    .F(n5994_5),
    .I0(n5994_7),
    .I1(n5994_8),
    .I2(n5994_9),
    .I3(n5994_10) 
);
defparam n5994_s2.INIT=16'h0D00;
  LUT4 n5994_s3 (
    .F(n5994_6),
    .I0(n5994_11),
    .I1(n5994_12),
    .I2(n5994_13),
    .I3(n5994_19) 
);
defparam n5994_s3.INIT=16'hFE00;
  LUT4 n5995_s2 (
    .F(n5995_5),
    .I0(n5995_7),
    .I1(n5995_8),
    .I2(ff_priority[1]),
    .I3(n5984_9) 
);
defparam n5995_s2.INIT=16'hCA00;
  LUT3 n5995_s3 (
    .F(n5995_6),
    .I0(n5995_9),
    .I1(n5995_10),
    .I2(n5995_18) 
);
defparam n5995_s3.INIT=8'h80;
  LUT4 n5996_s2 (
    .F(n5996_5),
    .I0(n5996_6),
    .I1(n5996_20),
    .I2(n5996_8),
    .I3(n5965_12) 
);
defparam n5996_s2.INIT=16'h00F4;
  LUT3 n5997_s2 (
    .F(n5997_5),
    .I0(n5997_7),
    .I1(n5997_8),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam n5997_s2.INIT=8'hE0;
  LUT4 n5997_s3 (
    .F(n5997_6),
    .I0(n5997_25),
    .I1(n6308_8),
    .I2(n5997_10),
    .I3(n5997_11) 
);
defparam n5997_s3.INIT=16'h7000;
  LUT3 n5998_s2 (
    .F(n5998_5),
    .I0(n5998_7),
    .I1(n5998_8),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam n5998_s2.INIT=8'hE0;
  LUT4 n5998_s3 (
    .F(n5998_6),
    .I0(n5998_21),
    .I1(n6535_12),
    .I2(n5998_10),
    .I3(n5998_11) 
);
defparam n5998_s3.INIT=16'h7000;
  LUT4 n5999_s2 (
    .F(n5999_5),
    .I0(n5999_24),
    .I1(n6535_12),
    .I2(n5999_8),
    .I3(n5999_9) 
);
defparam n5999_s2.INIT=16'h7000;
  LUT4 n5999_s3 (
    .F(n5999_6),
    .I0(n5999_10),
    .I1(n5999_11),
    .I2(n5999_18),
    .I3(n5984_9) 
);
defparam n5999_s3.INIT=16'hF400;
  LUT3 n6000_s2 (
    .F(n6000_5),
    .I0(n6000_7),
    .I1(n6000_8),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam n6000_s2.INIT=8'hE0;
  LUT4 n6000_s3 (
    .F(n6000_6),
    .I0(n6000_19),
    .I1(n6535_14),
    .I2(n6000_10),
    .I3(n6000_11) 
);
defparam n6000_s3.INIT=16'h7000;
  LUT4 n6001_s2 (
    .F(n6001_5),
    .I0(n6001_21),
    .I1(n6308_8),
    .I2(n6001_8),
    .I3(n6001_9) 
);
defparam n6001_s2.INIT=16'h7000;
  LUT4 n6001_s3 (
    .F(n6001_6),
    .I0(n6001_10),
    .I1(n6001_21),
    .I2(n5986_9),
    .I3(n5984_9) 
);
defparam n6001_s3.INIT=16'h3A00;
  LUT4 n6002_s2 (
    .F(n6002_5),
    .I0(n6002_27),
    .I1(n6308_8),
    .I2(n5965_12),
    .I3(n6002_10) 
);
defparam n6002_s2.INIT=16'h0700;
  LUT4 n6002_s3 (
    .F(n6002_6),
    .I0(ff_flush_state[2]),
    .I1(n6002_23),
    .I2(ff_flush_state[1]),
    .I3(n6002_12) 
);
defparam n6002_s3.INIT=16'h4F00;
  LUT3 n6002_s4 (
    .F(n6002_7),
    .I0(n6002_13),
    .I1(n6002_14),
    .I2(n6002_19) 
);
defparam n6002_s4.INIT=8'hD0;
  LUT4 n6003_s3 (
    .F(n6003_6),
    .I0(n6003_23),
    .I1(n6533_14),
    .I2(n6003_10),
    .I3(n6003_11) 
);
defparam n6003_s3.INIT=16'h7000;
  LUT4 n6004_s2 (
    .F(n6004_5),
    .I0(n5978_12),
    .I1(w_command_vram_wdata[8]),
    .I2(n6004_7),
    .I3(n6004_8) 
);
defparam n6004_s2.INIT=16'hB000;
  LUT4 n6004_s3 (
    .F(n6004_6),
    .I0(n6004_9),
    .I1(n6004_10),
    .I2(n5984_9),
    .I3(n6004_25) 
);
defparam n6004_s3.INIT=16'h00EF;
  LUT4 n6005_s2 (
    .F(n6005_5),
    .I0(n6005_7),
    .I1(n6005_20),
    .I2(n5986_9),
    .I3(n5984_9) 
);
defparam n6005_s2.INIT=16'h3A00;
  LUT4 n6005_s3 (
    .F(n6005_6),
    .I0(n6005_9),
    .I1(n6533_14),
    .I2(n6005_10),
    .I3(n6005_11) 
);
defparam n6005_s3.INIT=16'h7000;
  LUT3 n6006_s2 (
    .F(n6006_5),
    .I0(n6006_7),
    .I1(n6006_8),
    .I2(n6006_9) 
);
defparam n6006_s2.INIT=8'h80;
  LUT3 n6007_s3 (
    .F(n6007_6),
    .I0(n6007_18),
    .I1(n6007_10),
    .I2(n6007_20) 
);
defparam n6007_s3.INIT=8'h40;
  LUT4 n6008_s2 (
    .F(n6008_5),
    .I0(n6008_7),
    .I1(n6008_18),
    .I2(n6008_9),
    .I3(n5984_9) 
);
defparam n6008_s2.INIT=16'h3A00;
  LUT4 n6008_s3 (
    .F(n6008_6),
    .I0(n6008_18),
    .I1(n6535_12),
    .I2(n6008_10),
    .I3(n6008_11) 
);
defparam n6008_s3.INIT=16'h7000;
  LUT4 n6009_s2 (
    .F(n6009_5),
    .I0(ff_flush_state[0]),
    .I1(n6009_9),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6009_s2.INIT=16'hC40D;
  LUT4 n6009_s3 (
    .F(n6009_6),
    .I0(n6009_24),
    .I1(n6308_8),
    .I2(n5965_12),
    .I3(n6009_11) 
);
defparam n6009_s3.INIT=16'h0700;
  LUT4 n6009_s4 (
    .F(n6009_7),
    .I0(n6009_12),
    .I1(n6009_13),
    .I2(ff_priority[1]),
    .I3(n5984_9) 
);
defparam n6009_s4.INIT=16'hCA00;
  LUT4 n6010_s3 (
    .F(n6010_6),
    .I0(n6010_23),
    .I1(n6308_8),
    .I2(n6010_10),
    .I3(n6010_11) 
);
defparam n6010_s3.INIT=16'h7000;
  LUT4 n6011_s2 (
    .F(n6011_5),
    .I0(n6011_7),
    .I1(n6011_8),
    .I2(ff_priority[0]),
    .I3(n5984_9) 
);
defparam n6011_s2.INIT=16'hCA00;
  LUT4 n6011_s3 (
    .F(n6011_6),
    .I0(n6011_19),
    .I1(n6535_12),
    .I2(n6011_10),
    .I3(n6011_11) 
);
defparam n6011_s3.INIT=16'h7000;
  LUT4 n6012_s3 (
    .F(n6012_6),
    .I0(n6012_28),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n6012_12) 
);
defparam n6012_s3.INIT=16'h8F00;
  LUT3 n6012_s4 (
    .F(n6012_7),
    .I0(n6012_26),
    .I1(n6012_14),
    .I2(n6012_15) 
);
defparam n6012_s4.INIT=8'h40;
  LUT4 n6013_s7 (
    .F(n6013_10),
    .I0(n6013_12),
    .I1(n6013_33),
    .I2(n6013_14),
    .I3(n6013_15) 
);
defparam n6013_s7.INIT=16'hB0BB;
  LUT3 n6013_s8 (
    .F(n6013_11),
    .I0(n6013_16),
    .I1(n6013_17),
    .I2(n5983_20) 
);
defparam n6013_s8.INIT=8'h0E;
  LUT4 n6014_s7 (
    .F(n6014_10),
    .I0(n6014_12),
    .I1(n6014_13),
    .I2(n6014_14),
    .I3(n6013_33) 
);
defparam n6014_s7.INIT=16'hB0BB;
  LUT3 n6014_s8 (
    .F(n6014_11),
    .I0(n6014_15),
    .I1(n6014_16),
    .I2(n5983_20) 
);
defparam n6014_s8.INIT=8'h0E;
  LUT4 n6015_s7 (
    .F(n6015_10),
    .I0(n6015_12),
    .I1(n6015_13),
    .I2(n6015_14),
    .I3(n6013_33) 
);
defparam n6015_s7.INIT=16'hB0BB;
  LUT3 n6015_s8 (
    .F(n6015_11),
    .I0(n6015_15),
    .I1(n6015_16),
    .I2(n5983_20) 
);
defparam n6015_s8.INIT=8'h0E;
  LUT4 n6016_s7 (
    .F(n6016_10),
    .I0(n6016_12),
    .I1(n6016_13),
    .I2(n6016_14),
    .I3(n6013_33) 
);
defparam n6016_s7.INIT=16'hB0BB;
  LUT3 n6016_s8 (
    .F(n6016_11),
    .I0(n6016_15),
    .I1(n6016_16),
    .I2(n5983_20) 
);
defparam n6016_s8.INIT=8'h0E;
  LUT3 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5388_7),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_already_read_s6.INIT=8'h10;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache0_already_read_13),
    .I1(ff_cache1_already_read_10),
    .I2(ff_cache1_address_17_16),
    .I3(n5388_7) 
);
defparam ff_cache1_already_read_s5.INIT=16'h0F77;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5388_7),
    .I2(n5753_9),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT3 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache2_already_read_17),
    .I1(n5388_7),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache2_already_read_s7.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(ff_cache3_already_read_18),
    .I1(ff_cache3_already_read_13) 
);
defparam ff_cache3_already_read_s7.INIT=4'h4;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6823_15),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h0777;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_start),
    .I1(ff_cache3_already_read_20) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6822_s5 (
    .F(n6822_11),
    .I0(n6822_15),
    .I1(n6822_16),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam n6822_s5.INIT=16'h0FEE;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n6822_15),
    .I2(ff_cache2_address_17_16),
    .I3(ff_busy_12) 
);
defparam ff_vram_wdata_31_s5.INIT=16'hEF00;
  LUT4 ff_cache0_address_16_s6 (
    .F(ff_cache0_address_16_11),
    .I0(ff_cache0_address_16_15),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache0_address_16_s6.INIT=16'h004F;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_16_15),
    .I1(ff_cache0_already_read_20),
    .I2(n5735_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_17_s6 (
    .F(ff_cache1_address_17_11),
    .I0(ff_cache1_address_17_13),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_17_14) 
);
defparam ff_cache1_address_17_s6.INIT=16'h00BF;
  LUT2 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_already_read_18) 
);
defparam ff_cache1_data_31_s8.INIT=4'h4;
  LUT3 ff_cache2_address_17_s6 (
    .F(ff_cache2_address_17_11),
    .I0(ff_cache2_address_17_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_17_14) 
);
defparam ff_cache2_address_17_s6.INIT=8'h07;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_17_s6 (
    .F(ff_cache3_address_17_11),
    .I0(ff_cache3_address_17_20),
    .I1(ff_cache3_address_17_14),
    .I2(n5388_7),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_address_17_s6.INIT=16'h00F1;
  LUT4 ff_cache3_address_17_s7 (
    .F(ff_cache3_address_17_12),
    .I0(ff_cache3_address_17_18),
    .I1(ff_cache3_address_17_14),
    .I2(ff_cache3_address_17_16),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_address_17_s7.INIT=16'hFE00;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_17_s11 (
    .F(ff_vram_address_17_15),
    .I0(ff_cache0_address_16_17),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_address_17_18),
    .I3(ff_busy_12) 
);
defparam ff_vram_address_17_s11.INIT=16'h4F00;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n5388_7),
    .I1(n6822_15),
    .I2(ff_cache0_address_16_17),
    .I3(ff_cache0_data_mask_2_21) 
);
defparam ff_cache0_data_en_s5.INIT=16'hBF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache3_already_read_18),
    .I1(ff_cache1_data_en_14),
    .I2(ff_cache1_data_en_12),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00EF;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5388_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_15),
    .I3(ff_cache3_already_read_18) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6822_23),
    .I1(n6308_8),
    .I2(ff_cache3_already_read_20) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache0_already_read_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache0_address_16_17),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache0_address_16_17),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache0_address_16_17),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_23),
    .I3(ff_cache3_data_mask_3_21) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_23),
    .I3(ff_cache3_data_mask_3_21) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_23),
    .I3(ff_cache3_data_mask_3_21) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_23),
    .I3(ff_cache3_data_mask_3_21) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_3_13),
    .I2(ff_cache0_address_16_17),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00F8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_34),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_busy_12),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_17_15) 
);
defparam ff_vram_valid_s5.INIT=16'h0007;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n386_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT2 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=4'h8;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_mask_3_19),
    .I1(ff_cache1_data_mask_3_17),
    .I2(ff_cache1_data_en_10),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h1000;
  LUT2 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_2_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_mask_1_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_0_s7.INIT=4'h1;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_already_read_17),
    .I1(ff_cache2_address_17_14),
    .I2(n5388_7),
    .I3(ff_cache2_data_mask_3_21) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF100;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache1_data_mask_3_13),
    .I1(w_cache2_hit),
    .I2(ff_cache0_already_read_13),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n6822_23),
    .I1(n6308_8),
    .I2(ff_cache2_data_mask_3_19),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0E00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache1_data_mask_2_12),
    .I1(w_cache2_hit),
    .I2(ff_cache0_already_read_13),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache1_data_mask_1_12),
    .I1(w_cache2_hit),
    .I2(ff_cache0_already_read_13),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache1_data_mask_0_12),
    .I1(w_cache2_hit),
    .I2(ff_cache0_already_read_13),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6308_s3 (
    .F(n6308_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6308_s3.INIT=8'h40;
  LUT2 n6824_s7 (
    .F(n6824_12),
    .I0(n6824_15),
    .I1(n6824_16) 
);
defparam n6824_s7.INIT=4'h8;
  LUT4 n6824_s8 (
    .F(n6824_13),
    .I0(n5965_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(n6824_17) 
);
defparam n6824_s8.INIT=16'h0040;
  LUT2 n6824_s9 (
    .F(n6824_14),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6824_s9.INIT=4'h1;
  LUT2 n6822_s7 (
    .F(n6822_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6822_s7.INIT=4'h6;
  LUT4 n5964_s5 (
    .F(n5964_10),
    .I0(w_command_vram_write),
    .I1(n6824_12),
    .I2(n5965_17),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam n5964_s5.INIT=16'h0FBB;
  LUT2 n5753_s4 (
    .F(n5753_9),
    .I0(n73_3),
    .I1(ff_cache3_data_en) 
);
defparam n5753_s4.INIT=4'h4;
  LUT3 n5753_s5 (
    .F(n5753_10),
    .I0(n5388_7),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam n5753_s5.INIT=8'h40;
  LUT2 n5735_s4 (
    .F(n5735_9),
    .I0(n19_3),
    .I1(ff_cache0_data_en) 
);
defparam n5735_s4.INIT=4'h4;
  LUT4 n5965_s10 (
    .F(n5965_13),
    .I0(ff_cache2_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5965_s10.INIT=16'hAC00;
  LUT4 n5965_s11 (
    .F(n5965_14),
    .I0(ff_cache3_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5965_s11.INIT=16'hAC00;
  LUT4 n5965_s12 (
    .F(n5965_15),
    .I0(ff_cache0_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5965_s12.INIT=16'hAC00;
  LUT4 n5965_s13 (
    .F(n5965_16),
    .I0(n5965_26),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache1_data_en_10),
    .I3(n5978_12) 
);
defparam n5965_s13.INIT=16'h50FC;
  LUT3 n5965_s14 (
    .F(n5965_17),
    .I0(n5965_21),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache_vram_write) 
);
defparam n5965_s14.INIT=8'h07;
  LUT4 n5966_s9 (
    .F(n5966_12),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5966_s9.INIT=16'hAC00;
  LUT4 n5966_s10 (
    .F(n5966_13),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5966_s10.INIT=16'hAC00;
  LUT4 n5966_s11 (
    .F(n5966_14),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5966_s11.INIT=16'hAC00;
  LUT4 n5966_s12 (
    .F(n5966_15),
    .I0(n5966_18),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_data_en_10),
    .I3(n5978_12) 
);
defparam n5966_s12.INIT=16'h50FC;
  LUT4 n5967_s9 (
    .F(n5967_12),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5967_s9.INIT=16'hAC00;
  LUT4 n5967_s10 (
    .F(n5967_13),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n5967_s10.INIT=16'hAC00;
  LUT4 n5967_s11 (
    .F(n5967_14),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5967_s11.INIT=16'hAC00;
  LUT4 n5967_s12 (
    .F(n5967_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[15]),
    .I2(n5978_12),
    .I3(n5967_17) 
);
defparam n5967_s12.INIT=16'h00F1;
  LUT4 n5968_s9 (
    .F(n5968_12),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n5968_s9.INIT=16'hAC00;
  LUT4 n5968_s10 (
    .F(n5968_13),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5968_s10.INIT=16'hAC00;
  LUT4 n5968_s11 (
    .F(n5968_14),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5968_s11.INIT=16'hAC00;
  LUT4 n5968_s12 (
    .F(n5968_15),
    .I0(ff_cache3_data_en_10),
    .I1(w_command_vram_address[14]),
    .I2(n5978_12),
    .I3(n5968_16) 
);
defparam n5968_s12.INIT=16'h00F1;
  LUT4 n5969_s9 (
    .F(n5969_12),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5969_s9.INIT=16'hAC00;
  LUT4 n5969_s10 (
    .F(n5969_13),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n5969_s10.INIT=16'hAC00;
  LUT4 n5969_s11 (
    .F(n5969_14),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5969_s11.INIT=16'hAC00;
  LUT4 n5969_s12 (
    .F(n5969_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[13]),
    .I2(n5978_12),
    .I3(n5969_16) 
);
defparam n5969_s12.INIT=16'h00F1;
  LUT4 n5970_s9 (
    .F(n5970_12),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n5970_s9.INIT=16'hAC00;
  LUT4 n5970_s10 (
    .F(n5970_13),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5970_s10.INIT=16'hAC00;
  LUT4 n5970_s11 (
    .F(n5970_14),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5970_s11.INIT=16'hAC00;
  LUT4 n5970_s12 (
    .F(n5970_15),
    .I0(ff_cache3_data_en_10),
    .I1(w_command_vram_address[12]),
    .I2(n5978_12),
    .I3(n5970_16) 
);
defparam n5970_s12.INIT=16'h00F1;
  LUT4 n5971_s9 (
    .F(n5971_12),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5971_s9.INIT=16'hAC00;
  LUT4 n5971_s10 (
    .F(n5971_13),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n5971_s10.INIT=16'hAC00;
  LUT4 n5971_s11 (
    .F(n5971_14),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5971_s11.INIT=16'hAC00;
  LUT4 n5971_s12 (
    .F(n5971_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[11]),
    .I2(n5978_12),
    .I3(n5971_16) 
);
defparam n5971_s12.INIT=16'h00F1;
  LUT4 n5972_s9 (
    .F(n5972_12),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5972_s9.INIT=16'hAC00;
  LUT4 n5972_s10 (
    .F(n5972_13),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5972_s10.INIT=16'hAC00;
  LUT4 n5972_s11 (
    .F(n5972_14),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5972_s11.INIT=16'hAC00;
  LUT4 n5972_s12 (
    .F(n5972_15),
    .I0(n5972_18),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache1_data_en_10),
    .I3(n5978_12) 
);
defparam n5972_s12.INIT=16'h50FC;
  LUT4 n5973_s9 (
    .F(n5973_12),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5973_s9.INIT=16'hAC00;
  LUT4 n5973_s10 (
    .F(n5973_13),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n5973_s10.INIT=16'hAC00;
  LUT4 n5973_s11 (
    .F(n5973_14),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5973_s11.INIT=16'hAC00;
  LUT4 n5973_s12 (
    .F(n5973_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[9]),
    .I2(n5978_12),
    .I3(n5973_16) 
);
defparam n5973_s12.INIT=16'h00F1;
  LUT4 n5974_s9 (
    .F(n5974_12),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n5974_s9.INIT=16'hAC00;
  LUT4 n5974_s10 (
    .F(n5974_13),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5974_s10.INIT=16'hAC00;
  LUT4 n5974_s11 (
    .F(n5974_14),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5974_s11.INIT=16'hAC00;
  LUT4 n5974_s12 (
    .F(n5974_15),
    .I0(ff_cache3_data_en_10),
    .I1(w_command_vram_address[8]),
    .I2(n5978_12),
    .I3(n5974_16) 
);
defparam n5974_s12.INIT=16'h00F1;
  LUT4 n5975_s9 (
    .F(n5975_12),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5975_s9.INIT=16'hAC00;
  LUT4 n5975_s10 (
    .F(n5975_13),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5975_s10.INIT=16'hAC00;
  LUT4 n5975_s11 (
    .F(n5975_14),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5975_s11.INIT=16'hAC00;
  LUT4 n5975_s12 (
    .F(n5975_15),
    .I0(n5975_18),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_data_en_10),
    .I3(n5978_12) 
);
defparam n5975_s12.INIT=16'h50FC;
  LUT4 n5976_s9 (
    .F(n5976_12),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5976_s9.INIT=16'hAC00;
  LUT4 n5976_s10 (
    .F(n5976_13),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5976_s10.INIT=16'hAC00;
  LUT4 n5976_s11 (
    .F(n5976_14),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5976_s11.INIT=16'hAC00;
  LUT4 n5976_s12 (
    .F(n5976_15),
    .I0(n5976_18),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache1_data_en_10),
    .I3(n5978_12) 
);
defparam n5976_s12.INIT=16'h50FC;
  LUT4 n5977_s9 (
    .F(n5977_12),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5977_s9.INIT=16'hAC00;
  LUT4 n5977_s10 (
    .F(n5977_13),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5977_s10.INIT=16'hAC00;
  LUT4 n5977_s11 (
    .F(n5977_14),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n5977_s11.INIT=16'hAC00;
  LUT4 n5977_s12 (
    .F(n5977_15),
    .I0(ff_cache3_data_en_10),
    .I1(w_command_vram_address[5]),
    .I2(n5978_12),
    .I3(n5977_16) 
);
defparam n5977_s12.INIT=16'h00F1;
  LUT2 n5978_s9 (
    .F(n5978_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5978_s9.INIT=4'h6;
  LUT4 n5978_s10 (
    .F(n5978_13),
    .I0(n5978_14),
    .I1(n5978_15),
    .I2(n5978_16),
    .I3(n5978_17) 
);
defparam n5978_s10.INIT=16'h0001;
  LUT4 n5979_s9 (
    .F(n5979_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n5979_s9.INIT=16'hAC00;
  LUT4 n5979_s10 (
    .F(n5979_13),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5979_s10.INIT=16'hAC00;
  LUT4 n5979_s11 (
    .F(n5979_14),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5979_s11.INIT=16'hAC00;
  LUT4 n5979_s12 (
    .F(n5979_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[3]),
    .I2(n5978_12),
    .I3(n5979_16) 
);
defparam n5979_s12.INIT=16'h00F1;
  LUT4 n5980_s9 (
    .F(n5980_12),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5980_s9.INIT=16'hAC00;
  LUT4 n5980_s10 (
    .F(n5980_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n5980_s10.INIT=16'hAC00;
  LUT4 n5980_s11 (
    .F(n5980_14),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5980_s11.INIT=16'hAC00;
  LUT4 n5980_s12 (
    .F(n5980_15),
    .I0(n5978_12),
    .I1(w_command_vram_address[2]),
    .I2(n5980_16),
    .I3(n5982_20) 
);
defparam n5980_s12.INIT=16'h0B00;
  LUT4 n5981_s4 (
    .F(n5981_7),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5981_s4.INIT=16'hCACC;
  LUT4 n5981_s5 (
    .F(n5981_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[31]),
    .I2(n5978_12),
    .I3(n5981_12) 
);
defparam n5981_s5.INIT=16'h00F1;
  LUT4 n5981_s6 (
    .F(n5981_9),
    .I0(n5981_13),
    .I1(n6533_14),
    .I2(n5981_18),
    .I3(n6535_12) 
);
defparam n5981_s6.INIT=16'h0777;
  LUT4 n5981_s7 (
    .F(n5981_10),
    .I0(n6008_9),
    .I1(n5981_18),
    .I2(n5981_15),
    .I3(n5981_16) 
);
defparam n5981_s7.INIT=16'h0007;
  LUT4 n5982_s6 (
    .F(n5982_9),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5982_s6.INIT=16'hCACC;
  LUT4 n5982_s9 (
    .F(n5982_12),
    .I0(n5982_24),
    .I1(n6535_14),
    .I2(n5982_16),
    .I3(n6308_8) 
);
defparam n5982_s9.INIT=16'h0777;
  LUT4 n5982_s10 (
    .F(n5982_13),
    .I0(n6012_10),
    .I1(n5982_24),
    .I2(n5982_17),
    .I3(n5982_18) 
);
defparam n5982_s10.INIT=16'h000D;
  LUT4 n5983_s6 (
    .F(n5983_9),
    .I0(n5983_28),
    .I1(n5983_30),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5983_s6.INIT=16'h03F5;
  LUT4 n5983_s9 (
    .F(n5983_12),
    .I0(n5983_30),
    .I1(n6308_8),
    .I2(n5983_24),
    .I3(n5982_20) 
);
defparam n5983_s9.INIT=16'h0700;
  LUT4 n5983_s10 (
    .F(n5983_13),
    .I0(n5983_28),
    .I1(n6533_14),
    .I2(n5983_26),
    .I3(n6535_12) 
);
defparam n5983_s10.INIT=16'h0777;
  LUT4 n5984_s4 (
    .F(n5984_7),
    .I0(n5984_20),
    .I1(n5984_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5984_s4.INIT=16'hCFFA;
  LUT4 n5984_s5 (
    .F(n5984_8),
    .I0(n5984_13),
    .I1(n5984_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5984_s5.INIT=16'hFACF;
  LUT2 n5984_s6 (
    .F(n5984_9),
    .I0(ff_cache_vram_write),
    .I1(ff_busy_12) 
);
defparam n5984_s6.INIT=4'h4;
  LUT4 n5984_s7 (
    .F(n5984_10),
    .I0(n5984_18),
    .I1(n6535_12),
    .I2(n5984_15),
    .I3(n5984_16) 
);
defparam n5984_s7.INIT=16'h0700;
  LUT4 n5985_s4 (
    .F(n5985_7),
    .I0(n5985_17),
    .I1(n6308_8),
    .I2(n5985_12),
    .I3(n5985_13) 
);
defparam n5985_s4.INIT=16'h0700;
  LUT4 n5985_s5 (
    .F(n5985_8),
    .I0(ff_priority[0]),
    .I1(n5985_14),
    .I2(n5985_17),
    .I3(ff_priority[1]) 
);
defparam n5985_s5.INIT=16'hF0EE;
  LUT3 n5985_s6 (
    .F(n5985_9),
    .I0(n5985_15),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5985_s6.INIT=8'hD0;
  LUT4 n5985_s7 (
    .F(n5985_10),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5965_19),
    .I3(n6008_9) 
);
defparam n5985_s7.INIT=16'hAC00;
  LUT4 n5986_s4 (
    .F(n5986_7),
    .I0(n5986_18),
    .I1(n6308_8),
    .I2(n5986_11),
    .I3(n5986_12) 
);
defparam n5986_s4.INIT=16'h0700;
  LUT2 n5986_s6 (
    .F(n5986_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5986_s6.INIT=4'h4;
  LUT3 n5986_s7 (
    .F(n5986_10),
    .I0(n5986_13),
    .I1(ff_priority[0]),
    .I2(n5986_14) 
);
defparam n5986_s7.INIT=8'hE0;
  LUT4 n5987_s4 (
    .F(n5987_7),
    .I0(n5987_23),
    .I1(n5987_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5987_s4.INIT=16'hCFFA;
  LUT4 n5987_s5 (
    .F(n5987_8),
    .I0(n5987_25),
    .I1(n5987_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5987_s5.INIT=16'hFACF;
  LUT4 n5987_s7 (
    .F(n5987_10),
    .I0(n5987_23),
    .I1(n6533_14),
    .I2(n5987_25),
    .I3(n6308_8) 
);
defparam n5987_s7.INIT=16'h0777;
  LUT3 n5987_s8 (
    .F(n5987_11),
    .I0(n5987_21),
    .I1(n6535_12),
    .I2(n5987_19) 
);
defparam n5987_s8.INIT=8'h07;
  LUT4 n5988_s4 (
    .F(n5988_7),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5988_s4.INIT=16'hCACC;
  LUT4 n5988_s5 (
    .F(n5988_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[24]),
    .I2(n5978_12),
    .I3(n5988_11) 
);
defparam n5988_s5.INIT=16'h00F1;
  LUT4 n5988_s6 (
    .F(n5988_9),
    .I0(n5988_17),
    .I1(n6533_14),
    .I2(n5988_13),
    .I3(n6535_12) 
);
defparam n5988_s6.INIT=16'h0777;
  LUT4 n5988_s7 (
    .F(n5988_10),
    .I0(n5988_17),
    .I1(ff_cache0_already_read_14),
    .I2(n5988_14),
    .I3(n5988_15) 
);
defparam n5988_s7.INIT=16'h000B;
  LUT4 n5989_s4 (
    .F(n5989_7),
    .I0(n5989_17),
    .I1(n5989_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5989_s4.INIT=16'h3500;
  LUT4 n5989_s5 (
    .F(n5989_8),
    .I0(n5989_23),
    .I1(n5989_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s5.INIT=16'h0305;
  LUT3 n5989_s7 (
    .F(n5989_10),
    .I0(n5989_23),
    .I1(n6533_14),
    .I2(n5989_19) 
);
defparam n5989_s7.INIT=8'h07;
  LUT4 n5989_s8 (
    .F(n5989_11),
    .I0(n5989_17),
    .I1(n6535_14),
    .I2(n5989_21),
    .I3(n6535_12) 
);
defparam n5989_s8.INIT=16'h0777;
  LUT4 n5990_s5 (
    .F(n5990_8),
    .I0(n5990_21),
    .I1(n6533_14),
    .I2(n5990_19),
    .I3(n6535_12) 
);
defparam n5990_s5.INIT=16'h0777;
  LUT4 n5990_s6 (
    .F(n5990_9),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[22]),
    .I2(n5978_12),
    .I3(n5990_15) 
);
defparam n5990_s6.INIT=16'h00F1;
  LUT4 n5990_s7 (
    .F(n5990_10),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5965_18),
    .I3(ff_priority[1]) 
);
defparam n5990_s7.INIT=16'h5300;
  LUT2 n5990_s8 (
    .F(n5990_11),
    .I0(n5990_19),
    .I1(ff_priority[1]) 
);
defparam n5990_s8.INIT=4'h8;
  LUT4 n5990_s9 (
    .F(n5990_12),
    .I0(n5990_21),
    .I1(n5990_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5990_s9.INIT=16'h0CFA;
  LUT4 n5991_s4 (
    .F(n5991_7),
    .I0(n5991_22),
    .I1(n6308_8),
    .I2(n5991_12),
    .I3(n5991_13) 
);
defparam n5991_s4.INIT=16'h0700;
  LUT4 n5991_s5 (
    .F(n5991_8),
    .I0(ff_priority[0]),
    .I1(n5991_20),
    .I2(n5991_22),
    .I3(ff_priority[1]) 
);
defparam n5991_s5.INIT=16'hF0EE;
  LUT3 n5991_s6 (
    .F(n5991_9),
    .I0(n5991_15),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5991_s6.INIT=8'hD0;
  LUT3 n5992_s4 (
    .F(n5992_7),
    .I0(n5992_26),
    .I1(n5992_20),
    .I2(ff_priority[0]) 
);
defparam n5992_s4.INIT=8'h35;
  LUT3 n5992_s5 (
    .F(n5992_8),
    .I0(n5992_28),
    .I1(n5992_24),
    .I2(ff_priority[0]) 
);
defparam n5992_s5.INIT=8'h35;
  LUT3 n5992_s6 (
    .F(n5992_9),
    .I0(n5992_24),
    .I1(n6535_12),
    .I2(n5992_22) 
);
defparam n5992_s6.INIT=8'h07;
  LUT4 n5992_s7 (
    .F(n5992_10),
    .I0(n5992_20),
    .I1(n6535_14),
    .I2(n5992_26),
    .I3(n6533_14) 
);
defparam n5992_s7.INIT=16'h0777;
  LUT4 n5993_s4 (
    .F(n5993_7),
    .I0(n5993_10),
    .I1(n5993_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5993_s4.INIT=16'h0305;
  LUT4 n5993_s5 (
    .F(n5993_8),
    .I0(n5993_12),
    .I1(n5993_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5993_s5.INIT=16'h3500;
  LUT4 n5993_s6 (
    .F(n5993_9),
    .I0(n5993_17),
    .I1(n6535_12),
    .I2(n5993_14),
    .I3(n5993_15) 
);
defparam n5993_s6.INIT=16'h0700;
  LUT3 n5994_s4 (
    .F(n5994_7),
    .I0(n5994_21),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5994_s4.INIT=8'h0B;
  LUT3 n5994_s5 (
    .F(n5994_8),
    .I0(n5994_23),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n5994_s5.INIT=8'hD0;
  LUT4 n5994_s6 (
    .F(n5994_9),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5994_s6.INIT=16'hAC00;
  LUT4 n5994_s7 (
    .F(n5994_10),
    .I0(n5978_12),
    .I1(w_command_vram_wdata[18]),
    .I2(n5965_12),
    .I3(n5994_17) 
);
defparam n5994_s7.INIT=16'h000B;
  LUT4 n5994_s8 (
    .F(n5994_11),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5965_18),
    .I3(ff_priority[1]) 
);
defparam n5994_s8.INIT=16'h5300;
  LUT4 n5994_s9 (
    .F(n5994_12),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_14) 
);
defparam n5994_s9.INIT=16'h5300;
  LUT3 n5994_s10 (
    .F(n5994_13),
    .I0(n5994_21),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5994_s10.INIT=8'hD0;
  LUT3 n5995_s4 (
    .F(n5995_7),
    .I0(n5995_26),
    .I1(n5995_20),
    .I2(ff_priority[0]) 
);
defparam n5995_s4.INIT=8'h35;
  LUT3 n5995_s5 (
    .F(n5995_8),
    .I0(n5995_28),
    .I1(n5995_24),
    .I2(ff_priority[0]) 
);
defparam n5995_s5.INIT=8'h35;
  LUT3 n5995_s6 (
    .F(n5995_9),
    .I0(n5995_20),
    .I1(n6535_14),
    .I2(n5995_22) 
);
defparam n5995_s6.INIT=8'h07;
  LUT4 n5995_s7 (
    .F(n5995_10),
    .I0(n5995_28),
    .I1(n6308_8),
    .I2(n5995_24),
    .I3(n6535_12) 
);
defparam n5995_s7.INIT=16'h0777;
  LUT4 n5996_s3 (
    .F(n5996_6),
    .I0(ff_priority[1]),
    .I1(n5996_9),
    .I2(ff_priority[0]),
    .I3(n5996_10) 
);
defparam n5996_s3.INIT=16'h4F00;
  LUT4 n5996_s5 (
    .F(n5996_8),
    .I0(n5996_12),
    .I1(n6308_8),
    .I2(n5996_13),
    .I3(n5996_22) 
);
defparam n5996_s5.INIT=16'h7000;
  LUT4 n5997_s4 (
    .F(n5997_7),
    .I0(n5997_23),
    .I1(n5997_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5997_s4.INIT=16'h0305;
  LUT4 n5997_s5 (
    .F(n5997_8),
    .I0(n5997_17),
    .I1(n5997_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5997_s5.INIT=16'h3500;
  LUT4 n5997_s7 (
    .F(n5997_10),
    .I0(n5997_17),
    .I1(n6535_14),
    .I2(n5997_21),
    .I3(n6535_12) 
);
defparam n5997_s7.INIT=16'h0777;
  LUT3 n5997_s8 (
    .F(n5997_11),
    .I0(n5997_23),
    .I1(n6533_14),
    .I2(n5997_19) 
);
defparam n5997_s8.INIT=8'h07;
  LUT4 n5998_s4 (
    .F(n5998_7),
    .I0(n5998_23),
    .I1(n5998_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5998_s4.INIT=16'h0305;
  LUT4 n5998_s5 (
    .F(n5998_8),
    .I0(n5998_25),
    .I1(n5998_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5998_s5.INIT=16'h3500;
  LUT3 n5998_s7 (
    .F(n5998_10),
    .I0(n5998_25),
    .I1(n6308_8),
    .I2(n5998_17) 
);
defparam n5998_s7.INIT=8'h07;
  LUT4 n5998_s8 (
    .F(n5998_11),
    .I0(n5998_19),
    .I1(n6535_14),
    .I2(n5998_23),
    .I3(n6533_14) 
);
defparam n5998_s8.INIT=16'h0777;
  LUT4 n5999_s5 (
    .F(n5999_8),
    .I0(n5999_26),
    .I1(n6533_14),
    .I2(n5999_22),
    .I3(n5982_20) 
);
defparam n5999_s5.INIT=16'h0700;
  LUT4 n5999_s6 (
    .F(n5999_9),
    .I0(n5999_20),
    .I1(n6535_14),
    .I2(n5999_28),
    .I3(n6308_8) 
);
defparam n5999_s6.INIT=16'h0777;
  LUT3 n5999_s7 (
    .F(n5999_10),
    .I0(n5999_20),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5999_s7.INIT=8'hE0;
  LUT4 n5999_s8 (
    .F(n5999_11),
    .I0(n5999_26),
    .I1(ff_priority[0]),
    .I2(n5999_28),
    .I3(ff_priority[1]) 
);
defparam n5999_s8.INIT=16'h0FDD;
  LUT4 n6000_s4 (
    .F(n6000_7),
    .I0(n6000_23),
    .I1(n6000_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6000_s4.INIT=16'h0305;
  LUT4 n6000_s5 (
    .F(n6000_8),
    .I0(n6000_25),
    .I1(n6000_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6000_s5.INIT=16'h3500;
  LUT3 n6000_s7 (
    .F(n6000_10),
    .I0(n6000_25),
    .I1(n6308_8),
    .I2(n6000_17) 
);
defparam n6000_s7.INIT=8'h07;
  LUT4 n6000_s8 (
    .F(n6000_11),
    .I0(n6000_23),
    .I1(n6533_14),
    .I2(n6000_21),
    .I3(n6535_12) 
);
defparam n6000_s8.INIT=16'h0777;
  LUT4 n6001_s5 (
    .F(n6001_8),
    .I0(n6001_17),
    .I1(n6535_14),
    .I2(n6001_19),
    .I3(n6533_14) 
);
defparam n6001_s5.INIT=16'h0777;
  LUT4 n6001_s6 (
    .F(n6001_9),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[11]),
    .I2(n5978_12),
    .I3(n6001_13) 
);
defparam n6001_s6.INIT=16'h00F1;
  LUT4 n6001_s7 (
    .F(n6001_10),
    .I0(n6001_19),
    .I1(ff_priority[0]),
    .I2(n6001_14),
    .I3(n6001_15) 
);
defparam n6001_s7.INIT=16'h000D;
  LUT4 n6002_s7 (
    .F(n6002_10),
    .I0(n6002_25),
    .I1(n6533_14),
    .I2(w_command_vram_wdata[10]),
    .I3(n5978_12) 
);
defparam n6002_s7.INIT=16'h7707;
  LUT3 n6002_s9 (
    .F(n6002_12),
    .I0(n6002_21),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]) 
);
defparam n6002_s9.INIT=8'h0B;
  LUT4 n6002_s10 (
    .F(n6002_13),
    .I0(ff_priority[0]),
    .I1(n6002_25),
    .I2(n6002_27),
    .I3(ff_priority[1]) 
);
defparam n6002_s10.INIT=16'hF0EE;
  LUT3 n6002_s11 (
    .F(n6002_14),
    .I0(n6002_21),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n6002_s11.INIT=8'hD0;
  LUT4 n6003_s4 (
    .F(n6003_7),
    .I0(n6003_23),
    .I1(n6003_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6003_s4.INIT=16'h0305;
  LUT4 n6003_s5 (
    .F(n6003_8),
    .I0(n6003_17),
    .I1(n6003_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6003_s5.INIT=16'h3500;
  LUT4 n6003_s7 (
    .F(n6003_10),
    .I0(n6003_21),
    .I1(n6535_12),
    .I2(n6003_19),
    .I3(n5982_20) 
);
defparam n6003_s7.INIT=16'h0700;
  LUT4 n6003_s8 (
    .F(n6003_11),
    .I0(n6003_17),
    .I1(n6535_14),
    .I2(n6003_25),
    .I3(n6308_8) 
);
defparam n6003_s8.INIT=16'h0777;
  LUT4 n6004_s4 (
    .F(n6004_7),
    .I0(n6004_21),
    .I1(n6533_14),
    .I2(n6004_19),
    .I3(n6535_12) 
);
defparam n6004_s4.INIT=16'h0777;
  LUT4 n6004_s5 (
    .F(n6004_8),
    .I0(n6004_17),
    .I1(n6535_14),
    .I2(n6004_23),
    .I3(n6308_8) 
);
defparam n6004_s5.INIT=16'h0777;
  LUT4 n6004_s6 (
    .F(n6004_9),
    .I0(n6004_21),
    .I1(n6004_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6004_s6.INIT=16'h0305;
  LUT4 n6004_s7 (
    .F(n6004_10),
    .I0(n6004_23),
    .I1(n6004_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6004_s7.INIT=16'h3500;
  LUT3 n6005_s4 (
    .F(n6005_7),
    .I0(n6005_18),
    .I1(ff_priority[1]),
    .I2(n6005_13) 
);
defparam n6005_s4.INIT=8'h70;
  LUT4 n6005_s6 (
    .F(n6005_9),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6005_s6.INIT=16'hCACC;
  LUT3 n6005_s7 (
    .F(n6005_10),
    .I0(n6005_18),
    .I1(n6535_12),
    .I2(n6005_15) 
);
defparam n6005_s7.INIT=8'h70;
  LUT4 n6005_s8 (
    .F(n6005_11),
    .I0(n6005_16),
    .I1(n6535_14),
    .I2(n6005_20),
    .I3(n6308_8) 
);
defparam n6005_s8.INIT=16'h0777;
  LUT4 n6006_s4 (
    .F(n6006_7),
    .I0(n6006_23),
    .I1(n6308_8),
    .I2(n6006_19),
    .I3(n6535_12) 
);
defparam n6006_s4.INIT=16'h0777;
  LUT4 n6006_s5 (
    .F(n6006_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[6]),
    .I2(n5978_12),
    .I3(n5965_12) 
);
defparam n6006_s5.INIT=16'h00F1;
  LUT4 n6006_s6 (
    .F(n6006_9),
    .I0(n6006_17),
    .I1(n6535_14),
    .I2(n6006_21),
    .I3(n6533_14) 
);
defparam n6006_s6.INIT=16'h0777;
  LUT4 n6006_s7 (
    .F(n6006_10),
    .I0(n6006_23),
    .I1(n6006_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6006_s7.INIT=16'hFACF;
  LUT4 n6006_s8 (
    .F(n6006_11),
    .I0(n6006_21),
    .I1(n6006_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6006_s8.INIT=16'hCFFA;
  LUT4 n6007_s4 (
    .F(n6007_7),
    .I0(n6007_28),
    .I1(n6007_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6007_s4.INIT=16'hCFFA;
  LUT4 n6007_s5 (
    .F(n6007_8),
    .I0(n6007_30),
    .I1(n6007_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6007_s5.INIT=16'hFACF;
  LUT4 n6007_s7 (
    .F(n6007_10),
    .I0(n6007_28),
    .I1(n6533_14),
    .I2(n6007_30),
    .I3(n6308_8) 
);
defparam n6007_s7.INIT=16'h0777;
  LUT3 n6008_s4 (
    .F(n6008_7),
    .I0(n6008_20),
    .I1(ff_priority[1]),
    .I2(n6008_13) 
);
defparam n6008_s4.INIT=8'h70;
  LUT2 n6008_s6 (
    .F(n6008_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6008_s6.INIT=4'h8;
  LUT3 n6008_s7 (
    .F(n6008_10),
    .I0(n6008_20),
    .I1(n6308_8),
    .I2(n6008_14) 
);
defparam n6008_s7.INIT=8'h70;
  LUT4 n6008_s8 (
    .F(n6008_11),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[4]),
    .I2(n5978_12),
    .I3(n5965_12) 
);
defparam n6008_s8.INIT=16'h00F1;
  LUT4 n6009_s6 (
    .F(n6009_9),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n6009_s6.INIT=16'hACCC;
  LUT4 n6009_s8 (
    .F(n6009_11),
    .I0(n6009_22),
    .I1(n6533_14),
    .I2(n6009_20),
    .I3(n6535_12) 
);
defparam n6009_s8.INIT=16'h0777;
  LUT3 n6009_s9 (
    .F(n6009_12),
    .I0(n6009_22),
    .I1(n6009_18),
    .I2(ff_priority[0]) 
);
defparam n6009_s9.INIT=8'hC5;
  LUT3 n6009_s10 (
    .F(n6009_13),
    .I0(n6009_24),
    .I1(n6009_20),
    .I2(ff_priority[0]) 
);
defparam n6009_s10.INIT=8'h35;
  LUT4 n6010_s4 (
    .F(n6010_7),
    .I0(n6010_21),
    .I1(n6010_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6010_s4.INIT=16'hCFFA;
  LUT4 n6010_s5 (
    .F(n6010_8),
    .I0(n6010_23),
    .I1(n6010_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6010_s5.INIT=16'hFACF;
  LUT3 n6010_s7 (
    .F(n6010_10),
    .I0(n6010_19),
    .I1(n6535_12),
    .I2(n6010_15) 
);
defparam n6010_s7.INIT=8'h70;
  LUT4 n6010_s8 (
    .F(n6010_11),
    .I0(n6010_17),
    .I1(n6535_14),
    .I2(n6010_21),
    .I3(n6533_14) 
);
defparam n6010_s8.INIT=16'h0777;
  LUT3 n6011_s4 (
    .F(n6011_7),
    .I0(n6011_21),
    .I1(n6011_23),
    .I2(ff_priority[1]) 
);
defparam n6011_s4.INIT=8'h35;
  LUT3 n6011_s5 (
    .F(n6011_8),
    .I0(n6011_17),
    .I1(n6011_19),
    .I2(ff_priority[1]) 
);
defparam n6011_s5.INIT=8'h35;
  LUT3 n6011_s7 (
    .F(n6011_10),
    .I0(n6011_21),
    .I1(n6533_14),
    .I2(n6011_15) 
);
defparam n6011_s7.INIT=8'h70;
  LUT4 n6011_s8 (
    .F(n6011_11),
    .I0(n6011_17),
    .I1(n6535_14),
    .I2(n6011_23),
    .I3(n6308_8) 
);
defparam n6011_s8.INIT=16'h0777;
  LUT2 n6012_s7 (
    .F(n6012_10),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n6012_s7.INIT=4'h4;
  LUT4 n6012_s9 (
    .F(n6012_12),
    .I0(ff_priority[0]),
    .I1(n6012_32),
    .I2(n6012_30),
    .I3(ff_priority[1]) 
);
defparam n6012_s9.INIT=16'hEEF0;
  LUT3 n6012_s11 (
    .F(n6012_14),
    .I0(n6012_32),
    .I1(n6308_8),
    .I2(n6012_22) 
);
defparam n6012_s11.INIT=8'h70;
  LUT4 n6012_s12 (
    .F(n6012_15),
    .I0(n6012_30),
    .I1(n6533_14),
    .I2(n6012_28),
    .I3(n6535_12) 
);
defparam n6012_s12.INIT=16'h0777;
  LUT4 n6013_s9 (
    .F(n6013_12),
    .I0(n6013_18),
    .I1(n6013_16),
    .I2(n6013_27),
    .I3(n6013_17) 
);
defparam n6013_s9.INIT=16'hB0BB;
  LUT4 n6013_s11 (
    .F(n6013_14),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n6013_s11.INIT=16'hAC00;
  LUT4 n6013_s12 (
    .F(n6013_15),
    .I0(n6013_20),
    .I1(n6013_21),
    .I2(n6013_22),
    .I3(n6013_31) 
);
defparam n6013_s12.INIT=16'h0001;
  LUT4 n6013_s13 (
    .F(n6013_16),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6013_s13.INIT=16'h5300;
  LUT4 n6013_s14 (
    .F(n6013_17),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6013_s14.INIT=16'h0503;
  LUT4 n6014_s9 (
    .F(n6014_12),
    .I0(ff_flush_state[0]),
    .I1(n6014_17),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6014_s9.INIT=16'hC40D;
  LUT3 n6014_s10 (
    .F(n6014_13),
    .I0(n6014_18),
    .I1(n6014_19),
    .I2(n6014_20) 
);
defparam n6014_s10.INIT=8'h01;
  LUT4 n6014_s11 (
    .F(n6014_14),
    .I0(n6013_18),
    .I1(n6014_15),
    .I2(n6013_27),
    .I3(n6014_16) 
);
defparam n6014_s11.INIT=16'hB0BB;
  LUT4 n6014_s12 (
    .F(n6014_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6014_s12.INIT=16'h5300;
  LUT4 n6014_s13 (
    .F(n6014_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6014_s13.INIT=16'h0503;
  LUT4 n6015_s9 (
    .F(n6015_12),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n6015_s9.INIT=16'hAC00;
  LUT4 n6015_s10 (
    .F(n6015_13),
    .I0(n6015_17),
    .I1(n6015_18),
    .I2(n6015_19),
    .I3(n6015_24) 
);
defparam n6015_s10.INIT=16'h0001;
  LUT4 n6015_s11 (
    .F(n6015_14),
    .I0(n6013_18),
    .I1(n6015_15),
    .I2(n6013_27),
    .I3(n6015_16) 
);
defparam n6015_s11.INIT=16'hB0BB;
  LUT4 n6015_s12 (
    .F(n6015_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s12.INIT=16'h5300;
  LUT4 n6015_s13 (
    .F(n6015_16),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6015_s13.INIT=16'h0503;
  LUT4 n6016_s9 (
    .F(n6016_12),
    .I0(ff_flush_state[0]),
    .I1(n6016_17),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6016_s9.INIT=16'hC40D;
  LUT3 n6016_s10 (
    .F(n6016_13),
    .I0(n6016_18),
    .I1(n6016_19),
    .I2(n6016_20) 
);
defparam n6016_s10.INIT=8'h01;
  LUT4 n6016_s11 (
    .F(n6016_14),
    .I0(n6013_18),
    .I1(n6016_15),
    .I2(n6013_27),
    .I3(n6016_16) 
);
defparam n6016_s11.INIT=16'hB0BB;
  LUT4 n6016_s12 (
    .F(n6016_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6016_s12.INIT=16'h5300;
  LUT4 n6016_s13 (
    .F(n6016_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6016_s13.INIT=16'h0503;
  LUT4 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(n55_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache0_already_read_s9.INIT=16'hB0BB;
  LUT2 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=4'h1;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n19_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_13),
    .I0(n5388_7),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_address_17_18),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache3_already_read_s9.INIT=16'h00F4;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_17),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5735_9) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h0FEE;
  LUT2 n6822_s9 (
    .F(n6822_15),
    .I0(n6822_17),
    .I1(ff_cache_vram_write) 
);
defparam n6822_s9.INIT=4'h4;
  LUT3 n6822_s10 (
    .F(n6822_16),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache_vram_write) 
);
defparam n6822_s10.INIT=8'h3E;
  LUT4 ff_cache1_address_17_s8 (
    .F(ff_cache1_address_17_13),
    .I0(n6012_10),
    .I1(n6822_17),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_17_s8.INIT=16'h7077;
  LUT4 ff_cache1_address_17_s9 (
    .F(ff_cache1_address_17_14),
    .I0(ff_cache_vram_write),
    .I1(n5967_16),
    .I2(ff_cache0_address_16_17),
    .I3(n6012_10) 
);
defparam ff_cache1_address_17_s9.INIT=16'h4000;
  LUT4 ff_cache2_address_17_s8 (
    .F(ff_cache2_address_17_13),
    .I0(ff_cache3_data_en),
    .I1(n5986_9),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_17_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_17_s9 (
    .F(ff_cache2_address_17_14),
    .I0(ff_cache_vram_write),
    .I1(n5965_18),
    .I2(ff_cache0_address_16_17),
    .I3(n5986_9) 
);
defparam ff_cache2_address_17_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_17_s9 (
    .F(ff_cache3_address_17_14),
    .I0(ff_cache_vram_write),
    .I1(n5965_19),
    .I2(ff_cache0_address_16_17),
    .I3(n6008_9) 
);
defparam ff_cache3_address_17_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_17_s11 (
    .F(ff_cache3_address_17_16),
    .I0(n73_3),
    .I1(n6008_9),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_address_17_s11.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(n6008_9),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_16),
    .I3(n5753_9) 
);
defparam ff_cache3_data_31_s8.INIT=16'h004F;
  LUT3 ff_cache1_data_en_s7 (
    .F(ff_cache1_data_en_12),
    .I0(ff_cache1_address_17_16),
    .I1(n5388_7),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s7.INIT=8'h0B;
  LUT2 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam ff_cache3_data_en_s5.INIT=4'h1;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n6005_14),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h4;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n19_3),
    .I1(ff_cache0_address_16_15),
    .I2(n5753_10) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h80;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_17),
    .I0(ff_cache1_address_17_14),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_en_12),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'h004F;
  LUT4 n6824_s10 (
    .F(n6824_15),
    .I0(n5965_18),
    .I1(n6308_8),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n6824_s10.INIT=16'h0777;
  LUT4 n6824_s11 (
    .F(n6824_16),
    .I0(n5967_16),
    .I1(n6535_14),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n6824_s11.INIT=16'h0777;
  LUT4 n6824_s12 (
    .F(n6824_17),
    .I0(n5981_11),
    .I1(n5982_14),
    .I2(ff_priority[0]),
    .I3(n6824_18) 
);
defparam n6824_s12.INIT=16'h305F;
  LUT2 n5965_s15 (
    .F(n5965_18),
    .I0(n5965_22),
    .I1(ff_cache2_data_en) 
);
defparam n5965_s15.INIT=4'h4;
  LUT2 n5965_s16 (
    .F(n5965_19),
    .I0(n5982_14),
    .I1(ff_cache3_data_en) 
);
defparam n5965_s16.INIT=4'h4;
  LUT4 n5965_s18 (
    .F(n5965_21),
    .I0(n5965_23),
    .I1(n5965_24),
    .I2(n6013_18),
    .I3(ff_priority[1]) 
);
defparam n5965_s18.INIT=16'h0FEE;
  LUT2 n5967_s13 (
    .F(n5967_16),
    .I0(n5981_11),
    .I1(ff_cache1_data_en) 
);
defparam n5967_s13.INIT=4'h4;
  LUT4 n5967_s14 (
    .F(n5967_17),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5967_s14.INIT=16'hAC00;
  LUT4 n5968_s13 (
    .F(n5968_16),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5968_s13.INIT=16'hAC00;
  LUT4 n5969_s13 (
    .F(n5969_16),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5969_s13.INIT=16'hAC00;
  LUT4 n5970_s13 (
    .F(n5970_16),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5970_s13.INIT=16'hAC00;
  LUT4 n5971_s13 (
    .F(n5971_16),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5971_s13.INIT=16'hAC00;
  LUT4 n5973_s13 (
    .F(n5973_16),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5973_s13.INIT=16'hAC00;
  LUT4 n5974_s13 (
    .F(n5974_16),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5974_s13.INIT=16'hAC00;
  LUT4 n5977_s13 (
    .F(n5977_16),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5977_s13.INIT=16'hAC00;
  LUT4 n5978_s11 (
    .F(n5978_14),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n5978_s11.INIT=16'hAC00;
  LUT4 n5978_s12 (
    .F(n5978_15),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5978_s12.INIT=16'hAC00;
  LUT4 n5978_s13 (
    .F(n5978_16),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5978_s13.INIT=16'hAC00;
  LUT4 n5978_s14 (
    .F(n5978_17),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5978_s14.INIT=16'hAC00;
  LUT4 n5979_s13 (
    .F(n5979_16),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5979_s13.INIT=16'hAC00;
  LUT4 n5980_s13 (
    .F(n5980_16),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5980_s13.INIT=16'hAC00;
  LUT4 n5981_s8 (
    .F(n5981_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5981_s8.INIT=16'h8000;
  LUT4 n5981_s9 (
    .F(n5981_12),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5981_s9.INIT=16'hAC00;
  LUT4 n5981_s10 (
    .F(n5981_13),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5981_s10.INIT=16'hCACC;
  LUT4 n5981_s12 (
    .F(n5981_15),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5965_18),
    .I3(n5986_9) 
);
defparam n5981_s12.INIT=16'hAC00;
  LUT4 n5981_s13 (
    .F(n5981_16),
    .I0(n5981_13),
    .I1(n5981_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5981_s13.INIT=16'h0C0A;
  LUT4 n5982_s11 (
    .F(n5982_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5982_s11.INIT=16'h8000;
  LUT4 n5982_s13 (
    .F(n5982_16),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5982_s13.INIT=16'hCACC;
  LUT4 n5982_s14 (
    .F(n5982_17),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_14) 
);
defparam n5982_s14.INIT=16'h5300;
  LUT4 n5982_s15 (
    .F(n5982_18),
    .I0(n5982_16),
    .I1(n5982_9),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5982_s15.INIT=16'h3500;
  LUT4 n5984_s10 (
    .F(n5984_13),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5984_s10.INIT=16'hCACC;
  LUT4 n5984_s11 (
    .F(n5984_14),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5984_s11.INIT=16'hCACC;
  LUT4 n5984_s12 (
    .F(n5984_15),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5984_s12.INIT=16'hAC00;
  LUT4 n5984_s13 (
    .F(n5984_16),
    .I0(n5984_14),
    .I1(n6535_14),
    .I2(n5984_13),
    .I3(n6308_8) 
);
defparam n5984_s13.INIT=16'h0777;
  LUT4 n5985_s9 (
    .F(n5985_12),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n5985_s9.INIT=16'hAC00;
  LUT4 n5985_s10 (
    .F(n5985_13),
    .I0(n5985_15),
    .I1(n6535_14),
    .I2(n5985_14),
    .I3(n6533_14) 
);
defparam n5985_s10.INIT=16'h0777;
  LUT4 n5985_s11 (
    .F(n5985_14),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5985_s11.INIT=16'hCACC;
  LUT4 n5985_s12 (
    .F(n5985_15),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5985_s12.INIT=16'hCACC;
  LUT4 n5986_s8 (
    .F(n5986_11),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5986_s8.INIT=16'hAC00;
  LUT4 n5986_s9 (
    .F(n5986_12),
    .I0(n5986_15),
    .I1(n6535_14),
    .I2(n5986_16),
    .I3(n6535_12) 
);
defparam n5986_s9.INIT=16'h0777;
  LUT4 n5986_s10 (
    .F(n5986_13),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_mask_2_16) 
);
defparam n5986_s10.INIT=16'h0A0C;
  LUT4 n5986_s11 (
    .F(n5986_14),
    .I0(n5986_15),
    .I1(ff_priority[0]),
    .I2(n5986_16),
    .I3(ff_priority[1]) 
);
defparam n5986_s11.INIT=16'hF0BB;
  LUT4 n5988_s8 (
    .F(n5988_11),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5988_s8.INIT=16'hAC00;
  LUT4 n5988_s10 (
    .F(n5988_13),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5988_s10.INIT=16'hCACC;
  LUT4 n5988_s11 (
    .F(n5988_14),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5965_18),
    .I3(n5986_9) 
);
defparam n5988_s11.INIT=16'h5300;
  LUT4 n5988_s12 (
    .F(n5988_15),
    .I0(n5988_7),
    .I1(n5988_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5988_s12.INIT=16'h3500;
  LUT4 n5990_s12 (
    .F(n5990_15),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5990_s12.INIT=16'hAC00;
  LUT4 n5991_s9 (
    .F(n5991_12),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5991_s9.INIT=16'hAC00;
  LUT4 n5991_s10 (
    .F(n5991_13),
    .I0(n5991_15),
    .I1(n6535_14),
    .I2(n5991_16),
    .I3(n6535_12) 
);
defparam n5991_s10.INIT=16'h0777;
  LUT4 n5991_s12 (
    .F(n5991_15),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5991_s12.INIT=16'hCACC;
  LUT4 n5991_s13 (
    .F(n5991_16),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5991_s13.INIT=16'hCACC;
  LUT4 n5993_s7 (
    .F(n5993_10),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5993_s7.INIT=16'hCACC;
  LUT4 n5993_s9 (
    .F(n5993_12),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5993_s9.INIT=16'hCACC;
  LUT4 n5993_s11 (
    .F(n5993_14),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n5993_s11.INIT=16'hAC00;
  LUT4 n5993_s12 (
    .F(n5993_15),
    .I0(n5993_12),
    .I1(n6535_14),
    .I2(n5993_10),
    .I3(n6533_14) 
);
defparam n5993_s12.INIT=16'h0777;
  LUT4 n5994_s14 (
    .F(n5994_17),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n5994_s14.INIT=16'hAC00;
  LUT4 n5996_s6 (
    .F(n5996_9),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5996_s6.INIT=16'hCACC;
  LUT4 n5996_s7 (
    .F(n5996_10),
    .I0(ff_priority[0]),
    .I1(n5996_15),
    .I2(n5996_12),
    .I3(ff_priority[1]) 
);
defparam n5996_s7.INIT=16'hF0EE;
  LUT4 n5996_s8 (
    .F(n5996_11),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5996_s8.INIT=16'hCACC;
  LUT4 n5996_s9 (
    .F(n5996_12),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5996_s9.INIT=16'hCACC;
  LUT4 n5996_s10 (
    .F(n5996_13),
    .I0(n5996_15),
    .I1(n6533_14),
    .I2(n5996_11),
    .I3(ff_cache3_data_en_10) 
);
defparam n5996_s10.INIT=16'h0777;
  LUT4 n6001_s10 (
    .F(n6001_13),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n6001_s10.INIT=16'hAC00;
  LUT4 n6001_s11 (
    .F(n6001_14),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5965_19),
    .I3(ff_priority[1]) 
);
defparam n6001_s11.INIT=16'hAC00;
  LUT4 n6001_s12 (
    .F(n6001_15),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5967_16),
    .I3(n6012_10) 
);
defparam n6001_s12.INIT=16'hAC00;
  LUT4 n6005_s10 (
    .F(n6005_13),
    .I0(ff_priority[1]),
    .I1(n6005_16),
    .I2(n6005_9),
    .I3(ff_priority[0]) 
);
defparam n6005_s10.INIT=16'hBB0F;
  LUT4 n6005_s11 (
    .F(n6005_14),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n6005_s11.INIT=16'h8000;
  LUT4 n6005_s12 (
    .F(n6005_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[7]),
    .I2(n5978_12),
    .I3(n5965_12) 
);
defparam n6005_s12.INIT=16'h00F1;
  LUT4 n6005_s13 (
    .F(n6005_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6005_s13.INIT=16'hCACC;
  LUT4 n6008_s10 (
    .F(n6008_13),
    .I0(ff_priority[1]),
    .I1(n6008_15),
    .I2(n6008_16),
    .I3(ff_priority[0]) 
);
defparam n6008_s10.INIT=16'h0FBB;
  LUT4 n6008_s11 (
    .F(n6008_14),
    .I0(n6008_16),
    .I1(n6535_14),
    .I2(n6008_15),
    .I3(n6533_14) 
);
defparam n6008_s11.INIT=16'h0777;
  LUT4 n6010_s12 (
    .F(n6010_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(n5978_12),
    .I3(n5965_12) 
);
defparam n6010_s12.INIT=16'h00F1;
  LUT4 n6011_s12 (
    .F(n6011_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(n5978_12),
    .I3(n5965_12) 
);
defparam n6011_s12.INIT=16'h00F1;
  LUT4 n6013_s15 (
    .F(n6013_18),
    .I0(n5965_22),
    .I1(n6013_24),
    .I2(n5982_14),
    .I3(n6013_25) 
);
defparam n6013_s15.INIT=16'hB0BB;
  LUT4 n6013_s17 (
    .F(n6013_20),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n6013_s17.INIT=16'hCA00;
  LUT4 n6013_s18 (
    .F(n6013_21),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n6013_s18.INIT=16'hAC00;
  LUT4 n6013_s19 (
    .F(n6013_22),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n6013_s19.INIT=16'hAC00;
  LUT4 n6014_s14 (
    .F(n6014_17),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n6014_s14.INIT=16'hACCC;
  LUT4 n6014_s15 (
    .F(n6014_18),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n6014_s15.INIT=16'hCA00;
  LUT4 n6014_s16 (
    .F(n6014_19),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n6014_s16.INIT=16'hAC00;
  LUT4 n6014_s17 (
    .F(n6014_20),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n6014_s17.INIT=16'hAC00;
  LUT4 n6015_s14 (
    .F(n6015_17),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n6015_s14.INIT=16'hAC00;
  LUT4 n6015_s15 (
    .F(n6015_18),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n6015_s15.INIT=16'hCA00;
  LUT4 n6015_s16 (
    .F(n6015_19),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5967_16),
    .I3(n6535_14) 
);
defparam n6015_s16.INIT=16'hAC00;
  LUT4 n6016_s14 (
    .F(n6016_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5967_16),
    .I3(ff_cache1_data_en_10) 
);
defparam n6016_s14.INIT=16'hACCC;
  LUT4 n6016_s15 (
    .F(n6016_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5965_19),
    .I3(n6535_12) 
);
defparam n6016_s15.INIT=16'hAC00;
  LUT4 n6016_s16 (
    .F(n6016_19),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5965_18),
    .I3(n6308_8) 
);
defparam n6016_s16.INIT=16'hAC00;
  LUT4 n6016_s17 (
    .F(n6016_20),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_14) 
);
defparam n6016_s17.INIT=16'hCA00;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(n1387_4),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(ff_cache_vram_rdata_en_15) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h0001;
  LUT4 n6822_s11 (
    .F(n6822_17),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam n6822_s11.INIT=16'h8000;
  LUT4 n6824_s13 (
    .F(n6824_18),
    .I0(n5965_22),
    .I1(n6005_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6824_s13.INIT=16'hFA0C;
  LUT4 n5965_s19 (
    .F(n5965_22),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5965_s19.INIT=16'h8000;
  LUT3 n5965_s20 (
    .F(n5965_23),
    .I0(n5981_11),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en) 
);
defparam n5965_s20.INIT=8'h40;
  LUT3 n5965_s21 (
    .F(n5965_24),
    .I0(ff_priority[0]),
    .I1(n6005_14),
    .I2(ff_cache0_data_en) 
);
defparam n5965_s21.INIT=8'h10;
  LUT4 n5986_s12 (
    .F(n5986_15),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5986_s12.INIT=16'hCACC;
  LUT4 n5986_s13 (
    .F(n5986_16),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5986_s13.INIT=16'hCACC;
  LUT4 n5996_s12 (
    .F(n5996_15),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5996_s12.INIT=16'hCACC;
  LUT4 n6008_s12 (
    .F(n6008_15),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6008_s12.INIT=16'hCACC;
  LUT4 n6008_s13 (
    .F(n6008_16),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6008_s13.INIT=16'hCACC;
  LUT2 n6013_s21 (
    .F(n6013_24),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data_en) 
);
defparam n6013_s21.INIT=4'h4;
  LUT2 n6013_s22 (
    .F(n6013_25),
    .I0(ff_cache3_data_en),
    .I1(ff_priority[0]) 
);
defparam n6013_s22.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(ff_cache2_already_read),
    .I1(n55_3),
    .I2(n562_9),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h1000;
  LUT4 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_15),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_already_read),
    .I3(n605_9) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=16'h0B00;
  LUT4 n6013_s23 (
    .F(n6013_27),
    .I0(n5981_11),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en),
    .I3(n5965_24) 
);
defparam n6013_s23.INIT=16'h00BF;
  LUT4 n6007_s14 (
    .F(n6007_18),
    .I0(n6007_22),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n6007_24) 
);
defparam n6007_s14.INIT=16'h00EF;
  LUT3 n6533_s8 (
    .F(n6533_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6533_s8.INIT=8'h20;
  LUT3 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_16),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s11.INIT=8'h80;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_17_11),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state[1]),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hF100;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_17_11),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state[1]),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hF100;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_17_11),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state[1]),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hF100;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_17_11),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state[1]),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'hF100;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_17),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache2_data_7_s7.INIT=16'h5400;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_17),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache2_data_15_s7.INIT=16'h5400;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_17),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache2_data_23_s7.INIT=16'h5400;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_17),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache2_data_31_s8.INIT=16'h5400;
  LUT4 ff_vram_address_17_s13 (
    .F(ff_vram_address_17_18),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(n6822_17),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_address_17_s13.INIT=16'h1011;
  LUT4 ff_cache3_already_read_s12 (
    .F(ff_cache3_already_read_18),
    .I0(n6822_17),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_16_17),
    .I3(n5388_7) 
);
defparam ff_cache3_already_read_s12.INIT=16'h00BF;
  LUT4 ff_cache0_address_16_s9 (
    .F(ff_cache0_address_16_15),
    .I0(n6822_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s9.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0008;
  LUT4 n6308_s4 (
    .F(n6308_10),
    .I0(n6535_14),
    .I1(n6308_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6308_s4.INIT=16'h000E;
  LUT3 ff_vram_address_17_s14 (
    .F(ff_vram_address_17_20),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8_34) 
);
defparam ff_vram_address_17_s14.INIT=8'h10;
  LUT4 ff_vram_address_17_s15 (
    .F(ff_vram_address_17_22),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_17_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_17_s15.INIT=16'h0001;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_10),
    .I0(w_command_vram_valid),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h0001;
  LUT4 n5983_s14 (
    .F(n5983_18),
    .I0(n5983_22),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5984_9) 
);
defparam n5983_s14.INIT=16'hDF00;
  LUT3 ff_cache1_address_17_s10 (
    .F(ff_cache1_address_17_16),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam ff_cache1_address_17_s10.INIT=8'h20;
  LUT4 n6012_s16 (
    .F(n6012_20),
    .I0(n6012_24),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5984_9) 
);
defparam n6012_s16.INIT=16'hDF00;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s10.INIT=16'h0800;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5735_s5 (
    .F(n5735_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5735_s5.INIT=16'h0EFF;
  LUT4 n5743_s5 (
    .F(n5743_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5743_s5.INIT=16'h0EFF;
  LUT4 n5748_s5 (
    .F(n5748_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5748_s5.INIT=16'h0EFF;
  LUT4 n5753_s6 (
    .F(n5753_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5753_s6.INIT=16'h0EFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5734_s4 (
    .F(n5734_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5734_s4.INIT=16'h0BFF;
  LUT4 n5742_s5 (
    .F(n5742_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5742_s5.INIT=16'h0BFF;
  LUT4 n5747_s5 (
    .F(n5747_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5747_s5.INIT=16'h0BFF;
  LUT4 n5752_s4 (
    .F(n5752_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5752_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5733_s4 (
    .F(n5733_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5733_s4.INIT=16'h0BFF;
  LUT4 n5741_s5 (
    .F(n5741_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5741_s5.INIT=16'h0BFF;
  LUT4 n5746_s5 (
    .F(n5746_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5746_s5.INIT=16'h0BFF;
  LUT4 n5751_s4 (
    .F(n5751_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5751_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5732_s4 (
    .F(n5732_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_10) 
);
defparam n5732_s4.INIT=16'h07FF;
  LUT4 n5740_s5 (
    .F(n5740_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_10) 
);
defparam n5740_s5.INIT=16'h07FF;
  LUT4 n5745_s5 (
    .F(n5745_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_10) 
);
defparam n5745_s5.INIT=16'h07FF;
  LUT4 n5750_s4 (
    .F(n5750_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_10) 
);
defparam n5750_s4.INIT=16'h07FF;
  LUT4 n5996_s14 (
    .F(n5996_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[16]),
    .I3(n5978_12) 
);
defparam n5996_s14.INIT=16'h00F1;
  LUT4 n6000_s13 (
    .F(n6000_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[12]),
    .I3(n5978_12) 
);
defparam n6000_s13.INIT=16'h00F1;
  LUT4 n5998_s13 (
    .F(n5998_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[14]),
    .I3(n5978_12) 
);
defparam n5998_s13.INIT=16'h00F1;
  LUT3 n6535_s6 (
    .F(n6535_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6535_s6.INIT=8'h02;
  LUT3 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_cache3_already_read_20) 
);
defparam ff_cache3_data_en_s6.INIT=8'h10;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_address_17_13),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h0075;
  LUT4 ff_cache3_address_17_s12 (
    .F(ff_cache3_address_17_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_17_s12.INIT=16'h8000;
  LUT4 n6002_s15 (
    .F(n6002_19),
    .I0(n6002_23),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5984_9) 
);
defparam n6002_s15.INIT=16'h7F00;
  LUT3 n5999_s14 (
    .F(n5999_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5999_24) 
);
defparam n5999_s14.INIT=8'h08;
  LUT4 n5996_s15 (
    .F(n5996_20),
    .I0(n5996_11),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5984_9) 
);
defparam n5996_s15.INIT=16'h7F00;
  LUT4 n5994_s15 (
    .F(n5994_19),
    .I0(n5994_23),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5984_9) 
);
defparam n5994_s15.INIT=16'h7F00;
  LUT4 n5991_s14 (
    .F(n5991_18),
    .I0(n5991_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam n5991_s14.INIT=16'h7F00;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(n19_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5388_7) 
);
defparam ff_cache1_data_31_s11.INIT=16'h004F;
  LUT4 ff_cache0_address_16_s10 (
    .F(ff_cache0_address_16_17),
    .I0(n1387_4),
    .I1(n19_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache0_address_16_s10.INIT=16'h4500;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_17),
    .I0(n1387_4),
    .I1(n19_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_already_read_s11.INIT=16'h4500;
  LUT4 n6823_s6 (
    .F(n6823_13),
    .I0(n1387_4),
    .I1(w_cache2_hit),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6823_s6.INIT=16'hB0BB;
  LUT3 n5121_s5 (
    .F(n5121_10),
    .I0(n5388_7),
    .I1(n19_3),
    .I2(ff_cache0_data_en) 
);
defparam n5121_s5.INIT=8'h45;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_18),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(ff_cache3_already_read_20) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1000;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_17_13),
    .I3(n5753_10) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0B00;
  LUT3 ff_cache3_address_17_s13 (
    .F(ff_cache3_address_17_20),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_already_read_17) 
);
defparam ff_cache3_address_17_s13.INIT=8'hB0;
  LUT4 n6822_s13 (
    .F(n6822_21),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6822_s13.INIT=16'hB0BB;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(n519_9),
    .I1(ff_cache1_already_read),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_17_13),
    .I3(n5753_10) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(ff_cache1_address_17_13),
    .I1(ff_cache0_already_read_13),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s12.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_already_read_13) 
);
defparam ff_cache0_already_read_s13.INIT=8'hB0;
  LUT4 n5121_s7 (
    .F(n1394_5),
    .I0(n529_9),
    .I1(n1249_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5121_s7.INIT=16'hCACC;
  LUT4 n5120_s6 (
    .F(n1393_5),
    .I0(n528_9),
    .I1(n1248_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5120_s6.INIT=16'hCACC;
  LUT4 n5119_s6 (
    .F(n1392_5),
    .I0(n527_9),
    .I1(n1247_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5119_s6.INIT=16'hCACC;
  LUT4 n5118_s6 (
    .F(n1391_5),
    .I0(n526_9),
    .I1(n1246_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5118_s6.INIT=16'hCACC;
  LUT4 n5117_s6 (
    .F(n1390_5),
    .I0(n525_9),
    .I1(n1245_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5117_s6.INIT=16'hCACC;
  LUT4 n5116_s6 (
    .F(n1389_5),
    .I0(n524_9),
    .I1(n1244_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5116_s6.INIT=16'hCACC;
  LUT4 n5115_s6 (
    .F(n1388_5),
    .I0(n523_9),
    .I1(n1243_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5115_s6.INIT=16'hCACC;
  LUT4 n5114_s8 (
    .F(n1387_6),
    .I0(n522_9),
    .I1(n1242_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5114_s8.INIT=16'hCACC;
  LUT4 n6012_s17 (
    .F(n6012_22),
    .I0(n5978_12),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6012_s17.INIT=16'h0BBB;
  LUT4 n6007_s15 (
    .F(n6007_20),
    .I0(n6007_26),
    .I1(n6535_12),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6007_s15.INIT=16'h0777;
  LUT4 n5995_s14 (
    .F(n5995_18),
    .I0(n5995_26),
    .I1(n6533_14),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5995_s14.INIT=16'h0777;
  LUT4 n5992_s14 (
    .F(n5992_18),
    .I0(n5992_28),
    .I1(n6308_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5992_s14.INIT=16'h0777;
  LUT4 ff_busy_s6 (
    .F(ff_busy_12),
    .I0(ff_flush_state[2]),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_busy_s6.INIT=16'h1500;
  LUT4 ff_cache3_already_read_s13 (
    .F(ff_cache3_already_read_20),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam ff_cache3_already_read_s13.INIT=16'h0111;
  LUT4 n5983_s15 (
    .F(n5983_20),
    .I0(ff_cache_vram_rdata_en_19),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5983_s15.INIT=16'h0777;
  LUT3 n5982_s16 (
    .F(n5982_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam n5982_s16.INIT=8'h07;
  LUT4 n5982_s17 (
    .F(n5982_22),
    .I0(n5982_9),
    .I1(n6535_12),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5982_s17.INIT=16'h0777;
  LUT3 n5964_s6 (
    .F(n5964_12),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5964_10) 
);
defparam n5964_s6.INIT=8'h70;
  LUT4 n6016_s18 (
    .F(n6016_22),
    .I0(n6016_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6016_11) 
);
defparam n6016_s18.INIT=16'h00EA;
  LUT4 n6015_s18 (
    .F(n6015_22),
    .I0(n6015_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6015_11) 
);
defparam n6015_s18.INIT=16'h00EA;
  LUT4 n6014_s18 (
    .F(n6014_22),
    .I0(n6014_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6014_11) 
);
defparam n6014_s18.INIT=16'h00EA;
  LUT4 n6013_s24 (
    .F(n6013_29),
    .I0(n6013_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6013_11) 
);
defparam n6013_s24.INIT=16'h00EA;
  LUT4 n6011_s13 (
    .F(n6011_17),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6011_s13.INIT=16'hCACC;
  LUT4 n6010_s13 (
    .F(n6010_17),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6010_s13.INIT=16'hCACC;
  LUT4 n6009_s14 (
    .F(n6009_18),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6009_s14.INIT=16'h3533;
  LUT4 n6007_s16 (
    .F(n6007_22),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6007_s16.INIT=16'hCACC;
  LUT4 n6006_s13 (
    .F(n6006_17),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6006_s13.INIT=16'hCACC;
  LUT4 n6004_s13 (
    .F(n6004_17),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6004_s13.INIT=16'hCACC;
  LUT4 n6003_s13 (
    .F(n6003_17),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6003_s13.INIT=16'hCACC;
  LUT4 n6002_s16 (
    .F(n6002_21),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6002_s16.INIT=16'hCACC;
  LUT4 n6001_s13 (
    .F(n6001_17),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6001_s13.INIT=16'hCACC;
  LUT4 n5999_s15 (
    .F(n5999_20),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5999_s15.INIT=16'hCACC;
  LUT4 n5998_s14 (
    .F(n5998_19),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5998_s14.INIT=16'hCACC;
  LUT4 n5997_s13 (
    .F(n5997_17),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5997_s13.INIT=16'hCACC;
  LUT4 n5995_s15 (
    .F(n5995_20),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5995_s15.INIT=16'hCACC;
  LUT4 n5994_s16 (
    .F(n5994_21),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5994_s16.INIT=16'hCACC;
  LUT4 n5992_s15 (
    .F(n5992_20),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5992_s15.INIT=16'hCACC;
  LUT4 n5989_s13 (
    .F(n5989_17),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5989_s13.INIT=16'hCACC;
  LUT4 n5982_s18 (
    .F(n5982_24),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5982_s18.INIT=16'hCACC;
  LUT4 n5976_s14 (
    .F(n5976_18),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5976_s14.INIT=16'h3533;
  LUT4 n5975_s14 (
    .F(n5975_18),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5975_s14.INIT=16'h3533;
  LUT4 n5972_s14 (
    .F(n5972_18),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5972_s14.INIT=16'h3533;
  LUT4 n5966_s14 (
    .F(n5966_18),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5966_s14.INIT=16'h3533;
  LUT4 n5965_s22 (
    .F(n5965_26),
    .I0(ff_cache1_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5965_s22.INIT=16'h3533;
  LUT4 n6012_s18 (
    .F(n6012_24),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6012_s18.INIT=16'hCACC;
  LUT4 n6000_s14 (
    .F(n6000_19),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n6000_s14.INIT=16'hCACC;
  LUT4 n5990_s13 (
    .F(n5990_17),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5990_s13.INIT=16'hCACC;
  LUT4 n5987_s13 (
    .F(n5987_17),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5987_s13.INIT=16'hCACC;
  LUT4 n5983_s16 (
    .F(n5983_22),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5981_11),
    .I3(ff_cache1_data_en) 
);
defparam n5983_s16.INIT=16'hCACC;
  LUT4 n6015_s19 (
    .F(n6015_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n5978_12) 
);
defparam n6015_s19.INIT=16'h00F1;
  LUT4 n6013_s25 (
    .F(n6013_31),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n5978_12) 
);
defparam n6013_s25.INIT=16'h00F1;
  LUT4 n6007_s17 (
    .F(n6007_24),
    .I0(n5978_12),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6007_s17.INIT=16'hBBB0;
  LUT4 n5997_s14 (
    .F(n5997_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[15]),
    .I3(n5978_12) 
);
defparam n5997_s14.INIT=16'h00F1;
  LUT4 n5996_s16 (
    .F(n5996_22),
    .I0(n5996_9),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5996_18) 
);
defparam n5996_s16.INIT=16'h00FD;
  LUT4 n5995_s16 (
    .F(n5995_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[17]),
    .I3(n5978_12) 
);
defparam n5995_s16.INIT=16'h00F1;
  LUT4 n5992_s16 (
    .F(n5992_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[20]),
    .I3(n5978_12) 
);
defparam n5992_s16.INIT=16'h00F1;
  LUT4 n5989_s14 (
    .F(n5989_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[23]),
    .I3(n5978_12) 
);
defparam n5989_s14.INIT=16'h00F1;
  LUT4 n5987_s14 (
    .F(n5987_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[25]),
    .I3(n5978_12) 
);
defparam n5987_s14.INIT=16'h00F1;
  LUT4 n6012_s19 (
    .F(n6012_26),
    .I0(n6012_24),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6012_s19.INIT=16'h000B;
  LUT4 n5982_s19 (
    .F(n5982_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[30]),
    .I3(n5978_12) 
);
defparam n5982_s19.INIT=16'h00F1;
  LUT3 n6535_s7 (
    .F(n6535_14),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s7.INIT=8'h02;
  LUT3 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=8'h01;
  LUT3 n6003_s14 (
    .F(n6003_19),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6003_s14.INIT=8'h82;
  LUT3 n5999_s16 (
    .F(n5999_22),
    .I0(w_command_vram_wdata[13]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5999_s16.INIT=8'h82;
  LUT3 n5983_s17 (
    .F(n5983_24),
    .I0(w_command_vram_wdata[29]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5983_s17.INIT=8'h82;
  LUT4 n6010_s14 (
    .F(n6010_19),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6010_s14.INIT=16'hCACC;
  LUT4 n6009_s15 (
    .F(n6009_20),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6009_s15.INIT=16'hCACC;
  LUT4 n6007_s18 (
    .F(n6007_26),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6007_s18.INIT=16'hCACC;
  LUT4 n6006_s14 (
    .F(n6006_19),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6006_s14.INIT=16'hCACC;
  LUT4 n6005_s14 (
    .F(n6005_18),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6005_s14.INIT=16'hCACC;
  LUT4 n6004_s14 (
    .F(n6004_19),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6004_s14.INIT=16'hCACC;
  LUT4 n6003_s15 (
    .F(n6003_21),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6003_s15.INIT=16'hCACC;
  LUT4 n6000_s15 (
    .F(n6000_21),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6000_s15.INIT=16'hCACC;
  LUT4 n5997_s15 (
    .F(n5997_21),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5997_s15.INIT=16'hCACC;
  LUT4 n5995_s17 (
    .F(n5995_24),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5995_s17.INIT=16'hCACC;
  LUT4 n5994_s17 (
    .F(n5994_23),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5994_s17.INIT=16'hCACC;
  LUT4 n5993_s13 (
    .F(n5993_17),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5993_s13.INIT=16'hCACC;
  LUT4 n5992_s17 (
    .F(n5992_24),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5992_s17.INIT=16'hCACC;
  LUT4 n5990_s14 (
    .F(n5990_19),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5990_s14.INIT=16'hCACC;
  LUT4 n5989_s15 (
    .F(n5989_21),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5989_s15.INIT=16'hCACC;
  LUT4 n5987_s15 (
    .F(n5987_21),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5987_s15.INIT=16'hCACC;
  LUT4 n5984_s14 (
    .F(n5984_18),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5984_s14.INIT=16'hCACC;
  LUT4 n5981_s14 (
    .F(n5981_18),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5981_s14.INIT=16'hCACC;
  LUT4 n6012_s20 (
    .F(n6012_28),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6012_s20.INIT=16'hCACC;
  LUT4 n6011_s14 (
    .F(n6011_19),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6011_s14.INIT=16'hCACC;
  LUT4 n6008_s14 (
    .F(n6008_18),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6008_s14.INIT=16'hCACC;
  LUT4 n6002_s17 (
    .F(n6002_23),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n6002_s17.INIT=16'hCACC;
  LUT4 n5999_s17 (
    .F(n5999_24),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5999_s17.INIT=16'hCACC;
  LUT4 n5998_s15 (
    .F(n5998_21),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5998_s15.INIT=16'hCACC;
  LUT4 n5983_s18 (
    .F(n5983_26),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5982_14),
    .I3(ff_cache3_data_en) 
);
defparam n5983_s18.INIT=16'hCACC;
  LUT4 n6012_s21 (
    .F(n6012_30),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6012_s21.INIT=16'hCACC;
  LUT4 n6011_s15 (
    .F(n6011_21),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6011_s15.INIT=16'hCACC;
  LUT4 n6010_s15 (
    .F(n6010_21),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6010_s15.INIT=16'hCACC;
  LUT4 n6009_s16 (
    .F(n6009_22),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6009_s16.INIT=16'hCACC;
  LUT4 n6007_s19 (
    .F(n6007_28),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6007_s19.INIT=16'hCACC;
  LUT4 n6006_s15 (
    .F(n6006_21),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6006_s15.INIT=16'hCACC;
  LUT4 n6004_s15 (
    .F(n6004_21),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6004_s15.INIT=16'hCACC;
  LUT4 n6002_s18 (
    .F(n6002_25),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6002_s18.INIT=16'hCACC;
  LUT4 n6001_s14 (
    .F(n6001_19),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6001_s14.INIT=16'hCACC;
  LUT4 n6000_s16 (
    .F(n6000_23),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6000_s16.INIT=16'hCACC;
  LUT4 n5999_s18 (
    .F(n5999_26),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5999_s18.INIT=16'hCACC;
  LUT4 n5998_s16 (
    .F(n5998_23),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5998_s16.INIT=16'hCACC;
  LUT4 n5997_s16 (
    .F(n5997_23),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5997_s16.INIT=16'hCACC;
  LUT4 n5995_s18 (
    .F(n5995_26),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5995_s18.INIT=16'hCACC;
  LUT4 n5992_s18 (
    .F(n5992_26),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5992_s18.INIT=16'hCACC;
  LUT4 n5991_s15 (
    .F(n5991_20),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5991_s15.INIT=16'hCACC;
  LUT4 n5990_s15 (
    .F(n5990_21),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5990_s15.INIT=16'hCACC;
  LUT4 n5989_s16 (
    .F(n5989_23),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5989_s16.INIT=16'hCACC;
  LUT4 n5988_s13 (
    .F(n5988_17),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5988_s13.INIT=16'hCACC;
  LUT4 n5987_s16 (
    .F(n5987_23),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5987_s16.INIT=16'hCACC;
  LUT4 n5984_s15 (
    .F(n5984_20),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5984_s15.INIT=16'hCACC;
  LUT4 n5983_s19 (
    .F(n5983_28),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5983_s19.INIT=16'hCACC;
  LUT4 n6003_s16 (
    .F(n6003_23),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n6003_s16.INIT=16'hCACC;
  LUT4 n5982_s20 (
    .F(n5982_28),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6005_14),
    .I3(ff_cache0_data_en) 
);
defparam n5982_s20.INIT=16'hCACC;
  LUT4 n6012_s22 (
    .F(n6012_32),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6012_s22.INIT=16'hCACC;
  LUT4 n6011_s16 (
    .F(n6011_23),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6011_s16.INIT=16'hCACC;
  LUT4 n6008_s15 (
    .F(n6008_20),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6008_s15.INIT=16'hCACC;
  LUT4 n6007_s20 (
    .F(n6007_30),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6007_s20.INIT=16'hCACC;
  LUT4 n6006_s16 (
    .F(n6006_23),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6006_s16.INIT=16'hCACC;
  LUT4 n6004_s16 (
    .F(n6004_23),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6004_s16.INIT=16'hCACC;
  LUT4 n6003_s17 (
    .F(n6003_25),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6003_s17.INIT=16'hCACC;
  LUT4 n6000_s17 (
    .F(n6000_25),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6000_s17.INIT=16'hCACC;
  LUT4 n5999_s19 (
    .F(n5999_28),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5999_s19.INIT=16'hCACC;
  LUT4 n5998_s17 (
    .F(n5998_25),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5998_s17.INIT=16'hCACC;
  LUT4 n5995_s19 (
    .F(n5995_28),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5995_s19.INIT=16'hCACC;
  LUT4 n5993_s14 (
    .F(n5993_19),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5993_s14.INIT=16'hCACC;
  LUT4 n5992_s19 (
    .F(n5992_28),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5992_s19.INIT=16'hCACC;
  LUT4 n5991_s16 (
    .F(n5991_22),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5991_s16.INIT=16'hCACC;
  LUT4 n5987_s17 (
    .F(n5987_25),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5987_s17.INIT=16'hCACC;
  LUT4 n5985_s13 (
    .F(n5985_17),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5985_s13.INIT=16'hCACC;
  LUT4 n5983_s20 (
    .F(n5983_30),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5983_s20.INIT=16'hCACC;
  LUT4 n6010_s16 (
    .F(n6010_23),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6010_s16.INIT=16'hCACC;
  LUT4 n6009_s17 (
    .F(n6009_24),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6009_s17.INIT=16'hCACC;
  LUT4 n6005_s15 (
    .F(n6005_20),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6005_s15.INIT=16'hCACC;
  LUT4 n6002_s19 (
    .F(n6002_27),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6002_s19.INIT=16'hCACC;
  LUT4 n6001_s15 (
    .F(n6001_21),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n6001_s15.INIT=16'hCACC;
  LUT4 n5997_s17 (
    .F(n5997_25),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5997_s17.INIT=16'hCACC;
  LUT4 n5989_s17 (
    .F(n5989_25),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5989_s17.INIT=16'hCACC;
  LUT4 n5986_s14 (
    .F(n5986_18),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5965_22),
    .I3(ff_cache2_data_en) 
);
defparam n5986_s14.INIT=16'hCACC;
  LUT4 ff_cache1_data_en_s8 (
    .F(ff_cache1_data_en_14),
    .I0(ff_cache0_data_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache1_data_en_s8.INIT=16'h0100;
  LUT4 n6823_s7 (
    .F(n6823_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6823_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache1_address_17_16) 
);
defparam ff_cache1_data_31_s13.INIT=16'hEF00;
  LUT4 n6002_s20 (
    .F(n6002_29),
    .I0(n122_6),
    .I1(n122_7),
    .I2(ff_priority[1]),
    .I3(n5983_20) 
);
defparam n6002_s20.INIT=16'h0035;
  LUT4 n6004_s17 (
    .F(n6004_25),
    .I0(n5983_20),
    .I1(n124_6),
    .I2(n124_7),
    .I3(ff_priority[1]) 
);
defparam n6004_s17.INIT=16'h5044;
  LUT4 n6009_s18 (
    .F(n6009_26),
    .I0(n129_6),
    .I1(n129_7),
    .I2(ff_priority[1]),
    .I3(n5983_20) 
);
defparam n6009_s18.INIT=16'h0035;
  LUT4 n6012_s23 (
    .F(n6012_34),
    .I0(n132_6),
    .I1(n132_7),
    .I2(ff_priority[1]),
    .I3(n5983_20) 
);
defparam n6012_s23.INIT=16'h0035;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(ff_cache0_already_read),
    .I1(n476_6),
    .I2(n476_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h5044;
  LUT4 n5122_s4 (
    .F(n5122_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5122_s4.INIT=16'h3F40;
  LUT4 ff_cache3_already_read_s14 (
    .F(ff_cache3_already_read_22),
    .I0(ff_cache3_already_read_20),
    .I1(n6821_11),
    .I2(ff_cache3_already_read_18),
    .I3(ff_cache3_already_read_13) 
);
defparam ff_cache3_already_read_s14.INIT=16'h0800;
  LUT4 ff_cache2_address_17_s10 (
    .F(ff_cache2_address_17_16),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_already_read_13),
    .I3(n5121_10) 
);
defparam ff_cache2_address_17_s10.INIT=16'hB000;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_already_read_13),
    .I3(n5753_10) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h4F00;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(ff_cache1_data_31_19),
    .I1(n5388_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(ff_cache1_data_31_19),
    .I1(n5388_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_data_31_19),
    .I1(n5388_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s14.INIT=16'h1000;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(ff_cache1_data_31_19),
    .I1(n5388_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_address_17_20),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_7_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_address_17_20),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_15_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_address_17_20),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_23_s7.INIT=16'h5400;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_address_17_20),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache3_data_31_s9.INIT=16'h5400;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_start),
    .I3(ff_cache3_already_read_20) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h0100;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_19),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_start),
    .I3(ff_cache3_already_read_20) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h0100;
  LUT4 n6010_s17 (
    .F(n6010_25),
    .I0(n6010_7),
    .I1(n6010_8),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n6010_s17.INIT=16'h0700;
  LUT4 n6007_s21 (
    .F(n6007_32),
    .I0(n6007_7),
    .I1(n6007_8),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n6007_s21.INIT=16'h0700;
  LUT4 n6006_s17 (
    .F(n6006_25),
    .I0(n6006_10),
    .I1(n6006_11),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n6006_s17.INIT=16'h0700;
  LUT4 n6003_s18 (
    .F(n6003_27),
    .I0(n6003_7),
    .I1(n6003_8),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n6003_s18.INIT=16'h0E00;
  LUT4 n5993_s15 (
    .F(n5993_21),
    .I0(n5993_7),
    .I1(n5993_8),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n5993_s15.INIT=16'h0E00;
  LUT4 n5984_s16 (
    .F(n5984_22),
    .I0(n5984_7),
    .I1(n5984_8),
    .I2(ff_cache_vram_write),
    .I3(ff_busy_12) 
);
defparam n5984_s16.INIT=16'h0700;
  LUT4 n6821_s5 (
    .F(n6821_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6821_s5.INIT=16'h0001;
  LUT4 n6822_s14 (
    .F(n6822_23),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6822_s14.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_21),
    .I0(ff_cache0_already_read_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0001;
  LUT4 n6013_s26 (
    .F(n6013_33),
    .I0(ff_cache0_address_16_17),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6013_s26.INIT=16'h0002;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(ff_cache2_already_read_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0001;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_23),
    .I0(ff_cache3_address_17_16),
    .I1(n5388_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h1000;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n6822_23) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00DF;
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5733_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5734_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5735_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_17_s0 (
    .Q(ff_cache1_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5740_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5741_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5742_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5743_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_17_s0 (
    .Q(ff_cache2_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_13),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5745_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5746_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5747_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5748_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_17_s0 (
    .Q(ff_cache3_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_13),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5750_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_17),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5751_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5752_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5753_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_command_vram_address[17]),
    .D(n5965_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5966_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5967_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5968_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5969_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5970_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5971_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5972_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5973_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5974_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5975_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5976_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5977_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5978_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5979_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5980_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5964_12),
    .CLK(clk85m),
    .CE(ff_vram_address_17_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5981_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5982_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5983_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5984_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5985_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5986_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5987_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5988_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5989_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5990_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5991_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5992_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5993_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5994_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5995_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5996_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5997_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5998_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5999_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n6000_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n6001_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n6002_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n6003_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n6004_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n6005_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n6006_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n6007_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n6008_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n6009_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n6010_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n6011_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n6012_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n6013_29),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n6014_22),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n6015_22),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n6016_22),
    .CLK(clk85m),
    .CE(ff_vram_address_17_20),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5114_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5115_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5116_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5117_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5118_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5119_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5120_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5121_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_17_s0 (
    .Q(ff_cache0_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5732_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6533_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6308_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6535_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6822_10),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6823_9),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6824_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6826_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s16 (
    .Q(w_cache_vram_rdata_en),
    .D(n5122_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n19_s0 (
    .SUM(n19_1_SUM),
    .COUT(n19_3),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n18_3) 
);
defparam n19_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(ff_cache1_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n53_s0 (
    .SUM(n53_1_SUM),
    .COUT(n53_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n52_3) 
);
defparam n53_s0.ALU_MODE=3;
  ALU n54_s0 (
    .SUM(n54_1_SUM),
    .COUT(n54_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n53_3) 
);
defparam n54_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n54_3) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  ALU n70_s0 (
    .SUM(n70_1_SUM),
    .COUT(n70_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n70_s0.ALU_MODE=3;
  ALU n71_s0 (
    .SUM(n71_1_SUM),
    .COUT(n71_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n70_3) 
);
defparam n71_s0.ALU_MODE=3;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n71_3) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(ff_cache3_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n128_s5 (
    .O(n128_9),
    .I0(n128_6),
    .I1(n128_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n130_s5 (
    .O(n130_9),
    .I0(n130_6),
    .I1(n130_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n131_s5 (
    .O(n131_9),
    .I0(n131_6),
    .I1(n131_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n479_s5 (
    .O(n479_9),
    .I0(n479_6),
    .I1(n479_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n480_s5 (
    .O(n480_9),
    .I0(n480_6),
    .I1(n480_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n481_s5 (
    .O(n481_9),
    .I0(n481_6),
    .I1(n481_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n482_s5 (
    .O(n482_9),
    .I0(n482_6),
    .I1(n482_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n485_s5 (
    .O(n485_9),
    .I0(n485_6),
    .I1(n485_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n486_s5 (
    .O(n486_9),
    .I0(n486_6),
    .I1(n486_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n519_s5 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n522_s5 (
    .O(n522_9),
    .I0(n522_6),
    .I1(n522_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n523_s5 (
    .O(n523_9),
    .I0(n523_6),
    .I1(n523_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n524_s5 (
    .O(n524_9),
    .I0(n524_6),
    .I1(n524_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n525_s5 (
    .O(n525_9),
    .I0(n525_6),
    .I1(n525_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n526_s5 (
    .O(n526_9),
    .I0(n526_6),
    .I1(n526_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n527_s5 (
    .O(n527_9),
    .I0(n527_6),
    .I1(n527_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n528_s5 (
    .O(n528_9),
    .I0(n528_6),
    .I1(n528_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n529_s5 (
    .O(n529_9),
    .I0(n529_6),
    .I1(n529_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n562_s5 (
    .O(n562_9),
    .I0(n562_6),
    .I1(n562_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s2 (
    .O(n565_9),
    .I0(n565_6),
    .I1(n565_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s2 (
    .O(n566_9),
    .I0(n566_6),
    .I1(n566_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s2 (
    .O(n567_9),
    .I0(n567_6),
    .I1(n567_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s2 (
    .O(n568_9),
    .I0(n568_6),
    .I1(n568_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s2 (
    .O(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s2 (
    .O(n570_9),
    .I0(n570_6),
    .I1(n570_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s2 (
    .O(n571_9),
    .I0(n571_6),
    .I1(n571_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s2 (
    .O(n572_9),
    .I0(n572_6),
    .I1(n572_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n605_s5 (
    .O(n605_9),
    .I0(n605_6),
    .I1(n605_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s1 (
    .O(n608_9),
    .I0(n608_6),
    .I1(n608_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s1 (
    .O(n609_9),
    .I0(n609_6),
    .I1(n609_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s1 (
    .O(n610_9),
    .I0(n610_6),
    .I1(n610_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s1 (
    .O(n611_9),
    .I0(n611_6),
    .I1(n611_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s1 (
    .O(n612_9),
    .I0(n612_6),
    .I1(n612_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s1 (
    .O(n613_9),
    .I0(n613_6),
    .I1(n613_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s1 (
    .O(n614_9),
    .I0(n614_6),
    .I1(n614_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s1 (
    .O(n615_9),
    .I0(n615_6),
    .I1(n615_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4875_s5 (
    .O(n4875_9),
    .I0(n4875_6),
    .I1(n4875_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4876_s5 (
    .O(n4876_9),
    .I0(n4876_6),
    .I1(n4876_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4877_s5 (
    .O(n4877_9),
    .I0(n4877_6),
    .I1(n4877_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4878_s5 (
    .O(n4878_9),
    .I0(n4878_6),
    .I1(n4878_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4879_s5 (
    .O(n4879_9),
    .I0(n4879_6),
    .I1(n4879_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4880_s5 (
    .O(n4880_9),
    .I0(n4880_6),
    .I1(n4880_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4881_s5 (
    .O(n4881_9),
    .I0(n4881_6),
    .I1(n4881_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4882_s5 (
    .O(n4882_9),
    .I0(n4882_6),
    .I1(n4882_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1242_s0 (
    .O(n1242_3),
    .I0(n608_9),
    .I1(n565_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1243_s0 (
    .O(n1243_3),
    .I0(n609_9),
    .I1(n566_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1244_s0 (
    .O(n1244_3),
    .I0(n610_9),
    .I1(n567_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1245_s0 (
    .O(n1245_3),
    .I0(n611_9),
    .I1(n568_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1246_s0 (
    .O(n1246_3),
    .I0(n612_9),
    .I1(n569_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1247_s0 (
    .O(n1247_3),
    .I0(n613_9),
    .I1(n570_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1248_s0 (
    .O(n1248_3),
    .I0(n614_9),
    .I1(n571_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1249_s0 (
    .O(n1249_3),
    .I0(n615_9),
    .I1(n572_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5114_s4 (
    .O(n5114_6),
    .I0(n5114_8),
    .I1(n1387_6),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5115_s3 (
    .O(n5115_5),
    .I0(n5115_7),
    .I1(n1388_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5116_s3 (
    .O(n5116_5),
    .I0(n5116_7),
    .I1(n1389_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5117_s3 (
    .O(n5117_5),
    .I0(n5117_7),
    .I1(n1390_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5118_s3 (
    .O(n5118_5),
    .I0(n5118_7),
    .I1(n1391_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5119_s3 (
    .O(n5119_5),
    .I0(n5119_7),
    .I1(n1392_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5120_s3 (
    .O(n5120_5),
    .I0(n5120_7),
    .I1(n1393_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5121_s3 (
    .O(n5121_5),
    .I0(n5121_7),
    .I1(n1394_5),
    .S0(n5121_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1876_4,
  n1864_4,
  w_register_write,
  reg_vram256k_mode,
  n1909_4,
  n1902_4,
  ff_reset_n2_1,
  n1232_22,
  n566_31,
  reg_command_high_speed_mode,
  n2043_6,
  w_sprite_mode2_4,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_next_0_4,
  w_address_s_pre_17_6,
  w_address_s_pre_17_7,
  n1433_10,
  ff_border_detect_9,
  w_address_s_pre_17_9,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1876_4;
input n1864_4;
input w_register_write;
input reg_vram256k_mode;
input n1909_4;
input n1902_4;
input ff_reset_n2_1;
input n1232_22;
input n566_31;
input reg_command_high_speed_mode;
input n2043_6;
input w_sprite_mode2_4;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [7:0] w_register_data;
input [4:2] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_next_0_4;
output w_address_s_pre_17_6;
output w_address_s_pre_17_7;
output n1433_10;
output ff_border_detect_9;
output w_address_s_pre_17_9;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_pre_17_3;
wire w_address_d_pre_17_3;
wire n1559_6;
wire n1559_7;
wire n1560_6;
wire n1560_7;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n368_3;
wire n376_3;
wire n416_3;
wire n417_3;
wire n418_3;
wire n419_3;
wire n420_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n622_6;
wire n623_6;
wire n624_6;
wire n625_6;
wire n626_6;
wire n627_6;
wire n628_6;
wire n629_6;
wire n630_6;
wire n660_2;
wire n668_3;
wire n748_3;
wire n749_3;
wire n750_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n1096_3;
wire n1097_3;
wire n1098_3;
wire n1099_3;
wire n1100_3;
wire n1101_3;
wire n1102_3;
wire n1104_3;
wire n1105_3;
wire n1106_3;
wire n1145_4;
wire n1148_4;
wire n1237_3;
wire n1238_3;
wire n1239_3;
wire n1240_3;
wire n1241_3;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1303_3;
wire n1304_3;
wire n1305_3;
wire n1306_3;
wire n1307_3;
wire n1308_3;
wire n1309_3;
wire n1310_3;
wire n1311_3;
wire n1312_3;
wire n1392_3;
wire n1410_3;
wire n1411_3;
wire n1412_3;
wire n1413_3;
wire n1414_3;
wire n1415_3;
wire n1416_3;
wire n1417_3;
wire n2329_8;
wire n2330_9;
wire n2331_8;
wire n2332_9;
wire n2200_122;
wire n2201_113;
wire n2202_109;
wire n2203_113;
wire n2204_113;
wire n2205_113;
wire n2206_113;
wire n2209_96;
wire n2210_96;
wire n2211_96;
wire n2212_96;
wire n2213_96;
wire n2214_96;
wire n2215_96;
wire n2216_96;
wire n2217_96;
wire n2218_96;
wire n2219_96;
wire n2220_96;
wire n2221_96;
wire n2222_96;
wire n2223_96;
wire n2224_96;
wire n2225_96;
wire n2227_136;
wire n2228_135;
wire n2229_140;
wire n2230_144;
wire n2231_133;
wire n2246_96;
wire n2247_95;
wire ff_sx_9_8;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n2324_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_wait_count_5_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_wait_counter_7_12;
wire ff_next_state_3_13;
wire ff_next_state_0_13;
wire ff_cache_vram_valid_13;
wire ff_count_valid_13;
wire ff_next_state_4_14;
wire ff_next_state_2_14;
wire ff_cache_vram_write_16;
wire ff_next_state_5_16;
wire n2182_160;
wire n1576_7;
wire n1575_7;
wire n1574_7;
wire n1573_7;
wire n1480_8;
wire n1433_9;
wire n1302_7;
wire n1301_7;
wire n2190_93;
wire n2189_92;
wire n2188_90;
wire n2187_90;
wire n2186_90;
wire n2185_90;
wire n2184_90;
wire n2183_92;
wire n2328_12;
wire n2327_13;
wire n2325_12;
wire n2324_10;
wire n2323_14;
wire n2226_152;
wire n2242_109;
wire ff_cache_vram_address_17_12;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_next_state_1_13;
wire ff_border_detect_6;
wire n2208_102;
wire w_next_0_5;
wire n2953_4;
wire n323_4;
wire n323_5;
wire n323_6;
wire n324_4;
wire n325_4;
wire n326_4;
wire n327_4;
wire n328_4;
wire n329_4;
wire n330_4;
wire n331_4;
wire n622_7;
wire n658_4;
wire n3183_4;
wire n1097_4;
wire n1097_6;
wire n1098_4;
wire n1098_5;
wire n1098_6;
wire n1099_4;
wire n1100_4;
wire n1100_6;
wire n1101_4;
wire n1101_5;
wire n1102_4;
wire n1102_5;
wire n1103_4;
wire n1104_4;
wire n1104_5;
wire n1105_4;
wire n1105_5;
wire n1106_4;
wire n1106_5;
wire n1145_5;
wire n1237_4;
wire n1239_4;
wire n1242_4;
wire n1243_4;
wire n1245_4;
wire n1303_4;
wire n1304_4;
wire n1305_4;
wire n1306_4;
wire n1307_4;
wire n1308_4;
wire n1309_4;
wire n1310_4;
wire n1311_4;
wire n1312_4;
wire n2329_9;
wire n2329_10;
wire n2329_11;
wire n2329_12;
wire n2330_10;
wire n2330_11;
wire n2330_12;
wire n2331_9;
wire n2331_11;
wire n2331_12;
wire n2332_10;
wire n2332_11;
wire n2332_12;
wire n2332_13;
wire n2200_123;
wire n2200_124;
wire n2201_114;
wire n2201_115;
wire n2202_110;
wire n2203_114;
wire n2205_114;
wire n2209_98;
wire n2209_99;
wire n2210_97;
wire n2210_98;
wire n2211_98;
wire n2211_100;
wire n2212_97;
wire n2212_98;
wire n2213_97;
wire n2213_98;
wire n2214_98;
wire n2214_99;
wire n2215_97;
wire n2215_98;
wire n2216_98;
wire n2216_99;
wire n2217_97;
wire n2217_98;
wire n2218_97;
wire n2218_98;
wire n2219_98;
wire n2220_98;
wire n2221_98;
wire n2222_98;
wire n2223_98;
wire n2224_98;
wire n2225_97;
wire n2225_98;
wire n2227_139;
wire n2228_136;
wire n2228_137;
wire n2229_141;
wire n2229_142;
wire n2230_145;
wire n2230_146;
wire n2231_134;
wire n2231_135;
wire n2231_136;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n2324_11;
wire n2324_13;
wire n2324_14;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_14;
wire ff_wait_count_5_13;
wire ff_wait_count_5_14;
wire ff_wait_count_5_15;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_cache_flush_start_13;
wire ff_cache_flush_start_14;
wire ff_wait_counter_7_13;
wire ff_wait_counter_7_14;
wire ff_next_state_3_15;
wire ff_next_state_0_14;
wire ff_next_state_0_17;
wire ff_cache_vram_valid_14;
wire ff_cache_vram_valid_15;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire ff_next_state_4_15;
wire ff_next_state_2_15;
wire ff_next_state_5_17;
wire n1576_8;
wire n1576_9;
wire n1575_8;
wire n1480_9;
wire n2190_95;
wire n2189_94;
wire n2188_91;
wire n2188_92;
wire n2188_93;
wire n2187_91;
wire n2187_92;
wire n2187_93;
wire n2186_91;
wire n2186_92;
wire n2186_93;
wire n2185_91;
wire n2184_91;
wire n2184_92;
wire n2184_93;
wire n2183_93;
wire n2183_94;
wire n2183_95;
wire n2328_13;
wire n2328_15;
wire n2327_14;
wire n2327_15;
wire n2327_16;
wire n2325_13;
wire n2325_14;
wire n2324_15;
wire n2324_16;
wire n2323_15;
wire n2226_153;
wire n2226_154;
wire ff_cache_vram_address_17_13;
wire ff_cache_vram_address_17_14;
wire ff_xsel_1_13;
wire ff_state_0_13;
wire ff_next_state_1_14;
wire n2208_103;
wire n323_8;
wire n323_9;
wire n368_5;
wire n622_8;
wire n622_9;
wire n658_5;
wire n1096_7;
wire n1096_8;
wire n1096_9;
wire n1097_7;
wire n1098_7;
wire n1098_8;
wire n1098_9;
wire n1099_5;
wire n1099_6;
wire n1100_7;
wire n1101_6;
wire n1103_6;
wire n1105_7;
wire n1105_8;
wire n1106_6;
wire n1106_7;
wire n1145_6;
wire n1145_7;
wire n1240_5;
wire n1392_7;
wire n2329_13;
wire n2329_14;
wire n2329_15;
wire n2329_16;
wire n2329_17;
wire n2329_18;
wire n2329_19;
wire n2329_20;
wire n2330_13;
wire n2330_14;
wire n2330_15;
wire n2330_16;
wire n2330_17;
wire n2331_13;
wire n2331_14;
wire n2331_15;
wire n2331_17;
wire n2331_18;
wire n2332_14;
wire n2332_15;
wire n2332_17;
wire n2332_20;
wire n2200_125;
wire n2200_126;
wire n2202_111;
wire n2209_100;
wire n2209_102;
wire n2210_99;
wire n2210_100;
wire n2211_101;
wire n2212_99;
wire n2213_99;
wire n2214_100;
wire n2215_99;
wire n2216_100;
wire n2217_99;
wire n2218_99;
wire n2219_99;
wire n2220_99;
wire n2221_99;
wire n2222_99;
wire n2223_99;
wire n2224_99;
wire n2225_99;
wire n2227_140;
wire n2228_138;
wire n2229_143;
wire n2229_144;
wire n2231_138;
wire n2231_139;
wire n2231_140;
wire ff_read_color_11;
wire ff_transfer_ready_9;
wire n2324_17;
wire n2324_18;
wire ff_source_7_8;
wire ff_source_7_9;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_15;
wire ff_cache_vram_wdata_7_16;
wire ff_wait_count_5_17;
wire ff_wait_count_5_18;
wire ff_wait_count_5_19;
wire ff_wait_count_5_20;
wire ff_state_5_14;
wire ff_state_5_15;
wire ff_cache_flush_start_15;
wire ff_cache_flush_start_16;
wire ff_cache_flush_start_18;
wire ff_wait_counter_7_16;
wire ff_next_state_3_16;
wire ff_next_state_0_19;
wire ff_cache_vram_valid_16;
wire ff_next_state_5_18;
wire n2182_163;
wire n2190_96;
wire n2190_97;
wire n2190_98;
wire n2189_95;
wire n2189_96;
wire n2188_94;
wire n2188_95;
wire n2188_96;
wire n2187_94;
wire n2187_95;
wire n2187_96;
wire n2187_98;
wire n2186_94;
wire n2186_95;
wire n2186_97;
wire n2185_93;
wire n2185_94;
wire n2184_94;
wire n2184_95;
wire n2183_96;
wire n2183_97;
wire n2183_98;
wire n2183_99;
wire n2328_16;
wire n2328_17;
wire n2328_18;
wire n2328_19;
wire n2328_20;
wire n2327_17;
wire n2327_18;
wire n2327_19;
wire n2327_20;
wire n2325_15;
wire n2324_19;
wire n2324_20;
wire n2324_21;
wire n2324_22;
wire n2323_17;
wire n2323_18;
wire n2226_155;
wire ff_cache_vram_address_17_15;
wire ff_cache_vram_address_17_16;
wire n323_10;
wire n1096_11;
wire n1096_12;
wire n1098_10;
wire n1098_11;
wire n1099_8;
wire n1103_7;
wire n1105_9;
wire n1145_8;
wire n1145_9;
wire n2329_22;
wire n2330_18;
wire n2330_20;
wire n2331_19;
wire n2331_20;
wire n2331_21;
wire n2331_22;
wire n2331_23;
wire n2332_21;
wire n2200_128;
wire n2200_129;
wire n2219_102;
wire n2220_101;
wire n2221_101;
wire n2222_101;
wire n2223_101;
wire n2224_101;
wire n2228_139;
wire ff_transfer_ready_11;
wire ff_wait_count_5_21;
wire ff_cache_flush_start_19;
wire ff_cache_flush_start_20;
wire ff_cache_flush_start_21;
wire ff_next_state_0_20;
wire ff_next_state_0_21;
wire n2190_99;
wire n2190_100;
wire n2190_101;
wire n2190_102;
wire n2189_97;
wire n2189_98;
wire n2188_97;
wire n2187_100;
wire n2186_98;
wire n2186_100;
wire n2185_95;
wire n2184_96;
wire n2184_97;
wire n2184_98;
wire n2324_23;
wire n2323_19;
wire n2323_20;
wire n2323_21;
wire n2329_23;
wire n2331_24;
wire n2331_25;
wire ff_cache_flush_start_22;
wire n2190_103;
wire n2190_104;
wire n2190_105;
wire n2190_106;
wire n2189_99;
wire n2188_98;
wire n2187_101;
wire n2187_102;
wire n2185_96;
wire n2184_99;
wire n2188_99;
wire n2188_100;
wire ff_state_5_18;
wire ff_cache_vram_write_20;
wire n1097_10;
wire n1096_14;
wire n1099_10;
wire n1102_9;
wire n1104_8;
wire n1103_9;
wire n1244_6;
wire n2200_131;
wire n2204_116;
wire ff_cache_vram_write_22;
wire ff_wait_counter_7_19;
wire n2230_149;
wire n1241_6;
wire n1240_7;
wire n2186_102;
wire n2187_104;
wire n2327_26;
wire ff_cache_vram_wdata_7_19;
wire n2332_23;
wire ff_next_state_0_23;
wire n1097_12;
wire n1100_9;
wire n2182_165;
wire n2227_143;
wire n2330_25;
wire n2323_23;
wire n2331_27;
wire n2330_27;
wire n2332_25;
wire n2231_142;
wire n2327_28;
wire n2327_30;
wire n2328_22;
wire n1106_10;
wire ff_transfer_ready_13;
wire n3308_5;
wire n3043_5;
wire n1520_5;
wire ff_count_valid_20;
wire n2182_167;
wire n2331_29;
wire n1392_9;
wire n323_14;
wire n3186_5;
wire n2954_5;
wire n1392_11;
wire n3044_5;
wire n2227_145;
wire n2332_27;
wire n2229_147;
wire ff_wait_count_5_24;
wire ff_cache_flush_start_24;
wire n2326_16;
wire n3183_6;
wire n2953_6;
wire n2218_103;
wire n2218_105;
wire n1105_11;
wire ff_cache_vram_valid_20;
wire ff_cache_vram_wdata_7_21;
wire n2207_115;
wire n2322_7;
wire n2321_7;
wire n2320_7;
wire n2319_7;
wire n2318_7;
wire n2317_7;
wire n2316_7;
wire n2315_9;
wire n2327_34;
wire n2329_27;
wire n1096_16;
wire n1103_11;
wire n322_9;
wire ff_cache_vram_valid_24;
wire ff_count_valid_22;
wire n2324_25;
wire n2246_99;
wire n1392_13;
wire n2227_149;
wire ff_wait_counter_7_21;
wire n2189_101;
wire n2190_108;
wire n2224_103;
wire n2223_103;
wire n2222_103;
wire n2221_103;
wire n2220_103;
wire n2219_104;
wire n2224_105;
wire n2223_105;
wire n2222_105;
wire n2221_105;
wire n2220_105;
wire n2219_106;
wire n2209_104;
wire n2211_103;
wire n2211_105;
wire n2209_106;
wire n1570_11;
wire n1569_11;
wire n1572_11;
wire n1571_11;
wire n2186_104;
wire n2187_106;
wire n2185_98;
wire n1574_10;
wire n1577_10;
wire n1577_12;
wire ff_read_pixel_7_15;
wire n1578_10;
wire n1578_12;
wire n1579_10;
wire n1580_10;
wire n1581_10;
wire n1581_12;
wire n1582_10;
wire n1582_12;
wire n1583_10;
wire n1584_10;
wire n1096_18;
wire n1096_19;
wire n2214_102;
wire n2216_102;
wire ff_next_state_4_18;
wire ff_wait_count_5_26;
wire n1238_6;
wire ff_next_state_0_25;
wire ff_count_valid_24;
wire ff_read_color_13;
wire ff_next_state_3_18;
wire ff_cache_flush_start_26;
wire n368_7;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_1 ;
wire \w_next_sy[10]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_1 ;
wire \w_next_dy[10]_1_1 ;
wire \w_next_dy[11]_1_0_COUT ;
wire n1276_1;
wire n1276_2;
wire n1275_1;
wire n1275_2;
wire n1274_1;
wire n1274_2;
wire n1273_1;
wire n1273_2;
wire n1272_1;
wire n1272_2;
wire n1271_1;
wire n1271_2;
wire n1270_1;
wire n1270_2;
wire n1269_1;
wire n1269_2;
wire n1268_1;
wire n1268_2;
wire n1267_1;
wire n1267_2;
wire n1266_1;
wire n1266_2;
wire n1265_1;
wire n1265_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire w_next_nyb_9_3;
wire w_next_nyb_10_3;
wire n1371_9;
wire n1062_2;
wire n1062_3;
wire n1061_2;
wire n1061_3;
wire n1060_2;
wire n1060_3;
wire n1059_2;
wire n1059_3;
wire n1058_2;
wire n1058_3;
wire n1057_2;
wire n1057_3;
wire n1056_2;
wire n1056_3;
wire n1055_2;
wire n1055_3;
wire n1054_2;
wire n1054_3;
wire n1053_2;
wire n1053_3;
wire n1772_1_SUM;
wire n1772_3;
wire n1773_1_SUM;
wire n1773_3;
wire n1774_1_SUM;
wire n1774_3;
wire n1775_1_SUM;
wire n1775_3;
wire n1776_1_SUM;
wire n1776_3;
wire n1777_1_SUM;
wire n1777_3;
wire n1778_1_SUM;
wire n1778_3;
wire n1779_1_SUM;
wire n1779_3;
wire n1559_9;
wire n1560_9;
wire n2208_100;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5388_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [10:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [17:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [7:0] ff_wait_counter;
wire [5:0] ff_next_state;
wire [5:5] ff_wait_count;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [10:0] ff_sy;
wire [10:0] ff_dy;
wire [10:0] ff_nx;
wire [10:0] ff_ny;
wire [11:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [10:0] w_next_sy;
wire [9:0] w_next_dx;
wire [11:0] w_next_dy;
wire [11:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n2208_s99 (
    .F(w_address_s_pre_17_3),
    .I0(ff_sy[9]),
    .I1(ff_sy[10]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2208_s99.INIT=8'hCA;
  LUT3 n2208_s100 (
    .F(w_address_d_pre_17_3),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2208_s100.INIT=8'hCA;
  LUT3 n1559_s6 (
    .F(n1559_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1559_s6.INIT=8'hCA;
  LUT3 n1559_s7 (
    .F(n1559_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1559_s7.INIT=8'hCA;
  LUT3 n1560_s6 (
    .F(n1560_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1560_s6.INIT=8'hCA;
  LUT3 n1560_s7 (
    .F(n1560_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1560_s7.INIT=8'hCA;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[8]) 
);
defparam n323_s0.INIT=16'h8F88;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(n324_4),
    .I1(n323_5),
    .I2(w_next_sx[7]),
    .I3(n323_6) 
);
defparam n324_s0.INIT=16'h7770;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(n325_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[6]) 
);
defparam n325_s0.INIT=16'h8F88;
  LUT4 n326_s0 (
    .F(n326_3),
    .I0(n326_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[5]) 
);
defparam n326_s0.INIT=16'h8F88;
  LUT4 n327_s0 (
    .F(n327_3),
    .I0(n327_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[4]) 
);
defparam n327_s0.INIT=16'h8F88;
  LUT4 n328_s0 (
    .F(n328_3),
    .I0(n328_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[3]) 
);
defparam n328_s0.INIT=16'h8F88;
  LUT4 n329_s0 (
    .F(n329_3),
    .I0(n329_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[2]) 
);
defparam n329_s0.INIT=16'h8F88;
  LUT4 n330_s0 (
    .F(n330_3),
    .I0(n330_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[1]) 
);
defparam n330_s0.INIT=16'h8F88;
  LUT4 n331_s0 (
    .F(n331_3),
    .I0(n331_4),
    .I1(n323_5),
    .I2(n323_6),
    .I3(w_next_sx[0]) 
);
defparam n331_s0.INIT=16'h8F88;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(n2953_4),
    .I1(n1876_4),
    .I2(n368_7) 
);
defparam n368_s0.INIT=8'hF8;
  LUT3 n376_s0 (
    .F(n376_3),
    .I0(n2953_4),
    .I1(n1864_4),
    .I2(n368_7) 
);
defparam n376_s0.INIT=8'hF8;
  LUT4 n416_s0 (
    .F(n416_3),
    .I0(w_next_sy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n416_s0.INIT=16'h0AC0;
  LUT3 n417_s0 (
    .F(n417_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n417_s0.INIT=8'hCA;
  LUT3 n418_s0 (
    .F(n418_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n418_s0.INIT=8'hCA;
  LUT3 n419_s0 (
    .F(n419_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n419_s0.INIT=8'hCA;
  LUT3 n420_s0 (
    .F(n420_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n420_s0.INIT=8'hCA;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n421_s0.INIT=8'hCA;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n422_s0.INIT=8'hCA;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n423_s0.INIT=8'hCA;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n424_s0.INIT=8'hCA;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n425_s0.INIT=8'hCA;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n426_s0.INIT=8'hCA;
  LUT3 n622_s3 (
    .F(n622_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n622_7) 
);
defparam n622_s3.INIT=8'hAC;
  LUT3 n623_s3 (
    .F(n623_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n622_7) 
);
defparam n623_s3.INIT=8'hAC;
  LUT3 n624_s3 (
    .F(n624_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n622_7) 
);
defparam n624_s3.INIT=8'hAC;
  LUT3 n625_s3 (
    .F(n625_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n622_7) 
);
defparam n625_s3.INIT=8'hAC;
  LUT3 n626_s3 (
    .F(n626_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n622_7) 
);
defparam n626_s3.INIT=8'hAC;
  LUT3 n627_s3 (
    .F(n627_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n622_7) 
);
defparam n627_s3.INIT=8'hAC;
  LUT3 n628_s3 (
    .F(n628_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n622_7) 
);
defparam n628_s3.INIT=8'hAC;
  LUT3 n629_s3 (
    .F(n629_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n622_7) 
);
defparam n629_s3.INIT=8'hAC;
  LUT3 n630_s3 (
    .F(n630_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n622_7) 
);
defparam n630_s3.INIT=8'hAC;
  LUT3 n658_s0 (
    .F(n660_2),
    .I0(n2953_4),
    .I1(n1909_4),
    .I2(n658_4) 
);
defparam n658_s0.INIT=8'hF8;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2953_4),
    .I1(n1902_4),
    .I2(n658_4) 
);
defparam n668_s0.INIT=8'hF8;
  LUT4 n748_s0 (
    .F(n748_3),
    .I0(w_next_dy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n748_s0.INIT=16'hCA00;
  LUT3 n749_s0 (
    .F(n749_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n749_s0.INIT=8'hCA;
  LUT3 n750_s0 (
    .F(n750_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n750_s0.INIT=8'hCA;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n1096_s0 (
    .F(n1096_3),
    .I0(n1096_16),
    .I1(n1096_18),
    .I2(n1096_14) 
);
defparam n1096_s0.INIT=8'hC5;
  LUT4 n1097_s0 (
    .F(n1097_3),
    .I0(n1053_2),
    .I1(n1097_4),
    .I2(n1097_10),
    .I3(n1097_6) 
);
defparam n1097_s0.INIT=16'hBF00;
  LUT4 n1098_s0 (
    .F(n1098_3),
    .I0(n1098_4),
    .I1(ff_start),
    .I2(n1098_5),
    .I3(n1098_6) 
);
defparam n1098_s0.INIT=16'hFFF8;
  LUT4 n1099_s0 (
    .F(n1099_3),
    .I0(n1097_10),
    .I1(n1097_4),
    .I2(n1055_2),
    .I3(n1099_4) 
);
defparam n1099_s0.INIT=16'h80FF;
  LUT4 n1100_s0 (
    .F(n1100_3),
    .I0(n1100_4),
    .I1(ff_nx[6]),
    .I2(n1100_9),
    .I3(n1100_6) 
);
defparam n1100_s0.INIT=16'h3CAA;
  LUT4 n1101_s0 (
    .F(n1101_3),
    .I0(n1101_4),
    .I1(ff_nx[5]),
    .I2(n1101_5),
    .I3(n1100_6) 
);
defparam n1101_s0.INIT=16'h3CAA;
  LUT4 n1102_s0 (
    .F(n1102_3),
    .I0(n1102_4),
    .I1(ff_nx[4]),
    .I2(n1102_5),
    .I3(n1100_6) 
);
defparam n1102_s0.INIT=16'h3CAA;
  LUT4 n1104_s0 (
    .F(n1104_3),
    .I0(n1104_4),
    .I1(ff_nx[2]),
    .I2(n1104_5),
    .I3(n1100_6) 
);
defparam n1104_s0.INIT=16'h3CAA;
  LUT4 n1105_s0 (
    .F(n1105_3),
    .I0(n1105_4),
    .I1(n1105_5),
    .I2(n1105_11),
    .I3(ff_start) 
);
defparam n1105_s0.INIT=16'hF0EE;
  LUT2 n1106_s0 (
    .F(n1106_3),
    .I0(n1106_4),
    .I1(n1106_5) 
);
defparam n1106_s0.INIT=4'h4;
  LUT3 n1145_s1 (
    .F(n1145_4),
    .I0(n3183_4),
    .I1(n1876_4),
    .I2(n1145_5) 
);
defparam n1145_s1.INIT=8'hF8;
  LUT3 n1148_s1 (
    .F(n1148_4),
    .I0(n3183_4),
    .I1(n1864_4),
    .I2(n1145_5) 
);
defparam n1148_s1.INIT=8'hF8;
  LUT4 n1237_s0 (
    .F(n1237_3),
    .I0(w_register_data[2]),
    .I1(reg_vram256k_mode),
    .I2(n1237_4),
    .I3(w_register_write) 
);
defparam n1237_s0.INIT=16'h88F0;
  LUT3 n1238_s0 (
    .F(n1238_3),
    .I0(n1238_6),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1238_s0.INIT=8'hC5;
  LUT4 n1239_s0 (
    .F(n1239_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n1239_4),
    .I3(w_register_write) 
);
defparam n1239_s0.INIT=16'hAA3C;
  LUT4 n1240_s0 (
    .F(n1240_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1240_7),
    .I3(w_register_write) 
);
defparam n1240_s0.INIT=16'hAA3C;
  LUT3 n1241_s0 (
    .F(n1241_3),
    .I0(n1241_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1241_s0.INIT=8'hC5;
  LUT3 n1242_s0 (
    .F(n1242_3),
    .I0(n1242_4),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1242_s0.INIT=8'hC5;
  LUT4 n1243_s0 (
    .F(n1243_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1243_4),
    .I3(w_register_write) 
);
defparam n1243_s0.INIT=16'hAA3C;
  LUT3 n1244_s0 (
    .F(n1244_3),
    .I0(n1244_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1244_s0.INIT=8'hC5;
  LUT4 n1245_s0 (
    .F(n1245_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1245_4),
    .I3(w_register_write) 
);
defparam n1245_s0.INIT=16'hAA3C;
  LUT4 n1246_s0 (
    .F(n1246_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1246_s0.INIT=16'hAAC3;
  LUT3 n1247_s0 (
    .F(n1247_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1247_s0.INIT=8'hC5;
  LUT3 n1303_s0 (
    .F(n1303_3),
    .I0(n1303_4),
    .I1(reg_nx[10]),
    .I2(ff_start) 
);
defparam n1303_s0.INIT=8'hCA;
  LUT3 n1304_s0 (
    .F(n1304_3),
    .I0(n1304_4),
    .I1(reg_nx[9]),
    .I2(ff_start) 
);
defparam n1304_s0.INIT=8'hCA;
  LUT3 n1305_s0 (
    .F(n1305_3),
    .I0(n1305_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1305_s0.INIT=8'hCA;
  LUT3 n1306_s0 (
    .F(n1306_3),
    .I0(n1306_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1306_s0.INIT=8'hCA;
  LUT3 n1307_s0 (
    .F(n1307_3),
    .I0(n1307_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1307_s0.INIT=8'hCA;
  LUT3 n1308_s0 (
    .F(n1308_3),
    .I0(n1308_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1308_s0.INIT=8'hCA;
  LUT3 n1309_s0 (
    .F(n1309_3),
    .I0(n1309_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1309_s0.INIT=8'hCA;
  LUT3 n1310_s0 (
    .F(n1310_3),
    .I0(n1310_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1310_s0.INIT=8'hCA;
  LUT3 n1311_s0 (
    .F(n1311_3),
    .I0(n1311_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1311_s0.INIT=8'hCA;
  LUT3 n1312_s0 (
    .F(n1312_3),
    .I0(n1312_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1312_s0.INIT=8'hCA;
  LUT3 n1392_s0 (
    .F(n1392_3),
    .I0(w_register_write),
    .I1(n1392_13),
    .I2(n1392_11) 
);
defparam n1392_s0.INIT=8'hF4;
  LUT3 n1410_s0 (
    .F(n1410_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1410_s0.INIT=8'hCA;
  LUT3 n1411_s0 (
    .F(n1411_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1411_s0.INIT=8'hCA;
  LUT3 n1412_s0 (
    .F(n1412_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1412_s0.INIT=8'hCA;
  LUT3 n1413_s0 (
    .F(n1413_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1413_s0.INIT=8'hCA;
  LUT3 n1414_s0 (
    .F(n1414_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1414_s0.INIT=8'hCA;
  LUT3 n1415_s0 (
    .F(n1415_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1415_s0.INIT=8'hCA;
  LUT3 n1416_s0 (
    .F(n1416_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1416_s0.INIT=8'hCA;
  LUT3 n1417_s0 (
    .F(n1417_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1417_s0.INIT=8'hCA;
  LUT4 n2329_s5 (
    .F(n2329_8),
    .I0(n2329_9),
    .I1(n2329_10),
    .I2(n2329_11),
    .I3(n2329_12) 
);
defparam n2329_s5.INIT=16'h00EF;
  LUT4 n2330_s6 (
    .F(n2330_9),
    .I0(n2330_10),
    .I1(ff_start),
    .I2(n2330_11),
    .I3(n2330_12) 
);
defparam n2330_s6.INIT=16'hFF10;
  LUT4 n2331_s5 (
    .F(n2331_8),
    .I0(n2331_9),
    .I1(n2331_29),
    .I2(n2331_11),
    .I3(n2331_12) 
);
defparam n2331_s5.INIT=16'h10FF;
  LUT4 n2332_s6 (
    .F(n2332_9),
    .I0(n2332_10),
    .I1(n2332_11),
    .I2(n2332_12),
    .I3(n2332_13) 
);
defparam n2332_s6.INIT=16'hB0FF;
  LUT4 n2200_s108 (
    .F(n2200_122),
    .I0(ff_wait_counter[7]),
    .I1(n2200_123),
    .I2(ff_state[5]),
    .I3(n2200_124) 
);
defparam n2200_s108.INIT=16'hBB0B;
  LUT4 n2201_s97 (
    .F(n2201_113),
    .I0(n2200_123),
    .I1(n2201_114),
    .I2(n2201_115),
    .I3(ff_wait_counter[6]) 
);
defparam n2201_s97.INIT=16'hBAC0;
  LUT4 n2202_s95 (
    .F(n2202_109),
    .I0(ff_wait_counter[5]),
    .I1(n2200_123),
    .I2(ff_state[5]),
    .I3(n2202_110) 
);
defparam n2202_s95.INIT=16'hBB0B;
  LUT4 n2203_s97 (
    .F(n2203_113),
    .I0(n2200_123),
    .I1(n2203_114),
    .I2(n2201_115),
    .I3(ff_wait_counter[4]) 
);
defparam n2203_s97.INIT=16'hBAC0;
  LUT4 n2204_s97 (
    .F(n2204_113),
    .I0(n2200_123),
    .I1(n2204_116),
    .I2(n2201_115),
    .I3(ff_wait_counter[3]) 
);
defparam n2204_s97.INIT=16'hBAC0;
  LUT4 n2205_s97 (
    .F(n2205_113),
    .I0(n2200_123),
    .I1(n2205_114),
    .I2(n2201_115),
    .I3(ff_wait_counter[2]) 
);
defparam n2205_s97.INIT=16'hBAC0;
  LUT4 n2206_s97 (
    .F(n2206_113),
    .I0(n2200_123),
    .I1(ff_wait_counter[0]),
    .I2(n2201_115),
    .I3(ff_wait_counter[1]) 
);
defparam n2206_s97.INIT=16'hCF15;
  LUT3 n2209_s92 (
    .F(n2209_96),
    .I0(n2209_106),
    .I1(n2209_98),
    .I2(n2209_99) 
);
defparam n2209_s92.INIT=8'h07;
  LUT3 n2210_s92 (
    .F(n2210_96),
    .I0(n2210_97),
    .I1(n2209_106),
    .I2(n2210_98) 
);
defparam n2210_s92.INIT=8'hF8;
  LUT4 n2211_s92 (
    .F(n2211_96),
    .I0(n2211_105),
    .I1(n2211_98),
    .I2(n2211_103),
    .I3(n2211_100) 
);
defparam n2211_s92.INIT=16'hEE0E;
  LUT4 n2212_s92 (
    .F(n2212_96),
    .I0(n2211_100),
    .I1(n2208_102),
    .I2(n2212_97),
    .I3(n2212_98) 
);
defparam n2212_s92.INIT=16'hF2C2;
  LUT4 n2213_s92 (
    .F(n2213_96),
    .I0(n2212_98),
    .I1(n2213_97),
    .I2(n2211_103),
    .I3(n2213_98) 
);
defparam n2213_s92.INIT=16'hEE0E;
  LUT4 n2214_s92 (
    .F(n2214_96),
    .I0(n2214_102),
    .I1(n2214_98),
    .I2(n2214_99),
    .I3(n2211_103) 
);
defparam n2214_s92.INIT=16'hF0BB;
  LUT4 n2215_s92 (
    .F(n2215_96),
    .I0(n2214_99),
    .I1(n2208_102),
    .I2(n2215_97),
    .I3(n2215_98) 
);
defparam n2215_s92.INIT=16'hF2C2;
  LUT4 n2216_s92 (
    .F(n2216_96),
    .I0(n2216_102),
    .I1(n2216_98),
    .I2(n2216_99),
    .I3(n2211_103) 
);
defparam n2216_s92.INIT=16'hF0BB;
  LUT4 n2217_s92 (
    .F(n2217_96),
    .I0(n2216_99),
    .I1(n2208_102),
    .I2(n2217_97),
    .I3(n2217_98) 
);
defparam n2217_s92.INIT=16'hF2C2;
  LUT4 n2218_s92 (
    .F(n2218_96),
    .I0(n2217_98),
    .I1(n2208_102),
    .I2(n2218_97),
    .I3(n2218_98) 
);
defparam n2218_s92.INIT=16'hF2C2;
  LUT4 n2219_s92 (
    .F(n2219_96),
    .I0(n2219_106),
    .I1(n2218_98),
    .I2(n2208_102),
    .I3(n2219_98) 
);
defparam n2219_s92.INIT=16'h0AFC;
  LUT4 n2220_s92 (
    .F(n2220_96),
    .I0(n2220_105),
    .I1(n2219_106),
    .I2(n2208_102),
    .I3(n2220_98) 
);
defparam n2220_s92.INIT=16'h0AFC;
  LUT4 n2221_s92 (
    .F(n2221_96),
    .I0(n2221_105),
    .I1(n2220_105),
    .I2(n2208_102),
    .I3(n2221_98) 
);
defparam n2221_s92.INIT=16'h0AFC;
  LUT4 n2222_s92 (
    .F(n2222_96),
    .I0(n2222_105),
    .I1(n2221_105),
    .I2(n2208_102),
    .I3(n2222_98) 
);
defparam n2222_s92.INIT=16'h0AFC;
  LUT4 n2223_s92 (
    .F(n2223_96),
    .I0(n2223_105),
    .I1(n2222_105),
    .I2(n2208_102),
    .I3(n2223_98) 
);
defparam n2223_s92.INIT=16'h0AFC;
  LUT4 n2224_s92 (
    .F(n2224_96),
    .I0(n2224_105),
    .I1(n2223_105),
    .I2(n2208_102),
    .I3(n2224_98) 
);
defparam n2224_s92.INIT=16'h0AFC;
  LUT4 n2225_s92 (
    .F(n2225_96),
    .I0(n2225_97),
    .I1(n2224_105),
    .I2(n2208_102),
    .I3(n2225_98) 
);
defparam n2225_s92.INIT=16'h05FC;
  LUT4 n2227_s116 (
    .F(n2227_136),
    .I0(n2227_143),
    .I1(n2227_149),
    .I2(ff_state[0]),
    .I3(n2227_139) 
);
defparam n2227_s116.INIT=16'hBF00;
  LUT4 n2228_s111 (
    .F(n2228_135),
    .I0(ff_next_state[3]),
    .I1(n2228_136),
    .I2(n2227_149),
    .I3(n2228_137) 
);
defparam n2228_s111.INIT=16'hB0FF;
  LUT3 n2229_s116 (
    .F(n2229_140),
    .I0(n2229_141),
    .I1(n2229_142),
    .I2(ff_state[4]) 
);
defparam n2229_s116.INIT=8'h35;
  LUT4 n2230_s118 (
    .F(n2230_144),
    .I0(ff_state[4]),
    .I1(n2230_145),
    .I2(ff_state[3]),
    .I3(n2230_146) 
);
defparam n2230_s118.INIT=16'hBBB0;
  LUT4 n2231_s109 (
    .F(n2231_133),
    .I0(n2231_134),
    .I1(n2231_135),
    .I2(n2231_136),
    .I3(n2231_142) 
);
defparam n2231_s109.INIT=16'hFFF4;
  LUT3 n2246_s92 (
    .F(n2246_96),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n2246_99) 
);
defparam n2246_s92.INIT=8'hCA;
  LUT3 n2247_s91 (
    .F(n2247_95),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n2246_99) 
);
defparam n2247_s91.INIT=8'hCA;
  LUT4 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid),
    .I3(ff_start) 
);
defparam ff_sx_9_s3.INIT=16'hFF40;
  LUT3 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_start),
    .I1(ff_read_color_13),
    .I2(ff_read_color_10) 
);
defparam ff_read_color_s3.INIT=8'hFE;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(n1392_11),
    .I1(ff_read_color_10),
    .I2(ff_transfer_ready_7),
    .I3(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=16'hFFFE;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 n2324_s3 (
    .F(n2324_8),
    .I0(n2324_11),
    .I1(n2324_25),
    .I2(n2324_13),
    .I3(n2324_14) 
);
defparam n2324_s3.INIT=16'hE0FF;
  LUT2 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=4'h4;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1100_6),
    .I2(ff_maj),
    .I3(ff_sx_9_8) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(ff_cache_vram_wdata_7_21),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hF100;
  LUT4 ff_wait_count_5_s8 (
    .F(ff_wait_count_5_12),
    .I0(ff_wait_count_5_13),
    .I1(ff_wait_count_5_14),
    .I2(ff_wait_count_5_15),
    .I3(ff_wait_count_5_26) 
);
defparam ff_wait_count_5_s8.INIT=16'h4F00;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state_5_12),
    .I2(ff_start),
    .I3(ff_state_5_13) 
);
defparam ff_state_5_s6.INIT=16'h00F4;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_24),
    .I1(ff_cache_flush_start_13),
    .I2(ff_cache_flush_start_14),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFFF8;
  LUT4 ff_wait_counter_7_s8 (
    .F(ff_wait_counter_7_12),
    .I0(ff_state[1]),
    .I1(ff_wait_counter_7_13),
    .I2(ff_wait_counter_7_14),
    .I3(ff_wait_counter_7_19) 
);
defparam ff_wait_counter_7_s8.INIT=16'hF400;
  LUT2 ff_next_state_3_s9 (
    .F(ff_next_state_3_13),
    .I0(ff_next_state_3_18),
    .I1(ff_next_state_3_15) 
);
defparam ff_next_state_3_s9.INIT=4'h8;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_13),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state_0_23),
    .I2(ff_next_state_0_25),
    .I3(ff_next_state_0_17) 
);
defparam ff_next_state_0_s9.INIT=16'h0700;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_cache_vram_valid_14),
    .I1(n2324_13),
    .I2(ff_cache_vram_valid_15),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s8.INIT=16'hFF0B;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_count_valid_14),
    .I1(ff_state[5]),
    .I2(ff_count_valid_15),
    .I3(ff_start) 
);
defparam ff_count_valid_s8.INIT=16'hFFB0;
  LUT3 ff_next_state_4_s10 (
    .F(ff_next_state_4_14),
    .I0(n2324_25),
    .I1(ff_next_state_4_15),
    .I2(ff_next_state_4_18) 
);
defparam ff_next_state_4_s10.INIT=8'h10;
  LUT3 ff_next_state_2_s10 (
    .F(ff_next_state_2_14),
    .I0(ff_next_state_2_15),
    .I1(ff_next_state_4_18),
    .I2(ff_next_state_3_18) 
);
defparam ff_next_state_2_s10.INIT=8'h40;
  LUT4 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(ff_cache_vram_valid_14),
    .I1(ff_cache_vram_write_20),
    .I2(ff_cache_vram_wdata_7_21),
    .I3(ff_cache_vram_write_22) 
);
defparam ff_cache_vram_write_s12.INIT=16'hF800;
  LUT3 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(ff_next_state_3_18),
    .I1(ff_next_state_4_18),
    .I2(ff_next_state_5_17) 
);
defparam ff_next_state_5_s12.INIT=8'h80;
  LUT4 n2182_s132 (
    .F(n2182_160),
    .I0(ff_cache_vram_write),
    .I1(n2182_165),
    .I2(n2182_167),
    .I3(ff_state[5]) 
);
defparam n2182_s132.INIT=16'h008F;
  LUT4 n1576_s2 (
    .F(n1576_7),
    .I0(n1576_8),
    .I1(n1560_9),
    .I2(ff_start),
    .I3(n1576_9) 
);
defparam n1576_s2.INIT=16'h0C0A;
  LUT4 n1575_s2 (
    .F(n1575_7),
    .I0(n1575_8),
    .I1(n1559_9),
    .I2(ff_start),
    .I3(n1576_9) 
);
defparam n1575_s2.INIT=16'h0C0A;
  LUT4 n1574_s2 (
    .F(n1574_7),
    .I0(n1578_12),
    .I1(n1582_12),
    .I2(n1576_9),
    .I3(n1574_10) 
);
defparam n1574_s2.INIT=16'h0A0C;
  LUT4 n1573_s2 (
    .F(n1573_7),
    .I0(n1577_12),
    .I1(n1581_12),
    .I2(n1576_9),
    .I3(n1574_10) 
);
defparam n1573_s2.INIT=16'h0A0C;
  LUT4 n1480_s3 (
    .F(n1480_8),
    .I0(n1392_13),
    .I1(n1480_9),
    .I2(ff_transfer_ready_7),
    .I3(n1392_11) 
);
defparam n1480_s3.INIT=16'h00F8;
  LUT3 n1433_s4 (
    .F(n1433_9),
    .I0(ff_start),
    .I1(n1433_10),
    .I2(n1232_22) 
);
defparam n1433_s4.INIT=8'h40;
  LUT4 n1302_s2 (
    .F(n1302_7),
    .I0(n1266_1),
    .I1(w_next_nyb[10]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1302_s2.INIT=16'h0C0A;
  LUT4 n1301_s2 (
    .F(n1301_7),
    .I0(n1265_1),
    .I1(w_next_nyb[11]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1301_s2.INIT=16'h0C0A;
  LUT4 n2190_s87 (
    .F(n2190_93),
    .I0(n2190_108),
    .I1(n2190_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n2190_s87.INIT=16'h0C0A;
  LUT4 n2189_s86 (
    .F(n2189_92),
    .I0(n2189_101),
    .I1(n2189_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n2189_s86.INIT=16'h0C0A;
  LUT4 n2188_s84 (
    .F(n2188_90),
    .I0(n2188_91),
    .I1(n2188_92),
    .I2(ff_state[5]),
    .I3(n2188_93) 
);
defparam n2188_s84.INIT=16'h0C0A;
  LUT4 n2187_s84 (
    .F(n2187_90),
    .I0(n2187_91),
    .I1(n2187_92),
    .I2(n2187_93),
    .I3(ff_state[5]) 
);
defparam n2187_s84.INIT=16'h004F;
  LUT4 n2186_s84 (
    .F(n2186_90),
    .I0(ff_state[5]),
    .I1(n2186_91),
    .I2(n2186_92),
    .I3(n2186_93) 
);
defparam n2186_s84.INIT=16'h0001;
  LUT4 n2185_s84 (
    .F(n2185_90),
    .I0(n2185_91),
    .I1(n2185_98),
    .I2(ff_state[5]),
    .I3(n2188_93) 
);
defparam n2185_s84.INIT=16'h0C0A;
  LUT4 n2184_s84 (
    .F(n2184_90),
    .I0(n2184_91),
    .I1(n2184_92),
    .I2(n2188_93),
    .I3(n2184_93) 
);
defparam n2184_s84.INIT=16'hCA00;
  LUT4 n2183_s86 (
    .F(n2183_92),
    .I0(ff_state[5]),
    .I1(n2183_93),
    .I2(n2183_94),
    .I3(n2183_95) 
);
defparam n2183_s86.INIT=16'h0001;
  LUT4 n2328_s7 (
    .F(n2328_12),
    .I0(n2328_13),
    .I1(n2328_22),
    .I2(n2328_15),
    .I3(ff_start) 
);
defparam n2328_s7.INIT=16'h008F;
  LUT4 n2327_s8 (
    .F(n2327_13),
    .I0(n2327_14),
    .I1(n2327_15),
    .I2(n2327_16),
    .I3(ff_start) 
);
defparam n2327_s8.INIT=16'h00EF;
  LUT4 n2325_s7 (
    .F(n2325_12),
    .I0(n2325_13),
    .I1(n2325_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n2325_s7.INIT=16'h00EF;
  LUT4 n2324_s4 (
    .F(n2324_10),
    .I0(ff_eq),
    .I1(n2324_15),
    .I2(ff_state[4]),
    .I3(n2324_16) 
);
defparam n2324_s4.INIT=16'hF800;
  LUT4 n2323_s9 (
    .F(n2323_14),
    .I0(n2323_15),
    .I1(n2323_23),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n2323_s9.INIT=16'h030A;
  LUT3 n2226_s128 (
    .F(n2226_152),
    .I0(n2226_153),
    .I1(ff_wait_count_5_15),
    .I2(n2226_154) 
);
defparam n2226_s128.INIT=8'hF4;
  LUT2 n2242_s93 (
    .F(n2242_109),
    .I0(ff_wait_count[5]),
    .I1(n2182_165) 
);
defparam n2242_s93.INIT=4'hB;
  LUT4 ff_cache_vram_address_17_s8 (
    .F(ff_cache_vram_address_17_12),
    .I0(ff_cache_vram_address_17_13),
    .I1(ff_next_state_3_18),
    .I2(ff_cache_vram_address_17_14),
    .I3(n2326_16) 
);
defparam ff_cache_vram_address_17_s8.INIT=16'h4000;
  LUT3 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(n2182_165),
    .I1(ff_xsel_1_13),
    .I2(ff_wait_count_5_26) 
);
defparam ff_xsel_1_s8.INIT=8'h10;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_5_12),
    .I1(ff_state_0_13),
    .I2(ff_start),
    .I3(ff_state_5_13) 
);
defparam ff_state_0_s7.INIT=16'h00F8;
  LUT3 ff_next_state_1_s9 (
    .F(ff_next_state_1_13),
    .I0(ff_next_state_3_18),
    .I1(ff_next_state_4_18),
    .I2(ff_next_state_1_14) 
);
defparam ff_next_state_1_s9.INIT=8'h80;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(n1232_22),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT2 n2208_s97 (
    .F(n2208_102),
    .I0(ff_state[4]),
    .I1(n2208_103) 
);
defparam n2208_s97.INIT=4'hE;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(n566_31) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT4 n2953_s1 (
    .F(n2953_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2953_s1.INIT=16'h1000;
  LUT3 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n323_14) 
);
defparam n323_s1.INIT=8'hAC;
  LUT4 n323_s2 (
    .F(n323_5),
    .I0(n1096_14),
    .I1(ff_start),
    .I2(n323_8),
    .I3(ff_command[3]) 
);
defparam n323_s2.INIT=16'h1554;
  LUT2 n323_s3 (
    .F(n323_6),
    .I0(n1096_14),
    .I1(n323_9) 
);
defparam n323_s3.INIT=4'h1;
  LUT3 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n323_14) 
);
defparam n324_s1.INIT=8'h53;
  LUT3 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n323_14) 
);
defparam n325_s1.INIT=8'hAC;
  LUT3 n326_s1 (
    .F(n326_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n323_14) 
);
defparam n326_s1.INIT=8'hAC;
  LUT3 n327_s1 (
    .F(n327_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n323_14) 
);
defparam n327_s1.INIT=8'hAC;
  LUT3 n328_s1 (
    .F(n328_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n323_14) 
);
defparam n328_s1.INIT=8'hAC;
  LUT3 n329_s1 (
    .F(n329_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n323_14) 
);
defparam n329_s1.INIT=8'hAC;
  LUT3 n330_s1 (
    .F(n330_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n323_14) 
);
defparam n330_s1.INIT=8'hAC;
  LUT3 n331_s1 (
    .F(n331_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n323_14) 
);
defparam n331_s1.INIT=8'hAC;
  LUT4 n622_s4 (
    .F(n622_7),
    .I0(n622_8),
    .I1(n1097_10),
    .I2(ff_start),
    .I3(n622_9) 
);
defparam n622_s4.INIT=16'h050C;
  LUT4 n658_s1 (
    .F(n658_4),
    .I0(n658_5),
    .I1(n1097_10),
    .I2(n622_9),
    .I3(n368_5) 
);
defparam n658_s1.INIT=16'h5300;
  LUT4 n3183_s1 (
    .F(n3183_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n3183_s1.INIT=16'h4000;
  LUT2 n1097_s1 (
    .F(n1097_4),
    .I0(ff_start),
    .I1(n622_9) 
);
defparam n1097_s1.INIT=4'h1;
  LUT4 n1097_s3 (
    .F(n1097_6),
    .I0(n1096_14),
    .I1(n1097_7),
    .I2(n1097_12),
    .I3(n1100_6) 
);
defparam n1097_s3.INIT=16'hF0EE;
  LUT4 n1098_s1 (
    .F(n1098_4),
    .I0(w_next_0_4),
    .I1(reg_nx[8]),
    .I2(n1098_7),
    .I3(n323_14) 
);
defparam n1098_s1.INIT=16'h553C;
  LUT4 n1098_s2 (
    .F(n1098_5),
    .I0(n1098_8),
    .I1(n1054_2),
    .I2(n1097_10),
    .I3(n1097_4) 
);
defparam n1098_s2.INIT=16'hC500;
  LUT4 n1098_s3 (
    .F(n1098_6),
    .I0(n1100_9),
    .I1(n1098_9),
    .I2(ff_nx[8]),
    .I3(n1100_6) 
);
defparam n1098_s3.INIT=16'h7800;
  LUT4 n1099_s1 (
    .F(n1099_4),
    .I0(n1096_14),
    .I1(n1099_5),
    .I2(n1099_6),
    .I3(n1100_6) 
);
defparam n1099_s1.INIT=16'h0FEE;
  LUT3 n1100_s1 (
    .F(n1100_4),
    .I0(n1100_7),
    .I1(n1056_2),
    .I2(n1096_14) 
);
defparam n1100_s1.INIT=8'hC5;
  LUT2 n1100_s3 (
    .F(n1100_6),
    .I0(ff_start),
    .I1(n622_9) 
);
defparam n1100_s3.INIT=4'h4;
  LUT3 n1101_s1 (
    .F(n1101_4),
    .I0(n1101_6),
    .I1(n1057_2),
    .I2(n1096_14) 
);
defparam n1101_s1.INIT=8'hC5;
  LUT2 n1101_s2 (
    .F(n1101_5),
    .I0(ff_nx[4]),
    .I1(n1102_5) 
);
defparam n1101_s2.INIT=4'h4;
  LUT3 n1102_s1 (
    .F(n1102_4),
    .I0(n1102_9),
    .I1(n1058_2),
    .I2(n1096_14) 
);
defparam n1102_s1.INIT=8'hC5;
  LUT4 n1102_s2 (
    .F(n1102_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1102_s2.INIT=16'h0001;
  LUT4 n1103_s1 (
    .F(n1103_4),
    .I0(n323_14),
    .I1(n1103_6),
    .I2(n1059_2),
    .I3(n1096_14) 
);
defparam n1103_s1.INIT=16'hF0EE;
  LUT4 n1104_s1 (
    .F(n1104_4),
    .I0(n323_14),
    .I1(n1104_8),
    .I2(n1060_2),
    .I3(n1096_14) 
);
defparam n1104_s1.INIT=16'hF0BB;
  LUT2 n1104_s2 (
    .F(n1104_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1104_s2.INIT=4'h1;
  LUT4 n1105_s1 (
    .F(n1105_4),
    .I0(n1105_7),
    .I1(n1061_2),
    .I2(n622_9),
    .I3(n1097_10) 
);
defparam n1105_s1.INIT=16'h0C05;
  LUT3 n1105_s2 (
    .F(n1105_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(n622_9) 
);
defparam n1105_s2.INIT=8'h90;
  LUT4 n1106_s1 (
    .F(n1106_4),
    .I0(n1106_6),
    .I1(n1062_2),
    .I2(n1097_10),
    .I3(n1097_4) 
);
defparam n1106_s1.INIT=16'h3500;
  LUT4 n1106_s2 (
    .F(n1106_5),
    .I0(n622_9),
    .I1(ff_nx[0]),
    .I2(n1106_7),
    .I3(ff_start) 
);
defparam n1106_s2.INIT=16'hF077;
  LUT4 n1145_s2 (
    .F(n1145_5),
    .I0(n1145_6),
    .I1(ff_start),
    .I2(n1096_14),
    .I3(n1145_7) 
);
defparam n1145_s2.INIT=16'h0D00;
  LUT4 n1237_s1 (
    .F(n1237_4),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]),
    .I2(n1239_4),
    .I3(ff_ny[10]) 
);
defparam n1237_s1.INIT=16'hEF10;
  LUT2 n1239_s1 (
    .F(n1239_4),
    .I0(ff_ny[7]),
    .I1(n1240_7) 
);
defparam n1239_s1.INIT=4'h4;
  LUT3 n1242_s1 (
    .F(n1242_4),
    .I0(ff_ny[4]),
    .I1(n1243_4),
    .I2(ff_ny[5]) 
);
defparam n1242_s1.INIT=8'h4B;
  LUT4 n1243_s1 (
    .F(n1243_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1243_s1.INIT=16'h0001;
  LUT2 n1245_s1 (
    .F(n1245_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1245_s1.INIT=4'h1;
  LUT3 n1303_s1 (
    .F(n1303_4),
    .I0(n1267_1),
    .I1(w_next_nyb[9]),
    .I2(ff_dx_8_9) 
);
defparam n1303_s1.INIT=8'hCA;
  LUT3 n1304_s1 (
    .F(n1304_4),
    .I0(n1268_1),
    .I1(w_next_nyb[8]),
    .I2(ff_dx_8_9) 
);
defparam n1304_s1.INIT=8'hCA;
  LUT3 n1305_s1 (
    .F(n1305_4),
    .I0(n1269_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1305_s1.INIT=8'hCA;
  LUT3 n1306_s1 (
    .F(n1306_4),
    .I0(n1270_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1306_s1.INIT=8'hCA;
  LUT3 n1307_s1 (
    .F(n1307_4),
    .I0(n1271_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1307_s1.INIT=8'hCA;
  LUT3 n1308_s1 (
    .F(n1308_4),
    .I0(n1272_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1308_s1.INIT=8'hCA;
  LUT3 n1309_s1 (
    .F(n1309_4),
    .I0(n1273_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1309_s1.INIT=8'hCA;
  LUT3 n1310_s1 (
    .F(n1310_4),
    .I0(n1274_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1310_s1.INIT=8'hCA;
  LUT3 n1311_s1 (
    .F(n1311_4),
    .I0(n1275_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1311_s1.INIT=8'hCA;
  LUT3 n1312_s1 (
    .F(n1312_4),
    .I0(n1276_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1312_s1.INIT=8'hCA;
  LUT4 n2329_s6 (
    .F(n2329_9),
    .I0(n2329_13),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n2329_14) 
);
defparam n2329_s6.INIT=16'h007D;
  LUT2 n2329_s7 (
    .F(n2329_10),
    .I0(n2329_15),
    .I1(n2329_16) 
);
defparam n2329_s7.INIT=4'h4;
  LUT4 n2329_s8 (
    .F(n2329_11),
    .I0(n2329_17),
    .I1(n2329_18),
    .I2(n2231_135),
    .I3(n2324_16) 
);
defparam n2329_s8.INIT=16'h2F00;
  LUT4 n2329_s9 (
    .F(n2329_12),
    .I0(n2329_19),
    .I1(ff_command[3]),
    .I2(n2329_20),
    .I3(ff_start) 
);
defparam n2329_s9.INIT=16'hBBF0;
  LUT4 n2330_s7 (
    .F(n2330_10),
    .I0(ff_wait_count_5_13),
    .I1(ff_state[0]),
    .I2(n2330_13),
    .I3(n2330_14) 
);
defparam n2330_s7.INIT=16'h00D0;
  LUT2 n2330_s8 (
    .F(n2330_11),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n2330_s8.INIT=4'h4;
  LUT4 n2330_s9 (
    .F(n2330_12),
    .I0(n2330_15),
    .I1(ff_state[0]),
    .I2(n2330_16),
    .I3(n2330_17) 
);
defparam n2330_s9.INIT=16'h008F;
  LUT4 n2331_s6 (
    .F(n2331_9),
    .I0(n2325_13),
    .I1(reg_command_high_speed_mode),
    .I2(ff_next_state_0_25),
    .I3(n2231_135) 
);
defparam n2331_s6.INIT=16'h0700;
  LUT4 n2331_s8 (
    .F(n2331_11),
    .I0(n2331_14),
    .I1(n1392_9),
    .I2(n2331_15),
    .I3(n2331_27) 
);
defparam n2331_s8.INIT=16'h4F00;
  LUT4 n2331_s9 (
    .F(n2331_12),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(n2331_17),
    .I3(n2331_18) 
);
defparam n2331_s9.INIT=16'h001F;
  LUT4 n2332_s7 (
    .F(n2332_10),
    .I0(n2331_14),
    .I1(n2332_14),
    .I2(n2332_15),
    .I3(n2332_27) 
);
defparam n2332_s7.INIT=16'h00B0;
  LUT2 n2332_s8 (
    .F(n2332_11),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n2332_s8.INIT=4'h4;
  LUT3 n2332_s9 (
    .F(n2332_12),
    .I0(ff_start),
    .I1(n2332_17),
    .I2(ff_cache_flush_start_13) 
);
defparam n2332_s9.INIT=8'h10;
  LUT4 n2332_s10 (
    .F(n2332_13),
    .I0(n2231_136),
    .I1(n2332_23),
    .I2(n2332_25),
    .I3(n2332_20) 
);
defparam n2332_s10.INIT=16'h004F;
  LUT3 n2200_s109 (
    .F(n2200_123),
    .I0(n2200_125),
    .I1(n2200_126),
    .I2(ff_state[5]) 
);
defparam n2200_s109.INIT=8'h0E;
  LUT4 n2200_s110 (
    .F(n2200_124),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_counter[7]),
    .I2(n2200_131),
    .I3(ff_state[0]) 
);
defparam n2200_s110.INIT=16'h3CAA;
  LUT3 n2201_s98 (
    .F(n2201_114),
    .I0(ff_wait_counter[4]),
    .I1(ff_wait_counter[5]),
    .I2(n2203_114) 
);
defparam n2201_s98.INIT=8'h10;
  LUT2 n2201_s99 (
    .F(n2201_115),
    .I0(ff_state[0]),
    .I1(ff_state[5]) 
);
defparam n2201_s99.INIT=4'h8;
  LUT4 n2202_s96 (
    .F(n2202_110),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_counter[5]),
    .I2(n2202_111),
    .I3(ff_state[0]) 
);
defparam n2202_s96.INIT=16'h3CAA;
  LUT4 n2203_s98 (
    .F(n2203_114),
    .I0(ff_wait_counter[0]),
    .I1(ff_wait_counter[1]),
    .I2(ff_wait_counter[2]),
    .I3(ff_wait_counter[3]) 
);
defparam n2203_s98.INIT=16'h0001;
  LUT2 n2205_s98 (
    .F(n2205_114),
    .I0(ff_wait_counter[0]),
    .I1(ff_wait_counter[1]) 
);
defparam n2205_s98.INIT=4'h1;
  LUT4 n2209_s94 (
    .F(n2209_98),
    .I0(ff_dx[0]),
    .I1(n2043_6),
    .I2(w_address_s_pre_17_7),
    .I3(n2209_100) 
);
defparam n2209_s94.INIT=16'h310D;
  LUT4 n2209_s95 (
    .F(n2209_99),
    .I0(n2210_97),
    .I1(n2209_104),
    .I2(n566_31),
    .I3(n2209_102) 
);
defparam n2209_s95.INIT=16'hC0CD;
  LUT3 n2210_s93 (
    .F(n2210_97),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2210_s93.INIT=8'hAC;
  LUT4 n2210_s94 (
    .F(n2210_98),
    .I0(n2209_102),
    .I1(n2210_99),
    .I2(n2210_100),
    .I3(n2211_103) 
);
defparam n2210_s94.INIT=16'hF0EE;
  LUT4 n2211_s94 (
    .F(n2211_98),
    .I0(n2211_101),
    .I1(n2208_102),
    .I2(n566_31),
    .I3(ff_dy[7]) 
);
defparam n2211_s94.INIT=16'hCB0B;
  LUT3 n2211_s96 (
    .F(n2211_100),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2211_s96.INIT=8'hCA;
  LUT4 n2212_s93 (
    .F(n2212_97),
    .I0(n2212_99),
    .I1(n2211_101),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2212_s93.INIT=16'hC0AF;
  LUT4 n2212_s94 (
    .F(n2212_98),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n2208_102),
    .I3(w_address_s_pre_17_9) 
);
defparam n2212_s94.INIT=16'h0C0A;
  LUT4 n2213_s93 (
    .F(n2213_97),
    .I0(n2213_99),
    .I1(n2212_99),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2213_s93.INIT=16'hC0AF;
  LUT3 n2213_s94 (
    .F(n2213_98),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2213_s94.INIT=8'hCA;
  LUT4 n2214_s94 (
    .F(n2214_98),
    .I0(n2213_98),
    .I1(n2208_102),
    .I2(n566_31),
    .I3(n2214_100) 
);
defparam n2214_s94.INIT=16'hD0DD;
  LUT3 n2214_s95 (
    .F(n2214_99),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2214_s95.INIT=8'hCA;
  LUT4 n2215_s93 (
    .F(n2215_97),
    .I0(n2215_99),
    .I1(n2214_100),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2215_s93.INIT=16'hC0AF;
  LUT3 n2215_s94 (
    .F(n2215_98),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2215_s94.INIT=8'hCA;
  LUT4 n2216_s94 (
    .F(n2216_98),
    .I0(n2215_98),
    .I1(n2208_102),
    .I2(n566_31),
    .I3(n2216_100) 
);
defparam n2216_s94.INIT=16'hD0DD;
  LUT3 n2216_s95 (
    .F(n2216_99),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2216_s95.INIT=8'hCA;
  LUT4 n2217_s93 (
    .F(n2217_97),
    .I0(n2217_99),
    .I1(n2216_100),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2217_s93.INIT=16'hC0AF;
  LUT3 n2217_s94 (
    .F(n2217_98),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2217_s94.INIT=8'hCA;
  LUT4 n2218_s93 (
    .F(n2218_97),
    .I0(n2218_99),
    .I1(n2217_99),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2218_s93.INIT=16'hC0AF;
  LUT3 n2218_s94 (
    .F(n2218_98),
    .I0(n2218_105),
    .I1(ff_sy[0]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2218_s94.INIT=8'hCA;
  LUT4 n2219_s94 (
    .F(n2219_98),
    .I0(n2219_104),
    .I1(n2218_99),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2219_s94.INIT=16'h305F;
  LUT4 n2220_s94 (
    .F(n2220_98),
    .I0(n2220_103),
    .I1(n2219_104),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2220_s94.INIT=16'h305F;
  LUT4 n2221_s94 (
    .F(n2221_98),
    .I0(n2221_103),
    .I1(n2220_103),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2221_s94.INIT=16'h305F;
  LUT4 n2222_s94 (
    .F(n2222_98),
    .I0(n2222_103),
    .I1(n2221_103),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2222_s94.INIT=16'h305F;
  LUT4 n2223_s94 (
    .F(n2223_98),
    .I0(n2223_103),
    .I1(n2222_103),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2223_s94.INIT=16'h305F;
  LUT4 n2224_s94 (
    .F(n2224_98),
    .I0(n2224_103),
    .I1(n2223_103),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2224_s94.INIT=16'h305F;
  LUT4 n2225_s93 (
    .F(n2225_97),
    .I0(w_status_border_position[0]),
    .I1(n2043_6),
    .I2(w_address_s_pre_17_7),
    .I3(n2225_99) 
);
defparam n2225_s93.INIT=16'h310D;
  LUT4 n2225_s94 (
    .F(n2225_98),
    .I0(n2209_98),
    .I1(n2224_103),
    .I2(n2208_102),
    .I3(n566_31) 
);
defparam n2225_s94.INIT=16'h30AF;
  LUT4 n2227_s119 (
    .F(n2227_139),
    .I0(n2231_135),
    .I1(n1392_9),
    .I2(ff_next_state[4]),
    .I3(n2227_145) 
);
defparam n2227_s119.INIT=16'h7077;
  LUT3 n2228_s112 (
    .F(n2228_136),
    .I0(n2043_6),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n2228_s112.INIT=8'h40;
  LUT4 n2228_s113 (
    .F(n2228_137),
    .I0(n2227_140),
    .I1(ff_state[4]),
    .I2(n2228_138),
    .I3(ff_state[3]) 
);
defparam n2228_s113.INIT=16'h7077;
  LUT3 n2229_s117 (
    .F(n2229_141),
    .I0(n2229_143),
    .I1(n2229_144),
    .I2(ff_state[3]) 
);
defparam n2229_s117.INIT=8'hC5;
  LUT4 n2229_s118 (
    .F(n2229_142),
    .I0(n2229_147),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2229_s118.INIT=16'h32CF;
  LUT4 n2230_s119 (
    .F(n2230_145),
    .I0(ff_next_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(n2325_13),
    .I3(n2230_149) 
);
defparam n2230_s119.INIT=16'h4F00;
  LUT4 n2230_s120 (
    .F(n2230_146),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2230_s120.INIT=16'h233F;
  LUT4 n2231_s110 (
    .F(n2231_134),
    .I0(n2329_17),
    .I1(ff_next_state[0]),
    .I2(n2231_138),
    .I3(n2231_139) 
);
defparam n2231_s110.INIT=16'h0007;
  LUT2 n2231_s111 (
    .F(n2231_135),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam n2231_s111.INIT=4'h4;
  LUT4 n2231_s112 (
    .F(n2231_136),
    .I0(n2231_140),
    .I1(ff_next_state[0]),
    .I2(n2231_138),
    .I3(ff_state[4]) 
);
defparam n2231_s112.INIT=16'hE000;
  LUT2 w_address_s_pre_17_s3 (
    .F(w_address_s_pre_17_6),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6) 
);
defparam w_address_s_pre_17_s3.INIT=4'h4;
  LUT4 w_address_s_pre_17_s4 (
    .F(w_address_s_pre_17_7),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam w_address_s_pre_17_s4.INIT=16'h4000;
  LUT2 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(n1433_10),
    .I1(n1232_22) 
);
defparam ff_read_color_s5.INIT=4'h8;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_command[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_transfer_ready_9) 
);
defparam ff_transfer_ready_s4.INIT=16'h6000;
  LUT3 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(n1392_13),
    .I1(ff_start),
    .I2(ff_transfer_ready_13) 
);
defparam ff_transfer_ready_s5.INIT=8'hE0;
  LUT4 n2324_s5 (
    .F(n2324_11),
    .I0(ff_eq),
    .I1(n1779_3),
    .I2(n2231_139),
    .I3(n2324_17) 
);
defparam n2324_s5.INIT=16'h9000;
  LUT2 n2324_s7 (
    .F(n2324_13),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]) 
);
defparam n2324_s7.INIT=4'h1;
  LUT4 n2324_s8 (
    .F(n2324_14),
    .I0(ff_cache_vram_valid),
    .I1(w_cache_flush_end),
    .I2(ff_cache_vram_wdata_7_21),
    .I3(ff_start) 
);
defparam n2324_s8.INIT=16'h00BF;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(n2324_13),
    .I2(ff_source_7_9),
    .I3(ff_start) 
);
defparam ff_source_7_s3.INIT=16'h00BF;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1371_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_cache_vram_wdata_7_15),
    .I1(ff_cache_vram_wdata_7_16),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'hC35F;
  LUT2 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=4'h1;
  LUT4 ff_wait_count_5_s9 (
    .F(ff_wait_count_5_13),
    .I0(n1096_9),
    .I1(ff_wait_count_5_17),
    .I2(ff_wait_count_5_18),
    .I3(n1145_6) 
);
defparam ff_wait_count_5_s9.INIT=16'hFE00;
  LUT2 ff_wait_count_5_s10 (
    .F(ff_wait_count_5_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_wait_count_5_s10.INIT=4'h1;
  LUT3 ff_wait_count_5_s11 (
    .F(ff_wait_count_5_15),
    .I0(ff_state[4]),
    .I1(ff_wait_count_5_19),
    .I2(n2230_149) 
);
defparam ff_wait_count_5_s11.INIT=8'h10;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_read_color),
    .I1(ff_read_color_11),
    .I2(ff_state[5]),
    .I3(ff_state_5_14) 
);
defparam ff_state_5_s7.INIT=16'h00BF;
  LUT2 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_wait_count_5_13),
    .I1(ff_state_5_15) 
);
defparam ff_state_5_s8.INIT=4'h4;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[5]),
    .I1(ff_cache_flush_start_15),
    .I2(ff_cache_flush_start_16) 
);
defparam ff_cache_flush_start_s8.INIT=8'h01;
  LUT3 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_26),
    .I2(ff_cache_flush_start_18) 
);
defparam ff_cache_flush_start_s9.INIT=8'h04;
  LUT4 ff_wait_counter_7_s9 (
    .F(ff_wait_counter_7_13),
    .I0(reg_command_high_speed_mode),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_19) 
);
defparam ff_wait_counter_7_s9.INIT=16'hF400;
  LUT4 ff_wait_counter_7_s10 (
    .F(ff_wait_counter_7_14),
    .I0(ff_wait_counter_7_16),
    .I1(ff_wait_counter_7_21),
    .I2(ff_state[5]),
    .I3(n2227_145) 
);
defparam ff_wait_counter_7_s10.INIT=16'h000E;
  LUT4 ff_next_state_3_s11 (
    .F(ff_next_state_3_15),
    .I0(ff_next_state_3_16),
    .I1(ff_next_state_0_23),
    .I2(n2227_145),
    .I3(ff_next_state_4_18) 
);
defparam ff_next_state_3_s11.INIT=16'h0700;
  LUT2 ff_next_state_0_s10 (
    .F(ff_next_state_0_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_next_state_0_s10.INIT=4'h4;
  LUT4 ff_next_state_0_s13 (
    .F(ff_next_state_0_17),
    .I0(ff_cache_flush_start_15),
    .I1(ff_wait_count_5_26),
    .I2(n1392_7),
    .I3(ff_next_state_0_19) 
);
defparam ff_next_state_0_s13.INIT=16'h8F00;
  LUT3 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_14),
    .I0(ff_next_state_0_25),
    .I1(n2324_25),
    .I2(ff_cache_vram_valid_16) 
);
defparam ff_cache_vram_valid_s9.INIT=8'h01;
  LUT4 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_cache_vram_valid_24),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache_vram_valid_20),
    .I3(n5388_7) 
);
defparam ff_cache_vram_valid_s10.INIT=16'hFE00;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_wait_count_5_13),
    .I1(ff_count_valid_24),
    .I2(ff_cache_vram_wdata_7_19),
    .I3(n2329_13) 
);
defparam ff_count_valid_s9.INIT=16'h00F4;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_cache_vram_valid),
    .I1(n2324_11),
    .I2(ff_count_valid_20),
    .I3(ff_count_valid_22) 
);
defparam ff_count_valid_s10.INIT=16'h0001;
  LUT4 ff_next_state_4_s11 (
    .F(ff_next_state_4_15),
    .I0(ff_wait_count_5_13),
    .I1(reg_command_high_speed_mode),
    .I2(ff_wait_count_5_14),
    .I3(ff_wait_count_5_15) 
);
defparam ff_next_state_4_s11.INIT=16'hAC00;
  LUT4 ff_next_state_2_s11 (
    .F(ff_next_state_2_15),
    .I0(ff_state[2]),
    .I1(n2231_135),
    .I2(n2329_17),
    .I3(ff_next_state_3_16) 
);
defparam ff_next_state_2_s11.INIT=16'h0080;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(n2329_17),
    .I1(ff_next_state_5_18),
    .I2(n2231_135),
    .I3(n2227_145) 
);
defparam ff_next_state_5_s13.INIT=16'h007F;
  LUT3 n1576_s3 (
    .F(n1576_8),
    .I0(w_cache_vram_rdata[0]),
    .I1(w_cache_vram_rdata[4]),
    .I2(n1574_10) 
);
defparam n1576_s3.INIT=8'hCA;
  LUT2 n1576_s4 (
    .F(n1576_9),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6) 
);
defparam n1576_s4.INIT=4'h8;
  LUT3 n1575_s3 (
    .F(n1575_8),
    .I0(w_cache_vram_rdata[1]),
    .I1(w_cache_vram_rdata[5]),
    .I2(n1574_10) 
);
defparam n1575_s3.INIT=8'hCA;
  LUT2 n1480_s4 (
    .F(n1480_9),
    .I0(ff_start),
    .I1(ff_transfer_ready_13) 
);
defparam n1480_s4.INIT=4'h4;
  LUT4 n1433_s5 (
    .F(n1433_10),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1433_s5.INIT=16'h4000;
  LUT3 n2190_s89 (
    .F(n2190_95),
    .I0(n2190_97),
    .I1(ff_read_byte[0]),
    .I2(n2190_98) 
);
defparam n2190_s89.INIT=8'hAC;
  LUT3 n2189_s88 (
    .F(n2189_94),
    .I0(n2189_96),
    .I1(ff_read_byte[1]),
    .I2(n2190_98) 
);
defparam n2189_s88.INIT=8'hAC;
  LUT3 n2188_s85 (
    .F(n2188_91),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n2188_s85.INIT=8'hCA;
  LUT3 n2188_s86 (
    .F(n2188_92),
    .I0(n2188_94),
    .I1(n2188_95),
    .I2(n2188_96) 
);
defparam n2188_s86.INIT=8'hE0;
  LUT4 n2188_s87 (
    .F(n2188_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2188_s87.INIT=16'hC788;
  LUT3 n2187_s85 (
    .F(n2187_91),
    .I0(n566_31),
    .I1(ff_dx[0]),
    .I2(n2187_94) 
);
defparam n2187_s85.INIT=8'h40;
  LUT4 n2187_s86 (
    .F(n2187_92),
    .I0(n2187_95),
    .I1(ff_read_byte[3]),
    .I2(n2187_96),
    .I3(n2187_106) 
);
defparam n2187_s86.INIT=16'h0D00;
  LUT4 n2187_s87 (
    .F(n2187_93),
    .I0(n2187_94),
    .I1(w_next_0_4),
    .I2(n2187_98),
    .I3(n2188_93) 
);
defparam n2187_s87.INIT=16'hBB0F;
  LUT4 n2186_s85 (
    .F(n2186_91),
    .I0(n2186_94),
    .I1(w_status_color[4]),
    .I2(n2186_95),
    .I3(n2186_104) 
);
defparam n2186_s85.INIT=16'hB000;
  LUT4 n2186_s86 (
    .F(n2186_92),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(n2188_93),
    .I3(ff_state[4]) 
);
defparam n2186_s86.INIT=16'h0305;
  LUT4 n2186_s87 (
    .F(n2186_93),
    .I0(n2190_97),
    .I1(ff_read_byte[4]),
    .I2(n2186_97),
    .I3(n2187_106) 
);
defparam n2186_s87.INIT=16'h3500;
  LUT3 n2185_s85 (
    .F(n2185_91),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n2185_s85.INIT=8'hCA;
  LUT3 n2184_s85 (
    .F(n2184_91),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n2184_s85.INIT=8'hCA;
  LUT4 n2184_s86 (
    .F(n2184_92),
    .I0(n2184_94),
    .I1(ff_read_byte[6]),
    .I2(n2184_95),
    .I3(w_next_0_4) 
);
defparam n2184_s86.INIT=16'h0FEE;
  LUT4 n2184_s87 (
    .F(n2184_93),
    .I0(n2188_95),
    .I1(n2187_106),
    .I2(n2184_94),
    .I3(ff_state[5]) 
);
defparam n2184_s87.INIT=16'h00BF;
  LUT4 n2183_s87 (
    .F(n2183_93),
    .I0(n2183_96),
    .I1(n2183_97),
    .I2(ff_source[7]),
    .I3(n2183_98) 
);
defparam n2183_s87.INIT=16'h3A00;
  LUT4 n2183_s88 (
    .F(n2183_94),
    .I0(n2183_99),
    .I1(ff_read_byte[7]),
    .I2(n2184_94),
    .I3(n2187_106) 
);
defparam n2183_s88.INIT=16'hA300;
  LUT4 n2183_s89 (
    .F(n2183_95),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(n2188_93),
    .I3(ff_state[4]) 
);
defparam n2183_s89.INIT=16'h0305;
  LUT4 n2328_s8 (
    .F(n2328_13),
    .I0(n2328_16),
    .I1(n2328_17),
    .I2(ff_state[0]),
    .I3(ff_wait_count_5_13) 
);
defparam n2328_s8.INIT=16'hF332;
  LUT4 n2328_s10 (
    .F(n2328_15),
    .I0(ff_read_color_13),
    .I1(ff_wait_count_5_13),
    .I2(n2328_19),
    .I3(n2328_20) 
);
defparam n2328_s10.INIT=16'h0007;
  LUT3 n2327_s9 (
    .F(n2327_14),
    .I0(n2327_17),
    .I1(n2327_18),
    .I2(n2329_15) 
);
defparam n2327_s9.INIT=8'h01;
  LUT2 n2327_s10 (
    .F(n2327_15),
    .I0(n2327_17),
    .I1(ff_state[3]) 
);
defparam n2327_s10.INIT=4'h4;
  LUT4 n2327_s11 (
    .F(n2327_16),
    .I0(n1392_13),
    .I1(n2330_15),
    .I2(n2327_19),
    .I3(n2327_20) 
);
defparam n2327_s11.INIT=16'h0001;
  LUT2 n2325_s8 (
    .F(n2325_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n2325_s8.INIT=4'h4;
  LUT4 n2325_s9 (
    .F(n2325_14),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n2325_15) 
);
defparam n2325_s9.INIT=16'h8000;
  LUT4 n2324_s9 (
    .F(n2324_15),
    .I0(n2324_19),
    .I1(n2324_20),
    .I2(n2324_21),
    .I3(n2324_22) 
);
defparam n2324_s9.INIT=16'h8000;
  LUT2 n2324_s10 (
    .F(n2324_16),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n2324_s10.INIT=4'h1;
  LUT4 n2323_s10 (
    .F(n2323_15),
    .I0(ff_eq),
    .I1(n2324_15),
    .I2(n1392_7),
    .I3(n2323_17) 
);
defparam n2323_s10.INIT=16'h4F00;
  LUT4 n2226_s129 (
    .F(n2226_153),
    .I0(ff_next_state[5]),
    .I1(reg_command_high_speed_mode),
    .I2(n2329_13),
    .I3(ff_next_state_5_18) 
);
defparam n2226_s129.INIT=16'h0007;
  LUT4 n2226_s130 (
    .F(n2226_154),
    .I0(n2043_6),
    .I1(n2226_155),
    .I2(n2332_14),
    .I3(n2227_149) 
);
defparam n2226_s130.INIT=16'hF400;
  LUT3 ff_cache_vram_address_17_s9 (
    .F(ff_cache_vram_address_17_13),
    .I0(ff_cache_vram_address_17_15),
    .I1(ff_cache_vram_address_17_16),
    .I2(ff_state[4]) 
);
defparam ff_cache_vram_address_17_s9.INIT=8'h40;
  LUT2 ff_cache_vram_address_17_s10 (
    .F(ff_cache_vram_address_17_14),
    .I0(ff_cache_vram_valid_24),
    .I1(ff_cache_vram_valid_16) 
);
defparam ff_cache_vram_address_17_s10.INIT=4'h1;
  LUT4 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[0]),
    .I1(ff_wait_count_5_13),
    .I2(ff_wait_count_5_14),
    .I3(n2231_135) 
);
defparam ff_xsel_1_s9.INIT=16'h4F00;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[5]),
    .I1(n2231_138),
    .I2(n2231_135),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_0_s8.INIT=16'h00BF;
  LUT4 ff_next_state_1_s10 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_0_23),
    .I1(ff_state[0]),
    .I2(n2227_145),
    .I3(n2182_165) 
);
defparam ff_next_state_1_s10.INIT=16'h0007;
  LUT4 n2208_s98 (
    .F(n2208_103),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n2208_s98.INIT=16'hB7CA;
  LUT4 n323_s5 (
    .F(n323_8),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n323_s5.INIT=16'hF13F;
  LUT4 n323_s6 (
    .F(n323_9),
    .I0(ff_command[3]),
    .I1(ff_start),
    .I2(ff_command[2]),
    .I3(n323_10) 
);
defparam n323_s6.INIT=16'h1000;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n368_s2.INIT=16'h1000;
  LUT2 n622_s5 (
    .F(n622_8),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n622_s5.INIT=4'h8;
  LUT4 n622_s6 (
    .F(n622_9),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n622_s6.INIT=16'h4000;
  LUT2 n658_s2 (
    .F(n658_5),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n658_s2.INIT=4'h4;
  LUT4 n1096_s4 (
    .F(n1096_7),
    .I0(reg_nx[9]),
    .I1(reg_nx[8]),
    .I2(n1098_7),
    .I3(reg_nx[10]) 
);
defparam n1096_s4.INIT=16'hEF10;
  LUT4 n1096_s5 (
    .F(n1096_8),
    .I0(ff_nx[9]),
    .I1(n1096_11),
    .I2(n1101_5),
    .I3(ff_nx[10]) 
);
defparam n1096_s5.INIT=16'hBF00;
  LUT3 n1096_s6 (
    .F(n1096_9),
    .I0(n1102_5),
    .I1(n1096_11),
    .I2(n1096_12) 
);
defparam n1096_s6.INIT=8'h80;
  LUT4 n1097_s4 (
    .F(n1097_7),
    .I0(reg_nx[8]),
    .I1(n1098_7),
    .I2(n323_14),
    .I3(reg_nx[9]) 
);
defparam n1097_s4.INIT=16'h0B04;
  LUT3 n1098_s4 (
    .F(n1098_7),
    .I0(n622_9),
    .I1(n1098_10),
    .I2(n1098_11) 
);
defparam n1098_s4.INIT=8'h40;
  LUT4 n1098_s5 (
    .F(n1098_8),
    .I0(n1098_10),
    .I1(n1098_11),
    .I2(n323_14),
    .I3(reg_nx[8]) 
);
defparam n1098_s5.INIT=16'h0807;
  LUT2 n1098_s6 (
    .F(n1098_9),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]) 
);
defparam n1098_s6.INIT=4'h1;
  LUT4 n1099_s2 (
    .F(n1099_5),
    .I0(n1099_10),
    .I1(n1099_8),
    .I2(n323_14),
    .I3(reg_nx[7]) 
);
defparam n1099_s2.INIT=16'h0807;
  LUT3 n1099_s3 (
    .F(n1099_6),
    .I0(ff_nx[6]),
    .I1(n1100_9),
    .I2(ff_nx[7]) 
);
defparam n1099_s3.INIT=8'hB4;
  LUT4 n1100_s4 (
    .F(n1100_7),
    .I0(reg_nx[5]),
    .I1(n1099_10),
    .I2(n323_14),
    .I3(reg_nx[6]) 
);
defparam n1100_s4.INIT=16'h040B;
  LUT3 n1101_s3 (
    .F(n1101_6),
    .I0(n323_14),
    .I1(reg_nx[5]),
    .I2(n1099_10) 
);
defparam n1101_s3.INIT=8'h41;
  LUT4 n1103_s3 (
    .F(n1103_6),
    .I0(reg_nx[2]),
    .I1(n622_9),
    .I2(n1103_7),
    .I3(reg_nx[3]) 
);
defparam n1103_s3.INIT=16'hEF10;
  LUT2 n1105_s4 (
    .F(n1105_7),
    .I0(n323_14),
    .I1(n1105_9) 
);
defparam n1105_s4.INIT=4'h1;
  LUT3 n1105_s5 (
    .F(n1105_8),
    .I0(n1105_9),
    .I1(reg_nx[1]),
    .I2(n622_9) 
);
defparam n1105_s5.INIT=8'hCA;
  LUT3 n1106_s3 (
    .F(n1106_6),
    .I0(reg_nx[0]),
    .I1(n323_14),
    .I2(w_next[0]) 
);
defparam n1106_s3.INIT=8'h10;
  LUT4 n1106_s4 (
    .F(n1106_7),
    .I0(w_next_0_4),
    .I1(n622_9),
    .I2(n1106_10),
    .I3(reg_nx[0]) 
);
defparam n1106_s4.INIT=16'hAC23;
  LUT4 n1145_s3 (
    .F(n1145_6),
    .I0(n1243_4),
    .I1(n1240_5),
    .I2(n1145_8),
    .I3(n1145_9) 
);
defparam n1145_s3.INIT=16'h8000;
  LUT3 n1145_s4 (
    .F(n1145_7),
    .I0(w_register_write),
    .I1(n622_9),
    .I2(ff_sx_9_8) 
);
defparam n1145_s4.INIT=8'h10;
  LUT2 n1240_s2 (
    .F(n1240_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]) 
);
defparam n1240_s2.INIT=4'h1;
  LUT2 n1392_s4 (
    .F(n1392_7),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1392_s4.INIT=4'h1;
  LUT2 n2329_s10 (
    .F(n2329_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n2329_s10.INIT=4'h1;
  LUT2 n2329_s11 (
    .F(n2329_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n2329_s11.INIT=4'h6;
  LUT4 n2329_s12 (
    .F(n2329_15),
    .I0(n2331_14),
    .I1(ff_wait_count_5_13),
    .I2(n2332_14),
    .I3(n2329_27) 
);
defparam n2329_s12.INIT=16'hAF30;
  LUT4 n2329_s13 (
    .F(n2329_16),
    .I0(ff_wait_count_5_13),
    .I1(ff_state[0]),
    .I2(n2332_11),
    .I3(n2227_145) 
);
defparam n2329_s13.INIT=16'h80F0;
  LUT2 n2329_s14 (
    .F(n2329_17),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode) 
);
defparam n2329_s14.INIT=4'h8;
  LUT2 n2329_s15 (
    .F(n2329_18),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n2329_s15.INIT=4'h6;
  LUT2 n2329_s16 (
    .F(n2329_19),
    .I0(ff_command[1]),
    .I1(ff_command[2]) 
);
defparam n2329_s16.INIT=4'h1;
  LUT4 n2329_s17 (
    .F(n2329_20),
    .I0(n2329_22),
    .I1(ff_cache_vram_wdata_7_19),
    .I2(ff_read_color_11),
    .I3(ff_state[5]) 
);
defparam n2329_s17.INIT=16'h0B00;
  LUT4 n2330_s10 (
    .F(n2330_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n2330_s10.INIT=16'hAC33;
  LUT4 n2330_s11 (
    .F(n2330_14),
    .I0(ff_wait_count_5_13),
    .I1(n2227_140),
    .I2(ff_state[3]),
    .I3(n2330_18) 
);
defparam n2330_s11.INIT=16'h00BF;
  LUT3 n2330_s12 (
    .F(n2330_15),
    .I0(ff_state[5]),
    .I1(ff_wait_count_5_13),
    .I2(ff_cache_vram_valid_24) 
);
defparam n2330_s12.INIT=8'h80;
  LUT4 n2330_s13 (
    .F(n2330_16),
    .I0(ff_state[1]),
    .I1(n2229_147),
    .I2(n2330_27),
    .I3(n2330_20) 
);
defparam n2330_s13.INIT=16'h4F00;
  LUT4 n2330_s14 (
    .F(n2330_17),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n2330_s14.INIT=16'h3D00;
  LUT4 n2331_s10 (
    .F(n2331_13),
    .I0(ff_wait_count_5_14),
    .I1(reg_command_high_speed_mode),
    .I2(n2331_19),
    .I3(n2331_20) 
);
defparam n2331_s10.INIT=16'h5030;
  LUT4 n2331_s11 (
    .F(n2331_14),
    .I0(n2331_21),
    .I1(n2331_22),
    .I2(n1096_9),
    .I3(ff_wait_count_5_17) 
);
defparam n2331_s11.INIT=16'h0007;
  LUT4 n2331_s12 (
    .F(n2331_15),
    .I0(reg_command_high_speed_mode),
    .I1(ff_wait_count_5_14),
    .I2(ff_next_state_3_16),
    .I3(n2332_11) 
);
defparam n2331_s12.INIT=16'h4F00;
  LUT2 n2331_s14 (
    .F(n2331_17),
    .I0(ff_command[1]),
    .I1(ff_start) 
);
defparam n2331_s14.INIT=4'h4;
  LUT4 n2331_s15 (
    .F(n2331_18),
    .I0(ff_wait_count_5_13),
    .I1(n2331_23),
    .I2(n2332_25),
    .I3(ff_read_color_11) 
);
defparam n2331_s15.INIT=16'hE0C0;
  LUT2 n2332_s11 (
    .F(n2332_14),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n2332_s11.INIT=4'h1;
  LUT4 n2332_s12 (
    .F(n2332_15),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(reg_command_high_speed_mode),
    .I3(ff_state[1]) 
);
defparam n2332_s12.INIT=16'h08BF;
  LUT4 n2332_s14 (
    .F(n2332_17),
    .I0(n2325_13),
    .I1(ff_wait_count_5_13),
    .I2(n2329_18),
    .I3(n2332_21) 
);
defparam n2332_s14.INIT=16'hFE00;
  LUT4 n2332_s17 (
    .F(n2332_20),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n2332_s17.INIT=16'hF100;
  LUT4 n2200_s111 (
    .F(n2200_125),
    .I0(ff_cache_vram_wdata_7_15),
    .I1(reg_command_high_speed_mode),
    .I2(n2227_140),
    .I3(ff_state[4]) 
);
defparam n2200_s111.INIT=16'h000D;
  LUT4 n2200_s112 (
    .F(n2200_126),
    .I0(n2329_17),
    .I1(ff_state[3]),
    .I2(n2325_13),
    .I3(n2200_128) 
);
defparam n2200_s112.INIT=16'hBE00;
  LUT2 n2202_s97 (
    .F(n2202_111),
    .I0(ff_wait_counter[4]),
    .I1(n2203_114) 
);
defparam n2202_s97.INIT=4'h4;
  LUT4 n2209_s96 (
    .F(n2209_100),
    .I0(ff_dx[2]),
    .I1(reg_screen_mode[3]),
    .I2(ff_dx[1]),
    .I3(reg_screen_mode[2]) 
);
defparam n2209_s96.INIT=16'h3CAA;
  LUT4 n2209_s98 (
    .F(n2209_102),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n2208_102),
    .I3(w_address_s_pre_17_9) 
);
defparam n2209_s98.INIT=16'h0A0C;
  LUT4 n2210_s95 (
    .F(n2210_99),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n566_31),
    .I3(w_address_s_pre_17_9) 
);
defparam n2210_s95.INIT=16'h0C0A;
  LUT3 n2210_s96 (
    .F(n2210_100),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2210_s96.INIT=8'hCA;
  LUT3 n2211_s97 (
    .F(n2211_101),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2211_s97.INIT=8'hCA;
  LUT3 n2212_s95 (
    .F(n2212_99),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2212_s95.INIT=8'hCA;
  LUT3 n2213_s95 (
    .F(n2213_99),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2213_s95.INIT=8'hCA;
  LUT3 n2214_s96 (
    .F(n2214_100),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2214_s96.INIT=8'hCA;
  LUT3 n2215_s95 (
    .F(n2215_99),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2215_s95.INIT=8'hCA;
  LUT3 n2216_s96 (
    .F(n2216_100),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2216_s96.INIT=8'hCA;
  LUT3 n2217_s95 (
    .F(n2217_99),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2217_s95.INIT=8'hCA;
  LUT3 n2218_s95 (
    .F(n2218_99),
    .I0(n2218_103),
    .I1(ff_dy[0]),
    .I2(w_address_s_pre_17_9) 
);
defparam n2218_s95.INIT=8'hCA;
  LUT3 n2219_s95 (
    .F(n2219_99),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n2219_s95.INIT=8'hCA;
  LUT3 n2220_s95 (
    .F(n2220_99),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n2220_s95.INIT=8'hCA;
  LUT3 n2221_s95 (
    .F(n2221_99),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n2221_s95.INIT=8'hCA;
  LUT3 n2222_s95 (
    .F(n2222_99),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n2222_s95.INIT=8'hCA;
  LUT3 n2223_s95 (
    .F(n2223_99),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n2223_s95.INIT=8'hCA;
  LUT3 n2224_s95 (
    .F(n2224_99),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n2224_s95.INIT=8'hCA;
  LUT4 n2225_s95 (
    .F(n2225_99),
    .I0(w_status_border_position[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_status_border_position[1]),
    .I3(reg_screen_mode[2]) 
);
defparam n2225_s95.INIT=16'h3CAA;
  LUT2 n2227_s120 (
    .F(n2227_140),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n2227_s120.INIT=4'h8;
  LUT4 n2228_s114 (
    .F(n2228_138),
    .I0(ff_state[4]),
    .I1(ff_next_state_5_18),
    .I2(ff_next_state_0_14),
    .I3(n2228_139) 
);
defparam n2228_s114.INIT=16'h0001;
  LUT4 n2229_s119 (
    .F(n2229_143),
    .I0(n2228_136),
    .I1(ff_next_state[2]),
    .I2(n2227_140),
    .I3(ff_next_state_5_18) 
);
defparam n2229_s119.INIT=16'h000D;
  LUT4 n2229_s120 (
    .F(n2229_144),
    .I0(ff_next_state[2]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_next_state_3_16),
    .I3(ff_source_7_9) 
);
defparam n2229_s120.INIT=16'h004F;
  LUT2 n2231_s114 (
    .F(n2231_138),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n2231_s114.INIT=4'h4;
  LUT3 n2231_s115 (
    .F(n2231_139),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n2231_s115.INIT=8'h40;
  LUT2 n2231_s116 (
    .F(n2231_140),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode) 
);
defparam n2231_s116.INIT=4'h1;
  LUT2 ff_read_color_s6 (
    .F(ff_read_color_11),
    .I0(ff_state[0]),
    .I1(ff_cache_vram_valid_24) 
);
defparam ff_read_color_s6.INIT=4'h8;
  LUT4 ff_transfer_ready_s6 (
    .F(ff_transfer_ready_9),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_cache_vram_wdata_7_19),
    .I3(ff_transfer_ready_11) 
);
defparam ff_transfer_ready_s6.INIT=16'h8000;
  LUT2 n2324_s11 (
    .F(n2324_17),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n2324_s11.INIT=4'h8;
  LUT4 n2324_s12 (
    .F(n2324_18),
    .I0(n2043_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(ff_wait_count_5_19) 
);
defparam n2324_s12.INIT=16'hF400;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT2 ff_source_7_s5 (
    .F(ff_source_7_9),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam ff_source_7_s5.INIT=4'h4;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[4]),
    .I1(w_next_nyb[5]),
    .I2(w_next_nyb[6]),
    .I3(w_next_nyb[7]) 
);
defparam ff_dx_8_s5.INIT=16'h0001;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[8]),
    .I1(w_next_nyb[9]),
    .I2(w_next_nyb[10]),
    .I3(w_next_nyb[11]) 
);
defparam ff_dx_8_s6.INIT=16'h0001;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[2]),
    .I3(w_next_nyb[3]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT3 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=8'hCA;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'hE59C;
  LUT4 ff_wait_count_5_s13 (
    .F(ff_wait_count_5_17),
    .I0(n2043_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(ff_wait_count_5_21) 
);
defparam ff_wait_count_5_s13.INIT=16'hF400;
  LUT4 ff_wait_count_5_s14 (
    .F(ff_wait_count_5_18),
    .I0(n2043_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n323_8) 
);
defparam ff_wait_count_5_s14.INIT=16'h00F4;
  LUT3 ff_wait_count_5_s15 (
    .F(ff_wait_count_5_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_wait_count_5_s15.INIT=8'h10;
  LUT4 ff_wait_count_5_s16 (
    .F(ff_wait_count_5_20),
    .I0(ff_state[3]),
    .I1(n2231_139),
    .I2(ff_state[4]),
    .I3(ff_wait_count_5_24) 
);
defparam ff_wait_count_5_s16.INIT=16'h4F00;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(w_cache_flush_end),
    .I1(n2323_18),
    .I2(ff_state_5_18),
    .I3(ff_cache_flush_start_26) 
);
defparam ff_state_5_s9.INIT=16'hF400;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(ff_state[0]),
    .I1(w_status_transfer_ready),
    .I2(n2324_16),
    .I3(ff_cache_vram_wdata_7_19) 
);
defparam ff_state_5_s10.INIT=16'h8000;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(ff_next_state_0_14),
    .I1(ff_state[2]),
    .I2(ff_cache_flush_start_19),
    .I3(n1392_7) 
);
defparam ff_cache_flush_start_s10.INIT=16'h0D00;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[2]),
    .I1(n2325_13),
    .I2(reg_command_high_speed_mode),
    .I3(n2231_135) 
);
defparam ff_cache_flush_start_s11.INIT=16'hF100;
  LUT4 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_18),
    .I0(ff_cache_flush_start_20),
    .I1(reg_command_high_speed_mode),
    .I2(ff_cache_flush_start_21),
    .I3(ff_state[1]) 
);
defparam ff_cache_flush_start_s13.INIT=16'h0007;
  LUT4 ff_wait_counter_7_s12 (
    .F(ff_wait_counter_7_16),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state_0_14),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam ff_wait_counter_7_s12.INIT=16'hF400;
  LUT2 ff_next_state_3_s12 (
    .F(ff_next_state_3_16),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_next_state_3_s12.INIT=4'h6;
  LUT4 ff_next_state_0_s15 (
    .F(ff_next_state_0_19),
    .I0(ff_next_state_0_20),
    .I1(n2324_17),
    .I2(ff_next_state_0_21),
    .I3(ff_wait_count_5_24) 
);
defparam ff_next_state_0_s15.INIT=16'h0B00;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(n2043_6),
    .I1(w_status_border_position[8]),
    .I2(n2332_14),
    .I3(n1392_7) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h4000;
  LUT2 ff_next_state_5_s14 (
    .F(ff_next_state_5_18),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam ff_next_state_5_s14.INIT=4'h4;
  LUT4 n2182_s135 (
    .F(n2182_163),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n2182_s135.INIT=16'hEF00;
  LUT3 n2190_s90 (
    .F(n2190_96),
    .I0(n2190_97),
    .I1(ff_read_byte[0]),
    .I2(n2190_99) 
);
defparam n2190_s90.INIT=8'hCA;
  LUT4 n2190_s91 (
    .F(n2190_97),
    .I0(n2190_100),
    .I1(w_status_color[0]),
    .I2(n2190_101),
    .I3(n2190_102) 
);
defparam n2190_s91.INIT=16'hC0CD;
  LUT4 n2190_s92 (
    .F(n2190_98),
    .I0(n2227_140),
    .I1(ff_state[2]),
    .I2(n2190_99),
    .I3(ff_state[3]) 
);
defparam n2190_s92.INIT=16'h0C05;
  LUT3 n2189_s89 (
    .F(n2189_95),
    .I0(n2189_96),
    .I1(ff_read_byte[1]),
    .I2(n2190_99) 
);
defparam n2189_s89.INIT=8'hCA;
  LUT4 n2189_s90 (
    .F(n2189_96),
    .I0(n2189_97),
    .I1(w_status_color[1]),
    .I2(n2190_101),
    .I3(n2189_98) 
);
defparam n2189_s90.INIT=16'hC0CD;
  LUT4 n2188_s88 (
    .F(n2188_94),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n566_31) 
);
defparam n2188_s88.INIT=16'hFB0F;
  LUT3 n2188_s89 (
    .F(n2188_95),
    .I0(n2188_97),
    .I1(n2190_97),
    .I2(n566_31) 
);
defparam n2188_s89.INIT=8'hC5;
  LUT4 n2188_s90 (
    .F(n2188_96),
    .I0(ff_read_byte[2]),
    .I1(n2187_95),
    .I2(n2188_97),
    .I3(w_next_0_4) 
);
defparam n2188_s90.INIT=16'h0FBB;
  LUT4 n2187_s88 (
    .F(n2187_94),
    .I0(n2187_104),
    .I1(w_status_color[3]),
    .I2(n2187_100),
    .I3(n2190_101) 
);
defparam n2187_s88.INIT=16'h0305;
  LUT3 n2187_s89 (
    .F(n2187_95),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n2187_s89.INIT=8'hD3;
  LUT4 n2187_s90 (
    .F(n2187_96),
    .I0(ff_dx[0]),
    .I1(n2189_96),
    .I2(n566_31),
    .I3(ff_dx[1]) 
);
defparam n2187_s90.INIT=16'h1000;
  LUT3 n2187_s92 (
    .F(n2187_98),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n2187_s92.INIT=8'hCA;
  LUT4 n2186_s88 (
    .F(n2186_94),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(n2186_98),
    .I3(n2190_101) 
);
defparam n2186_s88.INIT=16'h008F;
  LUT4 n2186_s89 (
    .F(n2186_95),
    .I0(n2190_101),
    .I1(n2186_102),
    .I2(n2186_100),
    .I3(ff_source[4]) 
);
defparam n2186_s89.INIT=16'h0FBB;
  LUT3 n2186_s91 (
    .F(n2186_97),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n2186_s91.INIT=8'hBC;
  LUT3 n2185_s87 (
    .F(n2185_93),
    .I0(n2189_96),
    .I1(ff_read_byte[5]),
    .I2(n2186_97) 
);
defparam n2185_s87.INIT=8'hCA;
  LUT3 n2185_s88 (
    .F(n2185_94),
    .I0(n2185_95),
    .I1(w_status_color[5]),
    .I2(n2190_101) 
);
defparam n2185_s88.INIT=8'hCA;
  LUT3 n2184_s88 (
    .F(n2184_94),
    .I0(n566_31),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n2184_s88.INIT=8'h07;
  LUT3 n2184_s89 (
    .F(n2184_95),
    .I0(n2184_96),
    .I1(n2184_97),
    .I2(n2184_98) 
);
defparam n2184_s89.INIT=8'h01;
  LUT4 n2183_s90 (
    .F(n2183_96),
    .I0(n2190_101),
    .I1(n2186_102),
    .I2(w_status_color[7]),
    .I3(n2186_98) 
);
defparam n2183_s90.INIT=16'h0BBB;
  LUT4 n2183_s91 (
    .F(n2183_97),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n2183_s91.INIT=16'hDEF3;
  LUT3 n2183_s92 (
    .F(n2183_98),
    .I0(n2190_101),
    .I1(w_status_color[7]),
    .I2(n2186_104) 
);
defparam n2183_s92.INIT=8'h70;
  LUT3 n2183_s93 (
    .F(n2183_99),
    .I0(n2187_94),
    .I1(n2189_96),
    .I2(n566_31) 
);
defparam n2183_s93.INIT=8'h3A;
  LUT3 n2328_s11 (
    .F(n2328_16),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n2328_s11.INIT=8'hA3;
  LUT4 n2328_s12 (
    .F(n2328_17),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n2328_s12.INIT=16'hB200;
  LUT4 n2328_s13 (
    .F(n2328_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n2328_s13.INIT=16'h0001;
  LUT3 n2328_s14 (
    .F(n2328_19),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n2328_18) 
);
defparam n2328_s14.INIT=8'h01;
  LUT4 n2328_s15 (
    .F(n2328_20),
    .I0(ff_next_state[4]),
    .I1(n2231_140),
    .I2(ff_state[1]),
    .I3(n2330_27) 
);
defparam n2328_s15.INIT=16'hFE00;
  LUT4 n2327_s12 (
    .F(n2327_17),
    .I0(n2332_21),
    .I1(n2327_30),
    .I2(ff_wait_count_5_13),
    .I3(n2327_28) 
);
defparam n2327_s12.INIT=16'h0BBB;
  LUT4 n2327_s13 (
    .F(n2327_18),
    .I0(ff_wait_count_5_13),
    .I1(reg_command_high_speed_mode),
    .I2(ff_next_state_3_16),
    .I3(ff_state[2]) 
);
defparam n2327_s13.INIT=16'h5C00;
  LUT4 n2327_s14 (
    .F(n2327_19),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[3]),
    .I2(n2327_34),
    .I3(n2328_19) 
);
defparam n2327_s14.INIT=16'h7F00;
  LUT4 n2327_s15 (
    .F(n2327_20),
    .I0(ff_next_state[5]),
    .I1(n2231_140),
    .I2(ff_state[1]),
    .I3(n2330_27) 
);
defparam n2327_s15.INIT=16'hFE00;
  LUT4 n2325_s10 (
    .F(n2325_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[3]) 
);
defparam n2325_s10.INIT=16'h4000;
  LUT4 n2324_s13 (
    .F(n2324_19),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n2324_s13.INIT=16'h9009;
  LUT4 n2324_s14 (
    .F(n2324_20),
    .I0(ff_sx[9]),
    .I1(reg_sx[7]),
    .I2(w_status_border_position[7]),
    .I3(n2324_23) 
);
defparam n2324_s14.INIT=16'h4100;
  LUT4 n2324_s15 (
    .F(n2324_21),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n2324_s15.INIT=16'h9009;
  LUT4 n2324_s16 (
    .F(n2324_22),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n2324_s16.INIT=16'h9009;
  LUT4 n2323_s12 (
    .F(n2323_17),
    .I0(n2323_19),
    .I1(n2332_11),
    .I2(n2323_20),
    .I3(n2323_21) 
);
defparam n2323_s12.INIT=16'h000B;
  LUT2 n2323_s13 (
    .F(n2323_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n2323_s13.INIT=4'h8;
  LUT3 n2226_s131 (
    .F(n2226_155),
    .I0(ff_dx[8]),
    .I1(ff_state[0]),
    .I2(ff_next_state[5]) 
);
defparam n2226_s131.INIT=8'h80;
  LUT4 ff_cache_vram_address_17_s11 (
    .F(ff_cache_vram_address_17_15),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_address_17_s11.INIT=16'h3002;
  LUT4 ff_cache_vram_address_17_s12 (
    .F(ff_cache_vram_address_17_16),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_address_17_s12.INIT=16'hDFF3;
  LUT2 n323_s7 (
    .F(n323_10),
    .I0(ff_command[0]),
    .I1(ff_command[1]) 
);
defparam n323_s7.INIT=4'h4;
  LUT4 n1096_s8 (
    .F(n1096_11),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(ff_nx[8]) 
);
defparam n1096_s8.INIT=16'h0001;
  LUT3 n1096_s9 (
    .F(n1096_12),
    .I0(ff_nx[4]),
    .I1(ff_nx[9]),
    .I2(ff_nx[10]) 
);
defparam n1096_s9.INIT=8'h01;
  LUT4 n1098_s7 (
    .F(n1098_10),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1098_s7.INIT=16'h0001;
  LUT4 n1098_s8 (
    .F(n1098_11),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(reg_nx[5]),
    .I3(reg_nx[4]) 
);
defparam n1098_s8.INIT=16'h0001;
  LUT2 n1099_s5 (
    .F(n1099_8),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]) 
);
defparam n1099_s5.INIT=4'h1;
  LUT2 n1103_s4 (
    .F(n1103_7),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1103_s4.INIT=4'h1;
  LUT4 n1105_s6 (
    .F(n1105_9),
    .I0(w_next_0_5),
    .I1(n1576_9),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1105_s6.INIT=16'h7007;
  LUT2 n1145_s5 (
    .F(n1145_8),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]) 
);
defparam n1145_s5.INIT=4'h1;
  LUT3 n1145_s6 (
    .F(n1145_9),
    .I0(ff_ny[6]),
    .I1(ff_ny[9]),
    .I2(ff_ny[10]) 
);
defparam n1145_s6.INIT=8'h01;
  LUT4 n2329_s19 (
    .F(n2329_22),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_next_state[3]) 
);
defparam n2329_s19.INIT=16'hC0CE;
  LUT4 n2330_s15 (
    .F(n2330_18),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n2330_s15.INIT=16'h0BB8;
  LUT4 n2330_s17 (
    .F(n2330_20),
    .I0(n2323_18),
    .I1(ff_next_state_0_23),
    .I2(n2328_19),
    .I3(ff_start) 
);
defparam n2330_s17.INIT=16'h008F;
  LUT4 n2331_s16 (
    .F(n2331_19),
    .I0(n2231_139),
    .I1(ff_eq),
    .I2(n1779_3),
    .I3(n2324_17) 
);
defparam n2331_s16.INIT=16'h7D00;
  LUT4 n2331_s17 (
    .F(n2331_20),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n2331_s17.INIT=16'hFE3F;
  LUT4 n2331_s18 (
    .F(n2331_21),
    .I0(ff_dy[10]),
    .I1(ff_diy),
    .I2(w_next_dy[11]),
    .I3(n2331_24) 
);
defparam n2331_s18.INIT=16'h4000;
  LUT3 n2331_s19 (
    .F(n2331_22),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(n2331_25) 
);
defparam n2331_s19.INIT=8'h10;
  LUT4 n2331_s20 (
    .F(n2331_23),
    .I0(n2231_140),
    .I1(ff_next_state[1]),
    .I2(ff_state[1]),
    .I3(n2330_25) 
);
defparam n2331_s20.INIT=16'hF400;
  LUT2 n2332_s18 (
    .F(n2332_21),
    .I0(n2331_19),
    .I1(n2331_20) 
);
defparam n2332_s18.INIT=4'h8;
  LUT2 n2200_s114 (
    .F(n2200_128),
    .I0(ff_state[2]),
    .I1(ff_state[4]) 
);
defparam n2200_s114.INIT=4'h8;
  LUT3 n2200_s115 (
    .F(n2200_129),
    .I0(ff_wait_counter[4]),
    .I1(ff_wait_counter[5]),
    .I2(ff_wait_counter[6]) 
);
defparam n2200_s115.INIT=8'h01;
  LUT3 n2219_s98 (
    .F(n2219_102),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n2219_s98.INIT=8'hCA;
  LUT3 n2220_s97 (
    .F(n2220_101),
    .I0(ff_dx[7]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n2220_s97.INIT=8'hCA;
  LUT3 n2221_s97 (
    .F(n2221_101),
    .I0(ff_dx[6]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n2221_s97.INIT=8'hCA;
  LUT3 n2222_s97 (
    .F(n2222_101),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n2222_s97.INIT=8'hCA;
  LUT3 n2223_s97 (
    .F(n2223_101),
    .I0(ff_dx[4]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n2223_s97.INIT=8'hCA;
  LUT3 n2224_s97 (
    .F(n2224_101),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n2224_s97.INIT=8'hCA;
  LUT4 n2228_s115 (
    .F(n2228_139),
    .I0(n2325_13),
    .I1(ff_state[2]),
    .I2(ff_next_state[3]),
    .I3(reg_command_high_speed_mode) 
);
defparam n2228_s115.INIT=16'hE000;
  LUT2 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_state[5]),
    .I1(ff_command[3]) 
);
defparam ff_transfer_ready_s8.INIT=4'h4;
  LUT4 ff_wait_count_5_s17 (
    .F(ff_wait_count_5_21),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_wait_count_5_s17.INIT=16'hEF00;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_19),
    .I0(n2043_6),
    .I1(n2329_13),
    .I2(n2227_140),
    .I3(ff_cache_flush_start_22) 
);
defparam ff_cache_flush_start_s14.INIT=16'h0100;
  LUT2 ff_cache_flush_start_s15 (
    .F(ff_cache_flush_start_20),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_cache_flush_start_s15.INIT=4'h4;
  LUT4 ff_cache_flush_start_s16 (
    .F(ff_cache_flush_start_21),
    .I0(ff_wait_counter[7]),
    .I1(ff_state[0]),
    .I2(n2203_114),
    .I3(n2200_129) 
);
defparam ff_cache_flush_start_s16.INIT=16'h4000;
  LUT2 ff_next_state_0_s16 (
    .F(ff_next_state_0_20),
    .I0(reg_command_high_speed_mode),
    .I1(n2331_20) 
);
defparam ff_next_state_0_s16.INIT=4'h1;
  LUT4 ff_next_state_0_s17 (
    .F(ff_next_state_0_21),
    .I0(n2231_138),
    .I1(n2329_23),
    .I2(n2231_139),
    .I3(n2332_11) 
);
defparam ff_next_state_0_s17.INIT=16'h0100;
  LUT4 n2190_s93 (
    .F(n2190_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n2190_s93.INIT=16'h0733;
  LUT4 n2190_s94 (
    .F(n2190_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n2190_s94.INIT=16'h004F;
  LUT3 n2190_s95 (
    .F(n2190_101),
    .I0(ff_source[0]),
    .I1(n2190_103),
    .I2(n2190_104) 
);
defparam n2190_s95.INIT=8'h40;
  LUT3 n2190_s96 (
    .F(n2190_102),
    .I0(n2190_105),
    .I1(n2190_106),
    .I2(ff_source[0]) 
);
defparam n2190_s96.INIT=8'h3A;
  LUT4 n2189_s91 (
    .F(n2189_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2189_s91.INIT=16'h004F;
  LUT3 n2189_s92 (
    .F(n2189_98),
    .I0(n2190_105),
    .I1(n2189_99),
    .I2(ff_source[1]) 
);
defparam n2189_s92.INIT=8'h3A;
  LUT3 n2188_s91 (
    .F(n2188_97),
    .I0(n2188_98),
    .I1(w_status_color[2]),
    .I2(n2190_101) 
);
defparam n2188_s91.INIT=8'h3A;
  LUT2 n2187_s94 (
    .F(n2187_100),
    .I0(ff_logical_opration[2]),
    .I1(n2187_102) 
);
defparam n2187_s94.INIT=4'h4;
  LUT2 n2186_s92 (
    .F(n2186_98),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n2186_s92.INIT=4'h4;
  LUT4 n2186_s94 (
    .F(n2186_100),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2186_s94.INIT=16'hFC5B;
  LUT4 n2185_s89 (
    .F(n2185_95),
    .I0(n2185_96),
    .I1(n2187_101),
    .I2(ff_source[5]),
    .I3(ff_logical_opration[2]) 
);
defparam n2185_s89.INIT=16'h3C55;
  LUT4 n2184_s90 (
    .F(n2184_96),
    .I0(ff_source[6]),
    .I1(n2186_98),
    .I2(n2190_101),
    .I3(w_status_color[6]) 
);
defparam n2184_s90.INIT=16'hF400;
  LUT4 n2184_s91 (
    .F(n2184_97),
    .I0(n2190_101),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[6]),
    .I3(n2184_99) 
);
defparam n2184_s91.INIT=16'h00C1;
  LUT3 n2184_s92 (
    .F(n2184_98),
    .I0(ff_logical_opration[0]),
    .I1(n2186_102),
    .I2(ff_source[6]) 
);
defparam n2184_s92.INIT=8'h10;
  LUT4 n2324_s17 (
    .F(n2324_23),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n2324_s17.INIT=16'h9009;
  LUT4 n2323_s14 (
    .F(n2323_19),
    .I0(ff_count_valid),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n2323_s14.INIT=16'hC3B0;
  LUT4 n2323_s15 (
    .F(n2323_20),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n2324_17) 
);
defparam n2323_s15.INIT=16'hD300;
  LUT4 n2323_s16 (
    .F(n2323_21),
    .I0(ff_state[0]),
    .I1(ff_count_valid),
    .I2(ff_wait_count_5_14),
    .I3(n2231_135) 
);
defparam n2323_s16.INIT=16'h7000;
  LUT2 n2329_s20 (
    .F(n2329_23),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]) 
);
defparam n2329_s20.INIT=4'h4;
  LUT4 n2331_s21 (
    .F(n2331_24),
    .I0(ff_dy[3]),
    .I1(ff_dy[2]),
    .I2(ff_dy[1]),
    .I3(ff_dy[0]) 
);
defparam n2331_s21.INIT=16'h0001;
  LUT4 n2331_s22 (
    .F(n2331_25),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(ff_dy[5]),
    .I3(ff_dy[4]) 
);
defparam n2331_s22.INIT=16'h0001;
  LUT3 ff_cache_flush_start_s17 (
    .F(ff_cache_flush_start_22),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]) 
);
defparam ff_cache_flush_start_s17.INIT=8'hAC;
  LUT4 n2190_s97 (
    .F(n2190_103),
    .I0(ff_source[1]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n2190_s97.INIT=16'h0100;
  LUT4 n2190_s98 (
    .F(n2190_104),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n2190_s98.INIT=16'h0001;
  LUT3 n2190_s99 (
    .F(n2190_105),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n2190_s99.INIT=8'hE3;
  LUT4 n2190_s100 (
    .F(n2190_106),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n2190_s100.INIT=16'hDFF3;
  LUT4 n2189_s93 (
    .F(n2189_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n2189_s93.INIT=16'hDFF3;
  LUT3 n2188_s92 (
    .F(n2188_98),
    .I0(n2188_99),
    .I1(n2188_100),
    .I2(ff_source[2]) 
);
defparam n2188_s92.INIT=8'h3A;
  LUT2 n2187_s95 (
    .F(n2187_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n2187_s95.INIT=4'h1;
  LUT4 n2187_s96 (
    .F(n2187_102),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[3]),
    .I2(w_status_color[3]),
    .I3(ff_logical_opration[1]) 
);
defparam n2187_s96.INIT=16'h7CC4;
  LUT4 n2185_s90 (
    .F(n2185_96),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[5]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n2185_s90.INIT=16'h823F;
  LUT4 n2184_s93 (
    .F(n2184_99),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[6]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n2184_s93.INIT=16'h41F5;
  LUT4 n2188_s93 (
    .F(n2188_99),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2188_s93.INIT=16'hFA3F;
  LUT4 n2188_s94 (
    .F(n2188_100),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n2188_s94.INIT=16'hDEF3;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_18),
    .I0(ff_state[1]),
    .I1(ff_cache_flush_start_21),
    .I2(ff_state[0]),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_state_5_s12.INIT=16'h1011;
  LUT4 ff_cache_vram_write_s15 (
    .F(ff_cache_vram_write_20),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_address_17_15),
    .I2(ff_cache_vram_address_17_16),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_write_s15.INIT=16'h4555;
  LUT3 n1097_s6 (
    .F(n1097_10),
    .I0(n1096_9),
    .I1(ff_wait_count_5_18),
    .I2(ff_wait_count_5_17) 
);
defparam n1097_s6.INIT=8'h01;
  LUT4 n1096_s10 (
    .F(n1096_14),
    .I0(ff_start),
    .I1(n1096_9),
    .I2(ff_wait_count_5_18),
    .I3(ff_wait_count_5_17) 
);
defparam n1096_s10.INIT=16'h0001;
  LUT3 n1099_s6 (
    .F(n1099_10),
    .I0(reg_nx[4]),
    .I1(n622_9),
    .I2(n1098_10) 
);
defparam n1099_s6.INIT=8'h10;
  LUT4 n1102_s5 (
    .F(n1102_9),
    .I0(n323_14),
    .I1(reg_nx[4]),
    .I2(n622_9),
    .I3(n1098_10) 
);
defparam n1102_s5.INIT=16'h1411;
  LUT4 n1104_s4 (
    .F(n1104_8),
    .I0(n622_9),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(reg_nx[2]) 
);
defparam n1104_s4.INIT=16'h01FE;
  LUT4 n1103_s5 (
    .F(n1103_9),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(ff_nx[3]) 
);
defparam n1103_s5.INIT=16'hFE01;
  LUT4 n1244_s2 (
    .F(n1244_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1244_s2.INIT=16'h01FE;
  LUT4 n2200_s116 (
    .F(n2200_131),
    .I0(n2203_114),
    .I1(ff_wait_counter[4]),
    .I2(ff_wait_counter[5]),
    .I3(ff_wait_counter[6]) 
);
defparam n2200_s116.INIT=16'h0002;
  LUT3 n2204_s99 (
    .F(n2204_116),
    .I0(ff_wait_counter[2]),
    .I1(ff_wait_counter[0]),
    .I2(ff_wait_counter[1]) 
);
defparam n2204_s99.INIT=8'h01;
  LUT3 ff_cache_vram_write_s16 (
    .F(ff_cache_vram_write_22),
    .I0(ff_cache_vram_valid_24),
    .I1(ff_cache_vram_valid),
    .I2(ff_start) 
);
defparam ff_cache_vram_write_s16.INIT=8'h01;
  LUT3 ff_wait_counter_7_s14 (
    .F(ff_wait_counter_7_19),
    .I0(ff_reset_n2_1),
    .I1(ff_cache_vram_valid),
    .I2(ff_start) 
);
defparam ff_wait_counter_7_s14.INIT=8'h02;
  LUT3 n2230_s122 (
    .F(n2230_149),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]) 
);
defparam n2230_s122.INIT=8'hB0;
  LUT4 n1241_s2 (
    .F(n1241_6),
    .I0(n1243_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1241_s2.INIT=16'h02FD;
  LUT4 n1240_s3 (
    .F(n1240_7),
    .I0(ff_ny[6]),
    .I1(n1243_4),
    .I2(ff_ny[4]),
    .I3(ff_ny[5]) 
);
defparam n1240_s3.INIT=16'h0004;
  LUT3 n2186_s95 (
    .F(n2186_102),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n2186_s95.INIT=8'h02;
  LUT4 n2187_s97 (
    .F(n2187_104),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n2187_s97.INIT=16'hA900;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 n2327_s20 (
    .F(n2327_26),
    .I0(n2325_13),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n2327_s20.INIT=16'hD000;
  LUT3 ff_cache_vram_wdata_7_s13 (
    .F(ff_cache_vram_wdata_7_19),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s13.INIT=8'h80;
  LUT4 n2332_s19 (
    .F(n2332_23),
    .I0(n2325_13),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n2328_18) 
);
defparam n2332_s19.INIT=16'h007F;
  LUT3 ff_next_state_0_s18 (
    .F(ff_next_state_0_23),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_next_state_0_s18.INIT=8'h80;
  LUT4 n1097_s7 (
    .F(n1097_12),
    .I0(n1096_11),
    .I1(ff_nx[4]),
    .I2(n1102_5),
    .I3(ff_nx[9]) 
);
defparam n1097_s7.INIT=16'hDF20;
  LUT3 n1100_s5 (
    .F(n1100_9),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1102_5) 
);
defparam n1100_s5.INIT=8'h10;
  LUT4 n2182_s136 (
    .F(n2182_165),
    .I0(n2043_6),
    .I1(ff_state[0]),
    .I2(ff_dx[8]),
    .I3(n2227_149) 
);
defparam n2182_s136.INIT=16'h4000;
  LUT4 n2227_s122 (
    .F(n2227_143),
    .I0(ff_next_state[4]),
    .I1(n2043_6),
    .I2(ff_state[0]),
    .I3(ff_dx[8]) 
);
defparam n2227_s122.INIT=16'h2000;
  LUT4 n2330_s20 (
    .F(n2330_25),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n2330_s20.INIT=16'h7000;
  LUT4 n2323_s17 (
    .F(n2323_23),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_count_valid),
    .I3(ff_state[4]) 
);
defparam n2323_s17.INIT=16'h7F00;
  LUT4 n2331_s23 (
    .F(n2331_27),
    .I0(n2324_18),
    .I1(ff_cache_flush_start_15),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n2331_s23.INIT=16'h000B;
  LUT4 n2330_s21 (
    .F(n2330_27),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n2330_25) 
);
defparam n2330_s21.INIT=16'h8200;
  LUT4 n2332_s20 (
    .F(n2332_25),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2332_s20.INIT=16'h4004;
  LUT3 n2231_s117 (
    .F(n2231_142),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n2231_s117.INIT=8'h82;
  LUT4 n2327_s21 (
    .F(n2327_28),
    .I0(ff_state[0]),
    .I1(n2327_26),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n2327_s21.INIT=16'h0900;
  LUT3 n2327_s22 (
    .F(n2327_30),
    .I0(n2327_26),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n2327_s22.INIT=8'h10;
  LUT4 n2328_s16 (
    .F(n2328_22),
    .I0(n2328_18),
    .I1(n2331_14),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n2328_s16.INIT=16'h0700;
  LUT4 n1106_s6 (
    .F(n1106_10),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(reg_nx[0]),
    .I3(w_next_0_5) 
);
defparam n1106_s6.INIT=16'h4F00;
  LUT4 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_13),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam ff_transfer_ready_s9.INIT=16'h0400;
  LUT4 n3308_s1 (
    .F(n3308_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n3183_4) 
);
defparam n3308_s1.INIT=16'h4000;
  LUT4 n3043_s1 (
    .F(n3043_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2953_4) 
);
defparam n3043_s1.INIT=16'h4000;
  LUT4 n1520_s1 (
    .F(n1520_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n3183_4) 
);
defparam n1520_s1.INIT=16'h4000;
  LUT4 ff_count_valid_s14 (
    .F(ff_count_valid_20),
    .I0(n2329_18),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n2231_135) 
);
defparam ff_count_valid_s14.INIT=16'h8A00;
  LUT4 n2182_s137 (
    .F(n2182_167),
    .I0(n2230_149),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n2182_163) 
);
defparam n2182_s137.INIT=16'h0057;
  LUT4 n2331_s24 (
    .F(n2331_29),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_wait_count_5_13),
    .I3(n2331_13) 
);
defparam n2331_s24.INIT=16'h6F00;
  LUT3 n1392_s5 (
    .F(n1392_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1392_s5.INIT=8'h01;
  LUT4 n323_s9 (
    .F(n323_14),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n323_s9.INIT=16'h0800;
  LUT4 n3186_s1 (
    .F(n3186_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n3183_4) 
);
defparam n3186_s1.INIT=16'h0100;
  LUT4 n2954_s1 (
    .F(n2954_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2953_4) 
);
defparam n2954_s1.INIT=16'h0100;
  LUT4 n1392_s6 (
    .F(n1392_11),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n3183_4) 
);
defparam n1392_s6.INIT=16'h1000;
  LUT4 n3044_s1 (
    .F(n3044_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2953_4) 
);
defparam n3044_s1.INIT=16'h1000;
  LUT4 n2227_s123 (
    .F(n2227_145),
    .I0(n2231_140),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n2332_11) 
);
defparam n2227_s123.INIT=16'h1000;
  LUT4 n2332_s21 (
    .F(n2332_27),
    .I0(ff_state[0]),
    .I1(ff_wait_count_5_13),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2332_s21.INIT=16'h0800;
  LUT3 n2229_s122 (
    .F(n2229_147),
    .I0(ff_next_state[2]),
    .I1(ff_state[0]),
    .I2(reg_command_high_speed_mode) 
);
defparam n2229_s122.INIT=8'h54;
  LUT4 ff_wait_count_5_s19 (
    .F(ff_wait_count_5_24),
    .I0(ff_start),
    .I1(ff_reset_n2_1),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam ff_wait_count_5_s19.INIT=16'h0004;
  LUT4 ff_cache_flush_start_s18 (
    .F(ff_cache_flush_start_24),
    .I0(n2324_11),
    .I1(n1392_7),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s18.INIT=16'h000E;
  LUT4 n2326_s10 (
    .F(n2326_16),
    .I0(ff_start),
    .I1(n2182_165),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam n2326_s10.INIT=16'h0001;
  LUT4 n3183_s2 (
    .F(n3183_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n3183_4) 
);
defparam n3183_s2.INIT=16'h1000;
  LUT4 n2953_s2 (
    .F(n2953_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2953_4) 
);
defparam n2953_s2.INIT=16'h1000;
  LUT4 n2218_s98 (
    .F(n2218_103),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam n2218_s98.INIT=16'hACCC;
  LUT4 n2218_s99 (
    .F(n2218_105),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam n2218_s99.INIT=16'hACCC;
  LUT4 n1105_s7 (
    .F(n1105_11),
    .I0(n1105_8),
    .I1(reg_screen_mode[2]),
    .I2(n2043_6),
    .I3(n323_14) 
);
defparam n1105_s7.INIT=16'h3FAA;
  LUT4 ff_cache_vram_valid_s14 (
    .F(ff_cache_vram_valid_20),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_19),
    .I3(ff_cache_vram_write_20) 
);
defparam ff_cache_vram_valid_s14.INIT=16'h007F;
  LUT4 ff_cache_vram_wdata_7_s14 (
    .F(ff_cache_vram_wdata_7_21),
    .I0(ff_state[1]),
    .I1(ff_cache_vram_wdata_7_19),
    .I2(ff_state[0]),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s14.INIT=16'h8000;
  LUT4 n2207_s98 (
    .F(n2207_115),
    .I0(n2200_123),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(ff_wait_counter[0]) 
);
defparam n2207_s98.INIT=16'h3F55;
  LUT4 n2322_s3 (
    .F(n2322_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2322_s3.INIT=16'hACAA;
  LUT4 n2321_s3 (
    .F(n2321_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2321_s3.INIT=16'hACAA;
  LUT4 n2320_s3 (
    .F(n2320_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2320_s3.INIT=16'hACAA;
  LUT4 n2319_s3 (
    .F(n2319_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2319_s3.INIT=16'hACAA;
  LUT4 n2318_s3 (
    .F(n2318_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2318_s3.INIT=16'hACAA;
  LUT4 n2317_s3 (
    .F(n2317_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2317_s3.INIT=16'hACAA;
  LUT4 n2316_s3 (
    .F(n2316_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2316_s3.INIT=16'hACAA;
  LUT4 n2315_s5 (
    .F(n2315_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2315_s5.INIT=16'hACAA;
  LUT4 n2327_s24 (
    .F(n2327_34),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n2327_s24.INIT=16'hE00E;
  LUT4 n2329_s22 (
    .F(n2329_27),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2329_s22.INIT=16'h000B;
  LUT4 n1096_s11 (
    .F(n1096_16),
    .I0(n1096_7),
    .I1(n323_14),
    .I2(ff_start),
    .I3(n622_9) 
);
defparam n1096_s11.INIT=16'hD0DD;
  LUT4 n1103_s6 (
    .F(n1103_11),
    .I0(n1103_4),
    .I1(n1103_9),
    .I2(ff_start),
    .I3(n622_9) 
);
defparam n1103_s6.INIT=16'hACAA;
  LUT3 n322_s3 (
    .F(n322_9),
    .I0(n1096_14),
    .I1(n323_9),
    .I2(w_next_sx[9]) 
);
defparam n322_s3.INIT=8'hE0;
  LUT4 ff_cache_vram_valid_s16 (
    .F(ff_cache_vram_valid_24),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_valid_s16.INIT=16'h0001;
  LUT4 ff_count_valid_s15 (
    .F(ff_count_valid_22),
    .I0(ff_state[5]),
    .I1(n2324_18),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_count_valid_s15.INIT=16'h0001;
  LUT3 n2324_s18 (
    .F(n2324_25),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(n2324_18) 
);
defparam n2324_s18.INIT=8'h10;
  LUT4 n2246_s94 (
    .F(n2246_99),
    .I0(ff_state[0]),
    .I1(n2227_140),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2246_s94.INIT=16'h0009;
  LUT4 n1392_s7 (
    .F(n1392_13),
    .I0(ff_state[5]),
    .I1(n1392_9),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1392_s7.INIT=16'h0008;
  LUT4 n2227_s125 (
    .F(n2227_149),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2227_s125.INIT=16'h0007;
  LUT4 ff_wait_counter_7_s15 (
    .F(ff_wait_counter_7_21),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(reg_command_high_speed_mode),
    .I3(n2231_135) 
);
defparam ff_wait_counter_7_s15.INIT=16'h7F00;
  LUT4 n2189_s94 (
    .F(n2189_101),
    .I0(n2189_95),
    .I1(ff_color[1]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2189_s94.INIT=16'hACCC;
  LUT4 n2190_s101 (
    .F(n2190_108),
    .I0(n2190_96),
    .I1(ff_color[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2190_s101.INIT=16'hACCC;
  LUT4 n2224_s98 (
    .F(n2224_103),
    .I0(n2224_101),
    .I1(ff_dx[1]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2224_s98.INIT=16'hAAAC;
  LUT4 n2223_s98 (
    .F(n2223_103),
    .I0(n2223_101),
    .I1(ff_dx[2]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2223_s98.INIT=16'hAAAC;
  LUT4 n2222_s98 (
    .F(n2222_103),
    .I0(n2222_101),
    .I1(ff_dx[3]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2222_s98.INIT=16'hAAAC;
  LUT4 n2221_s98 (
    .F(n2221_103),
    .I0(n2221_101),
    .I1(ff_dx[4]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2221_s98.INIT=16'hAAAC;
  LUT4 n2220_s98 (
    .F(n2220_103),
    .I0(n2220_101),
    .I1(ff_dx[5]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2220_s98.INIT=16'hAAAC;
  LUT4 n2219_s99 (
    .F(n2219_104),
    .I0(n2219_102),
    .I1(ff_dx[6]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2219_s99.INIT=16'hAAAC;
  LUT4 n2224_s99 (
    .F(n2224_105),
    .I0(n2224_99),
    .I1(w_status_border_position[1]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2224_s99.INIT=16'hAAAC;
  LUT4 n2223_s99 (
    .F(n2223_105),
    .I0(n2223_99),
    .I1(w_status_border_position[2]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2223_s99.INIT=16'hAAAC;
  LUT4 n2222_s99 (
    .F(n2222_105),
    .I0(n2222_99),
    .I1(w_status_border_position[3]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2222_s99.INIT=16'hAAAC;
  LUT4 n2221_s99 (
    .F(n2221_105),
    .I0(n2221_99),
    .I1(w_status_border_position[4]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2221_s99.INIT=16'hAAAC;
  LUT4 n2220_s99 (
    .F(n2220_105),
    .I0(n2220_99),
    .I1(w_status_border_position[5]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2220_s99.INIT=16'hAAAC;
  LUT4 n2219_s100 (
    .F(n2219_106),
    .I0(n2219_99),
    .I1(w_status_border_position[6]),
    .I2(n2043_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n2219_s100.INIT=16'hAAAC;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT3 w_address_s_pre_17_s5 (
    .F(w_address_s_pre_17_9),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(w_address_s_pre_17_7) 
);
defparam w_address_s_pre_17_s5.INIT=8'hF4;
  LUT4 n2209_s99 (
    .F(n2209_104),
    .I0(n2225_97),
    .I1(n566_31),
    .I2(ff_state[4]),
    .I3(n2208_103) 
);
defparam n2209_s99.INIT=16'h000B;
  LUT3 n2211_s98 (
    .F(n2211_103),
    .I0(n566_31),
    .I1(ff_state[4]),
    .I2(n2208_103) 
);
defparam n2211_s98.INIT=8'h01;
  LUT3 n2211_s99 (
    .F(n2211_105),
    .I0(ff_state[4]),
    .I1(n2208_103),
    .I2(n2210_100) 
);
defparam n2211_s99.INIT=8'h10;
  LUT3 n2209_s100 (
    .F(n2209_106),
    .I0(n566_31),
    .I1(ff_state[4]),
    .I2(n2208_103) 
);
defparam n2209_s100.INIT=8'hA8;
  LUT4 w_next_0_s4 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s4.INIT=16'h8FFF;
  LUT4 n1570_s4 (
    .F(n1570_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1570_s4.INIT=16'h0800;
  LUT4 n1569_s4 (
    .F(n1569_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1569_s4.INIT=16'h0800;
  LUT4 n1572_s4 (
    .F(n1572_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1572_s4.INIT=16'h0800;
  LUT4 n1571_s4 (
    .F(n1571_11),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1571_s4.INIT=16'h0800;
  LUT3 n2186_s96 (
    .F(n2186_104),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(n2188_93) 
);
defparam n2186_s96.INIT=8'h80;
  LUT3 n2187_s98 (
    .F(n2187_106),
    .I0(reg_screen_mode[3]),
    .I1(n566_31),
    .I2(n2188_93) 
);
defparam n2187_s98.INIT=8'h70;
  LUT4 n2185_s91 (
    .F(n2185_98),
    .I0(n2185_93),
    .I1(n2185_94),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n2185_s91.INIT=16'hCAAA;
  LUT3 n1574_s4 (
    .F(n1574_10),
    .I0(ff_xsel[0]),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n1574_s4.INIT=8'h15;
  LUT4 n1577_s4 (
    .F(n1577_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1577_s4.INIT=16'h0C0A;
  LUT2 n1577_s5 (
    .F(n1577_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1577_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1578_s4 (
    .F(n1578_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1578_s4.INIT=16'h0C0A;
  LUT2 n1578_s5 (
    .F(n1578_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1578_s5.INIT=4'h4;
  LUT4 n1579_s4 (
    .F(n1579_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1579_s4.INIT=16'h0C0A;
  LUT4 n1580_s4 (
    .F(n1580_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1580_s4.INIT=16'h0C0A;
  LUT4 n1581_s4 (
    .F(n1581_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1581_s4.INIT=16'h0C0A;
  LUT2 n1581_s5 (
    .F(n1581_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1581_s5.INIT=4'h4;
  LUT4 n1582_s4 (
    .F(n1582_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1582_s4.INIT=16'h0C0A;
  LUT2 n1582_s5 (
    .F(n1582_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1582_s5.INIT=4'h4;
  LUT4 n1583_s4 (
    .F(n1583_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1583_s4.INIT=16'h0C0A;
  LUT4 n1584_s4 (
    .F(n1584_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1584_s4.INIT=16'h0C0A;
  LUT3 n1096_s12 (
    .F(n1096_18),
    .I0(n1096_8),
    .I1(n1096_19),
    .I2(n622_9) 
);
defparam n1096_s12.INIT=8'hA3;
  LUT3 n1096_s13 (
    .F(n1096_19),
    .I0(GND),
    .I1(ff_nx[10]),
    .I2(n1053_3) 
);
defparam n1096_s13.INIT=8'h96;
  LUT4 n2214_s97 (
    .F(n2214_102),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_pre_17_9),
    .I3(n2209_106) 
);
defparam n2214_s97.INIT=16'hCA00;
  LUT4 n2216_s97 (
    .F(n2216_102),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_pre_17_9),
    .I3(n2209_106) 
);
defparam n2216_s97.INIT=16'hCA00;
  LUT3 ff_next_state_4_s13 (
    .F(ff_next_state_4_18),
    .I0(ff_cache_vram_valid_24),
    .I1(ff_cache_vram_valid_16),
    .I2(ff_next_state_0_19) 
);
defparam ff_next_state_4_s13.INIT=8'h10;
  LUT4 ff_wait_count_5_s20 (
    .F(ff_wait_count_5_26),
    .I0(n2324_25),
    .I1(ff_cache_vram_valid_24),
    .I2(ff_cache_vram_valid_16),
    .I3(ff_wait_count_5_20) 
);
defparam ff_wait_count_5_s20.INIT=16'h0100;
  LUT4 n1238_s2 (
    .F(n1238_6),
    .I0(ff_ny[8]),
    .I1(ff_ny[7]),
    .I2(n1240_7),
    .I3(ff_ny[9]) 
);
defparam n1238_s2.INIT=16'h10EF;
  LUT4 ff_next_state_0_s19 (
    .F(ff_next_state_0_25),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_wait_count_5_13) 
);
defparam ff_next_state_0_s19.INIT=16'h0100;
  LUT3 ff_count_valid_s16 (
    .F(ff_count_valid_24),
    .I0(ff_read_color),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_valid_24) 
);
defparam ff_count_valid_s16.INIT=8'h80;
  LUT3 ff_read_color_s7 (
    .F(ff_read_color_13),
    .I0(ff_state[5]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_valid_24) 
);
defparam ff_read_color_s7.INIT=8'h80;
  LUT4 ff_next_state_3_s13 (
    .F(ff_next_state_3_18),
    .I0(ff_next_state_0_25),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n2324_18) 
);
defparam ff_next_state_3_s13.INIT=16'h5455;
  LUT4 ff_cache_flush_start_s19 (
    .F(ff_cache_flush_start_26),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s19.INIT=16'h8000;
  LUT4 n368_s3 (
    .F(n368_7),
    .I0(n1096_9),
    .I1(ff_wait_count_5_18),
    .I2(ff_wait_count_5_17),
    .I3(n368_5) 
);
defparam n368_s3.INIT=16'hFE00;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2954_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n3043_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n3044_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_10_s0 (
    .Q(reg_nx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n3183_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_9_s0 (
    .Q(reg_nx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n3183_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n3183_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n3186_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n3308_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n3308_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n3308_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n3308_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1520_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_17_s0 (
    .Q(ff_cache_vram_address[17]),
    .D(n2208_100),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n2209_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n2210_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n2211_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n2212_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n2213_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n2214_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n2215_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n2216_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n2217_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n2218_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n2219_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n2220_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n2221_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n2222_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n2223_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n2224_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n2225_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n2182_160),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n2183_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n2184_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n2185_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n2186_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n2187_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n2188_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n2189_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n2190_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n2315_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n2316_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n2317_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n2318_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n2319_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n2320_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n2321_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n2322_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_wait_counter_7_s0 (
    .Q(ff_wait_counter[7]),
    .D(n2200_122),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_wait_counter_6_s0 (
    .Q(ff_wait_counter[6]),
    .D(n2201_113),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_wait_counter_5_s0 (
    .Q(ff_wait_counter[5]),
    .D(n2202_109),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_wait_counter_4_s0 (
    .Q(ff_wait_counter[4]),
    .D(n2203_113),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_wait_counter_3_s0 (
    .Q(ff_wait_counter[3]),
    .D(n2204_113),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_wait_counter_2_s0 (
    .Q(ff_wait_counter[2]),
    .D(n2205_113),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_wait_counter_1_s0 (
    .Q(ff_wait_counter[1]),
    .D(n2206_113),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_wait_counter_0_s0 (
    .Q(ff_wait_counter[0]),
    .D(n2207_115),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_12) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n2226_152),
    .CLK(clk85m),
    .CE(ff_next_state_5_16) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n2227_136),
    .CLK(clk85m),
    .CE(ff_next_state_4_14) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n2228_135),
    .CLK(clk85m),
    .CE(ff_next_state_3_13) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n2229_140),
    .CLK(clk85m),
    .CE(ff_next_state_2_14) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n2230_144),
    .CLK(clk85m),
    .CE(ff_next_state_1_13) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n2231_133),
    .CLK(clk85m),
    .CE(ff_next_state_0_13) 
);
  DFFE ff_wait_count_5_s0 (
    .Q(ff_wait_count[5]),
    .D(n2242_109),
    .CLK(clk85m),
    .CE(ff_wait_count_5_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n2246_96),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n2247_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2953_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n326_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n327_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n328_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n329_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n330_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n331_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_10_s1 (
    .Q(ff_sy[10]),
    .D(n416_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_10_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n417_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n418_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n419_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n420_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n421_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n422_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n423_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n424_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n425_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n426_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_10_s1 (
    .Q(ff_dy[10]),
    .D(n748_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_10_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n749_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n750_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_10_s1 (
    .Q(ff_nx[10]),
    .D(n1096_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_10_s1.INIT=1'b0;
  DFFCE ff_nx_9_s1 (
    .Q(ff_nx[9]),
    .D(n1097_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_9_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1098_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1099_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1100_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1101_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1102_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1103_11),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1104_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1105_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1106_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_10_s1 (
    .Q(ff_ny[10]),
    .D(n1237_3),
    .CLK(clk85m),
    .CE(n1145_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_10_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1238_3),
    .CLK(clk85m),
    .CE(n1145_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1239_3),
    .CLK(clk85m),
    .CE(n1145_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1240_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1241_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1242_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1243_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1244_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1245_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1246_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1247_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_11_s1 (
    .Q(ff_nyb[11]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_11_s1.INIT=1'b0;
  DFFCE ff_nyb_10_s1 (
    .Q(ff_nyb[10]),
    .D(n1302_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_10_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1303_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1304_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1305_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1306_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1410_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1411_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1412_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1413_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1414_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1415_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1416_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1417_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1433_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1480_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1569_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1570_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1571_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1572_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1573_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1574_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1575_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1576_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n622_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n623_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n624_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n625_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n626_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n627_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n628_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n629_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n630_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n2327_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n2328_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n2329_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n2330_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n2331_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n2332_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n2325_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n2326_16),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n2323_14),
    .CLK(clk85m),
    .CE(ff_count_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n2324_10),
    .CLK(clk85m),
    .CE(n2324_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1577_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1578_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1579_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1580_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1581_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_1 ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[10]_1_s  (
    .SUM(w_next_sy[10]),
    .COUT(\w_next_sy[10]_1_0_COUT ),
    .I0(ff_sy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[9]_1_1 ) 
);
defparam \w_next_sy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_1 ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[10]_1_s  (
    .SUM(w_next_dy[10]),
    .COUT(\w_next_dy[10]_1_1 ),
    .I0(ff_dy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[9]_1_1 ) 
);
defparam \w_next_dy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dy[11]_1_s  (
    .SUM(w_next_dy[11]),
    .COUT(\w_next_dy[11]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[10]_1_1 ) 
);
defparam \w_next_dy[11]_1_s .ALU_MODE=2;
  ALU n1276_s (
    .SUM(n1276_1),
    .COUT(n1276_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1276_s.ALU_MODE=0;
  ALU n1275_s (
    .SUM(n1275_1),
    .COUT(n1275_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1276_2) 
);
defparam n1275_s.ALU_MODE=0;
  ALU n1274_s (
    .SUM(n1274_1),
    .COUT(n1274_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1275_2) 
);
defparam n1274_s.ALU_MODE=0;
  ALU n1273_s (
    .SUM(n1273_1),
    .COUT(n1273_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1274_2) 
);
defparam n1273_s.ALU_MODE=0;
  ALU n1272_s (
    .SUM(n1272_1),
    .COUT(n1272_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1273_2) 
);
defparam n1272_s.ALU_MODE=0;
  ALU n1271_s (
    .SUM(n1271_1),
    .COUT(n1271_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1272_2) 
);
defparam n1271_s.ALU_MODE=0;
  ALU n1270_s (
    .SUM(n1270_1),
    .COUT(n1270_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1271_2) 
);
defparam n1270_s.ALU_MODE=0;
  ALU n1269_s (
    .SUM(n1269_1),
    .COUT(n1269_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1270_2) 
);
defparam n1269_s.ALU_MODE=0;
  ALU n1268_s (
    .SUM(n1268_1),
    .COUT(n1268_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1269_2) 
);
defparam n1268_s.ALU_MODE=0;
  ALU n1267_s (
    .SUM(n1267_1),
    .COUT(n1267_2),
    .I0(w_next_nyb[9]),
    .I1(reg_nx[9]),
    .I3(GND),
    .CIN(n1268_2) 
);
defparam n1267_s.ALU_MODE=0;
  ALU n1266_s (
    .SUM(n1266_1),
    .COUT(n1266_2),
    .I0(w_next_nyb[10]),
    .I1(reg_nx[10]),
    .I3(GND),
    .CIN(n1267_2) 
);
defparam n1266_s.ALU_MODE=0;
  ALU n1265_s (
    .SUM(n1265_1),
    .COUT(n1265_0_COUT),
    .I0(w_next_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n1266_2) 
);
defparam n1265_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(w_next_nyb_9_3),
    .I0(ff_nyb[9]),
    .I1(ff_ny[9]),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU w_next_nyb_10_s (
    .SUM(w_next_nyb[10]),
    .COUT(w_next_nyb_10_3),
    .I0(ff_nyb[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_9_3) 
);
defparam w_next_nyb_10_s.ALU_MODE=1;
  ALU w_next_nyb_11_s (
    .SUM(w_next_nyb[11]),
    .COUT(n1371_9),
    .I0(ff_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_10_3) 
);
defparam w_next_nyb_11_s.ALU_MODE=1;
  ALU n1062_s (
    .SUM(n1062_2),
    .COUT(n1062_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1062_s.ALU_MODE=1;
  ALU n1061_s (
    .SUM(n1061_2),
    .COUT(n1061_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1062_3) 
);
defparam n1061_s.ALU_MODE=1;
  ALU n1060_s (
    .SUM(n1060_2),
    .COUT(n1060_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1061_3) 
);
defparam n1060_s.ALU_MODE=1;
  ALU n1059_s (
    .SUM(n1059_2),
    .COUT(n1059_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1060_3) 
);
defparam n1059_s.ALU_MODE=1;
  ALU n1058_s (
    .SUM(n1058_2),
    .COUT(n1058_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1059_3) 
);
defparam n1058_s.ALU_MODE=1;
  ALU n1057_s (
    .SUM(n1057_2),
    .COUT(n1057_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1058_3) 
);
defparam n1057_s.ALU_MODE=1;
  ALU n1056_s (
    .SUM(n1056_2),
    .COUT(n1056_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1057_3) 
);
defparam n1056_s.ALU_MODE=1;
  ALU n1055_s (
    .SUM(n1055_2),
    .COUT(n1055_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1056_3) 
);
defparam n1055_s.ALU_MODE=1;
  ALU n1054_s (
    .SUM(n1054_2),
    .COUT(n1054_3),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1055_3) 
);
defparam n1054_s.ALU_MODE=1;
  ALU n1053_s (
    .SUM(n1053_2),
    .COUT(n1053_3),
    .I0(ff_nx[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1054_3) 
);
defparam n1053_s.ALU_MODE=1;
  ALU n1772_s0 (
    .SUM(n1772_1_SUM),
    .COUT(n1772_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1772_s0.ALU_MODE=3;
  ALU n1773_s0 (
    .SUM(n1773_1_SUM),
    .COUT(n1773_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1772_3) 
);
defparam n1773_s0.ALU_MODE=3;
  ALU n1774_s0 (
    .SUM(n1774_1_SUM),
    .COUT(n1774_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1773_3) 
);
defparam n1774_s0.ALU_MODE=3;
  ALU n1775_s0 (
    .SUM(n1775_1_SUM),
    .COUT(n1775_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1774_3) 
);
defparam n1775_s0.ALU_MODE=3;
  ALU n1776_s0 (
    .SUM(n1776_1_SUM),
    .COUT(n1776_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1775_3) 
);
defparam n1776_s0.ALU_MODE=3;
  ALU n1777_s0 (
    .SUM(n1777_1_SUM),
    .COUT(n1777_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1776_3) 
);
defparam n1777_s0.ALU_MODE=3;
  ALU n1778_s0 (
    .SUM(n1778_1_SUM),
    .COUT(n1778_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1777_3) 
);
defparam n1778_s0.ALU_MODE=3;
  ALU n1779_s0 (
    .SUM(n1779_1_SUM),
    .COUT(n1779_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1778_3) 
);
defparam n1779_s0.ALU_MODE=3;
  MUX2_LUT5 n1559_s5 (
    .O(n1559_9),
    .I0(n1559_6),
    .I1(n1559_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1560_s5 (
    .O(n1560_9),
    .I0(n1560_6),
    .I1(n1560_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n2208_s96 (
    .O(n2208_100),
    .I0(w_address_s_pre_17_3),
    .I1(w_address_d_pre_17_3),
    .S0(n2208_102) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_cache_vram_address(ff_cache_vram_address[17:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5388_7(n5388_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n373_6,
  ff_sdr_ready,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n566_31,
  w_pulse1,
  ff_vram_valid,
  w_ic_vram_valid,
  n1499_30,
  reg_sprite_disable,
  ff_next_vram2_7_9,
  w_sprite_mode2,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_address,
  w_screen_mode_vram_address,
  w_command_vram_address,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n198_5,
  n386_7,
  ff_vram_valid_8_35,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n373_6;
input ff_sdr_ready;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n566_31;
input w_pulse1;
input ff_vram_valid;
input w_ic_vram_valid;
input n1499_30;
input reg_sprite_disable;
input ff_next_vram2_7_9;
input w_sprite_mode2;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [17:0] w_cpu_vram_address;
input [17:7] reg_sprite_attribute_table_base;
input [17:0] ff_vram_address;
input [17:0] w_screen_mode_vram_address;
input [17:2] w_command_vram_address;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n198_5;
output n386_7;
output ff_vram_valid_8_35;
output w_sdram_valid;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n19_3;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n370_5;
wire n371_5;
wire n372_5;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n387_5;
wire n1511_3;
wire n1638_3;
wire n1543_3;
wire n1583_3;
wire n1591_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_0_8;
wire n38_9;
wire n34_11;
wire n421_9;
wire n420_9;
wire n419_9;
wire n418_9;
wire n417_9;
wire n416_9;
wire n415_9;
wire n414_9;
wire n413_9;
wire n412_9;
wire n411_9;
wire n410_9;
wire n409_9;
wire n408_9;
wire n407_9;
wire n406_9;
wire n405_9;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_10;
wire n42_6;
wire n198_4;
wire n199_4;
wire n199_5;
wire n370_6;
wire n370_7;
wire n370_8;
wire n371_6;
wire n371_7;
wire n371_8;
wire n372_6;
wire n372_7;
wire n372_8;
wire n373_6_36;
wire n373_7;
wire n373_8;
wire n374_6;
wire n374_7;
wire n374_8;
wire n375_6;
wire n375_7;
wire n375_8;
wire n376_6;
wire n376_7;
wire n376_8;
wire n377_6;
wire n377_7;
wire n377_8;
wire n378_6;
wire n378_7;
wire n378_8;
wire n379_6;
wire n379_7;
wire n379_8;
wire n380_6;
wire n380_7;
wire n380_8;
wire n381_6;
wire n381_7;
wire n381_8;
wire n382_6;
wire n382_7;
wire n382_8;
wire n383_6;
wire n383_7;
wire n383_8;
wire n384_6;
wire n384_7;
wire n384_8;
wire n385_6;
wire n385_7;
wire n385_8;
wire n386_6;
wire n387_6;
wire n387_7;
wire n42_7;
wire n370_9;
wire n370_10;
wire n371_9;
wire n371_10;
wire n372_9;
wire n372_10;
wire n373_9;
wire n373_10;
wire n374_9;
wire n374_10;
wire n375_9;
wire n375_10;
wire n376_9;
wire n376_10;
wire n377_9;
wire n377_10;
wire n378_9;
wire n378_10;
wire n379_9;
wire n379_10;
wire n380_9;
wire n380_10;
wire n381_9;
wire n381_10;
wire n382_9;
wire n382_10;
wire n383_9;
wire n383_10;
wire n384_9;
wire n384_10;
wire n385_9;
wire n385_10;
wire n386_8;
wire n386_9;
wire n387_8;
wire n379_11;
wire n380_11;
wire ff_vram_write_9;
wire ff_vram_valid_12;
wire n388_10;
wire n388_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n19_s0.INIT=8'h10;
  LUT3 n198_s0 (
    .F(n198_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n198_5) 
);
defparam n198_s0.INIT=8'h5C;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(n199_4),
    .I1(n199_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n198_5) 
);
defparam n199_s0.INIT=16'hBBB0;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(n198_5),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n199_4),
    .I3(n199_5) 
);
defparam n200_s0.INIT=16'hFF0E;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(n198_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n199_4),
    .I3(n199_5) 
);
defparam n201_s0.INIT=16'hFFF4;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n370_8) 
);
defparam n370_s2.INIT=8'hC5;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(n371_6),
    .I1(n371_7),
    .I2(n371_8),
    .I3(n370_8) 
);
defparam n371_s2.INIT=16'hEE0F;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(n372_6),
    .I1(n372_7),
    .I2(n372_8),
    .I3(n370_8) 
);
defparam n372_s2.INIT=16'hEE0F;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_6_36),
    .I1(n373_7),
    .I2(n373_8),
    .I3(n370_8) 
);
defparam n373_s2.INIT=16'hEE0F;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(n374_7),
    .I2(n374_8),
    .I3(n370_8) 
);
defparam n374_s2.INIT=16'hEE0F;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(n375_7),
    .I2(n375_8),
    .I3(n370_8) 
);
defparam n375_s2.INIT=16'h030A;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(n376_7),
    .I2(n376_8),
    .I3(n370_8) 
);
defparam n376_s2.INIT=16'hEE0F;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(n377_7),
    .I2(n377_8),
    .I3(n370_8) 
);
defparam n377_s2.INIT=16'hEE0F;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(n378_7),
    .I2(n378_8),
    .I3(n370_8) 
);
defparam n378_s2.INIT=16'hEE0F;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_7),
    .I2(n379_8),
    .I3(n370_8) 
);
defparam n379_s2.INIT=16'hEE0F;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(n380_7),
    .I2(n380_8),
    .I3(n370_8) 
);
defparam n380_s2.INIT=16'hEE0F;
  LUT4 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(n381_7),
    .I2(n381_8),
    .I3(n370_8) 
);
defparam n381_s2.INIT=16'hEE0F;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n370_8) 
);
defparam n382_s2.INIT=16'hEE0F;
  LUT4 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(n383_7),
    .I2(n383_8),
    .I3(n370_8) 
);
defparam n383_s2.INIT=16'hEE0F;
  LUT4 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(n384_7),
    .I2(n384_8),
    .I3(n370_8) 
);
defparam n384_s2.INIT=16'hEE0F;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n385_8),
    .I3(n370_8) 
);
defparam n385_s2.INIT=16'hEE0F;
  LUT3 n386_s2 (
    .F(n386_5),
    .I0(n386_6),
    .I1(n199_5),
    .I2(n386_7) 
);
defparam n386_s2.INIT=8'hCA;
  LUT2 n387_s2 (
    .F(n387_5),
    .I0(n387_6),
    .I1(n387_7) 
);
defparam n387_s2.INIT=4'hE;
  LUT4 n1511_s0 (
    .F(n1511_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1511_s0.INIT=16'h1000;
  LUT2 n1638_s0 (
    .F(n1638_3),
    .I0(ff_reset_n2_1),
    .I1(n1543_3) 
);
defparam n1638_s0.INIT=4'h8;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1543_s0.INIT=16'h1000;
  LUT4 n1583_s0 (
    .F(n1583_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1583_s0.INIT=16'h4000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1591_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n373_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(ff_reset_n2_1),
    .I3(n388_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s4 (
    .F(ff_vram_rdata_sel_0_8),
    .I0(n19_3),
    .I1(ff_sdr_ready),
    .I2(n386_7) 
);
defparam ff_vram_rdata_sel_1_s4.INIT=8'hBF;
  LUT4 n38_s4 (
    .F(n38_9),
    .I0(n370_8),
    .I1(ff_vram_valid_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n38_s4.INIT=16'hF800;
  LUT4 n34_s6 (
    .F(n34_11),
    .I0(ff_vram_valid_8),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n34_s6.INIT=16'h0B00;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n421_s4.INIT=16'hAC00;
  LUT4 n420_s4 (
    .F(n420_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n420_s4.INIT=16'hAC00;
  LUT4 n419_s4 (
    .F(n419_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n419_s4.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n418_s4.INIT=16'hAC00;
  LUT4 n417_s4 (
    .F(n417_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n417_s4.INIT=16'hAC00;
  LUT4 n416_s4 (
    .F(n416_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n416_s4.INIT=16'hAC00;
  LUT4 n415_s4 (
    .F(n415_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n415_s4.INIT=16'hAC00;
  LUT4 n414_s4 (
    .F(n414_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n414_s4.INIT=16'hAC00;
  LUT4 n413_s4 (
    .F(n413_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n413_s4.INIT=16'hAC00;
  LUT4 n412_s4 (
    .F(n412_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n412_s4.INIT=16'hAC00;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n411_s4.INIT=16'hAC00;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n409_s4.INIT=16'hAC00;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n408_s4.INIT=16'hAC00;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n407_s4.INIT=16'hAC00;
  LUT4 n406_s4 (
    .F(n406_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n406_s4.INIT=16'hAC00;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n405_s4.INIT=16'hAC00;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s5 (
    .F(n389_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n389_s5.INIT=16'hAC00;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(ff_vram_valid_8),
    .I1(n42_7),
    .I2(ff_sdr_ready),
    .I3(n386_7) 
);
defparam n42_s1.INIT=16'h1000;
  LUT4 n198_s1 (
    .F(n198_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31),
    .I3(w_cpu_vram_address[1]) 
);
defparam n198_s1.INIT=16'hAC00;
  LUT3 n198_s2 (
    .F(n198_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n19_3) 
);
defparam n198_s2.INIT=8'h80;
  LUT4 n199_s1 (
    .F(n199_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s1.INIT=16'hAC00;
  LUT4 n199_s2 (
    .F(n199_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s2.INIT=16'hCA00;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[17]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[17]) 
);
defparam n370_s3.INIT=16'h0777;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(n370_9),
    .I1(w_screen_mode_vram_address[17]),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s4.INIT=8'hCA;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(n370_10),
    .I1(n1499_30),
    .I2(w_ic_vram_valid) 
);
defparam n370_s5.INIT=8'h0D;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(n371_9),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n371_s3.INIT=16'h0A0C;
  LUT4 n371_s4 (
    .F(n371_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n371_s4.INIT=16'hAC00;
  LUT4 n371_s5 (
    .F(n371_8),
    .I0(ff_vram_address[0]),
    .I1(w_ic_vram_valid),
    .I2(n371_10),
    .I3(n566_31) 
);
defparam n371_s5.INIT=16'h77F0;
  LUT4 n372_s3 (
    .F(n372_6),
    .I0(n372_9),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n372_s3.INIT=16'h0A0C;
  LUT4 n372_s4 (
    .F(n372_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n372_s4.INIT=16'hCA00;
  LUT3 n372_s5 (
    .F(n372_8),
    .I0(n372_10),
    .I1(n371_10),
    .I2(n566_31) 
);
defparam n372_s5.INIT=8'hCA;
  LUT4 n373_s3 (
    .F(n373_6_36),
    .I0(n373_9),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n373_s3.INIT=16'h0A0C;
  LUT4 n373_s4 (
    .F(n373_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n373_s4.INIT=16'hCA00;
  LUT3 n373_s5 (
    .F(n373_8),
    .I0(n373_10),
    .I1(n372_10),
    .I2(n566_31) 
);
defparam n373_s5.INIT=8'hCA;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(n374_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n374_s3.INIT=16'h0A0C;
  LUT4 n374_s4 (
    .F(n374_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n374_s4.INIT=16'hCA00;
  LUT3 n374_s5 (
    .F(n374_8),
    .I0(n374_10),
    .I1(n373_10),
    .I2(n566_31) 
);
defparam n374_s5.INIT=8'hCA;
  LUT3 n375_s3 (
    .F(n375_6),
    .I0(n375_9),
    .I1(n374_10),
    .I2(n566_31) 
);
defparam n375_s3.INIT=8'h35;
  LUT4 n375_s4 (
    .F(n375_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n375_s4.INIT=16'h3500;
  LUT4 n375_s5 (
    .F(n375_8),
    .I0(n375_10),
    .I1(w_command_vram_address[12]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n375_s5.INIT=16'hA300;
  LUT4 n376_s3 (
    .F(n376_6),
    .I0(n376_9),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n376_s3.INIT=16'h0A0C;
  LUT4 n376_s4 (
    .F(n376_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n376_s4.INIT=16'hCA00;
  LUT3 n376_s5 (
    .F(n376_8),
    .I0(n376_10),
    .I1(n375_9),
    .I2(n566_31) 
);
defparam n376_s5.INIT=8'hCA;
  LUT4 n377_s3 (
    .F(n377_6),
    .I0(n377_9),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n377_s3.INIT=16'h0A0C;
  LUT4 n377_s4 (
    .F(n377_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n377_s4.INIT=16'hCA00;
  LUT3 n377_s5 (
    .F(n377_8),
    .I0(n377_10),
    .I1(n376_10),
    .I2(n566_31) 
);
defparam n377_s5.INIT=8'hCA;
  LUT4 n378_s3 (
    .F(n378_6),
    .I0(n378_9),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n378_s3.INIT=16'h0A0C;
  LUT4 n378_s4 (
    .F(n378_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n378_s4.INIT=16'hCA00;
  LUT3 n378_s5 (
    .F(n378_8),
    .I0(n378_10),
    .I1(n377_10),
    .I2(n566_31) 
);
defparam n378_s5.INIT=8'hCA;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(n379_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n379_s3.INIT=16'h0A0C;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT3 n379_s5 (
    .F(n379_8),
    .I0(n379_10),
    .I1(n378_10),
    .I2(n566_31) 
);
defparam n379_s5.INIT=8'hCA;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(n380_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n380_s3.INIT=16'h0A0C;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(n380_10),
    .I1(n379_10),
    .I2(n566_31) 
);
defparam n380_s5.INIT=8'hCA;
  LUT4 n381_s3 (
    .F(n381_6),
    .I0(n381_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n381_s3.INIT=16'h0A0C;
  LUT4 n381_s4 (
    .F(n381_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT3 n381_s5 (
    .F(n381_8),
    .I0(n381_10),
    .I1(n380_10),
    .I2(n566_31) 
);
defparam n381_s5.INIT=8'hCA;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(n382_9),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n382_s3.INIT=16'h0A0C;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n382_s4.INIT=16'hCA00;
  LUT3 n382_s5 (
    .F(n382_8),
    .I0(n382_10),
    .I1(n381_10),
    .I2(n566_31) 
);
defparam n382_s5.INIT=8'hCA;
  LUT4 n383_s3 (
    .F(n383_6),
    .I0(n383_9),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n383_s3.INIT=16'h0A0C;
  LUT4 n383_s4 (
    .F(n383_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n383_s4.INIT=16'hCA00;
  LUT3 n383_s5 (
    .F(n383_8),
    .I0(n383_10),
    .I1(n382_10),
    .I2(n566_31) 
);
defparam n383_s5.INIT=8'hCA;
  LUT4 n384_s3 (
    .F(n384_6),
    .I0(n384_9),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n384_s3.INIT=16'h0A0C;
  LUT4 n384_s4 (
    .F(n384_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n384_s4.INIT=16'hCA00;
  LUT3 n384_s5 (
    .F(n384_8),
    .I0(n384_10),
    .I1(n383_10),
    .I2(n566_31) 
);
defparam n384_s5.INIT=8'hCA;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(n385_9),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n385_s3.INIT=16'h0A0C;
  LUT4 n385_s4 (
    .F(n385_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n385_s4.INIT=16'hCA00;
  LUT3 n385_s5 (
    .F(n385_8),
    .I0(n385_10),
    .I1(n384_10),
    .I2(n566_31) 
);
defparam n385_s5.INIT=8'hCA;
  LUT3 n386_s3 (
    .F(n386_6),
    .I0(n386_8),
    .I1(n386_9),
    .I2(n566_31) 
);
defparam n386_s3.INIT=8'h35;
  LUT4 n386_s4 (
    .F(n386_7),
    .I0(n370_10),
    .I1(n1499_30),
    .I2(w_ic_vram_valid),
    .I3(w_screen_mode_vram_valid) 
);
defparam n386_s4.INIT=16'h000D;
  LUT4 n387_s3 (
    .F(n387_6),
    .I0(n199_4),
    .I1(n387_8),
    .I2(w_screen_mode_vram_valid),
    .I3(n370_8) 
);
defparam n387_s3.INIT=16'hCA00;
  LUT4 n387_s4 (
    .F(n387_7),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n566_31),
    .I3(w_ic_vram_valid) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n19_3),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_valid_8_35) 
);
defparam n42_s2.INIT=8'h0B;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(w_cpu_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n198_5) 
);
defparam n370_s6.INIT=8'hAC;
  LUT3 n370_s7 (
    .F(n370_10),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram2_7_9),
    .I2(ff_vram_valid) 
);
defparam n370_s7.INIT=8'h10;
  LUT3 n371_s6 (
    .F(n371_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n371_s6.INIT=8'hCA;
  LUT4 n371_s7 (
    .F(n371_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n371_s7.INIT=16'h0777;
  LUT3 n372_s6 (
    .F(n372_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n566_31) 
);
defparam n372_s6.INIT=8'hCA;
  LUT4 n372_s7 (
    .F(n372_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n372_s7.INIT=16'h0777;
  LUT3 n373_s6 (
    .F(n373_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n566_31) 
);
defparam n373_s6.INIT=8'hCA;
  LUT4 n373_s7 (
    .F(n373_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n373_s7.INIT=16'h0777;
  LUT3 n374_s6 (
    .F(n374_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n566_31) 
);
defparam n374_s6.INIT=8'hCA;
  LUT4 n374_s7 (
    .F(n374_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n374_s7.INIT=16'h0777;
  LUT4 n375_s6 (
    .F(n375_9),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n375_s6.INIT=16'h0777;
  LUT3 n375_s7 (
    .F(n375_10),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n566_31) 
);
defparam n375_s7.INIT=8'h35;
  LUT3 n376_s6 (
    .F(n376_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n566_31) 
);
defparam n376_s6.INIT=8'hCA;
  LUT4 n376_s7 (
    .F(n376_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n376_s7.INIT=16'h0777;
  LUT3 n377_s6 (
    .F(n377_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n566_31) 
);
defparam n377_s6.INIT=8'hCA;
  LUT4 n377_s7 (
    .F(n377_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n377_s7.INIT=16'h0777;
  LUT3 n378_s6 (
    .F(n378_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n566_31) 
);
defparam n378_s6.INIT=8'hCA;
  LUT4 n378_s7 (
    .F(n378_10),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n378_s7.INIT=16'h0777;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n566_31) 
);
defparam n379_s6.INIT=8'hCA;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[8]),
    .I2(ff_vram_valid),
    .I3(n379_11) 
);
defparam n379_s7.INIT=16'h00BF;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n566_31) 
);
defparam n380_s6.INIT=8'hCA;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[7]),
    .I2(ff_vram_valid),
    .I3(n380_11) 
);
defparam n380_s7.INIT=16'h00BF;
  LUT3 n381_s6 (
    .F(n381_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n566_31) 
);
defparam n381_s6.INIT=8'hCA;
  LUT4 n381_s7 (
    .F(n381_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n381_s7.INIT=16'h0777;
  LUT3 n382_s6 (
    .F(n382_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n566_31) 
);
defparam n382_s6.INIT=8'hCA;
  LUT4 n382_s7 (
    .F(n382_10),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n382_s7.INIT=16'h0777;
  LUT3 n383_s6 (
    .F(n383_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n566_31) 
);
defparam n383_s6.INIT=8'hCA;
  LUT4 n383_s7 (
    .F(n383_10),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n383_s7.INIT=16'h0777;
  LUT3 n384_s6 (
    .F(n384_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n566_31) 
);
defparam n384_s6.INIT=8'hCA;
  LUT4 n384_s7 (
    .F(n384_10),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n384_s7.INIT=16'h0777;
  LUT3 n385_s6 (
    .F(n385_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n566_31) 
);
defparam n385_s6.INIT=8'hCA;
  LUT4 n385_s7 (
    .F(n385_10),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n385_s7.INIT=16'h0777;
  LUT4 n386_s5 (
    .F(n386_8),
    .I0(ff_vram_address[1]),
    .I1(w_ic_vram_valid),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n370_8) 
);
defparam n386_s5.INIT=16'h0777;
  LUT3 n386_s6 (
    .F(n386_9),
    .I0(n385_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n370_8) 
);
defparam n386_s6.INIT=8'h3A;
  LUT3 n387_s5 (
    .F(n387_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n387_s5.INIT=8'hCA;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_35),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n19_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n379_s8 (
    .F(n379_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[8]) 
);
defparam n379_s8.INIT=4'h8;
  LUT2 n380_s8 (
    .F(n380_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[7]) 
);
defparam n380_s8.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_12),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5),
    .I3(ff_vram_valid_8_35) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT4 n388_s4 (
    .F(n388_10),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n388_s4.INIT=16'h0700;
  LUT2 n388_s5 (
    .F(n388_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n388_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_sdram_address[17]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n371_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n372_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n373_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n374_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n375_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n376_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n377_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n378_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n379_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n380_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n381_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n382_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n383_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n384_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n385_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n386_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n387_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n389_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n405_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n406_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n407_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n408_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n409_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n410_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n411_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n412_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n413_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n414_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n415_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n416_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n417_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n418_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n419_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n420_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n421_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFC ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n42_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n34_11),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n38_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n388_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  w_palette_valid,
  ff_display_color_oe,
  w_palette_b,
  w_palette_r,
  w_palette_g,
  w_palette_num,
  ff_display_color,
  w_display_b16,
  w_display_r16,
  w_display_g16
)
;
input clk85m;
input w_palette_valid;
input ff_display_color_oe;
input [4:0] w_palette_b;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [7:0] w_palette_num;
input [7:0] ff_display_color;
output [4:0] w_display_b16;
output [4:0] w_display_r16;
output [4:0] w_display_g16;
wire [31:15] DO;
wire VCC;
wire GND;
  SDPB ram_b_ram_b_0_0_s (
    .DO({DO[31:15],w_display_g16[4:0],w_display_r16[4:0],w_display_b16[4:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_palette_g[4:0],w_palette_r[4:0],w_palette_b[4:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,w_palette_num[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,ff_display_color[7:0],GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(w_palette_valid),
    .CEB(ff_display_color_oe),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_0=16;
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_1=16;
defparam ram_b_ram_b_0_0_s.READ_MODE=1'b0;
defparam ram_b_ram_b_0_0_s.RESET_MODE="SYNC";
defparam ram_b_ram_b_0_0_s.BLK_SEL_0=3'b000;
defparam ram_b_ram_b_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  reg_ext_palette_mode,
  w_next_0_4,
  w_sprite_display_color_en,
  n2043_8,
  n2043_5,
  w_palette_valid,
  w_address_s_pre_17_6,
  ff_next_vram6_7_13,
  reg_color0_opaque,
  n2043_6,
  n566_31,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  w_sprite_display_color,
  reg_screen_mode,
  n373_6,
  n156_4,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input reg_ext_palette_mode;
input w_next_0_4;
input w_sprite_display_color_en;
input n2043_8;
input n2043_5;
input w_palette_valid;
input w_address_s_pre_17_6;
input ff_next_vram6_7_13;
input reg_color0_opaque;
input n2043_6;
input n566_31;
input [7:0] w_palette_num;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [4:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [3:0] w_sprite_display_color;
input [3:2] reg_screen_mode;
output n373_6;
output n156_4;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n100_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n122_4;
wire n234_3;
wire n547_3;
wire n548_3;
wire n549_3;
wire n550_3;
wire n602_4;
wire n611_3;
wire n612_3;
wire n613_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_4;
wire n658_3;
wire n699_3;
wire n701_3;
wire n702_3;
wire n703_3;
wire n704_3;
wire n705_3;
wire n706_3;
wire n707_3;
wire n709_3;
wire n710_3;
wire n711_3;
wire n712_3;
wire n713_3;
wire n714_3;
wire n792_3;
wire n793_3;
wire w_b_4_4;
wire ff_display_color_3_9;
wire n563_6;
wire n562_6;
wire n561_6;
wire n560_6;
wire n365_6;
wire n363_6;
wire n362_6;
wire n361_6;
wire n355_6;
wire n354_6;
wire n353_6;
wire n352_6;
wire n351_6;
wire n345_6;
wire n344_6;
wire n343_6;
wire n342_6;
wire n341_6;
wire w_palette_valid_37;
wire n791_6;
wire n787_7;
wire n788_7;
wire n789_7;
wire n790_7;
wire n102_4;
wire n103_4;
wire n104_4;
wire n105_4;
wire n106_4;
wire n547_4;
wire n547_5;
wire n547_6;
wire n547_7;
wire n548_5;
wire n548_6;
wire n549_4;
wire n549_5;
wire n549_6;
wire n550_4;
wire n550_5;
wire n550_6;
wire n568_4;
wire n611_4;
wire n614_4;
wire n618_5;
wire n699_4;
wire n699_5;
wire n700_5;
wire n700_6;
wire n701_5;
wire n705_4;
wire n706_4;
wire n707_4;
wire n707_5;
wire n708_5;
wire n708_6;
wire n709_5;
wire n713_4;
wire n714_4;
wire n792_4;
wire w_b_4_6;
wire n563_8;
wire n562_7;
wire n561_7;
wire n560_7;
wire n365_7;
wire n364_7;
wire n786_10;
wire n547_8;
wire n547_9;
wire n547_11;
wire n547_12;
wire n548_7;
wire n548_8;
wire n548_9;
wire n549_7;
wire n549_8;
wire n550_7;
wire n550_8;
wire n793_5;
wire n563_9;
wire n562_8;
wire n561_8;
wire n560_8;
wire n547_13;
wire n547_14;
wire n549_9;
wire n549_11;
wire n550_9;
wire n563_10;
wire n562_9;
wire n561_9;
wire n560_9;
wire n547_15;
wire n550_11;
wire n700_9;
wire n708_9;
wire w_b_4_8;
wire n364_9;
wire n128_7;
wire n550_13;
wire n549_13;
wire n711_6;
wire n710_6;
wire n709_8;
wire n708_11;
wire n703_6;
wire n702_6;
wire n701_8;
wire n700_11;
wire n791_9;
wire n709_10;
wire n708_13;
wire n701_10;
wire n700_13;
wire n547_17;
wire n793_7;
wire n775_6;
wire n774_6;
wire n773_6;
wire n772_6;
wire n771_6;
wire n770_6;
wire n26_8;
wire n786_12;
wire n787_10;
wire n788_10;
wire n791_11;
wire w_r_4_7;
wire w_g_4_6;
wire n548_11;
wire n563_12;
wire n568_6;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n323_2;
wire n323_3;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_0_COUT;
wire n789_5;
wire n790_5;
wire ff_palette_num_7_9;
wire [7:0] w_palette_num_0;
wire [4:0] w_palette_r_0;
wire [4:0] w_palette_g_0;
wire [4:0] w_palette_b_0;
wire [8:0] ff_palette_num;
wire [4:2] ff_palette_r;
wire [4:2] ff_palette_g;
wire [4:2] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [4:0] w_display_b16;
wire [4:0] w_display_r16;
wire [4:0] w_display_g16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_7_s2 (
    .F(w_palette_num_0[7]),
    .I0(w_palette_num[7]),
    .I1(ff_palette_num[7]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_7_s2.INIT=8'hAC;
  LUT3 w_palette_num_6_s2 (
    .F(w_palette_num_0[6]),
    .I0(ff_palette_num[6]),
    .I1(w_palette_num[6]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_6_s2.INIT=8'hCA;
  LUT3 w_palette_num_5_s2 (
    .F(w_palette_num_0[5]),
    .I0(ff_palette_num[5]),
    .I1(w_palette_num[5]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_5_s2.INIT=8'hCA;
  LUT3 w_palette_num_4_s2 (
    .F(w_palette_num_0[4]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_4_s2.INIT=8'hCA;
  LUT3 w_palette_num_3_s2 (
    .F(w_palette_num_0[3]),
    .I0(ff_palette_num[3]),
    .I1(w_palette_num[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_3_s2.INIT=8'hCA;
  LUT3 w_palette_num_2_s2 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_2_s2.INIT=8'hCA;
  LUT3 w_palette_num_1_s2 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_1_s2.INIT=8'hCA;
  LUT3 w_palette_num_0_s2 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_0_s2.INIT=8'hCA;
  LUT3 w_palette_r_4_s0 (
    .F(w_palette_r_0[4]),
    .I0(ff_palette_r[4]),
    .I1(w_palette_r[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_4_s0.INIT=8'hCA;
  LUT3 w_palette_r_3_s0 (
    .F(w_palette_r_0[3]),
    .I0(ff_palette_r[3]),
    .I1(w_palette_r[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_3_s0.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_4_s0 (
    .F(w_palette_g_0[4]),
    .I0(ff_palette_g[4]),
    .I1(w_palette_g[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_4_s0.INIT=8'hCA;
  LUT3 w_palette_g_3_s0 (
    .F(w_palette_g_0[3]),
    .I0(ff_palette_g[3]),
    .I1(w_palette_g[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_3_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_4_s0 (
    .F(w_palette_b_0[4]),
    .I0(ff_palette_b[4]),
    .I1(w_palette_b[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_4_s0.INIT=8'hCA;
  LUT3 w_palette_b_3_s0 (
    .F(w_palette_b_0[3]),
    .I0(ff_palette_b[3]),
    .I1(w_palette_b[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_3_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n100_s0.INIT=8'h01;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(n102_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(n103_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(n104_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(n105_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n105_s0.INIT=8'hCA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n106_4),
    .I3(w_screen_mode_display_color_en) 
);
defparam n106_s0.INIT=16'hF044;
  LUT4 n134_s0 (
    .F(n134_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n134_s0.INIT=16'hCCCA;
  LUT4 n135_s0 (
    .F(n135_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n135_s0.INIT=16'hCCCA;
  LUT4 n136_s0 (
    .F(n136_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n136_s0.INIT=16'hCCCA;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n122_s1.INIT=8'h8F;
  LUT3 n234_s0 (
    .F(n234_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n156_4) 
);
defparam n234_s0.INIT=8'h80;
  LUT4 n547_s0 (
    .F(n547_3),
    .I0(n547_4),
    .I1(n547_5),
    .I2(n547_6),
    .I3(n547_7) 
);
defparam n547_s0.INIT=16'hFFB0;
  LUT4 n548_s0 (
    .F(n548_3),
    .I0(n548_11),
    .I1(n548_5),
    .I2(n548_6),
    .I3(n547_5) 
);
defparam n548_s0.INIT=16'h44F0;
  LUT4 n549_s0 (
    .F(n549_3),
    .I0(n549_4),
    .I1(n549_5),
    .I2(n549_6),
    .I3(n547_5) 
);
defparam n549_s0.INIT=16'h11F0;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(n550_4),
    .I1(n550_5),
    .I2(n550_6),
    .I3(n547_5) 
);
defparam n550_s0.INIT=16'hEEF0;
  LUT4 n602_s1 (
    .F(n602_4),
    .I0(reg_ext_palette_mode),
    .I1(reg_yjk_mode),
    .I2(w_next_0_4),
    .I3(n373_6) 
);
defparam n602_s1.INIT=16'h1000;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(ff_display_color[7]),
    .I1(n611_4),
    .I2(w_sprite_display_color_en) 
);
defparam n611_s0.INIT=8'hCA;
  LUT3 n612_s0 (
    .F(n612_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n612_s0.INIT=8'hCA;
  LUT3 n613_s0 (
    .F(n613_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n613_s0.INIT=8'hCA;
  LUT4 n614_s0 (
    .F(n614_3),
    .I0(n614_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n614_s0.INIT=16'h44F0;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(ff_display_color[3]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n615_s0.INIT=8'h3A;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(ff_display_color[2]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n616_s0.INIT=8'h3A;
  LUT4 n617_s0 (
    .F(n617_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n617_s0.INIT=16'h88F0;
  LUT2 n618_s1 (
    .F(n618_4),
    .I0(ff_display_color[0]),
    .I1(n618_5) 
);
defparam n618_s1.INIT=4'hE;
  LUT4 n658_s0 (
    .F(n658_3),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2043_5) 
);
defparam n658_s0.INIT=16'h0700;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n699_4),
    .I1(n699_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[4]) 
);
defparam n699_s0.INIT=16'hF444;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n701_8),
    .I1(n701_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[2]) 
);
defparam n701_s0.INIT=16'hF444;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n699_4),
    .I1(n702_6),
    .I2(w_display_r16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n702_s0.INIT=16'hF011;
  LUT4 n703_s0 (
    .F(n703_3),
    .I0(n700_11),
    .I1(n703_6),
    .I2(w_display_r16[0]),
    .I3(reg_ext_palette_mode) 
);
defparam n703_s0.INIT=16'hF011;
  LUT4 n704_s0 (
    .F(n704_3),
    .I0(n701_8),
    .I1(n699_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[4]) 
);
defparam n704_s0.INIT=16'hF444;
  LUT4 n705_s0 (
    .F(n705_3),
    .I0(n705_4),
    .I1(n699_4),
    .I2(n700_5),
    .I3(n700_6) 
);
defparam n705_s0.INIT=16'hFFB0;
  LUT4 n706_s0 (
    .F(n706_3),
    .I0(n701_5),
    .I1(n706_4),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[2]) 
);
defparam n706_s0.INIT=16'hF888;
  LUT4 n707_s0 (
    .F(n707_3),
    .I0(n707_4),
    .I1(n707_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[4]) 
);
defparam n707_s0.INIT=16'hF444;
  LUT4 n709_s0 (
    .F(n709_3),
    .I0(n709_8),
    .I1(n709_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[2]) 
);
defparam n709_s0.INIT=16'hF444;
  LUT4 n710_s0 (
    .F(n710_3),
    .I0(n707_4),
    .I1(n710_6),
    .I2(w_display_g16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n710_s0.INIT=16'hF011;
  LUT4 n711_s0 (
    .F(n711_3),
    .I0(n708_11),
    .I1(n711_6),
    .I2(w_display_g16[0]),
    .I3(reg_ext_palette_mode) 
);
defparam n711_s0.INIT=16'hF011;
  LUT4 n712_s0 (
    .F(n712_3),
    .I0(n709_8),
    .I1(n707_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[4]) 
);
defparam n712_s0.INIT=16'hF444;
  LUT4 n713_s0 (
    .F(n713_3),
    .I0(n713_4),
    .I1(n707_4),
    .I2(n708_5),
    .I3(n708_6) 
);
defparam n713_s0.INIT=16'hFFB0;
  LUT4 n714_s0 (
    .F(n714_3),
    .I0(n709_5),
    .I1(n714_4),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[2]) 
);
defparam n714_s0.INIT=16'hF888;
  LUT3 n792_s0 (
    .F(n792_3),
    .I0(n792_4),
    .I1(n787_7),
    .I2(n791_9) 
);
defparam n792_s0.INIT=8'h5C;
  LUT3 n793_s0 (
    .F(n793_3),
    .I0(n788_7),
    .I1(n793_7),
    .I2(n791_9) 
);
defparam n793_s0.INIT=8'hCA;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(w_b_4_8),
    .I1(w_b_4_6),
    .I2(n316_2),
    .I3(n373_6) 
);
defparam w_b_4_s1.INIT=16'h7800;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_3_9),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n100_3) 
);
defparam ff_display_color_7_s5.INIT=8'h70;
  LUT2 n563_s1 (
    .F(n563_6),
    .I0(n563_12),
    .I1(n563_8) 
);
defparam n563_s1.INIT=4'h4;
  LUT2 n562_s1 (
    .F(n562_6),
    .I0(n563_12),
    .I1(n562_7) 
);
defparam n562_s1.INIT=4'h4;
  LUT2 n561_s1 (
    .F(n561_6),
    .I0(n563_12),
    .I1(n561_7) 
);
defparam n561_s1.INIT=4'h4;
  LUT2 n560_s1 (
    .F(n560_6),
    .I0(n563_12),
    .I1(n560_7) 
);
defparam n560_s1.INIT=4'h4;
  LUT2 w_palette_r_1_s1 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[1]) 
);
defparam w_palette_r_1_s1.INIT=4'h8;
  LUT2 w_palette_r_0_s1 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[0]) 
);
defparam w_palette_r_0_s1.INIT=4'h8;
  LUT2 w_palette_g_1_s1 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[1]) 
);
defparam w_palette_g_1_s1.INIT=4'h8;
  LUT2 w_palette_g_0_s1 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[0]) 
);
defparam w_palette_g_0_s1.INIT=4'h8;
  LUT2 w_palette_b_1_s1 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[1]) 
);
defparam w_palette_b_1_s1.INIT=4'h8;
  LUT2 w_palette_b_0_s1 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[0]) 
);
defparam w_palette_b_0_s1.INIT=4'h8;
  LUT3 n365_s1 (
    .F(n365_6),
    .I0(n322_2),
    .I1(n323_2),
    .I2(n365_7) 
);
defparam n365_s1.INIT=8'hF6;
  LUT4 n363_s1 (
    .F(n363_6),
    .I0(n321_2),
    .I1(n364_7),
    .I2(n320_2),
    .I3(n365_7) 
);
defparam n363_s1.INIT=16'hFF78;
  LUT3 n362_s1 (
    .F(n362_6),
    .I0(n319_2),
    .I1(w_b_4_8),
    .I2(n365_7) 
);
defparam n362_s1.INIT=8'hF6;
  LUT4 n361_s1 (
    .F(n361_6),
    .I0(n319_2),
    .I1(w_b_4_8),
    .I2(n317_2),
    .I3(n318_2) 
);
defparam n361_s1.INIT=16'h7FF8;
  LUT2 n355_s1 (
    .F(n355_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n355_s1.INIT=4'hE;
  LUT2 n354_s1 (
    .F(n354_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n354_s1.INIT=4'hE;
  LUT2 n353_s1 (
    .F(n353_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n353_s1.INIT=4'hE;
  LUT2 n352_s1 (
    .F(n352_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n352_s1.INIT=4'hE;
  LUT2 n351_s1 (
    .F(n351_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n351_s1.INIT=4'hE;
  LUT2 n345_s1 (
    .F(n345_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n345_s1.INIT=4'hE;
  LUT2 n344_s1 (
    .F(n344_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n344_s1.INIT=4'hE;
  LUT2 n343_s1 (
    .F(n343_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n343_s1.INIT=4'hE;
  LUT2 n342_s1 (
    .F(n342_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n342_s1.INIT=4'hE;
  LUT2 n341_s1 (
    .F(n341_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n341_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_37),
    .I0(w_palette_valid),
    .I1(ff_palette_num[8]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n786_s4 (
    .F(n791_6),
    .I0(ff_yjk_b[4]),
    .I1(w_display_b16[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n786_s4.INIT=8'hCA;
  LUT3 n787_s4 (
    .F(n787_7),
    .I0(ff_yjk_b[3]),
    .I1(w_display_b16[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n787_s4.INIT=8'hCA;
  LUT3 n788_s4 (
    .F(n788_7),
    .I0(ff_yjk_b[2]),
    .I1(w_display_b16[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n788_s4.INIT=8'hCA;
  LUT3 n789_s5 (
    .F(n789_7),
    .I0(ff_yjk_b[1]),
    .I1(w_display_b16[1]),
    .I2(reg_ext_palette_mode) 
);
defparam n789_s5.INIT=8'hCA;
  LUT3 n790_s5 (
    .F(n790_7),
    .I0(ff_yjk_b[0]),
    .I1(w_display_b16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n790_s5.INIT=8'hCA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n102_s1.INIT=8'hAC;
  LUT3 n103_s1 (
    .F(n103_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n103_s1.INIT=8'hAC;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n104_s1.INIT=8'hAC;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n106_s1.INIT=8'h70;
  LUT4 n547_s1 (
    .F(n547_4),
    .I0(w_address_s_pre_17_6),
    .I1(w_next_0_4),
    .I2(n547_8),
    .I3(n156_4) 
);
defparam n547_s1.INIT=16'h0305;
  LUT3 n547_s2 (
    .F(n547_5),
    .I0(n547_9),
    .I1(n547_17),
    .I2(ff_next_vram6_7_13) 
);
defparam n547_s2.INIT=8'h70;
  LUT3 n547_s3 (
    .F(n547_6),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n547_s3.INIT=8'hCA;
  LUT4 n547_s4 (
    .F(n547_7),
    .I0(n547_11),
    .I1(n547_12),
    .I2(w_address_s_pre_17_6),
    .I3(n547_5) 
);
defparam n547_s4.INIT=16'h0E00;
  LUT4 n548_s2 (
    .F(n548_5),
    .I0(n547_17),
    .I1(n548_8),
    .I2(reg_backdrop_color[2]),
    .I3(n548_9) 
);
defparam n548_s2.INIT=16'h00F1;
  LUT3 n548_s3 (
    .F(n548_6),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n548_s3.INIT=8'hCA;
  LUT4 n549_s1 (
    .F(n549_4),
    .I0(n549_7),
    .I1(reg_backdrop_color[1]),
    .I2(w_next_0_4),
    .I3(n156_4) 
);
defparam n549_s1.INIT=16'h3500;
  LUT4 n549_s2 (
    .F(n549_5),
    .I0(n549_8),
    .I1(w_sprite_display_color[1]),
    .I2(n156_4),
    .I3(n547_8) 
);
defparam n549_s2.INIT=16'h030A;
  LUT3 n549_s3 (
    .F(n549_6),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n549_s3.INIT=8'hCA;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(n550_7),
    .I1(w_sprite_display_color[0]),
    .I2(n156_4),
    .I3(n547_8) 
);
defparam n550_s1.INIT=16'h0C05;
  LUT4 n550_s2 (
    .F(n550_5),
    .I0(n550_8),
    .I1(reg_backdrop_color[0]),
    .I2(w_next_0_4),
    .I3(n156_4) 
);
defparam n550_s2.INIT=16'hC500;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n550_s3.INIT=8'hCA;
  LUT4 n568_s1 (
    .F(n568_4),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(reg_ext_palette_mode),
    .I3(w_next_0_4) 
);
defparam n568_s1.INIT=16'h0B00;
  LUT4 n611_s1 (
    .F(n611_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n611_s1.INIT=16'hF100;
  LUT4 n614_s1 (
    .F(n614_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n614_s1.INIT=16'h00EF;
  LUT4 n618_s2 (
    .F(n618_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n618_s2.INIT=16'h1000;
  LUT4 n699_s1 (
    .F(n699_4),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[4]),
    .I2(n786_10),
    .I3(w_next_0_4) 
);
defparam n699_s1.INIT=16'h0503;
  LUT3 n699_s2 (
    .F(n699_5),
    .I0(n786_10),
    .I1(ff_yjk_r[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n699_s2.INIT=8'h0D;
  LUT3 n700_s2 (
    .F(n700_5),
    .I0(n786_10),
    .I1(ff_yjk_r[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n700_s2.INIT=8'h0D;
  LUT2 n700_s3 (
    .F(n700_6),
    .I0(reg_ext_palette_mode),
    .I1(w_display_r16[3]) 
);
defparam n700_s3.INIT=4'h8;
  LUT3 n701_s2 (
    .F(n701_5),
    .I0(n786_10),
    .I1(ff_yjk_r[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n701_s2.INIT=8'h0D;
  LUT2 n705_s1 (
    .F(n705_4),
    .I0(n700_13),
    .I1(n701_10) 
);
defparam n705_s1.INIT=4'h8;
  LUT4 n706_s1 (
    .F(n706_4),
    .I0(n699_4),
    .I1(n786_10),
    .I2(n700_13),
    .I3(n701_10) 
);
defparam n706_s1.INIT=16'h5FFC;
  LUT4 n707_s1 (
    .F(n707_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[4]),
    .I2(n786_10),
    .I3(w_next_0_4) 
);
defparam n707_s1.INIT=16'h0503;
  LUT3 n707_s2 (
    .F(n707_5),
    .I0(n786_10),
    .I1(ff_yjk_g[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n707_s2.INIT=8'h0D;
  LUT3 n708_s2 (
    .F(n708_5),
    .I0(n786_10),
    .I1(ff_yjk_g[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n708_s2.INIT=8'h0D;
  LUT2 n708_s3 (
    .F(n708_6),
    .I0(reg_ext_palette_mode),
    .I1(w_display_g16[3]) 
);
defparam n708_s3.INIT=4'h8;
  LUT3 n709_s2 (
    .F(n709_5),
    .I0(n786_10),
    .I1(ff_yjk_g[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n709_s2.INIT=8'h0D;
  LUT2 n713_s1 (
    .F(n713_4),
    .I0(n708_13),
    .I1(n709_10) 
);
defparam n713_s1.INIT=4'h8;
  LUT4 n714_s1 (
    .F(n714_4),
    .I0(n707_4),
    .I1(n786_10),
    .I2(n708_13),
    .I3(n709_10) 
);
defparam n714_s1.INIT=16'h5FFC;
  LUT4 n792_s1 (
    .F(n792_4),
    .I0(w_next_0_4),
    .I1(w_display_b16[2]),
    .I2(w_display_b16[3]),
    .I3(n770_6) 
);
defparam n792_s1.INIT=16'h00BF;
  LUT3 w_b_4_s3 (
    .F(w_b_4_6),
    .I0(n319_2),
    .I1(n318_2),
    .I2(n317_2) 
);
defparam w_b_4_s3.INIT=8'h80;
  LUT4 n563_s3 (
    .F(n563_8),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[4]),
    .I2(n563_9),
    .I3(n547_9) 
);
defparam n563_s3.INIT=16'h0FC8;
  LUT4 n562_s2 (
    .F(n562_7),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[5]),
    .I2(n562_8),
    .I3(n547_9) 
);
defparam n562_s2.INIT=16'h0FC8;
  LUT4 n561_s2 (
    .F(n561_7),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[6]),
    .I2(n561_8),
    .I3(n547_9) 
);
defparam n561_s2.INIT=16'h0FC8;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(reg_ext_palette_mode),
    .I1(reg_backdrop_color[7]),
    .I2(n560_8),
    .I3(n547_9) 
);
defparam n560_s2.INIT=16'h0FC8;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(n319_2),
    .I1(n318_2),
    .I2(w_b_4_8),
    .I3(n317_2) 
);
defparam n365_s2.INIT=16'h7F80;
  LUT2 n364_s2 (
    .F(n364_7),
    .I0(n322_2),
    .I1(n323_2) 
);
defparam n364_s2.INIT=4'h8;
  LUT3 n786_s6 (
    .F(n786_10),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n786_s6.INIT=8'h70;
  LUT3 n547_s5 (
    .F(n547_8),
    .I0(n547_13),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n547_s5.INIT=8'hD0;
  LUT3 n547_s6 (
    .F(n547_9),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n547_s6.INIT=8'hCA;
  LUT3 n547_s8 (
    .F(n547_11),
    .I0(n547_17),
    .I1(w_sprite_display_color_en),
    .I2(w_sprite_display_color[3]) 
);
defparam n547_s8.INIT=8'h40;
  LUT4 n547_s9 (
    .F(n547_12),
    .I0(n547_8),
    .I1(n547_14),
    .I2(n547_17),
    .I3(reg_backdrop_color[3]) 
);
defparam n547_s9.INIT=16'hF400;
  LUT4 n548_s4 (
    .F(n548_7),
    .I0(n547_14),
    .I1(n548_6),
    .I2(w_sprite_display_color[2]),
    .I3(n547_8) 
);
defparam n548_s4.INIT=16'hF0EE;
  LUT3 n548_s5 (
    .F(n548_8),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(n548_6) 
);
defparam n548_s5.INIT=8'h07;
  LUT4 n548_s6 (
    .F(n548_9),
    .I0(n547_8),
    .I1(n548_6),
    .I2(n156_4),
    .I3(w_address_s_pre_17_6) 
);
defparam n548_s6.INIT=16'hBF00;
  LUT4 n549_s4 (
    .F(n549_7),
    .I0(n549_9),
    .I1(n549_6),
    .I2(n549_13),
    .I3(n547_8) 
);
defparam n549_s4.INIT=16'h0FEE;
  LUT3 n549_s5 (
    .F(n549_8),
    .I0(n549_11),
    .I1(reg_backdrop_color[1]),
    .I2(n549_6) 
);
defparam n549_s5.INIT=8'h07;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(n547_14),
    .I1(reg_backdrop_color[0]),
    .I2(n550_6) 
);
defparam n550_s4.INIT=8'h07;
  LUT3 n550_s5 (
    .F(n550_8),
    .I0(n550_9),
    .I1(n550_13),
    .I2(n547_8) 
);
defparam n550_s5.INIT=8'hCA;
  LUT3 n793_s2 (
    .F(n793_5),
    .I0(w_display_b16[4]),
    .I1(w_display_b16[3]),
    .I2(w_display_b16[2]) 
);
defparam n793_s2.INIT=8'hBC;
  LUT4 n563_s4 (
    .F(n563_9),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[4]),
    .I2(n563_10),
    .I3(reg_yjk_mode) 
);
defparam n563_s4.INIT=16'hF077;
  LUT4 n562_s3 (
    .F(n562_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[5]),
    .I2(n562_9),
    .I3(reg_yjk_mode) 
);
defparam n562_s3.INIT=16'hF077;
  LUT4 n561_s3 (
    .F(n561_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[6]),
    .I2(n561_9),
    .I3(reg_yjk_mode) 
);
defparam n561_s3.INIT=16'hF077;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay0[7]),
    .I2(n560_9),
    .I3(reg_yjk_mode) 
);
defparam n560_s3.INIT=16'hF077;
  LUT4 n547_s10 (
    .F(n547_13),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n547_s10.INIT=16'h0001;
  LUT4 n547_s11 (
    .F(n547_14),
    .I0(n550_6),
    .I1(n548_6),
    .I2(n547_15),
    .I3(n549_6) 
);
defparam n547_s11.INIT=16'h0010;
  LUT4 n549_s6 (
    .F(n549_9),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(w_address_s_pre_17_6),
    .I3(n549_11) 
);
defparam n549_s6.INIT=16'hCA00;
  LUT3 n549_s8 (
    .F(n549_11),
    .I0(n550_6),
    .I1(n548_6),
    .I2(n547_15) 
);
defparam n549_s8.INIT=8'h10;
  LUT3 n550_s6 (
    .F(n550_9),
    .I0(n550_11),
    .I1(n547_14),
    .I2(n550_6) 
);
defparam n550_s6.INIT=8'h07;
  LUT2 n563_s5 (
    .F(n563_10),
    .I0(ff_display_color_delay3[4]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n563_s5.INIT=4'h4;
  LUT2 n562_s4 (
    .F(n562_9),
    .I0(ff_display_color_delay3[5]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n562_s4.INIT=4'h4;
  LUT2 n561_s4 (
    .F(n561_9),
    .I0(ff_display_color_delay3[6]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n561_s4.INIT=4'h4;
  LUT2 n560_s4 (
    .F(n560_9),
    .I0(ff_display_color_delay3[7]),
    .I1(ff_display_color_delay3[8]) 
);
defparam n560_s4.INIT=4'h4;
  LUT4 n547_s12 (
    .F(n547_15),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_color0_opaque),
    .I3(reg_yjk_mode) 
);
defparam n547_s12.INIT=16'h0305;
  LUT4 n550_s8 (
    .F(n550_11),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[0]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam n550_s8.INIT=16'hCACC;
  LUT4 n700_s5 (
    .F(n700_9),
    .I0(n700_11),
    .I1(n700_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[3]) 
);
defparam n700_s5.INIT=16'hF444;
  LUT4 n708_s5 (
    .F(n708_9),
    .I0(n708_11),
    .I1(n708_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[3]) 
);
defparam n708_s5.INIT=16'hF444;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(n321_2),
    .I1(n320_2),
    .I2(n322_2),
    .I3(n323_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT4 n364_s3 (
    .F(n364_9),
    .I0(n321_2),
    .I1(n322_2),
    .I2(n323_2),
    .I3(n365_7) 
);
defparam n364_s3.INIT=16'hFF6A;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n373_s2.INIT=16'h0100;
  LUT4 n128_s3 (
    .F(n128_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n156_s0 (
    .F(n156_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n156_s0.INIT=16'h0001;
  LUT4 n550_s9 (
    .F(n550_13),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam n550_s9.INIT=16'h3533;
  LUT4 n549_s9 (
    .F(n549_13),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam n549_s9.INIT=16'h3533;
  LUT4 n711_s2 (
    .F(n711_6),
    .I0(ff_yjk_g[0]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n711_s2.INIT=16'h1500;
  LUT4 n710_s2 (
    .F(n710_6),
    .I0(ff_yjk_g[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n710_s2.INIT=16'h1500;
  LUT4 n709_s4 (
    .F(n709_8),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n709_10) 
);
defparam n709_s4.INIT=16'h008F;
  LUT4 n708_s6 (
    .F(n708_11),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n708_13) 
);
defparam n708_s6.INIT=16'h008F;
  LUT4 n703_s2 (
    .F(n703_6),
    .I0(ff_yjk_r[0]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n703_s2.INIT=16'h1500;
  LUT4 n702_s2 (
    .F(n702_6),
    .I0(ff_yjk_r[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n702_s2.INIT=16'h1500;
  LUT4 n701_s4 (
    .F(n701_8),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n701_10) 
);
defparam n701_s4.INIT=16'h008F;
  LUT4 n700_s6 (
    .F(n700_11),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n700_13) 
);
defparam n700_s6.INIT=16'h008F;
  LUT4 n791_s4 (
    .F(n791_9),
    .I0(reg_ext_palette_mode),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n791_s4.INIT=16'h4055;
  LUT4 n709_s5 (
    .F(n709_10),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n709_s5.INIT=16'hACCC;
  LUT4 n708_s7 (
    .F(n708_13),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[3]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n708_s7.INIT=16'hACCC;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n701_s5.INIT=16'hACCC;
  LUT4 n700_s7 (
    .F(n700_13),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[3]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n700_s7.INIT=16'hACCC;
  LUT3 n547_s13 (
    .F(n547_17),
    .I0(n156_4),
    .I1(reg_screen_mode[3]),
    .I2(n566_31) 
);
defparam n547_s13.INIT=8'h80;
  LUT4 n793_s3 (
    .F(n793_7),
    .I0(n793_5),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n793_s3.INIT=16'hCAAA;
  LUT4 n775_s2 (
    .F(n775_6),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n775_s2.INIT=16'hCAAA;
  LUT4 n790_s6 (
    .F(n774_6),
    .I0(w_display_b16[3]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n790_s6.INIT=16'hCAAA;
  LUT4 n789_s6 (
    .F(n773_6),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[4]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n789_s6.INIT=16'hACCC;
  LUT4 n772_s2 (
    .F(n772_6),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n772_s2.INIT=16'hCAAA;
  LUT4 n771_s2 (
    .F(n771_6),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[3]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n771_s2.INIT=16'hACCC;
  LUT4 n770_s2 (
    .F(n770_6),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[4]),
    .I2(reg_screen_mode[3]),
    .I3(n566_31) 
);
defparam n770_s2.INIT=16'hACCC;
  LUT2 n26_s3 (
    .F(n26_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[8]) 
);
defparam n26_s3.INIT=4'h9;
  LUT3 n786_s7 (
    .F(n786_12),
    .I0(n770_6),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n786_s7.INIT=8'hAC;
  LUT3 n787_s5 (
    .F(n787_10),
    .I0(n787_7),
    .I1(n771_6),
    .I2(n791_9) 
);
defparam n787_s5.INIT=8'hCA;
  LUT3 n788_s5 (
    .F(n788_10),
    .I0(n788_7),
    .I1(n772_6),
    .I2(n791_9) 
);
defparam n788_s5.INIT=8'hCA;
  LUT3 n791_s5 (
    .F(n791_11),
    .I0(n775_6),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n791_s5.INIT=8'hAC;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n373_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n373_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT4 n548_s7 (
    .F(n548_11),
    .I0(n156_4),
    .I1(reg_screen_mode[3]),
    .I2(n566_31),
    .I3(n548_7) 
);
defparam n548_s7.INIT=16'h007F;
  LUT4 n563_s6 (
    .F(n563_12),
    .I0(n156_4),
    .I1(reg_screen_mode[3]),
    .I2(n566_31),
    .I3(ff_display_color_3_9) 
);
defparam n563_s6.INIT=16'h7F00;
  LUT4 n568_s2 (
    .F(n568_6),
    .I0(n568_4),
    .I1(n2043_8),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n100_3) 
);
defparam n568_s2.INIT=16'h1500;
  DFFCE ff_palette_num_7_s0 (
    .Q(ff_palette_num[7]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_6_s0 (
    .Q(ff_palette_num[6]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_5_s0 (
    .Q(ff_palette_num[5]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_4_s0 (
    .Q(ff_palette_num[4]),
    .D(n22_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n23_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n24_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n25_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_4_s0 (
    .Q(ff_palette_r[4]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_3_s0 (
    .Q(ff_palette_r[3]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_4_s0 (
    .Q(ff_palette_g[4]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_3_s0 (
    .Q(ff_palette_g[3]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_4_s0 (
    .Q(ff_palette_b[4]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_3_s0 (
    .Q(ff_palette_b[3]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n122_4),
    .CLK(clk85m),
    .CE(n100_3),
    .SET(n128_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n103_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n104_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n105_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n106_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n134_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n135_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n136_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n156_4) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n343_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n345_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n351_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n355_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n361_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n362_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n363_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n364_9),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n365_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n373_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n568_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n611_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n612_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n613_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n614_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n615_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n618_4),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n658_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n700_9),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n703_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n704_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n705_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n706_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n707_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n708_9),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n709_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n710_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n711_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n712_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n713_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n714_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n786_12),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n787_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n788_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n789_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n790_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n791_11),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n792_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n793_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n560_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n561_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n562_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n563_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n547_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n548_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n549_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n550_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_8_s1 (
    .Q(ff_palette_num[8]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_8_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n26_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n323_s (
    .SUM(n323_2),
    .COUT(n323_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n323_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n323_3) 
);
defparam n322_s.ALU_MODE=1;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=1;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=1;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=1;
  MUX2_LUT5 n789_s3 (
    .O(n789_5),
    .I0(n789_7),
    .I1(n773_6),
    .S0(n791_9) 
);
  MUX2_LUT5 n790_s3 (
    .O(n790_5),
    .I0(n790_7),
    .I1(n774_6),
    .S0(n791_9) 
);
  INV ff_palette_num_7_s4 (
    .O(ff_palette_num_7_9),
    .I(ff_palette_num[8]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .w_palette_valid(w_palette_valid_37),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_b(w_palette_b_0[4:0]),
    .w_palette_r(w_palette_r_0[4:0]),
    .w_palette_g(w_palette_g_0[4:0]),
    .w_palette_num(w_palette_num_0[7:0]),
    .ff_display_color(ff_display_color[7:0]),
    .w_display_b16(w_display_b16[4:0]),
    .w_display_r16(w_display_r16[4:0]),
    .w_display_g16(w_display_g16[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n1333_21,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n1333_21;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_14046_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_14046_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_14046_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14046_DIAREG_G[22]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14046_DIAREG_G[21]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14046_DIAREG_G[20]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14046_DIAREG_G[19]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14046_DIAREG_G[18]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14046_DIAREG_G[17]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14046_DIAREG_G[16]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14046_DIAREG_G[15]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14046_DIAREG_G[14]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14046_DIAREG_G[13]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14046_DIAREG_G[12]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14046_DIAREG_G[11]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14046_DIAREG_G[10]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14046_DIAREG_G[9]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14046_DIAREG_G[8]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14046_DIAREG_G[7]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14046_DIAREG_G[6]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14046_DIAREG_G[5]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14046_DIAREG_G[4]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14046_DIAREG_G[3]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14046_DIAREG_G[2]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14046_DIAREG_G[1]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_14046_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14046_DIAREG_G[23]),
    .I2(ff_imem_14046_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(n84),
    .I3(ff_address_even[3]) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_imem_n29_DOAL_G_0_19),
    .I3(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n83),
    .I1(ff_address_even[4]),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n78),
    .I1(ff_address_even[9]),
    .I2(n87),
    .I3(ff_address_even[0]) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_REDUCAREG_G_s (
    .Q(ff_imem_14046_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_0_s (
    .Q(ff_imem_14046_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_1_s (
    .Q(ff_imem_14046_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_2_s (
    .Q(ff_imem_14046_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_3_s (
    .Q(ff_imem_14046_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_4_s (
    .Q(ff_imem_14046_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_5_s (
    .Q(ff_imem_14046_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_6_s (
    .Q(ff_imem_14046_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_7_s (
    .Q(ff_imem_14046_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_8_s (
    .Q(ff_imem_14046_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_9_s (
    .Q(ff_imem_14046_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_10_s (
    .Q(ff_imem_14046_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_11_s (
    .Q(ff_imem_14046_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_12_s (
    .Q(ff_imem_14046_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_13_s (
    .Q(ff_imem_14046_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_14_s (
    .Q(ff_imem_14046_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_15_s (
    .Q(ff_imem_14046_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_16_s (
    .Q(ff_imem_14046_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_17_s (
    .Q(ff_imem_14046_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_18_s (
    .Q(ff_imem_14046_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_19_s (
    .Q(ff_imem_14046_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_20_s (
    .Q(ff_imem_14046_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_21_s (
    .Q(ff_imem_14046_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_22_s (
    .Q(ff_imem_14046_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_14046_DIAREG_G_23_s (
    .Q(ff_imem_14046_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_14046_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_14046_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_14147_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14046_DIAREG_G[22]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14046_DIAREG_G[21]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14046_DIAREG_G[20]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14046_DIAREG_G[19]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14046_DIAREG_G[18]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14046_DIAREG_G[17]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14046_DIAREG_G[16]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14046_DIAREG_G[15]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14046_DIAREG_G[14]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14046_DIAREG_G[13]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14046_DIAREG_G[12]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14046_DIAREG_G[11]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14046_DIAREG_G[10]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14046_DIAREG_G[9]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14046_DIAREG_G[8]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14046_DIAREG_G[7]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14046_DIAREG_G[6]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14046_DIAREG_G[5]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14046_DIAREG_G[4]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14046_DIAREG_G[3]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14046_DIAREG_G[2]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14046_DIAREG_G[1]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_14046_DIAREG_G[0]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14046_DIAREG_G[23]),
    .I2(ff_imem_14147_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[1]),
    .I3(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n98),
    .I1(ff_address_odd[0]),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14147_REDUCAREG_G_s (
    .Q(ff_imem_14147_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_14046_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_14046_DIAREG_G(ff_imem_14046_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_14046_DIAREG_G(ff_imem_14046_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n157_8;
wire n22_8;
wire n103_9;
wire ff_h_en_12;
wire ff_v_en_8;
wire n216_9;
wire ff_x_position_r_9_12;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n219_11;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_7),
    .I1(n103_8) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_7),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_12) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_12),
    .I1(n22_10) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_12),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_12),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8),
    .I1(n160_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_12),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_v_count[0]),
    .I3(n103_9) 
);
defparam n103_s4.INIT=16'h1000;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[1]),
    .I3(w_v_count[4]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT3 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[2]),
    .I1(n103_9),
    .I2(ff_v_en_8) 
);
defparam ff_v_en_s3.INIT=8'h40;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n103_s6.INIT=8'h01;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s6.INIT=16'h8000;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n219_s5 (
    .F(n219_11),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r_9_9),
    .I2(ff_numerator_7_8),
    .I3(ff_x_position_r[0]) 
);
defparam n219_s5.INIT=16'h4F10;
  LUT3 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r_9_12),
    .I2(ff_numerator_7_8) 
);
defparam ff_numerator_3_s3.INIT=8'hD0;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_x_position_r_0_s3 (
    .Q(ff_x_position_r[0]),
    .D(n219_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire reg_command_high_speed_mode;
wire reg_ext_palette_mode;
wire reg_vram256k_mode;
wire w_palette_valid;
wire n1864_4;
wire n1876_4;
wire n1902_4;
wire n1909_4;
wire ff_vram_valid_8;
wire ff_vram_address_17_7;
wire n1235_14;
wire n1232_14;
wire n1130_43;
wire n1232_22;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n566_31;
wire n2043_5;
wire n1499_30;
wire ff_next_vram2_7_9;
wire n2043_6;
wire ff_next_vram6_7_13;
wire n2043_8;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1333_21;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1199_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_next_0_4;
wire w_address_s_pre_17_6;
wire w_address_s_pre_17_7;
wire n1433_10;
wire ff_border_detect_9;
wire w_address_s_pre_17_9;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n198_5;
wire n386_7;
wire ff_vram_valid_8_38;
wire n373_6;
wire n156_4;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [17:10] reg_pattern_name_table_base;
wire [17:6] reg_color_table_base;
wire [17:11] reg_pattern_generator_table_base;
wire [17:7] reg_sprite_attribute_table_base;
wire [17:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [4:0] w_palette_r;
wire [4:0] w_palette_g;
wire [4:0] w_palette_b;
wire [17:0] w_cpu_vram_address;
wire [7:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [17:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [17:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [17:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n1199_9(n1199_9),
    .n1433_10(n1433_10),
    .ff_border_detect_9(ff_border_detect_9),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n198_5(n198_5),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .reg_vram256k_mode(reg_vram256k_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1864_4(n1864_4),
    .n1876_4(n1876_4),
    .n1902_4(n1902_4),
    .n1909_4(n1909_4),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1235_14(n1235_14),
    .n1232_14(n1232_14),
    .n1130_43(n1130_43),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1232_22(n1232_22),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_palette_num(w_palette_num[7:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n1232_14(n1232_14),
    .reg_interlace_mode(reg_interlace_mode),
    .n156_4(n156_4),
    .reg_display_on(reg_display_on),
    .w_address_s_pre_17_9(w_address_s_pre_17_9),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .w_address_s_pre_17_7(w_address_s_pre_17_7),
    .reg_left_mask(reg_left_mask),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1130_43(n1130_43),
    .n1232_22(n1232_22),
    .n373_6(n373_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1235_14(n1235_14),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n566_31(n566_31),
    .n2043_5(n2043_5),
    .n1499_30(n1499_30),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2043_6(n2043_6),
    .ff_next_vram6_7_13(ff_next_vram6_7_13),
    .n2043_8(n2043_8),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1876_4(n1876_4),
    .n1864_4(n1864_4),
    .w_register_write(w_register_write),
    .reg_vram256k_mode(reg_vram256k_mode),
    .n1909_4(n1909_4),
    .n1902_4(n1902_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1232_22(n1232_22),
    .n566_31(n566_31),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .n2043_6(n2043_6),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8_38),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_next_0_4(w_next_0_4),
    .w_address_s_pre_17_6(w_address_s_pre_17_6),
    .w_address_s_pre_17_7(w_address_s_pre_17_7),
    .n1433_10(n1433_10),
    .ff_border_detect_9(ff_border_detect_9),
    .w_address_s_pre_17_9(w_address_s_pre_17_9),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n373_6(n373_6),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n566_31(n566_31),
    .w_pulse1(w_pulse1),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1499_30(n1499_30),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n198_5(n198_5),
    .n386_7(n386_7),
    .ff_vram_valid_8_35(ff_vram_valid_8_38),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .w_next_0_4(w_next_0_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2043_8(n2043_8),
    .n2043_5(n2043_5),
    .w_palette_valid(w_palette_valid),
    .w_address_s_pre_17_6(w_address_s_pre_17_6),
    .ff_next_vram6_7_13(ff_next_vram6_7_13),
    .reg_color0_opaque(reg_color0_opaque),
    .n2043_6(n2043_6),
    .n566_31(n566_31),
    .w_palette_num(w_palette_num[7:0]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .n373_6(n373_6),
    .n156_4(n156_4),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n1333_21(n1333_21),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
e+3slD3zIRpX8uoxOI0EGgcpOQTrrEgZAHyhcJp+e6VeRf6lopU8rObQUIEp1s0jOVOMS7lEZM4V
a6YNvMJrkhmYp7EnTjGCviBsDKw3mVkCM8iHQ7zigwT+72+lQ+Hj13dJtXKgAY2cxqB2QDhcyRGe
jWP8CBbwpiD7c2zgwlQXlYb7kU3z8VDQsTxUdPfKGb1DKsjlyy5mODqN4ZWGbRnppcm0fqCzYbC9
NYGqlMx5lCUafVZwiPpD1LepLKPcaxP66+n1JZdkt51vn88gNS7927WxgVN7c+WK3OgjIR3KL8S0
qrOAKKRTvWxM1eV9OsjY8czWU1avJAQ9wEgOQw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
vb8qw92Kgs+6N/dEI+R6WKaKDT7WvBcVNguRWLuN1YGbRfe4dOI5pvdyZQEdZjEKMftefNnlU0xQ
rVZFEA7HdMhMOxOM3Max/ZV+nerDpqvTy76oxfmUZKkPsoiZtaTp5r6vcndUR7AT+t+PDk2lwzcV
C1EF42NZIf5/ndD6BTRau1LsdZbWda0eYQHWpLEwjUiXDIPqBrzXFNTZsw7oIJtbXC9XF6CIF3h4
0Bv6KwMFhDKePRFcQSzc0nviep+q4sSDQ1tlQmylkr+JAo+XwQAAu7ih6MnaueWohn6ZKz9q1uhf
nJTt+RabB0FVWTShPG6mmJEuISSOVbYZ8sYFh/bGWu21S9+LkP+QNgWyxA7CjylJM4gneD2GYVJf
MW0CMGiQqcqo/KXN7tevqym0ijFAznEb4wlbjufCfkn5UzfgAQYB5jzujOSOoalqSyT/f8/xsk7P
FlBjgHwd2EUF+Z0ASrxHk9PN1nQCu1kKcLL/c9rwKBafCcmgNtoAIlci2hkPHVFr/9EBVdG22c0e
tA/kHExbkLkOujnkIc+DlOx20AwISFCYT4rDUfY3Pmsj5ja53Aui7dy/u91JYS3zUSNsWfOA6/jl
8RRXilOyZB4xlP0wCCLUs1YI0TpWvvx57T/0jx+t6wE3m5mw/IiKMKvlPBgR8nW+Kbw+HuF/Q00c
cGyz4S6t+Ql7KkplB2kKVwAeraq7418i4a3I+27XqWno4asOV9IkRay54qx1YPf+Yvou/nHGBuDr
bV0jgiMNhT0z3q3xXMxP/Du/Q5VZ2DyNCNX2wpOwJlhm5NH+NonI3i2j7W19OuDas0X1ZT5UHHKo
1qt+tWZwTNATa2uJal3AFRzeTjUB5pbupwWxBacixsiNq4vthxMSB55jxgCFIE+OzDDCJrBV4lZm
ouAL+VJWXVB7GNhfagRxP0+phld7hk33czxtZi0JYo7mL5Bn+FnEy6N4e88aiLwhtX+3GmRCVR4e
wYrfp4zue4GqCIxJ7DpeLU5Udfqr6gXVSZgYOI0z0HQHSyO9JRZqYkzi6MRO5nJxnjon8M/L7Vhp
yQrsOZt/NCBcHz/icQA2shHFoNP4C4K9y7NtDNEz7aMg3po9dSopsqegQBdvLWRSajWt7RK/Oyev
5wuKJv6tO6hYk0cJlAFxnmOPLTt9qAmqEVGMLg6l8lpv1w3aEO3SL8L0FsyFaHJb949xet4uHIxY
6xRS+cWLoNA1aV48MHCWfZWYowtAeKWM33eDP415eSrmg1DBRN+bOsNV/VwXkvJMZIOBqgrRufkA
RD4IpfJ8RHcwSKaQ1pFdyX+mKqQa4/kOsVOzOzoNjs/9co0TbZDalvsFbcEiiUi+RoKKcUGi9dp6
qBiaD03kYsNlBFCapF/NMOmj+OndpjJlRlJL1v1ytgAs3R8g1C02sEu4tVAaHvU6MyBlWJ4NPPLY
31O/7WTOncOVZtjPv8VhNJgqlqS9ZAIIoYLr6T7cOkAT06kh/h9pc0+6svOUyTpEqWgFDjdPH8Xl
h6X/MqcJAcUU5aM5LUOClt/kUaWJOj5gMBbYoW9ahcsMGZH5Qv5JHyTaNLyGir22JDr8N5+2h+83
sk+AefULKW31nteDHmZx0cbYfS39LyZX84CB0MJHpaiO3ag/LGdO7KaaioAf04SgXhzJ/hD07D98
jkdQOY1OiOatNge0qqNOFAIhCivkCfwvKmZMR8cwevg5ciZJHorhZE+O7x+8JdzpeURxIpYmR2uj
m4k/euPLx3JtEnnp47ooHswWLQQ4bpfqWvmy4ERzMwacWvFe5IjUUKOA/MF1Yrm0Y4kEHaK7TI6v
CIS6nEgiac8v3qrnYGmyxeBcjnZ1xnRTHS3evsF6SHTv6/Zkl9585xia5hyYf0VhX2p3cNyEXeQq
ur9noVouzBlKDi1E+TEVCs68AbSJxnR5lu07JhS7B3tvUkZSwjsqYYAp2g6aWKXm3n3C0uDuaWxu
jpX985Vru7Z5RtQudg6SqqcXfph1KMNcA7bzFKeqwzZx0NAaNcbuThtdgBRJ3ruoleivV81CnEqs
D3BPhpOelSBuBK99k3GhIW9//+1rgPHretkfpZlm+TYG0SZMjfr+Og/axo0/nqh4VCE+Iral7eQi
u/dLjcm84LcdiNNAWVHCIXoebpDwzqWuAvn4Slf9625yXDZBuOMbsUl+p//Debv82DJj3t6u2GHW
zNFgyP1Vo7rgiot+O63wnzY3yGxLfy49trw6zWBwIgTl+c24YHNwvpRZV9JBuqfQtuS6MIc/IRl6
Z9Qb0KTm+LxBweKgOs3vMxySVVIxuygC4YC0ZQtehqchdljAoWw4fPfTV6zkv8uaXODrtpbwgZBj
K7Pvrr48RPx8D4iTQzEuy/5VbIrrnSMjrNeoXLogCCd5Oh1HOKujHyaAWhR9DjOTPUAWVuhl1INB
SZIz096KFqbQO5VLUHY7+PE0obroKo/qTj8eSBLLTS5sK4uO8i3u48coaCNcTlc+njGC+TMfZWtU
9mF31d2ocA9efC8htQl+bGiUEMzcB659pVlK9M/wAePZ1bqbjku7BNxhsToLEfe7+ukjFyG4DhAa
RrCfWmLqadctqKbqu4RZyerO1BMenmzHxo62f70I1+7XgjYaS3fJKuXNe4QK1cZQggl9ZUk7+sAe
cg4I7ZwwHdD++vYU5aqny9HzK/r8//QJCrq4dHS+Y6NI8hByhOx7vPnHGvMtHzfsbvz34UdaCsfq
NUDas1g//Kk3F/rYg/TWHaJDDHeX/L37q/eCRPFfrE7qoN6WVIEfQYeNIvzJ+VENxHsssng65WNG
za7fAoo4+jWqWVYuj88fFzU28MFthrW1I64hfdYHlYOxSgKGLYyfie5mzN8rOffP+aJXthMPVzt/
jpJCd9tw86nbE99xkEQWm7SnDi8pwrdBMExbDmrMRF76eCvkBXmrN1TbvM1+255Vf2SHDk4n8GWh
R4YGwQskjUhiPV7ItYefwvmqWTlK0gmn115XTq3wE6Z9cM0DT5yxMoSPymocQr3JO28yACrGlVHo
Ygxu7092Iop3XUEJV+Tpuy4AuHytvEOLCvXrWm+Mrz1FCNLtc97NL0nbXt0D4oRT0ASSjRq/TZI3
8W+Md9s4nk7/WFFp3sFOGdf4QsERH6XyZ7BRsUj3f/npEwm4+Kx+kjdcYgPwwijhCMlN8fYY6X5+
l0qPetq0SVAYj7jAg/2+5DsVW0XHUs6dI9IlQHDUNvQAHRKOjJHSgwp5t0PXnWFoyysGhfbUwaFH
ta/PnIMqGx/gLk7BJlNpskWtxQ5T2g0xgQlADxbY+kXlb4Vi4umgh/vRTKk+LhxEAlk9E50O3wna
WObgVE1nrvmAxtufEQNIXD+wUUxjF0DXde+qelyXpisWYFL5ePSYpYP4uW2X0T3KyYdQ9DsgU7E5
sMX5LkVDTRDyX+HGIRII6NzYZUsMyPpz35xCpo6vnscMM3pAEEWC13/yK60olJ0JbehuIc25rxcP
PRhzUzXe8gxmv6nOFlV3qs6ZNLNmIjEk3FrFXpQndznSsWCH3wIbqsJGnIT7+41lkDjlNgnUVx/c
R7g+LTN8BtXg2rId5g4PDpdhfw50EI+W2pBXoliuWIDXio/nOG+hwtWWw0m7rwtG1r3CgDD2G5Ad
z6XnK48FKt4xinJmf3/18lQOQEUIKmYCCcp4Imnz0P1F8JkxaJzXRP5dPGMrEjcJfr1RTz1W+I+D
6OK+m2jDuDZzQZteP9lAn2zjMf0tTcgBdPim8uMcRfrqHWDgIl63o63Vk+ffcDslVNPUqHE/k7h2
I03u1aZ9odS58pgDl3rB4aVKwyQOd2tYvAEE3gC4B6d2cxudwR+BhE3jIMlwxOi7smee88/B55KD
EsloxusLfmfK2vKQ1XdFKH/UNV1ilmutxeK2Xyoi+D1/whwe7DaQA7LBxPyr4kYw5JVPtQWtOxw3
ajrxvbmysZpH3xt6QsabcJ6KpDousRML3tMZsTV892ZVf7UPBqkfJVCa5uj3SL7NGNnOWvu/54il
U/daDYeSSPUqJWQSt2+fSyBe71qusuexqmv4jFph68bR5eD1C/Spd5m+paMxNy4CrJzuaJig5AJU
Ej4AdeT5lsu5sXmqcqy5ZVyAxJaf/hSEhWsQHSmYBWjNrs455oMKUN55Dy1GfRJPPtolJ9373oN2
zdpsgdzJWaaaZqHIN5jqic4OrnJCrFM3HIfuuZOXV9qj6lV7tG+V/+yO4r/pI8BYnLxKk+VWl2X7
QyHfH8YpTu2y0J9gJJAd9PGE1Ve6af/XqHs6f+WGJzzGEjKh1iqXUnULVuPhFrCw/Z9RCPnWUdh9
s1Yp7IT+VGo4F/phv6nIYYKMLUbOVrzAC6ZLBX68WVIa1n0Ok7MVWP7rT6mTInRNXKjSI34R5erp
0ZSUwtqrO2LKcYlkd0arMfUxU+TM/JBOrvRcGAtHFbedUpQ18KDNtRayqfTGk6O3qV5lJGOIu0nu
9aMQfxI2MU1xvRdxg7FjRiis/4nAUUSpFARbanInlRx/+cKJ6/tIwQuOuBm7T4Xl3SCtYNEjVF/y
dmr6TJNF+7oZfnTblERCGkTHCVNyvUQdvyIGu0UIKf9aTkejPO5K2/3kOXWbNOqXVrcbjGDs1bUg
Gy4lcHix3uDlrhJSzXXU1ewbDIqoBhyrnSxF7v6na1R2Z8jkikvp+bJdfmr/6iv2fKSRGvXnX+GT
GBXmWsfWWvFW42+0k23rJC7TugKr4mUWC4U9XTy18Gc8ObR/GR01YpIZPNBwF16FoCixKwMV78Mk
2r7AlUFH232NayvQGzdv2l9McC+1AN6akIWLab26rAh2nPMrEdEEKaXdEnxMpiGBVg00Iq8QiXZm
kV7An9nOjO92c9Q78WINbzhvTt+JHqXz+BPXsyIVxcKH0zgmQsjFL3m/7WDfhI2wkyumu8kHSxIV
A/Mc52T9yUxFlhCj1EMd/88MIVcxqD0sUWx19L3R+rX0JeUayOmjk0RK/UFXcUPAOXese9Htysn5
xePxH5+43wo47X2+lRKOR6W6iRp9Hc/DWZz5eOAbA48ET3X43AD3hLm8Y3NrAfzZYfQ5VDOpaIvf
VapC4u+h49u9tGTV9tzt3MNXx9vRyJe7RA/BTnKAl5+ioDZRdYpkg8jM45ay3a+4IpDd2AMpK9bA
6fyKIL+YCVx5FuDu6iAL6tEfD2ejk0JXrL8MjWnRLeDJ5BQorLBxEUjRSqqT00MRHoXN0Z7OT3kg
nbhO9mnlDZOag6lvScU5vFfRxzBqMOI2I18ewMjCvhz6MEozGTqmPyumjkkM6yx5lv7Su3CdwZHg
Nt4bLbEAP6xvjljFRv0jxvIygjbH1zoor/tDn3B47vkpiEePNeNhmxPT1lUOzYXHnWs+NYz2259U
luvavXLVOdGA4DurlXGanpc4NLBczRR2lfmr01O7ruVYLyh0GcmcIHE+OYFRiMCf5TbX3LfPITeI
8+XEvUhej+uiWzg9WYppRRXLBHuSNBm6mzAr922UpUnEkrA8KzAQk/DD2R7nzXaQXD6SwKEPhU7W
qEiVORf0wm8oTGZIsrIcafS+LRVhXAIPHr0UNMRCh/y0SbiR/l5BKYoDsz5BQMfcGAjNGoSi99wt
LzKtFhmYrSZ9hQh3RKwVniv3DPt0L2PNGesWcO/k9swlvGUR7bO15tvsZAY9TfSCIJoNC833JZWh
ZTv+l37hiWiLVRRQW0Ksc3eQByJmIfLJgeTF75QZMo0kNDGpotJqDJHEOyALfSTbUaYPFYk71Pjd
mxiV2p1EjPiKMtxmgJykPp9e/mtwrqa6YjWejfvrfz/7B6UUFfJuEJ4wYuuZdERuMUoImnRlrSOY
+zxURmJn3ZK1meqILVMY53BLooU/v+U5kutRDElaS0roGlZTwLMF1MalfpzKOKjUr9zIPJOqkBg/
S5k8+M7q6x2Oz1iRUB7emkVtyJtf+7dIEzeue97PafebCFny3bYENulmYSV7/6q1w/xcjkngGeU0
Rap7YvBo91+La217enDbCJOejGZyphLuVcYrb+CsnFpPxrXXdYoTCdeuSaLJdYns+A2MalGV+DJv
YxmgXpQqku2rXrtJM2ZHWyqfrUvOVvfCwsEvERM9V6Me8w/Hq56S4yRTetZ9b8sVne/REW0DWSld
eTsTVjbq/1H+kXiTQKUUjyrem0hudhIoPcaeTycYFnYBC7Z5PR7MwXcEZRhbw+QGanxKM4gazskS
l077pRMSuL044SgReIRKB5e/kyzQCEkV0s1SVCz4BehbYD+NUvcbpiwbkDsA9/BW8nNmrRhrepqB
khhnWIa3ti73l5dEOUPhog++PzVw619mVOPKZmTKmG2Rhf6knToWPnm0jpAXRnxBdsR3Bjb2RBF4
bN/ecMsQPLZlLfZ2AXp2i34aLhp7KcZ1bLS0kJyvFTyR3nSUaNJpVTsXHIdwpyFwuSK14+V8eYQ9
/VGv695cJgi3EMOt2Ei8VIWXN9OZ54ZP+Z5Hg0Pwe5PdngQgP6Yr2d5rP1hEN5q+sxuq6yH5JxUi
9RwN3VJQMxX52Mt2cLtw9RZW8QhZZLRtIoAz4P57viglJEKv/T1oc1IjHqcHkQ4YYKLih2rzXTBB
wmJH/7s3tK61qfoiyUSpDwFuQilp0YTkgnMdWFJQwiO+m2wjOc2spXpeT0BSeY/PN+TdkBDaZn9H
SQ00dkvmfzMIRUyB4/hX3DyYVMWFZVEx9WCsccDEG+iSpQYjOoq79cCZnlHxZw8NiAaIxdMmExzY
rXdgPGDqW2CeyN8rhH7WqvfytbvAK4X4GY4XvPWiqthUSiou6QkAe0QMwaDhMcFvrFH8yQLunCe0
S2vBzbOrIpC8Ypth8wIU1rwZ2k/3Qkj2yv1jbVFcuYxakdBUrMAHZOwoLbayBNc9SOTSQVSsXtQH
RcJE4g+6NwJN/t8xAbjfDupruvD7K0cns3xmY0chY19ZvlUbgRa1PS6FfE2YfcRY1UW9xGZr27Jl
VDH/M4RFIOd7IHUotKuD5gJkHPKhdKRym248UcdhuMNa8FvdSykjVXgfixZutpy2Tc3s18J1fi+b
+5ANo1KiuAom8I17Kglv+6QzwfMxD4SJ8KRTFtK6s9rGS9XHoWQy1Jqg4gAszVd83zDZdUpcA2az
5BPVfPXpTagliBG6nG4hxK6iEP5rqVrC1/m+cCrszzaB3e8GzKfutmCAgJA3aJJrGYf00AIJf8KF
Ot97uSqSp7mUm0R9b5OSzudlvkyV+j1QWFKtuMGt8LIksm8TabJRy7I5YgZg21+hgYQGs6bEDujc
QUkrzwS8J1SzS8A3rP0kfZc9x/N5rS8X2SNRpno7VGV+9N/FTkw8MllYNXbXtqnNhZyG6DyA7F/1
gmLPZTEh1CsEaESuOmdHxoVvlnem/UzSpH48PEpBYKcklLCcXYcIXP7aAgJyXy5IrTYzvw2QE+eh
QA8qEBCykYBj8Ohxnpe+4dMiKO9NF0qWhYqvKdL4cZnLm8jgeEz6Gmr9jAVl9rXM2a4oSdsmItc1
AXhCVFHqwwQCRGVQFnouF9eFYnUL3QmNwRxPtQ5gh1URY9fA/08a53DI+2dbafJaJT832gXlXg4h
rvv5PA5lRPM9zv0nETjFGvui4aqBXFJ6M7TvDTJ86Q7OazuF7yEWtQNQT10+jLd9pbwiBm5N7bwx
l2Qav9gFNoqKNg4WGTPIBuXAcss5bvInmZuJ+Ax+p5S3WEHVWX8edZXaf5tGthfuRZaLdxPKEy3r
coWD3TXQvEKMcwWZ1+90/0Hk5N3cbBkQNFKmsVOM9HTTR/m3SURCMPXNSA2MyLsOxFzPoIZexvQE
Vxcwm//lfKP/JhBkRc8yOSsMVeEPWUFwqDWY7709MXThaWWpBAoib4S4mW7OCiHNizthr6esI61W
7QU1xPNcatRhEDlyU6cY8k+XwVx+4g9U3SZkrp21Pw0ZLHq7c8P+hns7rYoCzN8Qute9k6Cb6OD4
BuTb3LQ5RlQ975kTBI8IehIADBfvEzEGZKqkdHhZzWWGY9NsgMuPdIPP3pwwOE/3no5xEK96sbMN
AYrauHpK4g1vBdBnSpkDiAuzygyrdipXx6Te4sngh60Zo5sBcbiDBi5HFpQdfZbsFOQqUnyuXGuc
HmcgAiUBuJa6sfyelp7NBNtRXdVZgFdt7GtIxystvZxYLb12NKes2ZYSsI5yTXMdxEGnHK3aP00G
BSooplS0HDKzSj77ONDz3OG9lIDSxYa1Plg5aQpzlcPDG89DBvKZ9/FOPFgwrr67ExerWSwF1CtQ
Ajfq6nVhaRw3MPpJ4PXzOnBTPtyeduMz+EvjAPzif6BvAc8PRFXe/8B99QMDnnCw47TVQ6bqJ5Me
6xH7yZ1GidNUn4fSUMBtzAsixNzrUEJon7y2RdCqZE3xsJJzIrigKrRV8L20RgN4Y9XhPoMOjXDB
yddllZRT1sWNr1FoiFrVyYVchvRYMrKdfh23eueBS3Cvqz/DU5lYldUFh/KW+f7uU+qjvuSpHY88
Ld6pjx1o9C3vt1nI1FIJcaW2Zk/o3DG6SELxisBu3zeIq3fZuPbFKvAN5v8+PpOVgxO/OQgywBIo
OE1u5AwnAwp7el9UPyARv8w1itpDJRhVB20gwXHN3O3xEw23LMpnE4Ol8PWbIT035Nz1iY103ONU
yko+KYMUU67O8hFUoO6Wnwn+n0CXokKMA/tGVYXq2Eu37DeW9bPlOs2TC0RCZ2/CmR+X0tUgyN3F
Gj1Wj8jQtisYS363i5ui1Z7yIvV4UWCiGGQ6hwppl9gCj1TrH2KphKc92rMURUMH3xeNJT9jEH1b
ObjZL5Yu2LCSKcTHuKNJOm3N7crw+McX8eRZqOyUOdriseYnkKofTUU3Tu4yXg80odieJwnSo+pM
FCGGSk/FZx2URA43RWtfy0CKg0az+oAT+DxgPOFrUPtpxgrYC12Xa1AeGHnw/SRIphYSUazPhuDA
lVfpyvFZ7HSZlEwzDQg4c7yL2mhDbK3bg6o5xBe40r6V+EkfHTegcESTX2pcPhEZgcpyTrKsFNsk
q5vndHFFrfpr7lKvmE0y9AzS7jq1WPgXFm0gCoIigvMWJNx34sHkOz1o/GZggU85JHH/OFCj9qS+
eLKp6jUZkfAJ5No64uTXquBxDhzrfG3UzLj9sMswo3GJnE2u/TL0iOWklYUkH3ywfCxm8F8/slsw
Khs0GZGFFPO37sxArerbJ3/kJXUVF5NfTpL5bO6oqffiLWpcNE49QRp1gw5vvhfBHG8lWyjHtx01
N3o8eRctDyNmN4CXZkdbBJD+BTVbfnHStW1/o/q3n6UX1NqStcyrWKiS08EvyOB4ab2gVRXEJ4Ce
nRvroFiSdXYuoUR9eEIvSbC6Q7ew+Gv0j72uD0Nvzbrr8YjdrymDJoxmkyJ+6KvG9eC6zDX1F9DK
hXE1IkzEZQyRNwdlP+zVexf+Jj0EY0DgLEuX+X+6ABCHfe5JtJg+a0d49Tk1XfNGPPlrCEJw9fb/
liQH9qudBcg3wIWmKurSWTaxwcJcK74jwC+944xPE1icg1Hnw+7FGNbdZHdw70YGCvxz/uYh7DOx
RXD0P8K4NoweSlf/LUW01mwjyh1j0ylILS65n3g3QVIBnx/H0nRPc/Y74ard45RZ2njpUc4HpkFd
jELkt8xXCtNtmncBPcLqmr2yFHfSihEAJyy9n4izQ3JG4oZ6FJ9cjfv485S8Qhl7+ZsxXR7dVrr0
Gh+gXzgAkp4z7JUo5MMDtLUJgXJk5UJxqtOnOA/jCjnpEJJ1mev4i7I5FC7v2RZSknbJ5+Q6St3x
9QWb+jMPby1bfArphI/ToELXo5YDbBhvYkhzgM0G5w+YWlNONoZE85XNhx7OW7GQrdGNNgEktwdh
30+YBF2Mez6BgNNgkkQCvl4PMu2Fr1+deNUFquujTBtLsDxcyPmajJEWcNUzTJ+fAZqtWpY2pCRs
e/z2hT3CvrhaGNuShEuZBN4f9Ej1mYJhHjZfoFAcNlQ1QgRH2UtaA2DU8vaUaX07xPjpSIeJPbC3
bVbN4r7NelGEbBfX2okqoeAwOHkWZ0mcrTBVkFzZTLItOh1EzWVfFini4yh1+hUxwo4R16BGtAtl
S699MZihs6i/d4NsqMVsPgKwppfhJcDo9AnfnqGz0xi1ftb3R9756oHGdVTlNyDHiLhgAstTk6fm
i2ztNJmxtoqQ0GRBLRSo2V3UaXXvCizH7bZqnbnM1Z2nQGmAFkKk7NPyTbn7+UPtMFqgt5Tune9G
w+xzGhESkBSgyaBB1iKxoXaaWVQV0gOWaO6kmFbjHNugYnMTSig/sHKog3whG5b3Jq8ZTWXiKm1S
vMp25vch0QLQjUI4Nurb+z+llrJFoAH+dKlt1JFf18/C+wfUv5e7YeqOgUcZN2qJvCIzEjesBSTv
FAAmPM00slS0w8aEhv/OGDE7IOhM2vtsMNNdRELa/ef6//jNNCIx0drw+QxsqdtARppS1zJloMWc
Saw7PpNB7jdp3E26eyrPEcCwHSbnkqoz5qM30HM+Xr6L62nh0mBmqZK1F2A5AeRo43ty2UQ5Kqnf
NB6t88Hj0LXpeLyTlGVmmKajW7vPzE8PMNVR42uhjSOfKkbvM3dfNnMNeIkWG1oTX+nWpQTLKzjN
FR4Cgv4WVResU+ebq7oG0HsY0nyiUce0pWJWNg3QoSSzqg5zpbr/ECmN5BHjtobgsQ760FYJvU/C
txO0Rx/uYeotS3MAOs4X/6FN8L8i0nVv5x34QqJzIJ4Z2V+F2Axt9uOZCWnZxsTXfCawpnUBKVmI
x9FQ5A+RS8I2pXOT6zG5PLf/40d8QXz4VuVT2vn2cPRLvadrivwz2h2APGrpRLtvfEF6UOARV/fa
jgB6nPJEeFrXDE0WAaDVRMv+qwIo3iLKZjJ40veLxffa+p3vCZQVKAf+1sJb9AyUAOuKjnz0SStm
zI3iw//5cU8k+V+J7lCOrzGQsCFbiiRv+ONJ1vpOG3R7ADDzej9Skx9XoPTdzjiu4vpKdtebcFhq
1x9+quxlLZ3mA+EKkIhr66djbe3xPdV/y6ZuBBqhY3xGJZAcWUQ2gOeMnylQqcYPOc/SVf14HFHs
Nnp/jm2B0cgWoGsuLyQDEueLpkXGfC4VN4YXwe0QHKkNqJsDQOWkSKVrz5rGFIFFfv3O1lBhMoFC
EPlXctuinfAqBzSstlOzQUwmb+aUZ/wyCbeE/Cr45cEO5qh+ZqrVXCOeaeUnSHW+2qEM8um4/fPg
x25Dxr5DONK1CE5eCzO2QYPwAf3v3JdOY9jiu9VM44atg8pfndsh87HK0VDEdDXRqXOidZ9dfaVB
Q5DHhB68RbAYUJXq2vQdE6eqzjY+3ZWOwFzIN2A8g1rFbzBpmFBIN15HEynTxlsOqYI2uaQpcXvB
PdtTXBLELiKQKp3m2jJwP43eaznHpRuQ8wJuMEDxym5K9i/HQjBQMYdcWOrOLbwZ4IheiOmdGgHw
V/gS9HTgey70czdkDcZtrhpT4Dn5dHPG92cQf1jaQ1t+rCqaoQZ4jTN5Zg3nB/6uJyhaYlzhry4S
c1X8ncgOuyUZ1eXs3C9xb5rzWc30E4V2t4QOjfd45vX5KgDnkKHk+qvxP6enU90u4uanToMNhZ63
5KP873O0CrDM5/vvhtY+JkPJdpWpo8CHqUY7eZiK3taj1TEHen3CfA50ftT53Ci9rxIoqHmO+wav
IyKV+ISuMaqt0m7ibJByHkQ7zV1jgn7jA6ZycVCNP9xJmL5lTHnq0ir23gaY8Y3wea65jeKNERLV
4aGQ+nxr0YlJNZ4fRJp5HtMf/X0xvaXBXw1gF3Ez2Vu4P5OWZwnYzBS1sHG6Npwfb9yVFO31B5ul
UBkWDVunmAyPmE6V+sjiLvVMoXtO5WmYCHy3QRq1nJ7DBKU9yvIF8pf0COqV/17UeKXdC5xYh9a8
HKE4bvwySkgfe8zqt2Vj0W5L2NeUg0HLIpeWa4n8T1/AKGYjm9vRwdUojy/7Q9GS1AzPMDtavogs
gAp3GTL6lm4V4Hne2PrJUrRXiK2VE6GLZguB5EjVm4sZ3ODMTwLSnMBmG4Rsay/Td2Vr/VWDp+bd
LeFDCGr7TlL2v4MyrDRobq1eLxb/xH6dnSkC/IOjMgtSdzd8qdW7iw4qktT+xjQ41Fy2c3ohRCez
gMzACQMLO9UB0/ILCLXcUJE3KlIpPDHCuBxrgLVVSQa/sUVlIO7tkQIayWAF9Jz3nGXNbSh0uHUt
giCaSEblgR/DvKh+4bpx+55wWV7AxTf20hgwwOirYmCjBFmtWoKQ1Kv/6sW1qXlQb7IPyUCGDUYz
6d9YkT8w307s6hh0diFcbQGGGl/yid5dR2PudG0cq1r4VrqbdkcavouSI/qTkeSM02DREt2Ed52h
TfFZ2mLYsjxSqKS1tvrD5C/G/vu+BaNKVXYzauZJ/g3V5doHT7QDiOh/QRf1y8Y6ibfy0LvkND33
WRdCukHZFGBSCyQVQ2R0REGYk3OjGlAS3tfi+e+zRGsOfjEcpKByase6AhFkoD7IWZRHgvXmp969
Tn9tKpLlVsbXZmEXAvIS6VshFUUs5KeNL5NM5Xc3HUD1SZ0EvjEYLSGC3NY5RRnL8iH523zVuUHk
stnR2ezBa6VKi/sQ6uvBStYtn8rJbhq6ZP8PNA3ghCL0KioRS5tNZnig7K24d9E2CRt86kbB2iOm
6pB6pW9mXzpKAgI1ZJyiKwbUtWyhJO8strP7aZsulPXTLnxA8Ss7fptuM2BbPgduC8mmctNzzHfL
xG3/JSyY3gyBLRayuv2Ww/UDMtdVkmxZeV9IDKqe9J1WMYPhOoNnJUKWxIOuqFONIWJP8u5KJXeg
Vv7J20iYWd5HkpM7rlUuM71dYMsUDA9ySDI7LrGnQGjFn+BRwyqkmbLzjijMt2JIZnjhBGaDqHfn
kZx9v4/hX52CTyQEi8no8sM4FpzM49HE7FjmFm1cL7VhymfhGBXEONcABhPPXDvrFY8OfOSldqaL
bcEaHhphU++njdW+HQTfk82c0+omw9PZisNNPRuF7FYKdqAi0kzISaVgpf7hV9N40mPR2nbTR76H
0u48irbHLHgyZHKd2WM317AmO0N5bclWU/F000WUPrsusMwqCnB3lr776Gc+1xP5H/nkYkDq+b+h
Lc/ye05DB97yHvhnpkFdnwHD0/hkpGLQW5km2aNjiY/IuDFbm8/aAulmy9PM4quY30quII/2RuUq
Fyko5ijZZSX2ATkG08gqBe4ro54OpULzWQCJywFarGfBu6b9sJjvATQWMrKojO7KEzvZORU2andW
7N7HZCwTMPpM/3Yu8X9HjpBuc4nqSsbonPHhnPow3Mx29hwjQw+eW0e0J0YAjRYypOmLGbrjClj9
LkKO779l9jcZZJCRbuZ8oqVhZ259NJC3I/phshArKlLyqaz/5t+plbQeHYoPtj4u7SEHsQNzn0lk
nN9iEDKfGV/QHo7dZLhOm/spsamawq+ZRX7fZbzfADUTL+VDaIEj8sm02ns4S2giZ47Mn4zJoHlZ
U4f7ADkDinv//eFy5W91/gJeq39SVYGpLE+EELWLnVJrQTfTo71pFQnezOvuoPFbGTPIu71n2tvn
pDurcwFNCI0CSLGlxe2qC/C9vC85OhWpmUJSQh6hjL30m6G3y/44hZxwFNXnUF/GKiJMi5pKFeyL
2a5dyu1ZFbtEuKrAltFOmZGEVIhp/q9dbPO8Og+LQc9Wy9bgI0Vp+r7/XlixFsQ63dwe4iHrYZVP
H50G5VRNvmNQOCS0NS4YME73fHJjq2uuFvZqiGnBtTFwltKPoMuL3IDdoe9PAUpUCd3CZPCzCi10
hmwtXO6hRtYAb/qRvgFwafbgGjPpfdpz7+588Sr5hTNXtrrGTvEtgGx1aG5wMip/9tFfvYMhSvdK
RBQ/0Oyi851R1pBYbi3EkNFFqEGeyuc4A1eEbeEgaqoaCB1jMicEaqEZG3ALNIcQctq2LQYjo+Ne
hGi/78ONCTkrd0qo2c3WUgH404cJe+xaAvXF58XerGAD3sX6IJXSjAOZOl6Ks5hrXdUtX5QSwx//
mWAm+Gjq/vgus5ZaHoLlqWTo4jCke1EEFVHMgbz0w3fpmODmYmdZ9uzlWleLaCZ3vik79ITAuA2f
2h5T12GxjesMXuy7Dgld4Z0F9W9dbcCgVvA4eGSukML92W+SaK5kbLpCPyJyzKdq/lhhMiit3gnE
kGB6Z+bDfsB0qqWGXdGTwRTmywHFLXoFulRFD/g44xyQGHmAmEWDKnBo3xiRX8CMKHBZso8Mec5t
I7mRpou7s7Rp4mfqa0d6POs3O0GgvrOOfSTAJl7I/kqpehc+RtYMhnTiVFZ3nr6QzNnClMLQFk0E
rZ+MO2WoaoKtAoM+m0v3LLd/psdieLcwZQyj9PnRrM33cWRkmGYcbYvx7A8B5AJgHgEozyGu2I+a
yEvOs4ewBqql3ZklGNU/crZEYdxHxeoCTGZ9mDExPX+q0mQ/abk5qiQDNtnbWan2z+dOb4jN2nVL
hHrCvtxW3au7BRpwxY+l7hvfnxk8jAjwVdXUF4R8pbdccROdlJHuxBKQWkmDQtEhpqnuV93CKhPy
gA4ORwvDc2ZloPEn6EH4/IAwydWQIal27L3XyHgx+LZgrIOj91GoxWdR3cYgwV518IjMxK5qjNoa
EPRx4CPa75aVw1+V3KHYLCJRb0jdvBdzsB8kkrR+3Yrj8eETNBbBviBcd4Y0ihGG3mliondSsR5x
xRnWjmWg5Dwv8dr9bPCdpOzuiHf0QmURxv/tBcTh9XDlGVlC7EKmAIjMWfP9qkuMKyBRonIKgBT3
/Xw5Gh6fqtIo3DfpfXuc0U/AJ0gXbuQkvzjiA6x7AA5rdC225tTzhcTz8XbP76vNU3hhzEsP5hr8
c14GCcAdxj8FbvrxNNeY50zdmsSu9N6pchHbXhlJ5DIacWKsRcKAosmTI6b5mZ4oJYjcyLnF12O3
LatgFYktHDtFH1OQiwMZNbfNcEdGWXrsLhxE9PS8v5t9sPOgbjzGqxI9WQ7h1IN5fZKzwlqndaQU
NsCikvPxufMX85dX4FZkQL6Tkaw3OIoukM4vxsjcxqYhoNZD/OGknDSH6+RHe4pCOL1pjX+Si+Ne
NZYa7oWmNrJwuUCXOeiOQmX4JBktX61d4g/saxYXtvU2mZx9U8DEzwV53W21EIAYBbI1DN3GzFiQ
TUrSct2TPUC69NrAtsr9vO4ewURmuBrcTFR3O8xPF+lPQy32VRgO9NoAXUYyinf8U4pLu0/lklQa
3AtuisD9SC3jDaAiDiyMIojJslid9zvVY4q68lrrXgTeFOi5HzQryOV5fyxQkqev+XYsSWpr+y5f
9Aq814gL7/I8S2dI2caBpLZ83jRoQq491+xYryL0zGGOA+k4b2jswTDUGBMi61fsL30BHDwCQ2eW
eWDcCH631pr1qbD7r4ZAf5U2qnchze7L/bvPyUA002Y8vS5caeDhfKChb0yc7aLeacPmNtrZ1d9B
rAe3rcWls1Ctj2bgF2PX5T2d6lg6sRjozwL/+RpvwusLs2FnZl793RvG9eruSt54rv8fa1y0fr2e
aiZCnoiPCweyKgnZm4LlMi1k/WMASSX7dyfUr7jZI+GTcWba+78v8GossXpigJ2rhm5JWpNmCUDR
DCcG3uIDOnBsrPxHU+MbxDhY8puh1g0oOKky/MrHAn+Tyy6A+g37JIfIWOsNvG8mtdOacXomPLN9
ysJXb5Kd6MqF3MKgXOfgoDpnbYoY/SunCBWzvazVI5tjZ1CXAto9DDXQ27dG1THw2CRCS+Zg5e9n
5P8AvwbbJT569XqQDYZDXom0cV1PVWbxZQZv6FFx8SxZUXkFi3PNrcPEsND/SeFHyXlAYenV1Ia1
qSlC9R1c9dujcUlnoP/5lVUySX0StzbsIkoA75UgIXjoF7GC7ELGBXD87b3KvdFAe8WspfGYzJWG
zHmquGknXev0y5WCSQDJLs4K7cQy05I8twGLJenCvRs5ddRCkHVvw5IDX/FnpFn5TRysei1RzR6X
bGSAhpEdFQdWMKjd6OjEadkKpoJ3BINA+yduhAHCpwLVRO0z5TccQrbFWiEmQif0Auud5kAtmdDj
CtSuW4C+ylVfrNMkgnUFXtRK2DK4CmmEjiOsYhdqEjM3XYj/7lXUWlWYU57uc6bgNUsXwpZxbvz6
j1tBVJ4+slCvDH5t8/o3eA0+3a1rFBjXmKPYIL+OXbnZBnP7r/Qos2Z4zqA4Fv202P5Xhx/8xSft
Q/qVYc1MlZ1Vrs8qsGfRgx284BkOvT+nr9uTN+GR2QYyzUZ8Ayh/W/vYWAlcX8eJSmDiq5XfEBoU
0w2tuEFK8rOzEgzypmLRtT4Fgjm+bOCv0qt7D9JLCC2vsV/5DnLf+3p2EbNTh7M7EJ4Sq+1736ac
N7+3GfpoHKs+zNN3xfd9XQILl5aOcDXtyXLIUk9fwRkZubcypCMJvN7D8TEn0Mcn2Zy3pUw/8DUZ
VGy4xq7c1C9U66g5IwfxMDMiP9Uabd+CP7Yur85CaC2YQ9D0r++W4dgqtj+GnwQdEKFAGw1RdlH3
2IghHsE5GeIKDuIYF2COJVTTD+XBzfoaKYOCSKefHWexAdF3q3kAWEtlC2/1Xv+3wE5TmHJ80kV1
kLXcZwuYWPwrC5gBXBjo/aSXQ9sNkBm4mqA73kOf6dP7t7EUtckSi/GdxChkz6U0w37xdl53uqwX
6mmU6U9hO5yZ0V78r5OJXgHRf3Hkr5WJrm2T5gzK9Vcqjv9MVLlRQMIJlCKX18nU5VRxtH1M8LwZ
gecXoTupLCt9qXeztA3Tv9h2qzcQ5jjOkm/y7gNTAhrghrroCjH4I5n+QZRP26SYJyHa4iOmHiV0
YloKhYP6T4etNMIJNVusMZqqGXIjTGxLdf2dvYOPGEhNljzzJadEweaTNGKXsViu+prxwujQ15Iz
E3MEUnm6nyseXY5XxOcEXGhXcgwOPgyDj5ESmnntIO5ihNEzDwQPM6KET8+MrvGmuBbsmNAy4rSR
yEGIL5PNwTf6U+uLNVXj2KmmX1qsmsW0thXJMEPfcaQuL2sT1u5xHXGaLJ+2EyPuqUR7lVXy+B2t
IQHWTy47iqr6jQu3MRhwDl5ddmaYAGf8aGBOLKH3HBB/jTEBf0lkKrsQMbtdHHAGfuTAHWWXwaS2
Xjm3zbIkcQ2ioeEm/5xXc4S5400DlBVVFuYL07n9cHm5oPRZrVdQiG4wWQwWsEJxrE4kWnYHuwG4
C1WB07lIPZ42tc82nlPZLb+VoPwJMxCPwuazz17zI1/E/N9ymE8kuufF5X1+sbvwIWuUBq9tj6jB
mwNXhfXhkLHsNSwDeTEaJcuc5pG8ZwtfhyZbTjztOwSL27XTNn1SbMbMnL90fQBICSbcJFvdHIJw
OUCT6ATWV8NTigHN4jQ60mRRDtFNV1n3CrkYi+90DII73SzI5VI1GAenzc7FLTA+8ElfiKa1WAW3
Ozg3v784BlwUtWAxnBmH9IZqHK3wQMd7bcPMdiZKyD4SXNJi6CXfPMRs8+NqlBpZ9370HLMm53km
obRzWR+7w190luPc2sLAcQjnVTQQ7PpyjHAkPfj3mPZxD9Yz9lxuB1GuOe2AzR3geve4oA8VMchO
ULPDktU1Sw8PSWBv6zIEtdX9wTMqxhh3oX6wjfDZW1arCpUwwXConRA7rOKvvdg6vinNBesBogBM
6vIe6/e5YinqbbhamoFJ4dadbR/NxwiFZZbKIoDXZUMm3ry80L6qdF2K8NQOQQ3416IcFJ/xzSy+
4Iq0gk61TfvXYYODflL77dJcMJodtfWZn/x4O8c3abZkqN2/4gjlSC1+wI75NXyPR59AnxMnDmKS
gQMCfU3UtuVazkuQhF+beXipyI4L1HCzTJH0uFnIk6VZgSY+sunIXudkoP5FC5jLQ94SiY9x3feM
F7lGtRt6i19LwISCBzsFE+MwPijNpCUEaxKGU50qbn9sZVfhpsTkt0CoWxqhe+FlxJLsqc4sultY
YmsSXNzI58N7BbmAMaZcTDKHdP2Wx9wRmHPWAk6h8Jgha1qK8b79d9WVEd3sXHtRESYraBECN9As
npar/3ewMCmIAl3LODrfNDg4IfGONMunpKnFDh1kKFwnjABhmEWcc66eilk7xjaoJQUgsZnM3KHf
Hhg9ymtg3HKxPqCRnOUvb/0tnBds8iz+wPtI4kRPLmsHm+OvTt+/+mP8gkKld1Sc3z+W8lMjN5TL
Ox62+8EHABPZ75wKoopBffTwN5eyH7nYiT4fU3GZ57cWqRp28Zz+ZPpXhiTQ2AGqwHVFHedCU12N
Q95of5o2yc+gnwi/UdSO2dRpgtNqGlgAUwuy3um0AgjW9lwR6I765A9/FLBn7xorf2FDziBVKoNY
WDWdLynbnCxN+3Cv50qv9L8SRJNYcBex/cyCbzhVFS8VsJn2Rxb44iP6ISh7jecu39a6zz3h0TkY
TVJkcFckk7Qe5Y13S0EdVgY4UkKf7GyNhI4DDRCzzwnkzcYMek/gk1KVlp18xAyLx5D8L6SNV/fy
7WUw3Z0xFpq0nolb4qGou527sZpDzA6uaB8i+TTwlxXt82bvr7edUB/dMXVhVfzezSqWBimHGM8l
bkz0zT/1HVSfFpa0Ll1+WdYDLNxflvU9HrOkRCCDUuHrhf1aHTPLjPFxYF29s+qhbT5KdSkRMlnU
IpmU6CYd10tNCphDy30d2WKGXL5E0vi1tJJ1roaJMgd8m5JQwumk/hpzFXi8TVlX/HWg4T6FdCsD
iXareekdN+Oyp58JbBwJICRIit2Uuxs7Owrb7ne2F+yoEy0N+EpOg61C4oRR5sAYvlSleCI0VNj1
9LE8Jttep4PSFVcT0zpRI0hoXSMt7uqIjDVvK1L5GOl8CZZ1wyomS3eJ/sFnhHOFnM7Hf/U1dOj4
cCQm2SPWEBOJm35A12qTdd2IVCftNriYcve17uDXRzbLjMHKLBjvNHMBy+G1OJXWLpCtepRoXxGV
ooqEAh/P8HllgqfOq18VoM8txA10OKpw/CYpZ7kSCjL03uJkStCIhMc6gK4hZFASXBMzzLAxR6bj
Yh5C9rkstfUWm9yEH8U6BNYFQn66fxcZX1HpPEQnLjXVqgwrjCCcS4fiU0PcbDeH2gOcqamsds4l
a6+6L8AMXdn8LtY6/1nO9/qEV2rtX1lH6V81LQqqgZ+qrP0VVb0Bi5ZpbDyfW7DUytGfw1FL1dUp
R1oyIovmFmL6XnzuNd9M9MZ3ujzJXjIgg0RfGEgpnJGFm28IWxSFbBe+fydl8ZBxHCu+6fNUNVZf
ureH5rZchZySZ6UjVv3krToF0BNLqGUXm2wn6JKo2FKAWdEoFXBEVwdu3la1u8rRh++1jAC7Q4Qv
kx/WnE8ifQb1wUbUTLps3WA6O4+zSnq5VRrM870dsYM1UxNo1OlloKH7WhgkrvWjnkK5eSxG0Eox
pr3WpngVpHUlUJXaqK2MVwOFVPvgAnvyXWtz+7cODZ8CoY6Bc8yg9Ej89P4qhJz9F3n09a7Y5IRO
DHmv1vOn8SZ1IsCHq//1z5eb1uX16rOvrd58wvL1TRLB0J9ilb4t7yiLxc1q8FbgLRD7gXb5OJV+
RM2NAaoYsPjQHR41tRPdCcQuN+i61jCX2oBGFfG/mV0ohSU3xFPkfrmnvHskG9HzrebvAEx5qvJr
RobnXHov0EuAlk7Z0VMYSaQGqo4/m+xZDk7wwBdyI7smSGNaRk2iDj58L7Hl/f0XMV04JhXoY6ix
nlqzJcXH4Pxew2ugku9x1HGEtD5iFQrLlqH3eGNxkwvHZ/y5zy5ud/0j+drKGjwfSdx895ttCBcM
SiJYCKX1PQiVhBm4qaUF9mhq/5P26x7bYNjf3fH/gjs8YUVX0V3bsScHBrPbhHQUFnIiBuTp9Dqq
5HW6u3ypnixWnVtgYZJ1Plx3QK2SqM8uHqo83epfJWugZA9nh4zEE36lhKYLj61KbDjXzeVUEn3K
Bny+Im699WZj3Pkma16mixWx3yllblzkCXR0GYlG6J6wRrMsq0HT3xsqMr9KKpqwiohfsvLqNUIe
C0qm/vm6umFW2hwcTdWFNz2eVxHrQbY4mqVezxC1F6b052H05Jxf0QWwUfb6k5GxhB2VdPXgf258
CmD5cJzpgVO1EoZPpbGhP2sP83uA90uwwqGpP+gI4lUVxCal40qAIPoKpCV5jgyJfFGQedcbjAjd
yOprHGAU/nYLn7nW9jL3wvNCZC+ocqYC1ohvnqAa0yoSrx5H+96M6CBfhU46yWrFn1hc1/VyFEKP
9YroYNhraGi5Y8uFJaHxPZzSP/K4W7xgF6D1tl/M7nP08Ap8lglhura4ROJCTsUFPvjUEgWkxGRm
iXOjJFspPw6wMzkeHocEvpxCxi60JebXyE7ngZOns7rqA0pAarRv6oU7YxxvCZqGTRPyGLXlFuEm
TSn9+xciEtdJRt8MyHmYpsd3oX6J6kmx4Mp7EzVTEYE73UVTHWcOwvlTVdb9gtOPMD/4RJiHzdKH
3q5bcx+VKfeVNThD4Wo5GfyZrHh7BDCLm1uVQG5PjlVkPKpCCbj9mZK/SXSi/Sw5y7QOXnNX9bbH
ViIFAxlSVfKuzlI2v2zoDfF9IiC+DbQmoifDTrq2tVrP9Icwj0HzTueuCRJBA1Qqc08/N/e6Mouq
WKkwC+Sqhv01dHdUHjA8izSZ/VBizLxZxL847o7gvNuNElIXrHyELiuBW3noZ4Y5v//VKUUWz15J
Cyacu39xDvYymScNuw/RwTYWAiVNZ+VmFGyxGTP+hTLvr3302ffxh2J1sdyd/7sxPUFDg+3H8DqV
QBq7d8TRVc2ug2kbQXkQqugWUmz60gV2Cx9vMSEWKUpJofHpF7yqfuSLPFnjnT1uDCeNKEWt/I7E
ZY/wE7Mn989HWGUvOzL2O2HtZ9gYv+JXxjLl64DBOsQCRPpUGgK1iuJQsVGTpyDEunNuuoQx5/W5
BqKO1vddMpcpt9c472lAsvqhI7MCNi6CgIyzBnWTN5jXeIpwKefY3Q7nnUGN/sihXgZrD018IHQg
eq8MCNGna3DlSHnWgiirhX8Ed5/VaxGzAEIZOyCLCU2iixDtrqEdBwUmnUxmBx1XT56EJA2iXHak
1Cne902Ggl5sYtPST51UBtl2+8TSfUpsTwCcw1KAQcEA/scg7g8mwtSXJctO44XoRBnTEEr+1w8n
2QJgQq+N/hyjaL/v3NdfuF1nyAG7G0/jv3FTj+GYaEfw40i/oVh3R2hqUvYH6bO0qd3H61kuL8NF
HRvmw38seWGd4g1H1Kh4PsC3qEvTv/4p9GUTMvv1oV5YyisweJXZVYD9RwDyDRsmAD/sB1Z8dIdX
O1G+oitCZCh4BXQjNYOqZT6qlkleAzVAgYDVV8MdtzGDcmAksTcygUCTWTIKRs9rATGc7KpYVSS3
rxDwJrXSaGueh+M0w3Yg46pshfyrC/Vyb0DVgG6NxLSWxHqY5vZKaTTzBkzu1HCyIP+4I8FbOgsA
uRl/rnI/dBh3CUfo3Wrq455TOswQ7YobufNUOU86g/z9KfDFXEEfU9S0/002d8fnoQFzL/RwspCq
rWPcYYFQ3PICLhb6UidCNmCeIH6Zlg1S00G3GhcAXmpHSDr+Q+T5jwTZ/iMhpMv30yLDaXQROB1s
X06B13qd7vKrW4f0zVKj0ixOkgdBD8h/QMH/idBEBZOgFCQhSF+m+lBbcDUurHK9PJzTKJkD1b4j
yYv3VBd4yI2UBUpGSP44gJauJCidgfB2EiBI1n6x7F4GPsfIU/ijsESx+NI5DDAt2J8yUAMn55fS
cc83dnPqM4nbqXc9BJmxdlHWyDxnrXCPIC8I+G236tsSac0bBMqbk88eGI0QVDkzKOILziWyIWjT
Sy56pOGFMPGznKbts1m72itiOn0fvYenYznIR1GPwR7JgKMe2kIjfsKPF5kXUazbOoet/QHvMAi2
iJ6DLV8oO+Hkfr/QSr5CwPBDSOKUppDA4c+j7WJmh15zuWU8DHeIduiVfUVOc3oKTDwuHvm2g0d+
N57T8ZR/eS6CeWwqkIwn5guZ3TaANn1wEgFGPFYsXU06WvQ8OVBkRV/8PJTCf7yTMO7SQg+DWLbU
e3Kl1xOYJojCIX1+/qZHyIzv5eDhmnml/rsOPVXRCKyFkJzyH/Di8Qk161bpBWo1UbH5FwX4v08S
w5Ng4dgUQibBNR9NvYaG/93tLs8/vKX0kZDrwErl/3gAYaJvOOQftdAfZblTUs3ApCnpmI4Q7XrD
9cnIyrAX9Y5NYVFZaCu7pI30ROTcEDnmhn1rAzM7eABTT9V8tXVON1mYTLs2L0gu7A41HrI4im40
2PiVs+z0xiv0uG68jT6AzK1kN1JsOQE6zP9LoT9hf7r0pAIrIwBcYAwzBIn1dO8SfQ45W3AiKye9
tBTb2GhRaI9XQttaH2ule9xpZEWC6vJdP4oEDig5Rsr7Z1KI0QYLQ2ESpBOpJyFIL8FexTEvxDA9
5mF/Otise6hxJi5vvOkQF/592P/rmzgM+QTC/549VatAgz6+AoLk7xHrL8F0tcKG6GtaUw6XZuEG
lXOMy8/btH0pfaUwHcgllO0ZfE0+Yw7etywoQBSEvoSzltpiGo4sU4UEk6TneryLUHKHoHxtvgHF
X3bmdz9Arxjl+QXJ8X8ryso0vQhWwYsGdhzyfjnfz3DbCZub4rBvln/09bGXDedLzcDC8W40uYDv
GVh5ALGX1UofCjhkBFxcmTdQlyhe2zQA2tGNkzAcnZyOWbkCnDKAeAOw2vS5gm8dGqG/e1A0KU0W
fvbH2fGyfvpc63QzT0xMRgoOvClsRMZRmuSSOXH+Huqu5xZCM2oLBz+kK3VumfLQ1p13lB/zjvsX
tvYq0RRnhC/pCshAAbxhFf2UYGKWjgIkiuMMJjJTs8cw4Wl2ShTapkEcwW74JF6b6xa4djI0BpB8
EoEzy1aMl4sYmCMLsh7jzoI0bOG47mtgfNbUQU3rlns1L8W2eKCS3p/GDP60voMT3WroBp2YnW56
jBQXmknwGPfnzV2eM7y2gMCekoeiDJd3qH20eiyRgwZxbHu6OcXclBd5CmCopONH5uD7qdN+gDcC
DDsgrpXB/iNKIh5JjP6II8zvIcT/Xd1VfdakqOqdNQHrpwbnqG5khRX9cFS+fbz0h2Si9CdXuWzl
fZtkl0C1IpNUe+MioFuzBM2cWjjON/U/MkYJgQIHLqiu1d+Yclfic502XYI4zJkQav2jiPQY9kus
vKLN3TzHXKo1HuTzTAOAJlF6WL1Cbn6tO3ff3SK9IQ9MzMiccJKuBbbIRwl3bLM28VcrKaHNzovE
jqsrrra/IEszFwjfrUO9kUJVyiLkFxnDvJDZyPVWv68+NXwXhM8+myE7Vc2tI+kkjUmFm/u+JRfw
10QsT2Ue5feVtQr3NmBH04O+q/4HinD/XCihipYCO+ROTdA0SWwXeU45+EoochvX4KGuZBa9gALm
EHBTsYiDhZ8yGgbuo53J6/iMZ8cy5ICuKfrmz4I3BBZFAF3CVnCR9CaxCzZ1loMbBCyfiPK+Fqx3
rtXxbIIspmlw8w1v8MxquatjCeSIrWo+qgz4oUbWwP7YrklSeYVrBkhNjNjzq14qea1Q0D4E697T
KDo0QvBfQ/04WMSrZIwsvSJPuQkLvG8FKOlbvN9FE0wRF2nwWcM6s4wISNdEjdKHalyQcfDQD/sm
Bb2sWZurkva4itKa0bjDaMWLxylomtOC95LFACr45OCeRzaBk+YjBhvqxSNYtpnH3pl4G2HenBEc
adAyaycrOk7KF/30TN9ebIhitW/opKSSDlbx691o3jTase5vKxvE4Q3A2JWE2HMCbE9TqxpbsOm7
k8XRZ5v9YFYsaJnMlv6XqI92HgYocDX1YHrwj+cUO6l2tsuRXMAceI0utwvp+tlwI9lg5rqwd6UJ
z3RgZ+rPcBFPZtquCtSu4+6jbxB3ooSDgNDKnkRbyl99ow1Si399/aVf7WLCdWsubyS34EkIebOj
wEa/kJpM9JvmGFv2sxmDIP08TxTMVcdEpSGp7MD0L/GL2v1g545a2uS1mX2KCtx+WLW157iMwPpL
1JRiuMxY3J3p+DzY0nKqKlFpOe8d1pjzrhXxR5P2wA+6I+mzP989t7KL76ke0oB0WiH5YlTSTXRF
/15LoyOlluQ6SDojJWjfU2BdrZsFf4ZnlOXfIj3y04/UG5XfhUil0b/88bNUn1KXowatwg1zjgmo
6sDjLCnJIwCNjHCZTUIHuis4LbfSpLlQdNzZycAygmskOISPYB1AbDDolsL3VU/btp0DJfAFVXgB
8gejChqVhA9dYRrjhIejNj08wLfWZACABPAEkqBlPs3ms6JcksnjV5ay67itcwRUL90VnHFKYi4n
eM3Q4z0G2vuptIe7/x6kJSyr1rHRRtb1CnTul6TT3dURMkIuujl3YqcUccuwahOrW4dgS0AGIEXj
hJk9YSc5PtV3srznKhDSg77tJLVT4KiMtmbuSuOA9hM5sUtzLSQE7vmCJfkHToc0SLflpbi4w7o7
d/sTZzm77hEnkINejqGmlnT+kP6vemJqgziOW46X6Psp6x+J2kR0iv1JOO2axMuLh3vgOv4q88kD
fwtL1k94Ho96EtdnGMjYCRf4cWAI6HhMZdZqXFrT4BJijeX3L5ZO2S4eBn+G+ZF3n+95EeGUC5GR
5EJ/n6ZgKLEHmGr17gW2YqZJcgPbz4ZQlQwhvsLWe2u5vKNk9cmczg+mQenyriqojciz9oljxAeY
3GceGTrrrKTwEWq9oteT0ud4EETNzWxj10eC6dRZ/tkh5kG5z3NKq0XzlkDgv6HeJNJOq/LP3haS
iC51uc0KQWjefZZvAYECOCZ+S2PeYcWXcpSXPNLtEr72j9PqQNAuimOtzWwCjuOVUpxl+fs2a/pq
8taBeIE5wDArhgxrMTtrHfroTesdpajXSr4gM6bGt596SVkjPc0kKFUmwWk5LVde7+qN36WxJxqL
kwIkFjyvdTyMRb1MGYaoQjf1poAwRmUd/Cx4Xkb6NmMBZb+LAHP/TE8D6RzC7KuHvrnXkyvFdsgT
aotO8RY4FzXf0qWs85fs1F9c5Ygmb+KroSY8Kk6ITNTf6AjmXymm632e4ZMbD/dpupw2ote7jjJ4
ySVWqC5HRoPU7caLOmWqdolyjtggXrq6GcwjzMwZQTzOjGHOB3mc+Z9igy2j/NMQss3ok1tekxXw
TDXAevExS7wvtLHJrpH2qpRonT9f2wk89bX9DnSLJhhwNSagcYVpDdj7bdxKfcLxBxiiXGcX3TE8
09dJ6zQoJEfPYMGOWNuf6aOkttrnxiEClr60QH9YB1JRymJYRVM/N1yxQyTeS+NQF85VjfH5Peks
KCuzDn+s8gbzyvR2pe5ocr+mo506MIDzHr8eiw0Bg/shgz9comHeJbTm+20lV3hm66YM0xrbdXm1
GWi2COp4yi+j7ugBp/WGz0X/M0XqbnbFPw/6x1B7lAeK10W5/PXeponHl9TiOvjZmREZ1WPcyzpK
heWdyctOo7IWDoYv0N6PNpN5OoMk4xxsthSbAC6KE1z6zAyneW6cvBjAoYckL351S6C9h2civauy
JnS8SmzVDZcH8u7PDSyMohL6PrKC/Ayu9GU16xvqdafiSAPMIG85Aj+eo3ONmdswvjtCrN2TxqWB
xdp4bkgUvjfkKEnLLTAe0zoKxn8yCZ1CZ6YFKKiYjr03D9ns7mRoRuqLWU8m/MT5o25xeIGuAEvn
24QNKtke6XlL1BecwfZSnPHkza/ixSHtGHyjLsXHWo1nnoizTcvQNkyFaa/nSZrbnXhFHFhtJJ3v
ayercKQw7Aa866MBzBERyKaGnnoMPmFGmBeYHx2Gz9UU947vEx5Xrv6xEJqsaAiqfLZEpShp+1AB
V1nWSjusi50x7WUfVJvBSGSTt99KpVhZO9zQLpEku646M++iW16xhyiYpU2doMYqFmC5zd68Ad8E
XYjwa2MhWX32H/7fQC//ZbqSf4FDV66+lFjAJUh3QQxkg8ygQigVRGP5JpiGvq2AVq7WEVE2wOmp
GcWivQZtxlLzMBILqJOQ3uU9kIt0jF5r5Axuo6NRGyk8um87TppC0XcFBZ4a/ekrqZVydRRFkGmL
lFH6W1BES4wSX0uhY/85gQgx9dwtAsWxNFvLOXuPEwKLrSZUQe73z067Q5VoGvpK7E2u6vIG898n
Pkc+c94uw93DDelwnVgskZDUWl5fuKFniyCCg3nksrS5Ac8esQUJAdARu8m3KTf4ayU2DVkuM/gj
kbP5g4KVFYO/Wo7gCuwdDblHFXG3SvUDW8AxaOIECSZHzigCT6cqzr57lB55Rnz3y8rzWwucb7vN
4lUZLdLMIro+uEu1pPYfuwAseFddW9M76NitcifxR32KVUvtCIu9fs1VpQt1MdHAFt2x7qM9wO/0
wr+AEF3TYW2akfY9Lsk41h+D3PNK6iTEzqNZ4XDYopweu7W5IKhMB7gD+OTMSygWA7jmmaqyw6kN
JH4y/P5XprUZCCYwGFijK8wDDJvCuJnJ7LhPpGyl1STzQdUr5u58mq2iMRfhxbwELBTLDp0wpV2W
1QG6efwdcil+5xf+jfTzNCTkzT3a/YI5ntMyhRv21wv+gigT2tsNYW0gOFEjs1N5sEmk4yL0sP8O
VUidrwjAmtrX0UEfs+sCVBY1NcjBqpWkC1uTk9Dt6HVdxtC5+F3ROlhr88Fv0c9jIaqOCxqefx6/
+J2/6+HiZ6uLUhlJISLP/qvo3N6VL8VhqNNZNEPc3hMfdaYCzFtK+QgqddpY+A58ULazYuL+6l0/
RJX4NfHLNXKRIWmdyjcdfzVt9MvhOR1dRBsWB9lgaun2cUouFr+bKA2OFci0o2oAr4AF9hcVpVfj
oqMXrC38imC4bcs4mGWaFnfow1kMVY4aAAjXjZh0n6lZ8OEZ0e38GB4o6g8b5jffWASJpdCU6NIB
udsayzkGBJsAIpTKipInQZD2qSkSB3iv9aJoiqSbrlvBmPLj7bTVZQi4d87Ft7zfWsrp9RZrqHX8
FABP2kHapJBUVRBL95wfrp7yaOEwhRKfA5b2Dhh2keHWkrJj57LKxSNbRenHaoEshORoyZKe1ufI
XldGt4xKQs9TYdxdprXTtq9lMCQxnCnP1FOwuqSAInUe+2EQsXcmfhQn/nNtRYnGgPEtzaaGpfjo
JnxR7q/5RplWpPDmCJRB+5xIIrIVHqvJspfRL2wRUiVM9yrBROiQh9kWAZlm/TrARCFKR2v5Xd/E
seRIS6Y6HmpNJgIRpr/++yYsEmbuW5WojVb6EUnEdoFgpUEP/L5i0UuVr02KX039V0+fvubYxZ7V
0UL9nutj8p7IPtWtybe583X1oel4sD1g5Hbh4rBJqg8mJBtgqLnjmDubUkY1e/xye7Gd3F1YEk+U
EjCs30bDpb7++LMwS1XdykKklfd32GA7hpaSqEWRGskP2eYDYbd16ZG7CuDoHDwy5oQLqIfHQWqo
bL/2PCbwr4LaQ4K+sVuBt50uIlRwFD8owmCNN8F13pVj8TyGPRaVPQwZBMvuD0c0m4zqU7fChopy
CEdFuIEU07XLYmsW02jONzSxKMmqTDSLH9eF8tOY1au2TbjYbRwrV2rhvHfi3fA+PgoDlZnFtP5Z
+buHjyd6VgVfVGy4C86WDcXSGy2UvHoFTYYbFjjc/3lulvqm/B4JI2cmLVGRO5hzXm1IYOdK60VU
nOlLsNCMrdLHkPTpVjhSRFNc/Vcz4+1q9vxHTHIyVA2U15Eu7qPzG2RTWZIvmX/JM183kTksJSzl
+jWk/RkaKxryLTi5SgHXM+341s97SL2Yos0YHXGaYAEIOTnj4OFn0mmHZVbhuGM8r9RCWvcfWqoU
TM6DoavdwXiBNXgvBda1vyhhwHNP+/R5oTuuOAe1ZJR5gMxuFQd9A5/uU7WOCUBrB0I3j+Dz1VUZ
0KYUW6vsg3dnS7rZ4+uVhFIggtPxq719QNLG1DpglZsfxF/hpqLwyN/rhbYZzzHVTQcx4+chodPJ
FFPu4WjyMXhC6aoDwWwQsDE62aSZHjbsNKUVV6ticWQK+dEw0Sq8uTXeShcLmksYJobzuUpKW/o7
KmlCROWYD4vHGrGHBa5cIy6fJT5uFUx0Xis/QEOglEUKBB0Hu3efmX1khhZMEoP/WMrEL12c1WQf
6P864H8ROPhRXi5ED3sJziEWcPhL1C/oK8zUqnMPTGpFFXmwfinUKJIXjajDVti8fjOyWadDVfIL
XIgGDKUoS/fiXv6BLJSUKmo2nbTvulqVWulR3xQtpkvbS3uclHRMUke2Xghcv/QCAEjuOVVxhjvt
y/2Y3Xg8WCQJ5raUHjlwGnnB+FUYlgZAsv9JjuqMWrdnHJEaHDkD1ctk9bUJnUpdGEbzHhrj7tyB
nKdB5P6FDM9xpNuv9tczsITIn1QdOOIAVDA4C81OvLiaAUdCxeprr0LmDT5wtEXNGR2i7OZTlSwJ
5AJ4MCQP8WOeoDzRGC1ZO0Z7qXv9l0sWHhPIk1dQJJbAg64x/yUMV4biE9bsaMYpyrjwuk+BmPNk
u7jcWrY071DqSL+vf1XwyVZnNW5vtYOIToq9gW82ByNnJYzY7Es9p5ICw1S8FZ2sACkSZla9bUyG
GH5kZ2U1KgDC4hIBSgnXSEpPaRhwD5NMBCMTAsjKeATbObRDjGZu7fyPnQakXtQixVmQKCDVL9av
VOMoaUbgpzC9T6x+yBeUUJgwegnsTpg0+/1I4rb2NZAMUe5U8xrI53l0Bktg7Qp3N4jf8XwR2dko
/NOfDl3TP1RnSn3/IBZfxlSkiZC6ZWtMgWCE0ngvIfhRaqUgc+hOgBSRNiYsbKJh9IaoT6sHj7db
R4D9X1gMd6Z17vW5ikefsMVOB5X4sn4r7eHj7IccDNOVHW3mnqlPeK4yHn7GGnsEx/emWsbOfftn
a9y8/trKciWu95VvsrxM4/o0hvtkLeKVIJTxOxxd/sbxqoSrH7LsgF3T2a5k/JIP7HMV08tv5XqS
WKaaWwJ0kGdN+qRjIpcIC6JKg7JVxNZkWavzmvDpVLN3+ejzsfVMVd3p9yVYtmdfuCbcxkYU7Z6u
dfTAEkjHKhjyYdPfYpEJuEyZ77gldLMADfJttpGfnm9sPo+RlNjXR8LEA/oDW/9ft9Gu+L1wEvUM
16Mu2bFUQ0OGsgpgHCkLnKZ4EepK742FVDSvB1Wtmn09EKgwmtn/ZwxOshbJflCmSijetHvzS6B6
wtai1mRlOpmm7YihbShNs6xQvpxwS+sQKAYP8yywafK6m3Wcx5V+4P/12DdAD03XOzdTGUky9u22
7QO0hVy+cvyg+96iJLmIeSthxIp7PdJkS6KnDb1J+ztu6UWGiY48r+8+aYsjid2uoHjGTdrjylkV
3DsedrkpYb2Tiy8DHDGyMrrwYK5UPTq+8qIzKVZz8/GyUTDwQDV2ua4joczguVbGc/1zLYda0z5V
mLmgi+k5GsfMaLFzk/y0eKJyX/A0NV8CaUzH8sFBHA+wDNsJVHlyxMI3a2lq9PvZ1Eoah4fN82zZ
dQAtkMdvbgKUsaA+e+qQqEpf5dveqkUBa/TdTRJf4vp1snmC+am5ephqFVxAzs+8FLbX+RcYikub
kAFeDKawPcmMY+fi3kd+3A+K/WghNo//8vE1+N1YcOEaglmp2aj+QLOYAIHfqvgIVT/7ZqvvVRSq
C1NWRbRU3H8ZRMccan3AcNFbJzKqZaVX31EmLgn5Z3Zhc/51HIknwDXT9zvNAxqf1uzM4ZnpFJyM
OXiKzHAgX+77iqXJiS/DWg65cRttFudxj7Jt426fv1xxVK715KGPTV4ZvdhLUneIyAceP2ZXo4TB
YKDpXvteGx/rHw4Qr4rPyhGzj1wbdiqkWJAMu4W5+mrnPtiUR1mVumTg7/tl/OU2K0LPhmMByWeF
/Kh85DlP8OOUPNcT8oJ+6zC14uzv9Y5L72Z2Xlpnn6E7oL1kn9xwLJv/GJETfBNHvbHbxg4pATHK
cXjS3WLIXfPW7RN5qLRJMNFYOkqa3GqYa6x139EM6iozStg6gHWBEJvhWq2+XeaqXiQxVtsMlTH6
ovei0l8ktQFJMFHcXeVljUnY+HH4ttksMQ1/AnSZHDeQ31CdNqLnQxYMbGsmv0tchfgDnvk5uZmS
Ee3B2FfbYpA73EHdo2pWzQsB9JyHwdMoE3puIcLLijXia6aIppWdvdT/sv7U/SlkievovSN2Vgly
DARJOyvJsg1r6orbcEYzTbLpBpRHr6Vz6wVT7wFVjedipAJ5kHSPiR4G+KVvUxXOw+EY5Ge3gGrz
B3UQVxrSQykMGMmTPKnFhh3B21FqQyL2WDlPitHh4uwY9OqIOcDljYnrySVApuDJPZNHEBB7VY1B
bdZA2938PEG3cCr7aYNj3WYW2F3GoQE6GgHv91X6A4rrj4RxgHCdJYjLzfJwwWNcQuRb2ZUo5fwM
esBx3cuy++14PiIoysfFDbPEqxiIlioLZcW/i9hANDK4z+cRjMrw3gRLTwzFipramR/iGVihkgsT
mhh8ZI7R+J3XxS6346VkfT1Izh+GNh+taBmrKAQecFZ5+qJZFqotRmlVpEZHx9Dy5WMsUjZIPi0v
sx5mKvVAotxxTPMYK/urYAglFGboD/j+L3IuQcUy1/H+EA6Cqy4+Quxxat3NQKm4MKxeIxIpfgwh
+N/g4V58qhM298BNKm1i+3YHHO9i+hrsDKaDxc8ZjVm26lwD5o5dfqesvC6UQgSR1L3g3JwSrD09
pyST+e1YqUz7dlfYeqbbLhBZyuf+CQzuff1BbV/lu4xZ5r4xqzVy0Uo+LIGOB3QKIRibGsn3gEDH
DrjXRSHNJ9QWepHx2Y07MickDwAgLHEiyEPl/1HVj6jKY13vcXmT/Va+kX+V+46A/roA6vMzBpGj
NhFSbTybRDec06ySk2HwFwlTfNmJjdpFG5CC/u0EhH7F+OqHwSXuc0dHIAiF01zEXLZV1/7Go9cP
+f3Yhr45TxSwwiMv5pCQHwjn/ro+y/vP36BkaPIKGTGMhB6qXchQmW6UJvoeqgNKIOaOCtCkNXVA
i+EH9aKo7nM28eTxqQrIeelDC9J7zNTAznNDcHxOJMNU9R7es6LjG9kLADNkx/cPbQ1Lo5ojloQ4
X1Y0Z6bNfcBMxk5eagkdFgQmoP5Bdn0ptJ0sqevjcucbesIT4C0uJuHWGlTy5kE5idtpEb2pTFQr
kiwWVDLbEiLX2BDJ91C3GJ977F9sHCyO0eFfjqiYcVkyMyJ8wUy+K+rlfs6+R6Ek8XtZdXSt1l/R
C5n95AXly6UZtcGLwJQxkyfbO930kG2yIjuYoUADvSS989PIovEfX4M+muuJhfhEJEbDeNEqWrrv
SYxoMDzLuwCG4ANdIOqXt9bhBMU6nxxhK1Rm+2DaBOelcOqxmPn/eeq2GabQ41sS17LQVNGDofjj
9+Q7LrXaGzEUB63O/WiOME6PXa1A9P/mei2wYpnplSbpzNC3KMUBCO69NaMa6SEg22HPgZXraA7q
pSd4R6dPW+9+sJQdBaLZ09n5UVEK5kGydAmvWJ++77GDtiezxx+FeZIT0TrOCwp6NRvwkOiH+q6X
8D4HQz2F1mpuP54t/6ZU2Xu8XOhY3AbTNQFwsixOtM3CqNxKFvzt0a+LhteaLMPTxzuFmsQo+A4j
lyNUcoJysq224JLQSIGkZ3rAQbKUZOPDvQhDRWHhkUImWLyPJxM6AO2nKW4Rbh4BiIC6fPyYKGBV
f9qjmWmhQwcMNbU/yL8lBtU6QYv6hGG/TERU1gsnClXjLEW37p4ss4VCAYdUHqEFixnDWIHl4+Y8
xCjirHkMskFpb7mF1kvN8+Fwu9SjknZCcSIKvJTi44HktZr2gQ9hcXES8Qdzkk+WKpanvLbJ5xpW
9EfwQsIDGRqfhIwaTdgtv5DLIgH+94xogcSAcuJBH6I2tn9J2SxqvPdvptcSu7vZKEONwz1nOk6n
XV0UwhF6CUwJZJLJs6W5brSMkQpiKbwdHWqpofS3Hw4WGZKgQNcQp3Bce7adsmj1piNFiX1oNG4k
mNbcap1w24GCrqxTmXOl02E4ushaMXwc/LdmcLfNyVfp1Hln58L/7I1bzMq4C+K+z9/t9cB0fXJz
RrbVmBX7/4EWjU6vRSf1lmzlY0mv2N8/ixWK68988RKo2NfWaCPwOeYE7aI1KRmX+b4uJJaEXPfe
ijnRh1fMX7w2HRIg43Mugj6Nigs+HfTsN7pQhIwYqI1piPG/CebxnoPSKBEokToGi4FgE3jwG8jl
GfxmIdLktoSHGUBwA3xsQ7yjCyjnpYUxPR5Zourwi7OKzK1brCUsWQHOOQXlgHbNCa0SwhxvywJY
/nNQHVsTdOTHxcGiGvfvbKskaIO6kug97CHgRuYPlCrTN60R49iGlhMN47m4ez61GjVrgsRhXSnq
/UrbWxMedXpTssFW5txCS3QWBE0O+BrppOWJM9LAkvNdZ76vlQZ4m6+rAj2vOXg1PYak7l5sE4Td
jf7AmJNkx47imXzzCw8YpCBj4aMNT1ZH5VgPEqFpZTlDe23x2w7YKxqNIcFZXiUXwG9X3RynemxA
Xi/ptzxkX0nIDUBY7xd1c5mJt82eml7GdvcSb+Sq19GGS8wziwNGg7auo8rRgWQm3pPR3+/1cCO6
Ffwac+8EGh6xZOGpavzwAnawmfgBuUHil0JstoYq/HXB33OS3dozoBDloFDnMfc+0cQYrTzIlr02
a8fYl7xk4GmAHMzyO/ZoFozIlrq7fRWdGQeLICeTcVh9kZzTbwBojvkyy4vSDVOj4RU+x4EFIMOA
3ok0ZimvKDEIU8miI4z4WACql+RuGziuYAEPQZ5KLkiMYweYbJdnqhUE3zov5HWl0HxXoGVDWtSg
D+ELijGV4gPL0T7ILfYi9Wupdi2kT241AxmUxAddJ2hdrMZzuhMS8d7bJiL7qNtRndZKKp35PPBx
bEVIPkPei5Ry5lfnrVXmCQOTb0MlOn7LMmzU/GXWcH70F7+UigdTqyUwrKcZI+8BCB5DdM3Ctshe
YPh013UR0wHvtiQdSwLa4ulrsmElqowWM5Vo+sOtOMgzYXvUHn5xv9wGgNPxPZjcAnshF4WhloeK
g8gFUro+PEyIQky1rZBVovtEvAYm1D2eTGiGw6YcrtWnL1acaslXcTjW0Vd+GvYlcTYb80bkqrmu
IEqUefUNNbxvRibkIojBIyeszpNOfg7FSwSPVgeSsYpTcsKM9B0cJ9rWPNybz/++CMRu8f2XEpNB
ANf5Tr0Ub6ZfmUnJo+twUmomOWI7wF2Ucm1Bv3ia0uRsQwRgMfeeqiaXuUt4QKNsyGIcGIqDbKxH
E425WBdusF7cV6/ckSNI06lIwnex6uSak6DG408gIwtBo5ptC0t95jalnEfR8q1DvNE/9Nla63Gl
a6pGNXtcs64j6xEnN/1VTQ7aHGgG61ibdCM05+OMWmHtOLnlP2qk4Ww6mSMqr+ECzIlnh1OByuem
0hZcv4alTrwxQZJqXTrSwk6usjn3T35tRE6C0u7Im7RUype3dcI/uepoMxiYlQbTGQFS0RnLBfoZ
XzoVgYLntUwXHI8Xtwo/BIjKFnuGTxinVtolhn6aCguKzW9iHtPmUwEOMIelgO2u3D57aAAgyZeU
ETSjF1CPwdjm1rptzAE/9e8DsahfTbEJpuWq53e3c2ErJ9iy4N3ZMjbsnqkOFxrofbdh65ku1W+j
0/AmgO4nZSyr8twxSgNv1UQ6SW1U8lbCAyIBAwLs/ckv/0HYVqR9M0sR7sG6FLToAyi0O2MS0K8p
Sedjnhz3CbFlDuwMrpQZ7dS8aWa/4AHlobeaSdFsee0cMpYz5/55EvDlzFoDZw123m8+HTzO+JLP
TQIkRa1a+TITR18VTuntrzVPFoQ+AggbPJJXj+mJ3rMHgXDDBuNlfexLD7HXJ0MprYsphvTYrs8s
Gm14Kkhf/aiW0v9/VvX746NDtFtmA+387QHM1AT4n/ItSr2dP0FU+uDT6vkjjegaQmi5dtJDP0lQ
+5jzWJwK4Ni1npu47YlCPfeFqvQiMASzTq+0MW942zCsiAieB7CKkZyxVkXJbMJPqadHRWcIo0Rt
t5v/OcWMGhKY4RXN6/ZlYzV6l0pwS7mV7pwJg8XMpBwqgoOHmISOnWxg4uASPuoTsxbdC2bimY8W
pLx9P69YRIRp2wfW7DhwCJ9XlppYvIttW78ENil3vDwOFHjM7kOhBOdO7a00Lvcz7pcprju9ZPQQ
T7o2mFCXLKDByryu9F//b9tO5LWOt8zLfgEo+MIHCpkxlvDKQrW4ZJ/IkzVGjAMONF6iOISvjytZ
wE8leBeXWD7u5q2FKKkGRZnJJXY0MQV0icph0xPUDB9Zeq/D4BXcP2RkwW4rYlluYprgEcv/6cWE
PdwLC6kk5LszQRAyKO2iFFPCrAZvDlBHBSaLXdOf8C64ncZ5pnPGabKQi5au2oAya2prbXEhCedS
2EAdNCR5xSdcK/F5twofkwYXwRJScBiMkaZWpuUFaKEeMeKnzOydmCugPvWdrGBEchttjesNee4n
/6EC+mNPNme+y0HW8rt5t+5vlf8wAsw6Ct3CJLcqnBezUXZnd9uTBF5jtD6tTEdFF8oL1q7IzOrD
9YhTIKSiDrhmpjNuug30BjDHrf2g3CCZkwhpAGOmF0HOu+uU+NTsQG+JsGN6gKDEmFw0PFrh2/9l
UPaW2nQQ66G7rjrbdoz1woDm4AE3NwfRPppTnhqCZM7IFOyLFMdMI2pD34V1nSqRIgGMFxxddzMy
ox7zVuXaDvmCDLk1s4Qt1TULAIWhDU08DePHjF7wzsRZbRdEmc0VfkR6mo9CA44VfQZmnI5jh10d
oz4+7GNqTdBtm+gCWNsdl41Km0+7z+IZZoz1CIATfaklv4FNFfbUSd8Ag400x7ijSSGj9tnSwxeq
zMm3nHnM5GZewy3ei4I+6O/wiowcHZt0ndPasS1x8/mofJh4Zbm7hVgOAtrtZHK+y2pauDbcWAcH
JaWVjdMusFCOUCC43xKa00vB3MwRZXXNEEhil3CuvYNUH1efDMgO3hiS6mRUSVq39LRnAx6dhIAe
R1McUWaAqvVv7RRwUAGWWaJW5WMnk10DR9E7GGIUGMdwR4puGpdpiFJo/cY6Ow71WqPl6LR0J136
I4m2Ca5EmXfEP2VrPhzLcmRyz8jv7LDn3Ht2t2SwB5rlTGzVtafGBDUqm48vC4iL8Ps6jC8hGa+s
HhVVNBHaVtP4Q+Ez7bgX0ABx+KfklwyIcO4+VrRiXy8VqunXneMYNqvkSv9AVPWcJCV7jcU4xzXt
naY7ZwS2s8YdqrJG6V/EtKKxSMlccQuOLct5X94T8rU5iwrslK53P3j8YbTB7pMNgNCgxvrkYp4G
o8od3oHjJr3jGBC8+PBhiPbcuHm5XMFyGAbzZ+PUar+EfTkP7DXD23dFUx6B327ToYQ+5l4cGo8p
/ewe/BEPKu0OotqpdEEcIBgaGs0NZdGS+M2GpZB/72GLEHR0QQKa4WeGBpwK7MFT/WS68++aXgEg
DDtWwa+4h1lrIIoHmzk7KpDKyt0MGHgF1xyxqfpraTe8zVhj5yS01EFNJOsklpcM7ogHR3g25M4k
m9Y/x08WzU286cj7laoirS+KNgGEose0gY9lEfni1HzytI6s9glHmHUFZPrUb++QaYl4MNg7+n56
uxvrySdEhSEeMUA+ms9MjC+BhFRlTvUmpScWM1uGJJyiwQJA0q2wVl0RDhhSVi4ZaRR4lUWVN1dS
zYekLi5dflhAmjn3bhB+nYEQbHvuVcsJlzjxi/WsmIyB5kA+SeBBm/atueHEXtAggzi+dL8cAWMw
OL/euCjmy/8Rm5Df/JAxOse8uW8BkWeE8UtwezQfOT7tbHW48VYHnHbTFIaIoMHyJJ7s3DsUYJx+
3Ss2/rYEtZBB3QwCKaOYpW0xgJGCTNYDVgLrbNzQZUjzDRJnup5Oz7romXjaTgNd/QeWA7XMnzHq
TiCN5cNWjWT+dUvY1rZVP/LFQDycBgiso04JoE2f5zOHJOOVKdbVW68KPXtXc/Xs66xezPnwohd3
ePqkMMI3axO5GyMNEmZGUS+j0Wo4eHJQCowsLb5MeqYtdZTI0bAibTC6UclSVCk+7UNhDjeyFMI2
pu3wEKa4absqf/zje6g9pYkdOK3Kitnj/SMWIto2y/97rnMAdBSDFQSwgsuJ8D6LpCo0hLdx1/lA
07DyF67IPdy5puWoKdnY7F66YrmbnV+kwTVIJP4INKOgDlY/420FY6H/LkCBx6ZSyFocLqc2/j4t
Xz6us+u1D6pJ2aWeXF8icM9Cc3L59GZ3qmuTW1cnAimy2NNVC/+ALWrMsiXVu85nk3EFlQQlPqR5
xpjJYd+kGUvkIOOCz8V0wK6dHZeWYzyNuAvC1ZiOImvXi1Bnmh0cF6jo4r4/EODHoxL7hmqyMt0c
MwWH6zfEHUQNsEJUb0hAgpflSw0fNWp0TVoQ6M4QtML+z7utkBTkxZpQG1dY7Nq+/5WLhEVegz5b
qE0gDVc0BG2xlKPknN8C2fhgIK05gF3ghj1KCDxgjvSqZaDdTVVCeKoDKUp9WgOx+I7cZj7LYndy
NJH7sJPYrGsEEoxCFz6PDMVGbVllwNaqqAFlwLslJa4fjwJRXEnqarlBsb7VU0fgUxGGayi1eTG+
reGpvhJr65JoDdQffAXTalIs/UcckN4BSk3VIynzyzfJ1xu87Tz+P5RQp7OkmTDbqdKuT0+E+YiR
lzobqOmDaYxvq102slbYqhQO+mrlvirbXGwvN4p8mlxxiZTSkuubQWfqiBXA3nc2/8ZpY8HGirDI
mBsgR49MY5mFbJCIp4SR6exnL/2oWY3+HH/kG/55oaR4oZ7qpKUQCrOaJvo1+sacT+vCLqyzUWu+
DzXRnxOC0p+jadlnXGv1SO1N3oYOWWx5o52/rEQN+QSmi+DAIyfIphwAdFDAFd9niK7VRO4H/WDv
gjwPDv4k25R9iriiISYlB8RhaF09ZkXPrLlFdQw2EDvM+ZHNtjgX+il6SttpFU37VMKH+G5/7VWu
zHu+GY7xpen4xFHNN6hlXmiME+CreLgB5xna7uJ/bQkiqHw/mB5E/WS5QMVYCAG/LkVkRwAbWzD+
BfomNm+z+JQAhmLhxMqV6ELyMsB5gX/79Iu8qS5SGl2zEHzSlTE0XvVkuc69m+Ex6GKhdlqaZglZ
R9R70X8Kjt6spYMJDDOV6P7cW/5GCGRjLft6JSfKxYJjA/O7ADj0F/UoyonelnJxjpGtXRzEHARN
EondIY/k8MqzT3Ke7b6U87Ap1jnHKShqm/d5E82Lwdb5OB5fjUkTedxUPC0Fur29okidIkgRssfW
A1KMBMOx6BYQ+VzVe7uLDTFtl+yWSyJ10k5qYYzUMtdq5WMXRIw1KcpXfd03G6VJutfUxk6AzXlj
i11m9TIIxOJU5xvDpVEVslNXfpxDJ5tdV8C9AB1O5U3OhEyop7nUq2IZUjPHTJttUvssF7baDRJM
uWHcHZ0MzIWnj8HdopDKEUnX+9LDwJixaQGyo3LsMpCrNmK24vkh9AtNBnFXGUo+9XJ1Jc5K/dw8
arLQ6SIC45OD87V+RF1kFkbRdflCOmo7AAtoNgf7AqjYH2bHyne3Wt802vZCw5fw7xJtnMbS9D9Z
tr/dWHNfZCW0qKepWEQxi6YA4t2qEH6g1W1oRR4HfNsORnLfvilNlMgIuF++ZeyYihYRwyXU4f+G
JqQ/b6X+LWUMyqJdMp8AV/EdrHEXv5tzVBUybQIMMLYbsK56Wbsf8EsBidpu2QiFZuOvy/r4y39Z
tEnNB5SV5e6UJzMRrEIUQGfcmTnVxXljMBN6VPZRVi2j6AuSQJvbNNjQoxr0F2XXTcyIaeQy6z2v
4qqyXdpPmMtL0BagE5RGlTSspsabrNZO4u6ewjyDZYkd1P8hjdbbC2lFPp2IDemhoAwu7sXxvadJ
7LmpYAraDdr7Ecsywq56fWYsyKJeFtmMpfd5MPWKiCHrmL0LRg2ZEZ86FBIO/yk1OwKYlxUQWA93
kK6wHW1gGEuyqTYV7BJgIo629mruUX7I8AijFRFg81k8qW6XmdJKmH+ve4MbzqAZIcXB7P3zyoEW
CRgw+q65v+gLscFAy4+RVWYz32EolMx66jC13D0kYHok/AOTN2ibBBLoWc1laCPW/BNUTxdz9tFI
AmBPwnHXmjXepaWTXgWoeDztukjEFBO2gKsbxi3pCXrEuWnM6+qn/ACJ1M2hyLqn+GUgPX/F4HDH
Wk9wGl7t64w6qTl4jzADniX3lLuWkZL8V2/W4HGuLebi+BtnWCwcvG0eNPdwpqkQpwkDm4WbTKXR
hmJVZ6FBNR8hRhdSe/mLnECt/jpWAVJ4dfYA5Zljex47YMezrIa9ebTpiQkA1uvceRV2jDijL3OF
BJa4wuCawn46/PfOoQn4hcw7ZHJXeTHKoe5umbhxK66mvqsXoWwGc3etg4QIjuUTokYNtK/Prban
pN/TGTwh34zhZSMSiBLo6uRUcHo5ozRC9Ui0r7vDYCtlhR9nioVhQ9wWvQYQYW9HdAGB8MAIIMPc
5IHZ0cbS7c3pJyv2FcxJ2C3vYKawZxb2zhQvaa5oh7E+m2pF97fxhlBWG1HkZyLJlAqnwosLHNHw
SzikVwnaJuzfX3maekWDPAmUh1xXkfa5ctlZs+1QLO9B2NJd69CVsKywmUXNfbbWJsC72BbqW2y0
LN3OTdMLRnDLoUBh1d4jRW1KMUH//HRquhqt8atEwV5I4urDqK1PAyTINMbshCfG1QTOZkNpUbNz
saa/Btt00bVBjE9rpxxuiJIWrb3sN1EOIx/zb2dt601BWSPKODmpSWj0bTkH6+NngGR3FCyTkJf+
t7GdGDUCjyEC1eQfVd8eCVPsFvSqmTj80Iz0zkyT/0svuZZSBdJ3snCFDEsD4WgF4MvjnzDy6Xrr
YSPzRzumPTHrWA+AXW/kzkk27Anumx41caqcyHtYfq487SzUwcT2EdPqIDssB7jqL87LjvM6yw8u
1Dx1MkfOYLAHJ/yG/Ndg4eR1JxBHg5R9e1sFp+N7mnyRMwGTxJRt67CKxiiMSh1+KKnP9dR1KPDP
KxEVj3fYp325/CJ7SGtCadr9zP38GP4GarxElYhh9uNKSOBHfzul2c7nm6iQnSNJa8FYcVmpWyjX
66HEtG9GyXmiXBWSWgD0NAAljTXd7pxFYMsu6snV2zDNxXdxEjqYYF2cuzl3bcICLrrPLl7w+3Np
AFY0ADXAVRlRR/dlsqZXparJ9g3GSWPU+mKP8VkTVZ4dzg0k1c3o5VxTNfHA86n8GMhdgIf3/JVS
CVkImTPFWJV+y/T1yVB2ThjcKFSTLe16FYTdsemOhDzWvSu+j5RA9SYkLCKbawoU0uuT9LO+K7Oh
xEIConZsdenAC27989BSG9PMV7JGQghZ5cVCapQClpWQ/+2W6J1IRuv9G/aEzMkfR6H6QfW/FV+e
WYzzK83aPQuVvkfXqRwX+56QcCHLchP+1j0Kjq4BlSCudGoIQTLo4rqzYxYt0lfHfpBg+YPjZETd
tvF+UvFKPTqN6Une05C5MKulEbhj7zxN9XeDq3f3adOOkXc4K+JeSy3Bbita0lKuIrAhNWOBVwlZ
Fsqc/ooXEej+OmUGGjmfpedTlOtgClcqJN6jg6qFjAqKUMK6wIePxKflDpOM8GQ/uI3no1Q58gut
x+Ghsz8MJxv8U/KVovGyzetbtCYhYZBe+s6EsEyyg6q5iNj2LpEY/7029Hg0EsTbwenUaWbTaITV
VyJlyK3ve0pXItMNCsFhPjOB+wYLJJbN7RfVuURqU71UIeHYY33iIrFYD7ARG9m5zbu8qDVQPykn
4FiWQmxMdmKG2OOSSrGBUs/1QJI9qMWUFBXlBDrRD3L5Omh1aVl2qY1mCc1QHR8CQvN10bb8mIFa
vveeCLpDqnxYnYhn0DF56E+TAJW7D87xFAdXV9Ma83SasNE2+mgsQmSTW+OiMBnoKLPTxDHdJgOB
b1cPkcesVs0/XArAOrdWcWAyk7saxbEhtmY5OutIDUggycztd/5paajxsiBo0i5lc/Gi3HtRldNS
JK/a3CJJcmbxRoLo5NMKtNQWKU4qWq+yH8czMaawk7aTZbiTQXErmVpQ0O0DazK6ySXyYUTlZ8a8
Jmh4Eu/lduXCejF3nGeRJUlapHWyOcIiVPs5cbE/1lWqPQ7bKSEgM4trf6V0edv5jIqBsdNh4WG2
SsULHdZTqZvlOUDttbZICHRsu5gQarhtKWUiH70yN9KClNB5CJr5xQDHOwQ8JCaQ1SmC7RLEh8DV
bH110a21Xlubvn2i0exlI40491riqzm9lWDsfT3Bb3f3Zaw67clbjbE5Br0Yrf65BDlKM4qlt4zt
A1WcZsZ4gKNaalFDKxCqVNDTnbeQtPq6/cUUp5+FV0d0RTmaBSkkTg7TZQSEys6WKVfHQ3OcNJoM
wb1kbxdxk784vYkLrnWV8YNFn5QFshYf+BD8OmPTW8qoZWwXbOe/3lj3fFftbKo5iR4paEYP67cU
2V1C1ngnsHRsqD4zyYkr4bImJqYpORp8Lkoy6ZPHLXdt00/5FDuJKqGHnU98eAvtmxIDGb59c1xE
gT/eJxeuXuDXs6r/rIX9BiKBBX/JcYAczrMIewzx16zJUGiFtR6IqE5RMsRjuP+2ygXZj0FZ0hLe
zqTRDNQ3AujnpBLpY+H2V1wrkJob83b1HfD8dXp7Sbmh8N0Xnzh3DQ2J+DL7ssDMA52EUHvufmvf
KImEwrAHrGeiSXwsC6C3v/3M4tPWRdL/ppRXNGPGYcL/nrxo+zji0zVCuKA4sww/OnupK1OUS/Yf
WZP0oB30ciZ/U6NdI8DwfTEX3IDPsj7xwlhK+g6dqH0h5rP7Vc1PRln2le53JIBFGuAWJdscTP55
t9jhfQSrTVCPtm4pICdjMvkCcinyD3HFqu+RbkNTIioJ8iKONqWgAgPep8797NVw32nOkjbcxJrk
9ya2Qf4NK9zOvB1Qfavh6jH617fajth2ly6EdnstIRKVpt3iOmtpgwjmYxzamuvA7bP5qgWUcYGb
zuGF1nokzNVJSUm25sTcRHnvbunk1XOkiPUqbyLPooLD/aTuciAQPbNQVHrKlv7vzry8yZu/Tox8
yHj5cnPSELSioJvoIriWmj0AJZS3q8GdETwXYhA2tyYpZ/U7K5pex+zdmm0qz6wOPdOAUMMhmN4U
75WbIO5NX7iz3h54I9WpIsgxTrcp/r38vmHFFiRJbCX/FdURFWhrE80J1J5LHjDmAF0jAb+Vvbkq
5Z18TtfGzuZLu+rwuHjUy8JfhexwWilDHo3u1wyvuQYhoaqkrBe3GGwsgdoX2a8wShsitsMUv+t9
TpdDNZNqxOlRLDsxbjBEHVQ2boypyE10/NkZVPS1x1znFG7Dqe0XBv0wzp+GufMMmW60CyfTkZpM
WDLEvFwOI9gU3l9V04YlvVJp8vGmGH4UhzUPGdOiE9sFgXkUXb/baXeNNBrLqyTHNM/ssCNk/j30
jMlGJX8SyOpXiBgyemht0kr0m7LZjuU5KubJjg4Xla4JwdmI4lA0v14qaXZI+st8xkdWBBSZAeWI
IVvIPmj0/s+rv9t3mN04K5YS496dpfdlVgeWJPl1ABJJiZUmIP6CowZEIG963zbf32D/mrFPoOz5
oCj8tNm7dNE4pFIpf73OjN1vy+MXnCRmv/zxHIw281sf6oDAYIj6V8C8Y6VGMiyprVzym87DDJdA
FwBbtSnANwZ3+9G2FBb8MCgtNgjcXfpt3MO/X4DFM4c+WQcxa8bo13QCpLlw66ISyONlyokAFPFI
RoJzyzFTLVejpynmBcvn8rqFCaLND5Uu457c5OYoHYDjIa63rjIb9hj0a81+dSh4pi1MoXuoKF4j
GTju13wps/hFS3uSlC9VkTSA9EbsGYlSTmdT2RoDNn66b5T+wugk/TLi6B/J2MAyZJoABobV6wll
mgjyuUzgszOeAHvhsGnXR4FiuMYy3MeFJRJAobDhyr+G0qLnOaVxC5hN9ocbDhKq+yaF6e2HJG6S
ABI0vqXYlXHbWiKSvophC7ipitCcpxRvKCVeKVk2+TscJpve3S/+g/IfytO6OBq/Ub4Q+IZq+wQG
isNtu+emT0379HqUOOjvqUKKOD6DaI7/TWDfgXMZdRZTbdhukyW44EVOGs+mg/ARjr/V8Qf8cGoY
F3PqRbDpAsDwaX/ZYiTfkqAcBk8lAAzOrZoXNB8Cb9ScECYQoHjdfnuMg+XNtKoskcP1IuYMPkSU
gh1LH1uWtBKiEa2SVi1sO4P8x8IVxyTu3K1qHRqEUdV9+WW0nKl79aJG6FnpW3D3+syWcqeLrhEC
9a1wVHyvvNAXaMAOpvti+AAB88kWG8faLaXO86P7Ukdt52mPGUOoTQFq75STSt7EpIlL+Tg5VoV/
y+qmnLPCQn4KxcHmFeAbQB4bHRvbHXI/NQyIYJnZOh08HSGiJtg81itFhByzsefeQ72dNPb1SVN7
OTHhyeAauCWGTnC9b0iqtDglzW1JBApFcyN2Mbxd22rb5rDCvss88Bv+dQJ7MrruIy5+3qRmbSWW
zoi+bS4dVa42X05hQRm1hEueF37/wzy2COfGB+yFzNC+7Eqf0gB+01dA6VEQmcCs6m8qXoI0hG9O
fYiUwFtbk/Au6vjxeJh1vXnSrcNow4KJF1lnIxPjroUuQQnGS5Le401D0dl7xwllE1QWzBljoNkt
UvYF0y2tD4+bMmbydpRQ5s9G8t1rZEHUbL7Mwy/ViGLUHjHdkxwqRUD3LOI6C2uqgaPmC7NNYuhy
wF59TVXhPuIpR29dKt+Hcwl3K/JI0b088ajmsPoK7+hD99gjcAdkZdXd/MtnCfWfvqQjVMiWHZqM
otGVR6NfL/H+VbfxjAb/6ZgDYrQN2LQXNSoyV8C+6G8hL9+MfXWeWa8INIYrI+YwF0zt06LoiTWX
dj4ACgLxhBIW3pFaxl3nuSkYekkPn8KOD5PHknOG/4ODnaMPULEA8OFXHIdwc327MdomMcl7SUYO
5Qw1K92kLcJGIjWWt8oR2a6/YrDZvxyfPIjIEpBXZ2zO0emnFVOAULZj+8x4k9qTDcVUjemwSoCt
8X6mGwXKNYDELY819vKU9P53H0CqifMifhc31mfa/yzGscmQHLFUx7+3aDmzRBG+6zdLxQtwkCVm
0M4MXAmqY9Zh7TGA9K0qEXwdb4o34Eu8pIcBHP+HBOR1RYFXnEWHm6sjp+cbQemv0jM7pSvQYVxn
3etDUBCk8/fxhg+Muod4g3SrLw3rgU70+HVnpKdTQs/0y9UJ7NgNNpS+X1QRji8q1N0OnQ+lW5Dj
wWSJ3yKsUDzWYM/w5gnU+9JxXAFh3klgrTrwncTvzjyD1MdI/e7iYUZOBND+AJvBsI1at+lzqT4z
K8wWauBub7B2AftC9hX8jK5RUK7V4gUrgCLiMPVtQd0TMeGg9BPoHnn7YKN96XmPLoikG04smXEe
XeoprsU+hj4PLU2TiSlXTvv3pR62GCdCms6S0seayVzXBVVSI+SrdTUe+PK+9AcTcQvGv+s9kIFp
WZVkfUjMeF03vDhd1IHCKdoSUVJ6aZrrMQQjKycPB7jQp1mSJ6+s+Q6booP7AG1FN0GHVjW53SHF
i0lNft9YddljJrV2SFYCxKgTTXhiLP0njRZInv1yRxrliUKz5MC6E1bY+9is9nnKaj524OryfFiw
DptXLFzybK03QsE03GvYAEZSX0TeICVdtDyg2wuw24DE5MvT45J1eulZhJDrMc66DOjjsEQjOZq5
Nf0lsAAzIKnudeQdTgvyBPOJ18UcpJSUmGtHYbw6ae+DTGCw0oBc0cVvkLv2kiHQXiWe9BS210ch
hyGjlwysPAd6oKlU6CiOnxyy7RKcDqJqeNUnFmVY1R+yZT/ZjnboqEUQDp2wd4QUTVJIZwaQU1lo
Cw8VtCQLslnK8wW7UWSLbz/CJv+yy6GX1XgshSYkA6SZrVYbijOznyKiYottH8rOaan/aQox/Mt3
iezvFu9Is8TopU6S1AqSqhsBfVvGQPBxlT+uo069FncpmJrq+2g+u5xq2bFKTz9jdXXVEUMEmSCe
kX2IqcZ+PxsUopyD6FbX08SoWD6vlvT1+CfpKhfZK0mBRFmBuuQskba+GrIJ9wtqaiT9ZMR+ePcA
7fnPyG6YKRK1Zet8FjHZIBsRMnLGBqFx0jnM84RSw5RfOdboGtZrxC1f7FK8VLzLAmAe0A4/eQGh
WdfVb4LU6TMmVWTd5x9drXQG7KT264FNbcJHDDm21ZdgUuqFw9FwZDxSqIneOJz7Oeix4/P+ZUmF
R0zF+D87D9izT+Q5Ro7bMQzPP8aFIH4Yyl1b86rXt9zfvatFqPL/TIT3gFXQhWjcS8to6kPX+5ww
RPREYUONtrE0PXYZilfJqeelmj07OTA/NnTR2thbEgXFj1ZxutE6s4meb0YveMYCNUmZ4p56vOBQ
vsJco22vdFHefQmUmcuRSUCZX66wAywVjYBzaW8878cNSv2NF44Nt7sg961s+2qjZ8f5ZeH+Z7yR
tUxgXn+KI47xx9L2fAyDMryWjsLLdotT0fnv7RM0OdL45rI02PSNSsrCTIOi09tcEBJYTws5VSD2
COkVmfr807AD9L+zr6t5fdxyr/t7PE5+m4mjWw7G7Bwk6whqmE1rXekTXDeEvlcpJX0ZBW6whz3s
J+Hp5Fg6chZjQRBy1dpvXAIq41oFlSGd9kXzeNAFQ+hxd9qcFKL/qDnd6fM3Zh3SZICshqksvIaS
CgvemIZw2F9eJIItzvEJmhpLDCbkXla6ko4mOeTmOq4TodBy9CfKuGoKSGWGk71eIA7ddYRdRS+q
rq0AIEyryUIEveH2bgyGoOj92ln6sq7Rb7Y/6lmrIkFT3gxd/Q/BoJfHe9WPCkh12c37fqZU7HAG
4qOAorvg/gVXzOe1YGYVkcJ1dbxbglzfPi8XD9klW0iDDVpz2LaxRcaua8ZUZyZLpResPpZJG8V8
hoiGRt7SIGgyyEhSZ+om2Gde3nyDJxJk45cKcdhguYGBEaAz2ZiGHUlNGX3gLFii2q84lQIIevVZ
curJYeyZOzcYnQks4Hx5iQ5/Yd/dofRdNGH7/ZCiDccJdMd9ZVIUJKAMwNH1nLLyhhrDP8umeHfv
5UI2VvZKJUHYGqbnOzzFH9T9HDtvVMpk/8bB96PXsqeIQ+0H9YXUqkIhDeJA4aMy3UvOhM/ZWHo2
tf/fRDuMNJZC5a6wzkzPjDNI0nbORM5mlRrpkprYKfcj6k+5Pyi+NYHVnW3+1MSJhkjpYQGkWL88
gRILaG9s32ilSm0LhsV8x4X+JkjsyuiBEnMcHcL/VA3Wh9vuIZmrJR03FG+dRohB1/LRcgYmNLM6
sJKLoK7ta2kSUyq+wVjOqH2K8tuAQNXGJj6aup8cYoMNJiGqGYYb+/YE1KQpm2g86PpdEm9+86tb
oaZ6Za8vF8wkP1NcJX+zL13QYXV9p+J9WfvMo/j/4Xje34DLIgN6GSlN8hyfw+PKoHX12jDL8YIc
kn8ExN75ck+3tGTbVpK9h7vjWSc0e7laLT2mB5iUY/9IrQFWdyCZRQjqty8efNxwQmb/ucH0TaVu
KPU71JeP7HXTuFg0hE/zLiftLCjth5pva9uYjTRzgMTOzVxqPWhe1q8L7W8ngKZw1ewRDRkaFEkL
a7cgU27shMG9aWoITI57CLKgfxfCdgO3CAaBRGxcbGDjdexb02fcnViuh04Jlq/Ik21XE5AGtsoV
htMQRIObuOMFt0Ga0Q1thM6YasID6iDp0NYr/uzKFVWOjBX5Osp+bEBuLl0j+WSi6sD7l4eaCT7o
hVQTsK2B2PJGfWQZbmglrT/GKQdjK+q/xVoozLF5dcHB3VGYVtlBbPSXIoRYrzc7Ns3EKYGQrfJp
0QT9PQoppiPs02GN7of8xIqPmxFYRz3CeO4azfMWGsfeFLxdPuKS34mbhv1OOPP5qEXbBuwQ0kBl
RavV7KhKmZIQLjcw2Ah6JE6C5ndvXTc9uZscGVnVsBvfUGZKAjk/RHsF30TQ70fd4+ZOEwqyyuMz
UrfOhmepRh/adXZvXdYsFX0znj2x88I1d89a0Z1RLBD9EYUf9OtHGQJyNZiTt2z5tdFJFP2/D5uj
CDaqyEwD7am66EyHucnmo6wLq34FXUXwvvDxbDXoJJAHqWyy0Ap7nvUs431Eg96BmlG8fES6kkCL
ijNS5GLBUf7DphBCGxklvnEjOYu3urhtYZnpyziFrv+vr5V/sFZoiUTteeBrz69+Ukx7youRen5q
u8qfa8y/N31Ss3hWxj/UUfWCf1FZexEnN0LjTK2GmcZrOIVzJfd4qv30UyTnusqKywfjqzilCFj4
a9C9fEkYHZoOLA0+UIomkzZqMCwf3uQURUxq13RV2wU0JVOWYuv6E1hDBEOz+fOB8ED2w7C2vlGK
UJ5GCVSaomRczxBleM6jARvQCU8XiS5/ophi7Ii8yMWeFv7duUe60NDwHJgPB3o2Lh1hJbk1ylOu
VyLiVaSWRz9azEIc2ItCdE8dr/m8Ap7KWWaYYqekdu4kegt+NoHiFwCBIP/Y5PhsXpO1dNVopRfF
ZI7UuYZ9VNZwI6L78FR7BUlmFvb5Ew4TARjQt1cbZ2Z6hWt++irek7EgkCY9SNIxEMVsxnj2nZYD
FwqtLXKlDdZeXWw9kNv9HJ88Yig9iEgbLWuotOGj9a5a7UEyMTekst5hHIVDXWxGxPFtB0jOq/nW
vKx5zLCGbggsDqHlj1+NHDw1OmgZervogXXlooUTtCJIRmfKIQLZ+9F0PRCPYVA3HCsZjQP8DrRu
cqBdYVuOvbWwTRQISiFZnUc7C960iB9vdBxxrrBLABEcBtDLch9e7lY/ZIRAAAy1YcfKW0Ib3FrS
KY6HPVDNWIgIZ3Nm4o2pXzzXxca0TO0m3VgZi70jP4oYXQPPazp/uVIyJ++xjIz/DRBHW5pprrnE
A4ZzjzWjJWMQLtSGhVQ17ztGyhnpq7ykKilBOTkeQRvz+234cKtl3jcra6riGcDTMgSwY7x6wpiM
KJ9bWkGs2satLeTuNWGRiMq8FD2ELhRzKWUEu68JJXG/hf6i+aU8nitXj8CJ5dGaxrXu4xLYvgMw
8ptrrfBqfq4/23nb1/jm+QPeJM5VNDi2aaRkPlMQvAxorPoihAF/ea/s/EiNiieLaD8wcPcJgvqB
uohUccpBSpNO1LBcYzcpXVuRw5bRfNB4a6PAIGz810iBP8S3EWSgA9Cztw0Cf39hgXpuMJGNfMLF
67osQWfWXoxmnUzIKzycr3eIrKbHjGltTEVJatXvYyvA6bD0+rwZ4W2ip3VNAQ2ieswiyhQOF6vL
MKF9RPccg4/O6ZsxiVmIyRAz6Y/BHcD9sk9+oVVc/UuXw3as7aba5HQoNKaFGzGonVFdk/69j5p8
dOUi+qoJlvjNLUmq2GsHEIH37plT3hvMXsuaAWcVtyOg17lPPd6Yo+GpK2C2iySaW4rsCkjexPHO
xcCosH6XZKfnyeTQOf+6YincyYNYhAkIwxWoUxmx7b4x0o8lnVJjPdycSPkbm0E78m0YieGWpAGc
3JNMDaV+xtVxqg3DWrn8vnXfOrWj2csxCqokNDHGX3hFn9qWWupre0rmCcFiQqIRRIs5ftmhxv1C
ZrTtH1SXvUG7HZLwl22Vd1+bIwek1PSgG5gu+ddtBW4E6t7x8Qq48KHIl+uw6K3gyuzjg2m1mdG2
B17+4T1TjP8M6YJd+lWUlINfp6fyTFcUjNMq+x8JgD7+cAP8oIHy6O3kV5uk+XuCFpMrZUT7LST6
gRIkyZZ9rq/rOBWfn9b0JtlGhd58C60DVeLWF9wnCElzUbvfT2fBg8yzbHEv2w9tNtwEaVDMu4fc
ywiUdKNg1f8S54Cu5N4qmFdFc+O+KIg/Gomde0zFqzlTK7SdZtYjaTh1n/8G8mTOAht85rIC8qMZ
UobT2bCguQ58aAIWbmzX1DSSzOaQLq0Ni7FYx01yUWu0HDT2cTMPKVsx7OyOkpuR+7NGPXvV/I3J
Yd//TQ1Y8xgSeuNLVa8NbYEFQbKii1eNfpsb5VvPydRI+Xk5xxWzIRY7nnxkf+Eze+SyYtgr9qLb
MUVvjzGTZa8rlWq3Mwj0138b4fnSLKZKo+stgEf0LZv8XRUdN5fooUny7c9nUkFctnq5lVs5fdS7
pALPiwgfwS3tEBB3S+PGLo/1qI5dXA9zE2mgt+gEeuegbplwn4ak53dUGqmseNiQiEhualUKMJsM
UyB4eGJ6udDyc3qOXCFjQDq/SPHMO+TB2SozQRcVoL2Bj5l/o2JNPkE4JMH9xHHtZ6F2tjFBv6oz
XvOcJxnSDz7mvaayjKCaMIf4KK0rpVlMzp+TIs/mc99hxuyDYlptVRKdHCVLq0IEQ4t50h6WK8RF
V5w4EaXoh0TA0Nj3potyMcxUpqcZE1amUj+Xrkk8lUYsyEJNsln8fB11YRDv+VlEXj0BhPPFwNld
EnzLUEtYJ6cD1q7GammSQdIIxICTAA1tLmvNBxeNrj+SJIMZNKKBd6PN9/b7FDn0GIDwn/EnwcfC
AwUJW6y5keMKPRTQfEL+SCjyxAXkJ55RnuWpYCYZByNi2fx4gPlGNsYjFpuzQNcFcWWlwvB5FyrI
alT7OPG19OvRbeWlCzLzX4eC82+CrGJ8GvHJYmwxDKkaFk5H3xHP9FZWzx3LToiKcur2DsaZP+kD
R9CFSQjgL/1D3agQaV5dV3RzJ9NMEC2wFXq3bTs3XPg7sRLJzQoAMXG93KiA9K9PN2Pt5/RoqAmC
Id48h9+qwbM4EGrF6BVPDNRN+QRPUNHW/q3lcT1mVn1PS5lx4jdnqsxl/nv7kafDviHyPVzwHV4I
01Rv57E1tQLAsV1a1Iac0AqDMeTtVoVPdVnTnxahDXVb9v5Duk07wd3M9iP4Jgm9XRoPX5t714ad
zl0F5VGboO7Fy3uWDHW8ocUUn2g3rs308ymnG2ccJa5+hKrzizGYeO1jj2ZsJRn0j+8e8nva+NX6
6z/qXr/CMQYS2vWKZqPVMnhbKQRbze4fQR8wwW6Zmq0Ddg/DuutNoOXEpDLwMdqFfDNjNwoReynK
nb0KSiNFcdKWewZM0yaVgXUFrIXvwNu63KN+RQpSo4hgE6pGOv4DwEf4dMvxqczBrnL5K8drJ5VF
ZzpbTrhGxsEY1mUjp0EEsmm4jVbK+1sCtQGJopdUpWH69MHXMD48kxGzGUGO91b+KNECVVCKlxRx
/ewJ7wJFFGo5Bmed81gQBzx0hjiBfE5EW79wqoEYL9gy0tL1lW2DLUtJhG9xYZx/9hU+c/86OlOl
QS1nkvWNgKGr4KwK6UhqPZLO9zBY7HqNFamJG5m+vUBEVDoT9/c5CURIrh8xn8zoFbBiEIGg8YVb
8FEQziDMlAUgW//wRvVieXdIu2NkEqr/0Zg2wLLKYR5evGAAWN5541xmaKDOtsLhkbEoI0i57Xdt
t/CMeDfAJe9JB1w/yYTjvO/NuPFCTL1u2nFHiAfp6tyQb9Ie2obbWyw07U+AWzl4ZHsWrSBfRd31
0JIEfDlgvBbd+/38kUedE04gjPqSq4iGvGq5SIpT6r3K2wa1Mazlf9L/t4FrswcjNNEakL4rJgot
brooeSyYc8iPDDCWuQcQ0osie1OAS+0+ixeE0wKY1ihQ0uCLitXOtcFymQyD9/MKKPOKygUGzGVN
eii3i7gTNa5ZQ2QVfuyGyfv2QcEEo8zAjtW4AF3/A58YOXfn3PGNapzMG/4Xshg0KMhkY0Qf33aW
zL3Jy2umAPcokDDR3tic/qUxgJyU3Cv+kffb8O3QOaGadmLUef2G+b4s2kFzHs9ExNX1zVcu9VXg
mpC5X5lcxqTHpEb5R/yIhZYd8JXjuXcwrh4cdWjinEIYBTJv5OBoyCZkmEJJMmCqJuDVVmK4Ejjr
bMXRVFC1oCd0UUxrBL2B3XJVz995lwyPaZhPMnjZu9gyKc2XzSO+6L+idsXYQpLS6gsQIgE9VTMq
fMVCSpVSlZ7fjZVoQNrEg+8ffNlzMvimfIaC6cOzljNvUM/wFW6WNgpIicNJIn9PeQtQ/7pY6Byz
4ypUMWToq0vXBhad66LUreiQceA9pAMp04MIsc7vYDoQAmulOVZwZsih+TR7UAmIBhu4T3sx2YpP
H+F+t0Ewo8zYouxeJLjUQJHEAng/LvkvKCM7BpnFCiVt1O+AWADIqdrJVU4qpo70RB+w0ZMK44d+
9DussxVlP0rveLpwXGp/lZVQYWEx9YR6GjXOAftz/DmObzjFHe1B1yA6F4GYr9LOmpQaPbqjHQK+
1s2i8pNxFRZWQ+dLjqCKemyUYBDY5+svMqlGVYQVb3U5anPmdVsP0CZzgbZn8bM7oPdTXqYgZUHE
zMx8rtksgWthRTzNyZJSK4K+o5VTpSeNebhvLT+JcT4kvtwfprXjaIPr3/spzw516+8QIetrIGeK
pZG1WU02aeu7slQcpG83+UxJUUWqnqOGDdT8aTbSIp566vHhhm1Re12TQlxz7NvEQEKLFER/Qf6H
jWhuvV24T+ywZS6bKQsUn+76O2dSLW/EqXFbCZdOLgwNm4K1ZXuvB9mDZA/x4Cb8wyqQeRyCuafh
Tyw5hgb9355pgk+cZVSfd6D8w+PIaqq6nGWkkw/iseDZonhiQr/RWCCoWE0sBqq4imc6Ifm541Xo
lQx0Fc72KYl/h2qWm90+N26XMr/B9OAHkyzZLQHOo8I4/FdVqfTC7sDI8T/AsEoOTmRLT8r6SkPK
dMs6x/xrrQUZGZL2vB4fxk/BSCRshBbBJ0q9VAjOd0VUO4z/wYSJam8uMo/+qz1Zky4a6SMmuJJK
tO3h2kIrXLz3qpksFqpFNlwCB+m9WFSmzYp0Gi4/eZTcSyYwttDvPhfnhJRZZir5AtzrOs9suBDI
I78VZLfxJ4YkRpGrw3HVD4PWcfTDAtYtexLyxpJlWBmsYvn5LvF+FpuZ22gDuJO6/SElNFQsw+1G
wdTPAeOt1Hf8jC4/YOm9Ep5w/ob7HLxuIenIja8aceQgSkBNwRjlumTX4RJpGSI2PAjVpH441Gq0
O+bbS8v4IzpB5TP1PGQRgAZWzoATDPD/U3kv45L51Ou3Pvv/OzHqTb9DgL+1mrzszknI/TNRklTV
58kwx4Tu35f1b8pA+2EDdF1fXga2aSvRrVTyoJb18PdpxJDAkv2zwCdrCb3d4Qe26w0IXPw1TyAz
Tb9zAooHL4pMTVlK4nK24XYuiTf57uGn6XLGDNlqU2UTdUPoFqkT+iNrEuyuZxQJX2F9uxVybpl6
VHIlPdzcJlhFwQeBaXOpg+O5U3XQf91jDWb9rIlJiYed1BZtYH2XxndwAF7Ue4OaQzfDLOQJRgY3
v3+qrqPbIGcSaqRq+avgnWD3yLT4R2nhbtr4xfUhtslF9zlB+1XFf0xFS3xx5pUiSJWAPzqEeJUz
1jFLKasT+Q2HY6et5/Zlj8SN/+ErkHfvW8mwfcurrAERftrpnlxD/P69KTt7Z19X3uc0u7C4iwbN
R7tHN0zYS0jrfIbLX/nBLbyJZuWVaTG6qlRr932R7cZcTagZncoPFV2DOJ0DXxQM1nhCQXfdZoUM
MMcnSAj+MrsRJkMjj02gH4gBirJr12uUgfWDAVLgISeUOArTft5GeN54mmRKxjPqTkgaNhDt6i2M
fzGKyQOETr0vnnAjTk+YAMgARap56S4Ah5kUi3MJXtcgULxlIUgYEiuZnYEZrjfMZFgv9mcz/CyJ
1arMQ6ZQEtvSyNx3gW2zoRvgocwzH5Pp0mcEFPbjN1ijMFJ1U4qzsGZUlQBdSo87Q9Qk1bBjj7Tu
xnzsmS4TAsBkkhCrJM6jCW7ZL/MmY/vW7JskOIq3HOFZvVfnnH/eYxedQWGvX6kL9NV9PItiFyPi
zI5cQL74GzfgLilfFxBTtvDRz6F60ni1KeLe+Pn1w7GfAN9b+EhylieWBlBA4/16HVj3nt4+Lnz7
eEnK8Q2hdGcNQP3oFmkbTWeTn30TCrSm6uPWkOjJ52DoVuUh4+xT8MWZHZNSJTv97UQMIC23Weij
/1smjwQaRegMSAXCcw9EtLUN18GfhHKxFNdnWJ1g03nxmoAdnPD3UsxXUpSSqawqEkuHExmVFVYx
p5Shkd1Oupr4d76kFMoGxXmhOc+U/pEo/fw+wjz0lZzr34sAlQYUwdwyjMXq4gFx+WdX/ULt76dV
qm6sQ/0f4X8EZWYUTWjHYPQDJxB9EPPTGiuMcbgwEHvsNx2CiXvN64S5N1dwiPfI1Ja9ur/10UqW
G6wXbCkt7i9RX5J6o4afimkZEYvpf4L7JLXd3QKdhVjxM7cwVYBYEc96dIoYvgeXDUaGEpGL1Ona
PnCNMCsBMAQgL2NZQArfe8tAXsPyeymwduUVxJtVmI51lCleE++D+awbcDdSEvQ6aBoI9J4gA8/u
TKx08Q8N6BNVfwle+pDhG+zBFwV6Zu+dL9SC4bA1Mc5yBpNltIoKn/WI68GmJHfC2f9VERCX9ytX
yZNK+k7z5mkLASN0kRu3p8kYI6oDYaPK9C2zj0Wo+PoqfuGCiu1GCqOltMAO8BRSC+9LXvCWI3SB
XB11SB+H+EuY44IbBnSqNkZ6sbalDp5FFR0mL89vfGrBOZbeFu3A4DbQLCmfmJh//SwQjF1ojZYG
9Lg7BA96nHORVB4/uwq/Mqwadcz6zq+SrFzNjLjljemWVinZG1u3k06aop/cJ7gvli+eaekYo0BR
2IEkHnETmxlb/OnYPF+m7Cpg1BFDloJvwIEaOxq18Uf2tdsbIowXVyhrHUKrBxFgo+ATTeZny20J
0eDRRoswEFgd/98gn4EzXTgNNjYORBxxYUjSs8W4PjhenXY54okadUGz1fh2E9NyuANYkVev1YGx
YWEUSPRSNOkQZjuMurG6A4pEnfrsuahldA+plRxb59YBmQsNq2CCabKdiN7t8MRN84ao37BpXR6E
FpY1IbQQMdSUM2weVqzEDf0SuXjTqdeGW1GAS3LpktxTYoeVUkcWtMqDVWGi/Rll5ku46zhUpm04
O891GX+C9ALbxsHTdtNdCAc7FLGCufQoErtGbFq/WeFFKOUbQXQrJP6wnn3nlRpQQvCft4rD/IUO
+MTwZzAfjStAPoRGfiZQI37AT9Ee998d/XNNvyHR76W3qRnMRatQEhZLwyr2nOgrdeFCo2sBw+Uk
PNGnWIFR18UKM3iLwrXLC4b7TyPUKHUt48Qku+7k1OtvQw36JVN2FtVgvfibaq8q77vnbMFnhVvb
CW/cQPH8qr7o634AFaTvINzNIfHycqwa8WENMsv0M4CC3FMuzvl5KM0H7vqA1Bj4MP9fUvBwuXIj
1sH1kv5UCw7HsBrH4HLMv+Yxd80JIz5isWAk0lgJkS26cuwfRKL+9MZQ4TmsluA79zGp6nyvKKnx
8JagKc2QvjXWz0R8EOPQbLKChNJMJeVRB0Q8/Y953rSt5rdKjGFbm7aUBG0Yd1V7wdhXbAMU6Tim
McMeTQ8kWmKvXNzwzldhdcO5gDCLP3rXhOKL9irbDSnIIOWklrUPLS3I2Iqtwv/4QD89BlY2BVOw
dWvz94LwXB6bY2vIFk29kdI9qgT9EKSsI7jzba513MFtrFuhT1BWVNsJeBb29FR7JzJBta7IAktf
xv81IGa3Vv9rm9dpmNjK/oA2e4CAuQ5vMqjjuMxNHYsRon17eKoaTTzMZW3oraDMbH5nbyYFeYte
Emo9a8e/SxrpZNDzdmZrQT28uDd8kwbrzGQNckcECbHJcB4KMFKlMzxtH1Ck4xR7B5jvma+kJ/S/
ZuT0+qF/jFkpAqpKMYIbHKTqCSYDLdLZ2CA9q7Zj/nmZk74L6Qx8aNny0wvsFsAG/2h9LhWa6kI8
k19N0DIRrMDHhL1cpYd17q5JIP0JpqNz2r97qGdKX3KYVfa0ti+XJBOqhlwWnyrH+31uQz6XtEHi
woXxwvclEEqFLkSgurE7BcleXIBqH3jDSEKQzz6BUwbpYp2MSqYbQ+yK0JcBZJM9xFdDF/v0yeG/
e0Y0785/BqGjKT+nJ+g7JquuixGk3djdiVqm+Jx0SN1T17OxQV81XVk2aGZ28cL17ScrtGtst9x9
21GsumgNehongxzJo13rNUjBOex2TgR/wKJm64gXeI3zmWe/dmOdW1bof7q3LNL3kzdGnyWCyLYB
4bA40iNI3sKDZgCIMfQjj7KWjmr+YVj4eekfWBIJNBKwjH1ZNFY1qX1RbVTv+XWTF2+QkMedT+Ga
9Ty6xa9ZnhbBGGT1BgLpTIgIzZ83SRY8QVu8fbgAD7dRmF6SZTXzZwRfu214I7yBjpFCIoc8EDmN
ELsssFZs09347UTFxwXD0rmp0iYzNrCVWmHdy+k69bcmE0ZXlePKqm49z3Y+46oOHw65TvgNj7xP
wWUSFgIHVO2qI5PeM/k5ZKAPMfNzCngUHCC+ejcFAaND3HbN5mcdWLEKT23uZkeyScbxRR9vorzo
3Lp8YtMQW9x0udlxZXui5HAjN5Gxta4wQ6Ox4nqtrSyQBURkTr/V7fuoWvpPGNsX/sp7K7z671rd
resJMk1hHNePOqHiNkboeTvk2HUgHoHcGbHoPnkqdQ/WJmw6KLsm2Ce5M7bWUe6kMmoVMVlkH8gV
g14tq/HSfEIb7UQRd9yVaZS127f1MiAtgD6oIKDk1OKD+Q6rROgGillZUN33ajlzTvG4LYY9UYm3
t48eklkU0+guYnZx2Zu2ExoGGa6KQrSzpghUDRDCxr5C/ZvQBn4OvLqLeO2LGtApe/71Zk6ilQa5
9jzvmeWJSLeN8j10XEzNQMOAgmvNSr10U+hrZCy93XtsNoYv66ap3kJbOPqEmWrB0NYCbPctqlLL
+yhE2PzSRKcCszVxutyFqT+As4MDNTdFagtZlTc3hlo7txoNmVDBNDbdFsk8BEOC6dVNkEF6+MdF
vU7UHP4ZZpAgDkfnECP5lbCpXg3SUuPil+9SSn61AIxd42oGD59yYCvMPpTHBEgYHaVBRgXcAB9E
ehDFVgfh2F/NKx5IXt2tIlU3sNTmVe7FvqXsaFb0rZtH3RmBME9mndtQ2QSaouf880L42n7foP9C
SsePbt5236DL0cHcJWkG5uJJqURI+DMIzhGHcqezijQegcl03tUmteAf1T2AYDesasvG+HllwFiV
c8baJiuvAs+E4ZXsvLBcsjSUjK6EBgZaTIpvD6CmS2Q/ClAGpQMw5XLuCZYnYTPaPQRWUP5BNJVE
KoSCLzPJrOfIb2rdQRXxXqz1NLHvgLRwhIGrGn1iHeKfmMm2uP1WqMCRVS+VQUnRVN+5UDeSzkvi
oMy4hVSd/XzLD8DdtwrflrQVzDwzGpv0CAZbtZ1lfLapZ6gw44HpFKp7kLE9gvoxjXaQIBOGFxGw
VuV3XZobmwQKHDfDjiONyll4UMRK18rH4Ulcn74pqXx/F9g86RON/d7TMi59Z1J7ac9Fkif8+S6j
jYwym1GO8LpHrY3wl2iVEgGXk8CSewKIEPUvZvh5sWZX1xYPEDNvt1cQ5bH90X5x4Av/yaWpC0u+
Oh1apnj/zTQ7a2MH3iUPmF/QG31ZwZrj6fATt3IRmQ2+1eXG/XipCSGM3HBdE3YkvCLAix04VfST
VANf6n7KKFz6oRXWbt+IT5XXxCUZ7pllWYGPR3om7HuNIyoLuxuslPbO1DIiRX2sMHopLVpsavJZ
3lkokiCb/95s6GxG8/skIvkJVqcqciRLFZERFXkulTM27f14bP1jw4/4qZOJZfYaSYy2WA90iLVU
l8P2kv9VkFNMkZXcMCFs88WkjKWXVfMPiYEHs7rGqVzGUCizV4EVnYvvHFnFfWZT/6nWitx1cpl8
tM6DJpJufZGcqyRj4R8QtWyHrDCt8zMC73oZKYGgdA2apW6TdyqnBUG8UbKkaJzV/N4Y4UrHg4I1
8EQNTbjd+NaAFNy9BmFiP9DE7Ds77T7NhELrgxyHK637EjlSWHwCyuI++tpZkK77MttYbt2PPYo7
NEXFq2ModiGp9gGeOInoRTJ0phAXQoqb4Dcq1xk6c8ZQvvMl6LbLUR5/XQK4l0FWVj/BmpGXHZPE
cnn3bhahB4QyLotgI9GYTz0YkhSRROfW5tQuamyNR52K82u6zPqCSKEH5O9SZdCmLQUl/HitbNUR
aLbhWAI8I62LcBfLSTlGFmFA7EcxxOJ6mxjdcFQCx2g0jhtRZkiNkFR+GZhpR3jL6mb3X+Szs33N
hnvE9XplRq5p8hn8nUZ9aWP4UOsqlFIqykpyCIvc2GVo7MQY3ZlZPGrAxZI0/ntSUk8XQgMY57D1
Jw04fwqK2eYPubzvHgKdgByXTuGY8apVhIV0p0i7B+R/ZTFg7lLoresj8tc7tpuKJnLO/5L7hcQc
5c4oXj7F7rX4ieU1z/ns/H3rooDKKJybLx/btTbWx8/fIYn73UtmOb1AA3GTkVRHgcTItYB3xGlF
PcKKVThWklLZIWcW9sALJvpD5Hrh382uUiUPCbeCDkQeMyRZzHUYilFPtLo3NooJOz4YMyUN3I7z
ah9HqfUu5pltFOqn5ePtSkWCRdmKpTAop80YKQpMJ8bPQWrYUH0c/9/BYEfsFDDLxzcMlsojpOUA
VguzvY5OxVxgwqu3eDIb1N/HnWy0lqLBit/5dY0I1CXcJcvFELO60wmVTeY01kM68K05nZlalZMh
D+kmqXS/6cbP8QDwYumOVukVBQrjKakN9GlBggxOUyOyipDLNHO7ncqfJRGzZ3mPn3klBRgStOxW
NGyV0+rguk1R9YVkbRHv6NPvw7jGXF70VVowQzeYH6SW3Ez5VW8+QeYHE0NK6dKMA9cmwixsNEAK
eDLye2AcXW4e5GsAfyJM6zcmkbe/S4PfJJeLbGy2JAmUHYEtzJqYSOo05nIBRbNIp1R/Xuc0VhfD
DGsAUvJy5lr0xt/sdTZA9DuG94B6LuKce/aRikOY4uL+wEAPRML8nW4L9Fch1n7GCgzVvVeVmTJx
2fsv56aik2M/HRibr4kzmmle5XDGaMv5R9mucqTkXkF98VRlgTGP6DWatlA7GLIg5HKBFZ6B7Lo5
lrq7h1WfE/01fl/ZsAwmAMUYLD/nZrIvbT9ACK7oMJd8v/qzWyfD1NUqpdgzkSNSPeDtgtHRwV4+
pCdSV35dQRsM85Qsg9AZIJzozHCh81YfIQVfQkR2X+JwynnxhGnYD6JPc62XwHOk2/+JDhO3HfHM
Rs48qT6c9XZMhbmvpgb1O1Vwx+xxRumQt22fUwtRETIsbPZsBcK/q/GClshyn+5SAdhJVtzRLMvQ
vqy11YXxYhtAcbRdNhFHBgDFcwQTDwVja0cH16GnCaXF53EW9wz2WKKLGXY6Iqz+VT1ZLn44kst5
nho6Xl09k+PtZgm60nELqGgmwvzE3FrhQ9fBTrDVHASNuP8VFHjVV12HdCfB4JFE+PBVV5KcCwbM
XFpnouQNKA40FPf3+tWPIAqbNLLe/sIkvjJHbnm9c+nCcSabEDf8SjFqgjNQXJNoI2Uso171tuCx
+RvxvZeHsvDUDJm94VPKKqsmeO6apuEK7CqURQuoFRczFV+jrQU8o695/95aHEFrw0UPpfXoTG1h
3POWgZ3zBkZpA+zeusJdipneYU1RVkqLsBqafGd9PVt0639ENCO5IuMXOqHGGy9lKAS4Zt/NKCuR
7tTpBE3zatdSFJyGCQaiGuzQJiHl/1bwYTJCGYzRjYQ0qRwAkcr8bLY54oCwzNq+8GwWkNl845oL
FpPsCa66QGo1r3/w/UCdgtzaTa45losDCAwUE+fXSYj3clCtgi+AnbeAVYqU6Xr7qyDlOcKy+0ZB
vTFYF7EscU4fdvKea9TNszzUm3pqoSxT6izhJMi9Sb0kwhTGKGTAsDlEemZlft770CDDs3jZUM26
m5VVgkgrTRcLlcU9rtrX+0keyBo+tqIjCkVKd4jnAD9R/9m53WfxX2dOhxtutYIkFiweZl5T/YoB
ZKB6JjyYTsNi5788r9yTcgw6DFNr+pH/0Mf5AhGTPyR9U28YbzLLVZg7HM6Jy8V8L1j8iNKgyoj+
b8V5ae5RmQktsIgbAfyd5//zWDYzzpDK4sP8GEmrh2J4HDmcXQ3JyuQEl3oiBd3ivgA+T307Q4gO
yi82yT2OYeCFN4IFmTdwm2UHXhkhAFfp/O+CIv78WdYI3l1JgBZtIEt6L/S5dr7NIxt+CRfyYNp+
trLiuAbMT9Eu5t9/G6hGxx2mLLPbIaZg7GNF5DAqKTZU7xsd2C50xEPice/xrQfwYvXM/3VkAZQk
XsIKp2QbuwWoU4LjxYnjQuZWMXBUk2BVq+MNdOz16ubCC3WWSQbiCrGO9EpngNDNjHam+mXZ+MDT
47OxWQkyGCJojxpjgi7aTIjq28ajLXtrtS4RssCgwrA5EPnEk60ujn342QPlSfyxF/t3+jQIEAfM
S9/vVY5MO3qScEm0L9wwnFyDB6iLrIYXnaupJLsto0eQFBBQUqJxKsHHkOO+FYzNXpeCyRgSESAX
ZDcTDlVw0aF+NkUUENRwa/fSXDtqjdAWEb5tnjvtZfPhzMcFZSQxQAXs3elcuq4czhGaZo/5rrct
FWpr8niUo40puklqIJoTpkKnhYszQ5Cphl4tLcP8Y/FqKTXqFRPA7P9sEWd0Qxr4stFlelcTShTZ
JRYqJw9ZHkVqrt+tTqrCgtOgSG+hF2RI2dww/7MFVOkjryYRkFV2QXUYU/1MQePvLxugxqUzujOD
/vhhnxC0dy/uFJJoN/TnFUD1A/FtyoYyWx0RPtNQgTP+RDuLf55aNsMHV58UKeLcX+8GKqmQ3+Zj
Wk238ch21jiXfXSHIbXPJcjbmwYEysbP0ZgeWSLadpRaEu1TPTl8ebTsYMhyJ6O02g6Ln9/iBJ71
TF8KaEf+IocwdhyV1PVsYT3WHt1WO8pC/kkeNbfCx9YorWScG0t3txlxB070rkABQGfsKL41b0md
K0M2sRjm7VnLQkzPialZ2UBOoerzxD9jBFnTpDRY3W6b875gMuRiidSYmgR5XozVXyYuwphKOjz4
Y+b1zv4qMuHJDl74lkuEyjGEULLGXqsLgUuQbw+cTOZIS7H82nWDtUJh0st8grTjavx2HTJa2xUF
WwMDkyUxUBs6L3HzfkH0BF0B/BX4e41WaL6kr5eh+ttuNGEJ2YIY6aKgSgkrCbo7zxMp75mICOtO
73jDhKgZok9tV35sWGhXs5Mk0PH0KCbn11p6ugcAMGkAfVs/vnsP5gXIfTRf4VS6no8Dn9P88/CI
eNHYI2T1MD6En83VPhUWsQKgj+OdxFE0SayLRG+p6/esSum19jkDHk6EJ2ACyctCNfeZVamusiT2
ly1Q0puM5PJDJqi//rL7KoWI9UbrfdfRE3NtW5z/3KwtT00x0yllztSky+BCIG+Amuh0gWcXON9h
PWEsNyu8ThUxVZ/psVYjjxkkKcND62wKJP+rn/ALMBSnzI+4LA9la3OqCQl16Evu2WcSVW1rBRpu
SPqW3Ck7km7RkvvJcbUtpY3WjA1H+fh3WpgJRVvC8XegYM9afkYV/a6HSMGi30uzXy2iuwQpohDA
tsDZ+txlOaoYmnChM1ARbvD1RNgIo+8vSVmpORGujELMEhnR/MEJnWiCEo08v8IfIhvmJx45Yy3b
h2M6JjewYctRUmBzwVyn38hNMOvPyMUmfUzejcHVBPa9MNROzp4gkpU6lpIe/0Awt3ghP1dqmxMU
GR005qWnaog/qfUdamenTKehGbdBmvj9NFW4l5e3wGrIfRP/3hzIKk7riSCyRT9p1Fvt9DS0BtCe
2P44K1aiXuz/vig4s2JE22s8WrLvfhWYc6lRKH5BO2mJNBhITONt+ZowD//mDnUSU5iHusfVZc9s
OHDH/3D90Al/wt0jKlX8HrVdg3mXCnFMQm3fTYEpJ0DqJPWHK3oCVSfu6G4eLE6ZbAB1FC3qlWdg
SWcojZBNoQWZ9mTMmjav5vRBos/9etSsV0e03V5JGwwORjMdAvHKJ5hV6ZkiVDAEAjeRK8flouwz
PR7h2aI2FFiLuk8+aqYqbqPoMSh3OZDhO8VbLyY4qvd1f96d+advP88Hu0WSxsOAK/D896WwE3u9
mtNty1DfN23RidZs2J/b4RM49j+r1vawQpCgZNDBHQJEVXQYJvsEj1/Bqv12ea+FquUhAMWcdRc4
zOTp4MNQe06roKInfgV3RgKaqInoClpWjXCYx6PrbEpICGnYSy6G+Wf7YpSv/TQeMJV2fcZ0VIiC
1dyBsVHFEdHNt9Q1GzFF5U4jf2+0qgdEGG4powZBuwqyI/peXQqVccxmxR7eDnKjcnoZcCqmADIQ
DtEYGLaEGSkFiSVnh+kzt/ReNFGxQudh7BR2FJAxsjzI2neFTpoPDnLxJqJKO1qWcheuWsx0bYFc
0MCBxSTQP/tfbNuNj8tp+kHm8GUaSPzGdTd5C/JP/0QhsJvalgKCAfatVyOV4SMsCnZmAbRasSla
qzV9QEk7CeFIPAOOxWoHywBTLZ6YXL3pWHMm5XCGSnQMEDi7eM/oga/MfhDhGqZZ/+kTrxcSxLbK
0DWFYrbW3TiV/+9ioKzD/oDD3FRcJW2aO/+0yK0NPEHI1t9lGkrVdvZ/jAxu/dwSe81JyoIyqAP4
14QzwnCbVgL8eFE5oGnbtRvttcJeN0+Fv7MnOjDOEkfxaioiTbGckiZo0b0HbLybI1kpwy1tsfUg
3Gb5rfhWSA48tmHfDMiysjBn37gvfFQ+SjEZFJ4NeIFvLZkF3Wg/1JS7ffO3GIAf1HfIRONRZmkS
PvTbw5RPSEDuEM2yz8zysmsqKyXcsRY0JuXiENPoUrb8y39hKqtSOmWVv8cS+ZRQjxg78l1hI1hs
MbZpnd8Y0LfvoznInJ7ZxX0zyprXzeknI/P2JPojxLuKKIuxo1A3okLi0e7v2ImbrfnA4Y+ZXA4P
DFfehGGMBEnKApcx4tEgN/Irm8f1l84SiQ1KoTuxvbcuMAHdKDeUdol+ZyWDsTXYTPYP+QAS3wrp
nMQwwCnocZt3UP/Y8FLeKBEd6srfxB/STzHQFYEocgegvbYed5hbvqh+QYHnOeeQ9weMBKKgeODV
tNftIBEt4CTa74x0Zo8sI/QIzGKmCWQ9zG5A5V5MT2B4LkLbzfwdDltSZ53wIdS/6qjviFavtfZU
ITJaJSm8jHY4/zUKTnPlfyysJ1L5qnGXragxriW4ojdh09Gg3dvfHYlGmpFj5WfYtEM+xWmh5qhD
HgNMlUO4txppvG3FEQ/7eW0AyiQ8HTds4+jewg+4GCYAVkc1zqtDte2sWWA6ClHabo0+ZzU2SO56
ZaQuSlwGvx9g6hXWsHVzFQjXLVtUTshRShoaeLG1pttha4oOTXqml8ONMfpPJshJMevh7dYacDAM
nBux7VG33zdR6tv5GjRpm5yHYt4UxmqJeLLygyW0nK6rwzK1+jIhLsAjCWCNxaaGYeCzTCAa01Gh
d8cmAIDtLgHRskWySEuYWxvsrZhp2N1+XFKt7JdnK03joDEOYdlYqu5jHIfyKTSM70vVkhkG4W3y
iaq3nVapeJn/IBbbFlbOx7zUhOxf60INhyeK3y6oan/bhuf03R1qgQ93ze0PcGeSrgOFQTSoiW4c
kT8DGzBZbndRiStadXt1oPwK9vTjqx8O8Q0cGceKivLT4C/Y4opCRaUqoEzFWsamp1Hc5zMoQSke
DgNjvudOeH88SDdYrFkpF1quAsq7u5seaQ6afxN9Ae0QcDjCOqiTjkBQShbOcmcXflAb8KVPlXvN
xARvtJGLHn7sCEQX7BwdsFjXzyelDqi7BKLCi3AS1C21/9BMYbH8OwceZNQ4avQ5H+CEfoMJdhe3
di4RWM1x/hYG/vn2IABtQ5Gmc5FLygU3r8heP5/d4xM2lZtdNDIa0r/u+xFDYo++u08LJx6v1BAU
w0X+E9NkblU3xPw0sB3VrsH9WW083MJ0UcVXmsP1T8DfYyqyvAL5jMsc+IJdwiN5KIsv008W2LCd
wXm4MeTTGcyP6g72U3J5W60KaTw7bk1LLNL5Z3DzR2HSk4hXMv27VNyRkPDEJzHTcdp107GsVayT
sSHSr65yGLOMAQTJImX7j8FaFt/GcNfx1bh3494R8nGNt7opF91XwHe4FxMgJZ+TuHgTB7xTgBUx
JznVbizsMW3N3XPpYvNClcUR2M8XponOFZeleboR7DTuSP6xk1+QBe5tFE1Z1oypZjiD3lRls1CR
LS1TgZlIPWVGKGN7NVjVkXsG7+SWb5WVxoXajshfBJxI6aHCudFraZ2GokgWRyiJ841VkqNB7XIt
PqY+ajgECCTqHgdWnpUXbSn8moz7xKb9y30KvxT+T2Id2FNtsZdGYSbNTBWCwOp0XD4UGJG5mnAz
oVCDsJDUWaA71jLmRaB4VKAt7I/l8BPfmTiLr9UEymafqIeHlak1O+fX5yLgRRMxSWwXbS+vUUf6
PNeaWzitp27V926smUyl6DGbEu/3lWnj8x6ERPaJut8dXIX5147zRun5mDNBIntK7XlKcAbE/X3P
ea8uHISgYVUI6rtsmd0VGIatVnlkEpGs02kPaH22rYTJdXeERPBX1ISHoB5jmYjGtZjreEbpDbZI
yZ+IZL28N/WG190hZ6GujsWISV6I104mWGgCk+IW262U7l19c3dpLHKFFdNMwBvRkP/Nb/1ExsUt
yCHfLpGSDV5dMJi4yQG8szFlLaj/xQD93fRsnrCSAWVMmH8XvH10ubO+QG6hTaGn6DX7BreK0/aH
skg994IECpwve0pUhxJnNFsqBvkf1Xu78YejNFxgtQf3Her+jAgnTq77NsU/y2/d3oQkPON55SPi
SAzl0jGJBbNAzTyDQ1u5DTR5N4NhQ4FxHJm1ewLe3q4KVdEDhd6qGFMvm+M9fXdgHJTfdZhK1YmD
B4ZXz1v8CPBGT/fhmNCDOS2meTYcSuzjtUx/4Bwt8lxbR+MhFSzIU84KC8zLSBRc5LLvO2l7Gtds
wSvlMyONKqC10E9nhP7PcTtAYMa48ZPIGb8TOHFhhM3C6UBkRSFOCEM6HcJ8kqzUD/BojGoTbNWn
J00PK0Jc+AR1s18C+Zu1Iuuaesz1PII10+CWTP55yXnkEQuEh8qxA8KydgXwsH/vzvBjKSEiOXPH
B1FklRcTfcyC4dfqeSPMidtkF3O4zQCxxNdax7Kamu6XOZ+AUUAflhN3kNA8PPoHGVG2UhOKhRtx
fyfa6QcYvFNA1a4bzBemfz3YFr9g8CAgB8jdZOdnvxQKcL15oUIUHyHhTc1neysAcnwvg1FN1o7s
ZJL1YFax/d7DdUX/6LcA8ampfYQA1lK+z8wj5DxIfMhC4feANTE/i17vTVVEFloqfx82d3OHRRt/
Er22+B/ks2eeMFTk6fieUX9jdJPso1zjtFx4DtvRoCJQMsRBcyFoYCbOcFruI6136VvRxVP2jvnw
1cKmf+vyNaTw8+ylsxqy9ph8nPSD+whpZ7nObiIko7w3LwxCve8Y2K/8fV+Fgk53boLjJTsECkG1
xvU2QjwpfvOI6vZvoxd9drYXDiBbFH93WWarGdzjHSQ3JQWDf68X93GXpxt0+SQLxkg6LEcr0N5q
00GOL/uBXY68z2S7WbC1h4NOPYXxQHDYiNTBHkhHmMyx+qHBXfJqlS0QUpI3xigcxpn5gjSAuklX
jR1YdovXaP1tdSPnuy2b5AuCZFlnDSKg10fE9/lLSJQJemJuycRMdOWJmuYnMjXO1TvooGdb/53X
L/2+BJcGrClzzv7S1nVrPJGwDUqzb9JhHHvpJsovFUGpFi4N65+59XS0KsyPM130UrlxgoFghCqR
FVceHwbacdU4cWBTS+HjQGKXpjZ5bNxFXExUjMVNvwJhP18Ai4lvNJy6mWRytKpBgAAmMUygOyt0
P1zVlPOmOIzpPVGHj4Hak0DL6VtuCcTNxOCiBtTaY+XDq6hP0WTRyfrTnjs0tHVaRwgpq3hTCYGA
mQi/m0h3g5k4PaLnuybVDyrk0SW4vb/4gf9MmYTvPdoyguZNluyyWmPWKoh28WCkMCoMTurcnsa2
ZuQIRiPQZFAgT0Sn70gCTVWL9CbRDSPSQLFwd8tCmOp6qcYCdnmwdOAxkKjOYwOxoCXGaVZYcVX8
URLcN4rJNB3D1SFzVeOnDANf0T0ejEQx6mDLHNjvSRokhOx31rTIxhrIygOcOm6pDANqR/vT58at
sYCZEDsMuTmVIhGX7YGaM9XtsEe2UeeBQ41jlby2RzLRO9OaFFQhgm5BmZtUTusx7rznBPmNN4zU
a2uS+7UNx7AKvqhoJWO1jAL17ToyTYVuaXuzB9/qu1MVh+A0iArH7eylGkXf2hA8AEg8BK3/wv47
I7rq/ICuk9He3hKZ65t0Jk87EArmQu99LO3v4spa1z5k7Nsjwk3BvayupK4awx3nIqihR71RI8Cm
EmqNItjX4HLqxb6nBc+QDiz4UMLRxx/hEEN4Wvme9Ohuvh8W8PwV8FPxqlmjFuJe80yUlnXddKKx
3fySRSHu+73mXfdZ4vc9MhfE8FK1Y0Ns9GvtfrKDqHUZjuxe9Ysgk056BHiN1oE6RnMTCoTBBEgp
5TrVQwCMotOHL0ua3kCG++oou5833036nFMgu0aV2cMVkMB2kdZAvN1gHevjvjAi0TlX7r9DoCmC
bY3uA+7aOZaZ0DaAcpL7wsuBDV50+doq58ousgm8JaaqbXmYpp7tlszwEd1FQxUn80KiRGMjTbTI
v5Ddn98EELrSwS+MCpAyCViksIzFdV+mzCM2oRr8dthYE1+vqY6mehIz9e3EeCf+PSXd2Exlkwbj
pA8s/6m5YOS9/xEAYe98PcxNVnIdIvsOaDImHTlK4hY94ItNuWVT17ufDSHKcQo6mVgIl2tPIc5S
Q82ZjaAEuCU+Y3lZuCHddbpddMLO4f4L+NhN9pUMdmBlqwL+bzLRiJoGFb4U04n1jdb+LMt5TICO
QFkOLQsdvx6/GomLCM7JRMGDcVyFido0hcX9apwXhjaKj6V6oZ+LlY/VqoUoHLtlO3OfzSl/i94L
wCRJ7K48kWKzHLyr8xDyFWqOkV8PpxSUHXEjPmSvbWKn3OWlNW0lPnCB7utyTbm9SaURwjO+B0jS
tCLcP6lxBmQzyKNzLxtuhJUnzuCh++dtlgjmj/YNy3lFr2j1EkKeF7e9MRy85nGOBexBMJ/7FFhr
Vs9kwrPQtH0wtOJnAwYxtwC+1AyDGfxTGFBQNnA4zM1vf2YOfJx8vGpmjm8t6m1QX+1AJ9ICpmFc
EMUqf3rTo3h5wyhg8gY+bgkAgZIip51jvoOFPqzFncYTtD6RZMOIXd7Hymhd5nHQQVcSKPnO657Z
zbhxik0odw+1GuakSwGeWO0YyBcAZEdFw/Akt7viMUaPLTDItWCrTgnvTy6QkHWMEOce5V3zUR4E
+qqEoaXqFRYIu1yFeE7zxFT61AHW6lahff/sZEU4vtXFdH37nbejzOTzodfQgNUkANmoSmwiJJCx
mesOtOkKRhQNb6ghXKYg539QAO9rmvyzjFyURcAKQYZoPzxjmSplmW2wxQmcgXwoCfIObN8ad0vG
+A7LjoumER358EZ6AcR4AYp3BnWucWc9WAFU6KlNUJFPgD1MIO2Rb8FcD8+lBtKb7qs4PYtA6SAd
X8PKpdWRizppOfzPjRBICXemaheeF2YJxh2OLRxOk6xN61Gb0x3fIU3eKCvSzXB0GqIx1+v6GmAI
nc8GsrtEyrUkt2nR+Sgm068LqncfEblFNGHUR2SfOnYuVH0tIaWG+5/JFG0Vt3w8sy+UBrDxJzwY
XAEKTPcemDu4YEBFIIqY/luBoJpxvqQS4g/4CWGX0zGdeSJGsVMyO40CsbbQs/gIaIWN5ipuQ+tA
N2v7YbIWbJLmSqK2rF7NEDg7ionLw4YoM6cj5s/kDj6j+wBlr1jl/1VUo05yJkwAAM7oQk7JAZ5U
jW8zwzdN501VaUHM003tytM3tayFbfxmNs1t4J8Ktmn9HU6qzK2IE4FJ9gkTb5zo6a7hJLJIIVDN
APyNzZqzBMw+6WZZveXAq/8dLlbjJUu1xoApyUz0hA6hUG4yQb87d5EDlofuNHnC32xch8poDaBp
ALK2sOhgY/EGWNLzf+WNjC/Fm6A3DegB+kmNH5kkeX1yMWJi+bwrlA2Ri99jY11Fy0k0g0fii3iz
e7u807Tco68RibQU9cktFACByjIZOKh9a6Qb9wbXs3ZbPZOjUGAQRPfyLmU2aIQtEljRvwjr1F9e
YwEjOd8hf0Kowp2969E4HERhM/K/YjEHGm8z4uKFQFGMNBkLU7PNpGI/YEX8xMzahZd+oo9nqr/T
rh3c2XGdmaCUgGOLlqRjEz39J1MjPIkN+Cu6C2bH3Iung5qGj1npN8wxCAUl0ynKqCmL7zL9yIzY
rUhQFySfB/FpexxaOUmNmcOyTGY3uwbVfeY97OCtLM0CKv+d4XZXJ11EZFKlkj10sTDDSf65hZ/I
0wIdISifBlCpVqkbASMKEJHkvE4vjfnBDqjgqqxS/PvNENsBC6gRXv7xEMQIwMLsxA26m8ifKtvW
bMO1D9aI9qWMbhzxJna5s0YMtjNa+7LzVHcM5RMecyaHwb3kW2mfqq5x5NqsR8eRjFAUKTOkeAXI
czbOAUDjoZmS3f74+h824hzHaxwSq0sSbR04JxBEZ3FQje3hCfJYOqB83E6dygEmccqJLyvSQ84r
GZ93rFu+C1GbdF88MRWtzmUxLURmvGQwAgIV0KR3FPferQmEC0yegLKArF9jvVtcDu4S3OL7i/cC
caWoNqMGpmnU4R8gr/PIPV69zw9ExLf2NHvks/5mjeCedIftqzxRI8ITCVl1zGakkpxnD9p+42AV
rRuM/Y0wxpDMWd5iBxPvBLz/kw1ifV1LtCwdPelzh/rYpP80FLQOEcwca27Eu7jX6HfnLDqIG7OU
kt+PHgYtyQL7T31dbf5uJ9asTKysRDxWP7hFV2M8+xJIIETzSXQ6W9D+en/IGqjIOWwEpjZLuIyK
kQ/fuGOugLpcXiGn6o/48sBweIFWqkDn6WfDFj2ANk7KwP5vXvQwgRqN0eFD6FDPf3YXwIMsFpUa
7kV+NMaPrMeHpXR3U4ScCFqhpzF3CNVP4oH1TiQmu1P/wqPxUkDB4tk/Y4sUwfTLIDHOo2AeFrcz
kp9gYe7GN7IU3Woqn5PklG1k+38l2r0gAoGeT7PnIT4afKU9vzQoAgP4m0tjWulfQuPYF2xt+suy
dyt0yLxCigYvHT0/3NdPaf97QCmH8RX2ZghMc6mmKGd4rVBLIL6UTWIFPhXDYmCyJ/duz75eTYRY
AyWqDX4FasZk7W96YElzFyq/Uv/KXz4JrHvRhAlZsJ4UW9533cxu4fGhB9nX82mOZ8fX32CJcZBG
k+2UuMmq0kVgbIUCZcu8ZnhMSkm1lJk07hznkkVRZ/VRA8RnlP/nE0NrU8j5ZLzi7b+PRmUd1YGC
t5zKerkq5zn5nRIhfCQKOOekqLNsjVKrRz8wvh3zSTvuFBj2luCITZDqTpkXLy8KQqcerBh3cQbi
LFt9k5qyd1chDpWjo+TNvMDLNWNfYh5ZeyvQCdA2pIpDbYT9Q6KK0ElXKSkooqQ8Fire6jYYHbGM
h9MzlFkKTowRl8H5tNsCQv8JziU/0XS+GrtIVL1n+dx0SeqkbgLTosks3JXZxmDeITW5Xp6aaGX1
tA8ADhEEAZWRjUa0b+/TyyWukxVDWKn6pZPI2pPp+7at6pRs8Okip2/7KBU15J4mSm+fNtCNVVX7
PUZ/bUm8agWB++bxhsDLz8/eBFxToVwbuXf82dEOILqz1pZ0wjUu59PL5VQC/xqu2lhPKyTVfwl7
CRLryEJOmMm7+f1wj2S52fbcyoUTeZcTERZk1xv9D6BNePumX/69r1FrvkleeenCIxlHfkmet4wd
NbV8ks8lopsZE5lIGomKoE84ikZwwNGt8FbDw+SLLZ6u2Rqr4GhOSFz+MN0f0ZIGIli47uchSG6J
QHIAT6Pmilh3DjL48omYlAat2nJn79ccKStEKsDPvC92oAiotOtfQEg5R4u0Wt+gzYKPKFhtSJKZ
vSeRsAlSUQeFCmkYo+L+YJjjrUptPmL3Cb3jKQVGU+VGkRGfmMgOvhxCDwhGcyNhj49EJIxuRVF0
0Fos/mffddABrmTklyW/WIiuMd5m8ujTlr1RRr9CKOCvRpZmAqp/ex81fTSOLlZfo1skEzAm7MrW
laIRjLaNRuRQTncbB6xYFx6P6cfGCKoh0DkpEGbxqMf6sBtUIxajaYO7PYlVT/5t7k4wu+uppQL4
CD4C6ZbFIp/0Y1D+fs5iR3c0TENKgV40b8J7W+NWc9Y9ySt11sbqmtXCUM0sOHCY7DjdaOu8LgLJ
0GGjqyy6xvfuc0Qq473syfQKnapV4jpNutZiBYiA21VE/iHLZJrTJhkwY/2u3o4TCvqAmYAj4vnd
J7DAj7dN6yfmGskAQZ48EBYDzdWZjNbNkmqZPj4rdD5onC3cuDz+XsqNoP6rtbNr+AiBKG0oIWmT
3x3Jui/BXpuk0FqOmeSCf5Tvt6iNkdt7zSp5kEHB8sbPtO8aGJ9+nFtYYhl6TLLDca9/49lmSV43
QvZlYKYA3+rsX5infoLGNmO0AX/VBM8ff8hOTmFner1FH2j5+gnMvhPDxUAtRthzPtLEFw9HKpW5
Ch8eg3UnP9DO5DpZZuss6vz2Wsp28aPaWOmPxplJ5X8NpJmL1NeO1aAtniAhoTVJEGucmJh+H7P4
ngrLTJS3kcPnt3eI5ciPfuW2B7XStmkEmghO44uCQ4kdh/ujuV0woerZvEeORt3l0R5IZrMtK1Xl
Z8eGNOgW/icig/i5J6y+rnhM2FFWEgm+mzhtebTZd80+2b2VSaisbQbFUk5XQgXnhz7NcR92Y5Pa
1vh8x8lfpuSohcZBnCo+Y2c/2RMg5c8RwodOuICE90wyMKFbaT4sNA0gXRTjYa18XbwMNjS0+Lpy
e+s8CsNaUOr/MVHhGVwUbyfOZ/7ZsS1eo2j1WAmS4CrIenxxIQdMyAkIbf9z2DLgHTwyLJK4SAUN
yM7cxJA9V0n9FYjVndjyUVMpS18HmZpIbm3EOoZB69snN1u03UjN6Zm7Q94W/aF3EYLFYYutNKyn
D65Je4jKEsCWyNE25r5aXCzR0C8Jt3sbmDlLrkkUrefsS2RbLNwoGHDCcHT/ZO166esuwqlTV9TY
KNn2+EDbtNBIiJIJfQVSyE2kbRMtx+HL3WPXaiJo1a6iThujklhCJSLlXKbb2qJD7d3ySYozcti+
hMHVyEBLHj1u2Ic/JNRAMXGMXZ8IGdYt5oWN4uebDpbBTTccSx+8O9NnHkktbZb4m4Eh0Y1hvKXu
TQpC876mhVARnNULnCO7RVfaO+D2b4r7kFJy3bsgfgOKqTuu4nz/ccQO2J3LuimkFrsonDx2YCwW
DLMQH6cQYG+8tNbBKw1EnAV6HClEWl4Rs/puNNE8l8V9/fe74pvsL4T+Y7dlwEnMszRRy1fq0duO
zVHwfzLftJhpI0c8Kw1qGaWyDvu68NnuwSQ/dBOYQjoWKToLDO97zWxhUi7mcgVA0yXQZioTuED0
IJVfTFkfOSU6KBIUQ1ejz2EVzRt1bSt/GwtM2nK4HkqFETr7hacRkkoHzcKdoQd8QBs13TjOjksJ
1ytf8ojL05Ty5YzgB36phkGvz6YfK879G0JJ19s0sl+IbadbjtDKay6wCNP5q4eGGWzF6IRaHhZD
IcBF4A/jGLsvEp8MZA+gTir0ac2U5lhWSlQDfyIc2mgtsTDnjGpO0Dv5fTu7JFm0bjmrOP9cCMQU
GRcasoF2kc5k6OXaaJ/MYWbreFjRYflqFf4lWTzvmIa0LsTFanE9TaNOBehwUbtrdHbRlB9reptb
OlVP0Ovgmn1I/5PMWOgC0Fnejs+MtwrKrPBadeVExS7BqD1ewiWTUNnmhtSfZZG8pm0oTvoJ8qwd
8hp1Jlz0w7TVJJNTuD0x148PNWXE5P9Xp/oRnZ+FrHTCTU9lGTvFgrZDcnyJGGt1tEHTABIND65Q
f4E0e1NqYcRgWLw8ZkZ69lYJvEx2TlrgSwQk5FS4plfHHE7tzUCOgf3REzZX5+4ncspDDwvK3lER
13HzIJxsEuVrWLk4Dtr2E4D9KlEbIPPeUhYcuN9ie4NXowM4JAj1cJum+NpcWEs/5g614gmqFLRi
qpnoORFA7Up24m0c5yvgQEtpgQcGg960m9gHqHBdPyfZu/SlMcfDvgcdXpqm1DF2FsADN9obHIvQ
ylLWqq69DOsh6eB7GJw6jXChey0n0yWQ+jzX+wTngloR88Gv38EwGIuKF7hLTSdmSz5XT+0y9Nix
K5plSO32THpmPH6N8R3k4YArJ11ZMVSnGOhshLYCBeFsREnW6jumSXmynOSTr9roFr56UbScLCL7
ru7DFVzFd5RsoWHLQuUhOCBGCRJsae/+3PcHt/ADZGsjNdgNZm/VhyFeSEngt1UjeyntU/YWDUqI
87cCBWutkogApIsdsjvHOQZe2uAhpUKriY2gRE7jj+FdBVGVb04hvtpa+8ZPrjow+JxpBtubztja
PDKZTbHjQGmiQmc0mZLfNUO6RryBA5RCUzs8C5Klnd6ZPh+Lw7Rjj6SSnBsSPJFHDk+TBf63Q43B
0rjjWb5RsfZRYI71G7wEA9jvnx6MpCOnBEZgEtydblOxO1pNq74Jbr/lVdVNtpNQDZ64AQEoToIJ
bc3qjWoKj0KbkC40vmbmn9ZJXWmY0Rv+uXS4bH6U7FAvvoaANkEbuMFChJlTS377SH2CpFTcNgPE
7YaDGanDYe/Dw0bR0uDmbrKUED5EuODInfGLKawHkr/e8T3TyIN1p0ascRSNeCZMdFy6OvrjxnVV
PLK7NBiPbyrr+ttxSWzY9Tv2iZWrf12V2TYUCCHsfFMB8bTAjT1/F3IKz/Zcg09MkCbNRdZakMYd
uO0XrcpgN8wgpfWOJwB49asld1q6d4qL57PgXm0nnDqwt9E7bv+dwaJgsMTNe39QupK7O+myXTQ7
KCEE1ltjD9iVW52GK8LsloMxQgqPTL1NbvbpmeFRPe2C+mL/ZhWIWKFG5Jm6CaohyuijQ8mE33z7
gF8F/lZVgzns7O4yKFkrJTU0JPex4F6Ed80hcNZF2YcJf/8ZM1f/iHSYddgrW1DpBUVeKVPakyPI
u0/xwDS1cyYGOr2nkstCqsfUjrXYqn4ngX2lca+OZ4Nbitdye1yquol0RslvCzdOGSM8fHqg5hX5
whSzWcVxhBYMoV5VrJJ4Y2pnv6Bb143QepyGsqN/HoiQV9oHV6hhMGSMpheUnbAF4yJXRkcOF7Vi
X/iYMeNszJenTu4rfpTitWNnLbctCjy0MLovG88CQqx183flN65GPBA//gH4JvarLAOSIHPHEEef
4ZqiAaIuLJ1+1GEYFQWBxmFefMZdUa8DitVKzg3QNbIhyS+ypb1O3TsDTajYpmd/TKVTvWyTBGdU
FtA86+x6ZtUx6BZvxnNPIquYsfh7D/b6J5uMqjk/ezoGhJLKOFh9nBWHW44Y9hcqtVkaUs53qN/x
fax323inGm1tptkIU9A73nsn/UfTksEnMbjMSz/mr78e/3uGiQX1cNKXP3ZL+Rm3p6lHLsq+yiKk
rwZdlDAP3F2fSlGHlkRz7CZFG1w3L79rFALmsf4qiPZOUYlNguu4omWPUnDXzEja8sY79+I7hbIb
4sp+fDcMn5l2G7CP586dAUkuo5RaMzLgyPpeC8W81Tv+G1ENBJBCTk4zgzSui6NzgeBJC+g4+ISP
O05fczPr2UiKPxBg8h3azxjPk4RmngXMirQZbUI67AWv6tI/1u/lGxuwrc6pa2ulyrhe8/dQTcP7
xQXzXbqn4XWgN8Ak30+ApcFG7RwlYYnzrdHTscRe0r39LUq8XggYXONwcbaLoCxa6hqbe9KdwAaB
v5iyC48psI+c4EScC1FIh6twjEIveu8pqa/JL3qyTFcxeYOZ2KEr+kHjB8nDVZaBhvVytj2RLZ6D
lEx4U8cibCEGVyE3dzhyeGrmJ/evlZcFFfaEM41UuGh42tZv7ubyM19/b6VElZqUESRVA/G3LjK9
D8LLj+CGQIGK0ihES8bwvX262/VTLXgEyoEXLm2PHxUf9ZEcj4TETqDFpHBwGFTaJQxmBoLOzC29
uDzefW8RHLqgjFhhP4vtKHt4/T4J5WX2bQ7rWt2EilrhG8oakI18n6NVeS8mH4sr8oV3U0hmh+gS
kkgSvbh0CTkL40ZjRyDtP+ns45eBrZITwfOrCj5f+ZcC/gpo4TycBQ024Y8UvKz9B6I9Ranhp2ob
6G084TU7UPnfzR0M530i5RYP75GCifOVQ7tvtjcddWEPDiwsbeJqaCuxh4oLC1wrC4QTxZ1SK58V
kDDc7F5Ue9qoM9jZuzASSd/6ME9kXsg7JRa6ecj38c7RYUWFbkpN3kkQM3CoOp/SlIiHwdqPzfsL
2DGQIEO7SZmC6zb2x30TuYfGOOrWQOg3CQ40Kcq5b+FDC5Cp1jeuhuSLDx5fhpKsZim+sa3Igjv2
okptxh3p1oSs4gdGTg1SVRdF0GRHG0dlNplsJBaG4JPvcytfj5abUW3iAjY5iZ9yv5WkllhLhZ3F
2YMMs1hTk6l3Wp8TpuDXqmlch2jMV62v2rS7IoAF5OAtIq9O1pg/2+E4OAO0b+O8KRmN2euQPsOt
L9lDh4GwqoQMGkh5EGwxb8albsW/mW7+u5lG6+lFjj/3RXMmfwNW4zhn/QNi39bBIawDhZJYJUEj
Xh/MIawCj1C6qrgc0Kw4o/8cAdO9OrkmNvLKcGf5TsWGVN21DtbqH9n5sE7fRXFzpcZ1aoqKmCtR
8UBp77MOolxpfZZJNNtYggFgGtK1ogaV9OK3Db8/5jK9ydbz+/MpHCPpQa1nx0zljIk8lTy0IROt
ZelNI/3Mi8+29/UQOnSDw+PmBtI8fPtgdFF3/161V6vHE/CPVDXwef5k2hRGxnm4/iRD7Ha+UaOb
gsNOlr5zWQ8VDhGPD4CcW2WljLwGt0vfFgfNm9xq6/LrRBYbd9If1z3wIxkjOy3Cd9KFRrgS+DdL
S0Phpw1VYWqB2Z3krfM+ep9cQbs7zWVFsAdX+U3lAQOWyj1YR5yW2QEsH6rogRjKtRQx5w9VXvMD
OuPuMmRibnEO/5zVCrspw/Xq8GHKj6zPtFP8jazI0/iYb96Cez8x3eDqBRXI2NzauDJWyVXey4kh
gECJ6X93D13v1nC+/gbXZtYlBXUGRixf4cvLhVu/I31lIX8cKz50YvJBaFilXxyW6PN6ZMhjBnvk
1RvQnjuEqIhPFzGGNZoDQULkOVsiW9XP5QqsGYkX++G9WnRbnfEHyfxZ861uPW0rFRiJUVqqgZbm
0z3iXa55N/hgq6KKd6kjQdv7r68UDXbveF98kbQHJTnA9uCdAwT4pQ8MU0c8mkNWT4mjwoEnYE04
8Qm03uNpk0Y6tP6525k+HJNCusYRAvqAzbmW7UGHXC/xl60YbW9oGjJEC7UT+qRHo/3kBfb1kXFj
lgZviVKxdawFB4rHG+LLpY4P8XBrhybgCfEIE96TCZop2YB3Mmqp+fFKBdFqTWfvPH+4sYB9rTuV
/U3sxmGPSt1V0SBb4/3OKbp15pIlf48Bl4y4TmNQSHqnTjMX/45oXGd0m+qPPUGvQFLnf0BK3EbV
fKuOzgVBUHOihlMWWNyH86cR2/lHAlP2fbF4CHLuL7VSoS1AGQXU8x0D0DYabUd28g2TBWA6Fc/R
oAxE6nQbf8VGdL9RYy7RlOWkOKY+NfFR7PFbcnsEbVFsjMfF+Ro2lsNCtr8zA+GNwMkCdS8oP+I7
zYg2dB+K25EW7B6iuURk3FGpsXtaLJIukiGxEyxskLCTIveqK6IpjmH/zLVFva6L4248YCZchZan
MtXKj4d8BjIKl1BRpbSbsgc4AQ7H3DlKj6lWdgfpluc4bB7l6tlb+hlibDmdLnpm9ZRMh6IgKsgl
L8gY6Fq0ZKZNvxw0rdbexIY5DBCuXIvQOago1qzafSH1XdoyGgZQ/Y+fabp2pJF+YH+cD8swv9wu
jBzORFpniUz2LXU/IUIIShaB9sz5UR9hW36UcLDDRYU0ZHPfgqbNFj7KxNH4OrYhkHentqgWVOg9
yaE0Ne70qC4/wBvtiNlzMtW5h2rYJGMSegQpxBHmFx0xOBlJG7RJS+4/IjOx8BQoCsDpYuFs3ecP
FMwsWZGNqTNqDXK84YK4VRvvCTPTZg6EU2qDyUSxb03231PbmBD6tqMYKk+6y3heeZA+p1xLsIlK
VXeJUoypvX8RjIEbPrPYL3fPUNVLzV7UgSR8rQLDn3TEEyz/pD5SfPQh8jsVlitL8lua49B6GK2Z
x0+dfLmLE2aWxrTBJ86bHCUl5pwz+53gz3UduMuCO4pkMnl93HCRp22fL/ibw6wg4+l/P4Alpbld
REzhYTZv1uutzeVI4/8Y20kEEYwa1hbE5FnVy5UgJMGFJ/QqNUMYe4qGunCVFiwCV1WAlLq/Wxt2
AHTXkzOv45sW8W3M8jdMo1T9w83UCr+85Wur+vpJ6FOUVJQq5CO57Kmoj8pQDPpV067djZzH/KwG
+sxNCD+1AIa/5XThoJuYYVQSt58lztFPjmAQ+dK8LaBPSO5TrO/e7+YpuXO1/jEdcwJzmAKXUJxz
DieRgKNm2ky5N874jqHB/ROfinIqxeyB4b6WWmlZVvBc5P5P0ZvxuUoK4n+AYJrDESCmhjc8L3Xl
+y+l7YfctItR0v0+TWhdA6DrK5VH/mbRj9pdBTCGAa06nb/jt3fhX9NWXypbsNe4KCYKwWJlVusw
VuW23TpocJ0cquwFHPTV03NNjgPd91tkKtr6PH5AeWGCuBYkQEfDls3ZfcyiMCHpVKoXQcv/ZskC
yA35gSr5pMrGFNjITHk1nMY5pKH6HCBzaESHC8TStl62gjMWmXyIngQTXRVDltLw/Gjoa5a33JuH
IsooEoDVgud6qJkGRY2518UcstFGn5L+oq+JhJecXCLrVISu5H4XImqysznr2IySamOB0LMjjXHc
+yejUdrB76xCIemJOCB8MWHxezaToEvPVPSahGdQD8eYY9jEhYYiFHL0nQ+RYzvw8Lht6iNRjuX4
EkARqob6GGLLhFP3RZMHdVV5G8HK+CL1QJajkL7IVq3mmLK5N3tdu7WYwkMP+edboJswibCy+uFV
I+CXrrkpN78mIGkWpmt23hMx8sBpL8jKKaDVqX9Td71q15qpoDmsFWTwNCoRa8Zx6bxu4YVzAws+
D3D8N5JsTIyVIlxwQjDbPCEjaRz9J9TJlT95VwMumJsKF7abEeTGhsDAV1knVtnlkUT5LDvjawQW
9z+C8R5Frhi+d7Xh1/ZmsUkDluPivZhUnrNq5Kvr28pfCoPf4aAbmeoO9oEIyn6auTPXwT4ckmXD
5+ebOJtH3sQlBnF41DSOsUgMpi19YQzA+SR4hrGhSN7BJj5+O/zyev/vI4qheo6fWgaDjv61ECEW
qVKYdbNQXLE6+f9iKv1NPXdhmtFMFv21Zh5UUNjKEkBAowBai4ltQi5OekFa4ziIFHtuwf0kf09k
QUTneB/w8WICUEIMG2u+tVPCv60yDsdCYMhZwyMI1nEVxELb+rTnMHVmFkj2jfi63oDStRFcsKwQ
luD9Q5sSN2P/Y5vtgG6jhmAMgycEHzz5+AtK0zBA2X6+jy2ylnTeU3Opl+hwOCaxBsgHUWgSktRl
9E8mpzfdgoH9noBQQrs3HcnAL9f63iNRxTen8nR+UK/4YkXym20ptpMJpbjpe5ogdJIcaEAiwdeY
XO8yCol3Lk7jak4a604IZhZc0u7+labaRjhzVhwuH+j4vfU0xAulrUh5bEEi1KuaH/orErK2frnA
Vvsu0GqIEwrIEWjcKJjWsw4t4s9AUEb6Ftb5/hkwwpuPpLhCoXqesc+Z1FtxrFL7gJ9euGZUXwQv
103rfaZG1XwylDEdCPKSwhTx6jREV8L/6yyTb7wAWWBm5SbUY5sYUk+nIJrqB/8SFAjQ08DBm1uq
or/iPPq25IHDb1EoZ+DQr9jdFphWrZegnl8GQYWRTb1Bq6RPrM0esP/For9mBSpF2rFWhlhpDIRy
P5+7uRKDOV50y5srytSbtdbHDSjxgOwbJYIacZUwdGFwGm1hXJrWGgaZ/MUue17ZvI3PUvcofT4o
XfDwImb0ND8ClBWEvwOFgCwPgYP1gNzDubSfxwFS8/5QjtD84AucT5xVi8TWj+0FqQF36szMIcHS
zNjFuVZaESm8nHoYIs8Ef5tYHMw6Fj2a0j796H94GtZzsBSTt4mF/kGp4voMGz1Kx6ao/5VL3eZd
TXAP7Ohohy1Phj9NXlUYSgKY1SOhKb3q+Su1kTnAzUyJuIgAxrVU3o3hAvLhVo8PyStUsUbOmado
Yyy7UoiphpTGy5FiFoC+K5bY2QNNFsbQhsoFrXOk1VU+BzR2E2EmjL1r4mQg5+CLrMubKOOzkL4h
d9HdFb4Jh4K89wMBGBofVNYMm1skpNwUKq4WltPHJ26zpF10CVsOHkBpMKc0XWeD1zYWKgbNwVIT
p8QvvxgBjZjfu9qv4oVU1iO0k6PdhnrutUyV4npno9xJk9bZdPVS1hr8NIKw5POWTVDvbl+fwpEQ
Cmw1LeuGV7qsCbZTiT0AxkUxW2xU3eSML0FbbHQpVvao64fHtPjN40CLrNnYq2hFyTnWD72+7I/L
HNBg4WDAPBmmfpJrozpVaiKIzVwbbuuqhdGgP31imTT6cufYnVRLXOEEezCx/iQXh1AcVC41paad
pz4Mf7yL4qi6pRfBH95ezE/sZCLbyI02i4cPi+uzQsyyuHwlmLX/SseY0aJgmvlF509mdg31rmtP
ux3DzZUdoT2KMXZj4CZONd3rFMUPCabNl/N3n8eDfqUsLHOfyMyiFlXEYBkqql/KcGx3Ev+54ZkA
assTA0XXBvS9sfvrXU0sWnLjku5lgaH4KEVCEBB83P7//eSEcBco0tF0iFBqQgo1ThwmbQ3Hkv7L
bGRhfey7go3c9dEQZAA99VUn2tIYu9LrATLFxz3/Yk6YnXSRbMSDA9+UMBz/c6ODvV6KyIkfhAUy
udnlHJRbJ5M7x41hL0STVml0Y5IeqSeqgx4z1tS08hs8NLfE9egbgAXdjD96USIz4yWknmfsyZgv
2rL5LliMdipvSmvTmbTkM8BmlzaDqZJZh5nRE+YDUW5HOq2XiUa/RBSma2y46Kn6gtBh+rURKKMj
ylf3Cu3sFU+KrFBa2HQAdjizl6C82AOgjOmQOFDMrKfKGJepdCjKhPOtVd9Xx92+34d9QS9vAJ9U
5kZmFCdj+CDmziUORu4g/Y+34DjuHDzD8qSfiPxLyq3t5NtSA8EPA9TrvRWA8HH978KQWq/b6fP8
olsEJb1yB1jkQ1/zciGSfnhKhON5WVnieGpdl262LnY+ae773qrQq5rG7oPM+Yk5kfwjWgYbmmOl
Kee18C2j0TX12EX52mnQRjWFAg513NpmR1vZrkKtzTDkvQ48zMiWMWZ8En0T/SbfECmzC329asaA
SP6R7xYfWKSN15C9zL+M5pfrjxI+3nfwe+kFfJv6CZR3M4Bj0SOiDrPEqVXNsvgPNtb/5JZXnLaT
r96mcIivWQmyC1s4D8xn0NQbUB+ANf1mGFRRA+MtTYcl9ZicBPBlPCU6v+nmqWUyQT/Y/O1tEttd
JQ8CH3eU7QY3hoAvicbt5BYVTD0C5LBe9BWi2+ZZH+FskRjhS3Kde24PrmyEOlxSMUAWOKRcyX75
N931+rlxCgfZSQVq+vZnB6BPNIpEIp8nv5HERr12bBPsxikWn9t6SJIe0RA30rd3VZpq8VOi9QB3
bI6ggVNaPN1ecJVnhn8G3mbkLNK/lqCzot6M5MPuL+DlaCCUcjHoTwhgPiYNwCss47rRYH28wCbq
UCSNitHbxM5Xx8K1CLNkZV4NQoWCm9RTnE/Jks1Uf5LtJV7xiAwTyp2av7YK6GDf7d5cGaHQJO+7
GLESUixfGM3JpZ23dHA2KaFzZWUeISjjpKV5stxujbAJauZbV9bLoC4dtb+WPu8e1meHlq2SBXRG
fzlOkFDImPNlUCppYscGxBtCdxzWUvY+suWtKF9Pwu2pGZ8USn596JCZDXnfYF2Tm801XLys8Rq8
x6Mcc+Pz6ASE7PwLwK6PQ9PRCVpGU/JIa8s4e+MVxnPMIKCMGW/zzhY5ZjaX45yxvaQ2mfHiHE01
o975Tr47UoJFGXEf3A72D3cDhMK0xVAeJoYq9Y36tk5TBsexA/pTNoTfaBoAISIxzpCqc1nLKr4X
J9YX+f+hzwl600/EibxDQlRu+7CzUETfPHt81sBp2OlD6452X80PZ0dx/qgLm9fR4GnQMF3lpzhR
A0ekTQ8/YTBSguZYAZ/zOR5dMdsIxhXYr+IyLeTqVwSkbEXucr9qaGDr/pPy4EJ5x1ImiFQpHqOw
tyfQtqGFgZX+DsNSREcSpVp2VAi1gWBMXeqW0VB5BY3C5UTmG66k8H4aEQ5nYasxVJ3IKDwFRjou
4W2B/M5nD7+rUtKTDfgL1VAjTMAX9oyJOeZUWPviMScjdIIqORJvxzltMrnkurfkngu7+DEl5zXb
gBAnAac9oP1H/ffL/gnmvH7ziAV048apt4EjpIWxzP1L5Gsk0SY2OXZCBfOSK1JESiTJudeL3uOn
fQRSqHqs4wqTK/GUgUuptCqac96DXkub7tCmg6UsarJFQiG+l4v6zrHbmeP/vJKb7+gC7BolaZLv
KSWOB13F+CtjMawq0Yfp8XGX
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [17:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n291_3;
wire n302_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire n917_4;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n529_11;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_5;
wire n810_6;
wire n356_4;
wire n245_7;
wire n581_7;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_13;
wire n259_14;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n468_11;
wire n468_12;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire n544_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_write_10;
wire n316_13;
wire n353_9;
wire n259_16;
wire n245_9;
wire n274_11;
wire ff_write_12;
wire n544_9;
wire n20_8;
wire n581_9;
wire n390_6;
wire n10_7;
wire n383_6;
wire n371_6;
wire n387_5;
wire n356_6;
wire n471_13;
wire n271_15;
wire n262_17;
wire n527_16;
wire ff_sdr_address_9_8;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n463_9;
wire n465_12;
wire n523_26;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [7:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_7),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_timer_12_6),
    .I1(n810_6),
    .I2(n356_4),
    .I3(ff_main_state[0]) 
);
defparam n291_s0.INIT=16'h4000;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_timer_12_6),
    .I1(n581_7),
    .I2(n810_6),
    .I3(ff_main_state[0]) 
);
defparam n302_s0.INIT=16'h4000;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_6),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'hC5;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(ff_reset_n2_1),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_16),
    .I1(n581_7),
    .I2(n259_13),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hFFF8;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_17),
    .I1(ff_main_state[3]),
    .I2(n259_16),
    .I3(n262_15) 
);
defparam n262_s9.INIT=16'h7D55;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n245_9),
    .I1(n383_6),
    .I2(n265_13),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFFE;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[0]),
    .I1(n262_15),
    .I2(n268_12),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h5DB3;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(n262_15) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n259_13),
    .I1(n914_5),
    .I2(n468_11),
    .I3(n468_12) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(n265_13),
    .I2(ff_row_address[7]),
    .I3(n245_9) 
);
defparam n529_s6.INIT=16'hF888;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_13),
    .I2(ff_row_address[6]),
    .I3(n245_9) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_13),
    .I2(ff_row_address[4]),
    .I3(n245_9) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_13),
    .I2(ff_row_address[3]),
    .I3(n245_9) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_13),
    .I2(ff_row_address[2]),
    .I3(n245_9) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_13),
    .I2(ff_row_address[1]),
    .I3(n245_9) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_13),
    .I2(ff_row_address[0]),
    .I3(n245_9) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_13),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_9),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s4.INIT=4'h8;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(n544_7),
    .I1(ff_row_address[5]),
    .I2(n245_9) 
);
defparam n544_s3.INIT=8'hC5;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT3 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_10),
    .I2(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=8'h10;
  LUT2 n259_s9 (
    .F(n259_13),
    .I0(ff_do_refresh),
    .I1(n581_9) 
);
defparam n259_s9.INIT=4'h8;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(n268_12),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam n259_s10.INIT=16'h7C00;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n10_5),
    .I1(ff_main_state[4]),
    .I2(n245_9),
    .I3(ff_write_9) 
);
defparam n262_s11.INIT=16'h000D;
  LUT2 n265_s9 (
    .F(n265_13),
    .I0(ff_do_refresh),
    .I1(n581_9) 
);
defparam n265_s9.INIT=4'h4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n268_12),
    .I1(n245_7),
    .I2(ff_main_state[2]),
    .I3(n262_15) 
);
defparam n265_s10.INIT=16'h7800;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'hC5;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_9),
    .I2(n581_9),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT2 n468_s7 (
    .F(n468_12),
    .I0(n390_6),
    .I1(n544_9) 
);
defparam n468_s7.INIT=4'h1;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_9) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=16'hA331;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(n268_12),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n259_s11.INIT=16'h8000;
  LUT3 n245_s5 (
    .F(n245_9),
    .I0(n10_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n245_s5.INIT=8'h80;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n245_9),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam n274_s6.INIT=16'hABAA;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(n10_3),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s6.INIT=16'hABAA;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n544_s5.INIT=16'h1000;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT4 n581_s5 (
    .F(n581_9),
    .I0(ff_main_state[2]),
    .I1(n581_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n581_s5.INIT=16'h0800;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n810_6) 
);
defparam n390_s2.INIT=16'h1000;
  LUT3 n10_s3 (
    .F(n10_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s3.INIT=8'h10;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0004;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[0]),
    .I1(n810_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s2 (
    .F(n356_6),
    .I0(ff_main_state[0]),
    .I1(n810_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s2.INIT=16'h0004;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_9) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(n371_6),
    .I2(ff_do_refresh),
    .I3(n581_9) 
);
defparam n271_s10.INIT=16'h1011;
  LUT4 n262_s12 (
    .F(n262_17),
    .I0(n10_7),
    .I1(ff_write_9),
    .I2(ff_do_refresh),
    .I3(n581_9) 
);
defparam n262_s12.INIT=16'h1011;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT3 n463_s3 (
    .F(n463_9),
    .I0(n383_6),
    .I1(n390_6),
    .I2(n544_9) 
);
defparam n463_s3.INIT=8'h01;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_9),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n10_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n581_9) 
);
defparam n523_s21.INIT=16'hFF80;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_7_s0 (
    .Q(ff_row_address[7]),
    .D(w_sdram_address[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n122_86;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_91;
wire n172_5;
wire n102_95;
wire ff_send_data_23_10;
wire n111_92;
wire ff_send_data_23_11;
wire n111_94;
wire n102_97;
wire n102_99;
wire n105_92;
wire n119_89;
wire n108_84;
wire ff_led_11;
wire n172_7;
wire n128_11;
wire ff_count_14_9;
wire ff_state_5_10;
wire ff_sending_9;
wire n121_88;
wire n132_10;
wire n302_10;
wire ff_send_data_23_30;
wire n303_10;
wire n306_10;
wire n307_10;
wire n308_10;
wire n309_10;
wire n310_10;
wire n311_10;
wire n313_10;
wire n314_10;
wire n315_10;
wire n316_10;
wire n317_10;
wire n318_10;
wire n319_10;
wire n321_9;
wire n119_91;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_11),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n128_11),
    .I1(ff_count[5]),
    .I2(n133_6) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_7),
    .I1(n132_6),
    .I2(ff_count[3]),
    .I3(n135_6) 
);
defparam n135_s2.INIT=16'h0DD0;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n128_11) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_7) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_7) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_7) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_7) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(ff_state[4]),
    .I1(n102_99),
    .I2(ff_state[5]),
    .I3(n102_97) 
);
defparam n102_s80.INIT=16'h00F8;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n102_97),
    .I1(ff_state[4]),
    .I2(n102_99) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n102_97),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n102_97) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(ff_count[4]),
    .I2(n119_89),
    .I3(n132_7) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_7) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n132_7),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94) 
);
defparam n115_s80.INIT=8'h1C;
  LUT2 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(n172_5) 
);
defparam n172_s1.INIT=4'h4;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_94),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT3 n132_s3 (
    .F(n132_6),
    .I0(n172_5),
    .I1(ff_send_data[23]),
    .I2(n108_84) 
);
defparam n132_s3.INIT=8'h3A;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(n111_94),
    .I1(n131_6) 
);
defparam n132_s4.INIT=4'h8;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT3 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n121_s80.INIT=8'hE1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n172_5),
    .I1(n102_97),
    .I2(n131_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n102_95),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 n172_s2 (
    .F(n172_5),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_95) 
);
defparam n172_s2.INIT=16'h0100;
  LUT2 n102_s83 (
    .F(n102_95),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n102_s83.INIT=4'h1;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n111_92),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h8000;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n133_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT4 n102_s84 (
    .F(n102_97),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_92) 
);
defparam n102_s84.INIT=16'hFE00;
  LUT4 n102_s85 (
    .F(n102_99),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s85.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 ff_led_s7 (
    .F(ff_led_11),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam ff_led_s7.INIT=16'h0B00;
  LUT4 n172_s3 (
    .F(n172_7),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam n172_s3.INIT=16'h0400;
  LUT4 n128_s6 (
    .F(n128_11),
    .I0(ff_state[0]),
    .I1(n172_5),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n128_s6.INIT=16'hB000;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n102_97),
    .I1(ff_led_11),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT3 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(ff_led_11),
    .I1(n111_94),
    .I2(n131_6) 
);
defparam ff_state_5_s5.INIT=8'h40;
  LUT4 ff_sending_s5 (
    .F(ff_sending_9),
    .I0(n111_94),
    .I1(n131_6),
    .I2(ff_sending_7),
    .I3(n172_7) 
);
defparam ff_sending_s5.INIT=16'hFF80;
  LUT4 n121_s81 (
    .F(n121_88),
    .I0(n119_91),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n121_86) 
);
defparam n121_s81.INIT=16'h7F00;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(n132_6),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n132_8) 
);
defparam n132_s6.INIT=16'h7F00;
  LUT4 n302_s4 (
    .F(n302_10),
    .I0(ff_send_data[22]),
    .I1(ff_send_data[23]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n302_s4.INIT=16'h0A0C;
  LUT2 ff_send_data_23_s8 (
    .F(ff_send_data_23_30),
    .I0(n172_7),
    .I1(ff_send_data_23_9) 
);
defparam ff_send_data_23_s8.INIT=4'hE;
  LUT4 n303_s4 (
    .F(n303_10),
    .I0(ff_send_data[21]),
    .I1(ff_send_data[22]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n303_s4.INIT=16'h0A0C;
  LUT4 n306_s4 (
    .F(n306_10),
    .I0(ff_send_data[19]),
    .I1(ff_send_data[18]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n306_s4.INIT=16'h0C0A;
  LUT4 n307_s4 (
    .F(n307_10),
    .I0(ff_send_data[18]),
    .I1(ff_send_data[17]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n307_s4.INIT=16'h0C0A;
  LUT4 n308_s4 (
    .F(n308_10),
    .I0(ff_send_data[17]),
    .I1(ff_send_data[16]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n308_s4.INIT=16'h0C0A;
  LUT4 n309_s4 (
    .F(n309_10),
    .I0(ff_send_data[16]),
    .I1(ff_send_data[15]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n309_s4.INIT=16'h0C0A;
  LUT4 n310_s4 (
    .F(n310_10),
    .I0(ff_send_data[15]),
    .I1(ff_send_data[14]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n310_s4.INIT=16'h0C0A;
  LUT4 n311_s4 (
    .F(n311_10),
    .I0(ff_send_data[14]),
    .I1(ff_send_data[13]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n311_s4.INIT=16'h0C0A;
  LUT4 n313_s4 (
    .F(n313_10),
    .I0(ff_send_data[12]),
    .I1(ff_send_data[11]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n313_s4.INIT=16'h0C0A;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_send_data[11]),
    .I1(ff_send_data[10]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n314_s4.INIT=16'h0C0A;
  LUT4 n315_s4 (
    .F(n315_10),
    .I0(ff_send_data[10]),
    .I1(ff_send_data[9]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n315_s4.INIT=16'h0C0A;
  LUT4 n316_s4 (
    .F(n316_10),
    .I0(ff_send_data[9]),
    .I1(ff_send_data[8]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n316_s4.INIT=16'h0C0A;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(ff_send_data[8]),
    .I1(ff_send_data[7]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n317_s4.INIT=16'h0C0A;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_send_data[7]),
    .I1(ff_send_data[6]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n318_s4.INIT=16'h0C0A;
  LUT4 n319_s4 (
    .F(n319_10),
    .I0(ff_send_data[6]),
    .I1(ff_send_data[5]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n319_s4.INIT=16'h0C0A;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(ff_send_data_23_9),
    .I1(ff_send_data[4]),
    .I2(w_green[4]),
    .I3(n172_7) 
);
defparam n321_s3.INIT=16'hF044;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s83.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_7),
    .CLK(clk85m),
    .CE(ff_sending_9),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_10),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFC ff_send_data_23_s7 (
    .Q(ff_send_data[23]),
    .D(n302_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s7.INIT=1'b0;
  DFFC ff_send_data_22_s3 (
    .Q(ff_send_data[22]),
    .D(n303_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s3.INIT=1'b0;
  DFFC ff_send_data_19_s3 (
    .Q(ff_send_data[19]),
    .D(n306_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s3.INIT=1'b0;
  DFFC ff_send_data_18_s3 (
    .Q(ff_send_data[18]),
    .D(n307_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s3.INIT=1'b0;
  DFFC ff_send_data_17_s3 (
    .Q(ff_send_data[17]),
    .D(n308_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s3.INIT=1'b0;
  DFFC ff_send_data_16_s3 (
    .Q(ff_send_data[16]),
    .D(n309_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s3.INIT=1'b0;
  DFFC ff_send_data_15_s3 (
    .Q(ff_send_data[15]),
    .D(n310_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s3.INIT=1'b0;
  DFFC ff_send_data_14_s3 (
    .Q(ff_send_data[14]),
    .D(n311_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s3.INIT=1'b0;
  DFFC ff_send_data_12_s3 (
    .Q(ff_send_data[12]),
    .D(n313_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s3.INIT=1'b0;
  DFFC ff_send_data_11_s3 (
    .Q(ff_send_data[11]),
    .D(n314_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s3.INIT=1'b0;
  DFFC ff_send_data_10_s3 (
    .Q(ff_send_data[10]),
    .D(n315_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s3.INIT=1'b0;
  DFFC ff_send_data_9_s3 (
    .Q(ff_send_data[9]),
    .D(n316_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s3.INIT=1'b0;
  DFFC ff_send_data_8_s3 (
    .Q(ff_send_data[8]),
    .D(n317_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s3.INIT=1'b0;
  DFFC ff_send_data_7_s3 (
    .Q(ff_send_data[7]),
    .D(n318_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s3.INIT=1'b0;
  DFFC ff_send_data_6_s3 (
    .Q(ff_send_data[6]),
    .D(n319_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s3.INIT=1'b0;
  DFFC ff_send_data_4_s3 (
    .Q(ff_send_data[4]),
    .D(n321_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n42_6;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n42_7;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n52_7;
wire n49_7;
wire n46_7;
wire n45_7;
wire n47_8;
wire n298_11;
wire n240_11;
wire n472_8;
wire n472_10;
wire n54_9;
wire n57_9;
wire n60_9;
wire n65_9;
wire n67_8;
wire n44_9;
wire ff_counter_24_10;
wire n48_9;
wire n51_9;
wire n47_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_on),
    .I1(n472_4),
    .I2(n472_8),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF80;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(w_sending),
    .I1(ff_blue_5_5) 
);
defparam ff_wr_s3.INIT=4'hD;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(n472_4),
    .I1(n42_7),
    .I2(n605_3),
    .I3(ff_counter[25]) 
);
defparam n42_s1.INIT=16'hF7F8;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_9) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_9) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_9),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_9),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n54_9) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_9) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n54_9),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n54_9),
    .I1(n48_9),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n54_9),
    .I1(n47_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(n45_7),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hF7F8;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(ff_counter[23]),
    .I1(n472_4),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hFBF4;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[22]),
    .I1(n54_9),
    .I2(n472_10),
    .I3(n45_7) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n42_s2 (
    .F(n42_7),
    .I0(ff_counter[23]),
    .I1(ff_counter[24]) 
);
defparam n42_s2.INIT=4'h1;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n472_10) 
);
defparam n49_s2.INIT=8'h10;
  LUT2 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[20]),
    .I1(n47_10) 
);
defparam n46_s2.INIT=4'h4;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n47_8) 
);
defparam n45_s2.INIT=8'h10;
  LUT4 n47_s3 (
    .F(n47_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n47_s3.INIT=16'h0001;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT3 n472_s4 (
    .F(n472_8),
    .I0(ff_counter[25]),
    .I1(ff_counter[23]),
    .I2(ff_counter[24]) 
);
defparam n472_s4.INIT=8'h01;
  LUT3 n472_s5 (
    .F(n472_10),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n472_s5.INIT=8'h01;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_9),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n57_s3 (
    .F(n57_9),
    .I0(ff_counter[9]),
    .I1(ff_counter[7]),
    .I2(ff_counter[8]),
    .I3(n60_9) 
);
defparam n57_s3.INIT=16'h0100;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[2]),
    .I2(ff_counter[0]),
    .I3(ff_counter[1]) 
);
defparam n65_s3.INIT=16'hEEEB;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n44_s3 (
    .F(n44_9),
    .I0(n472_8),
    .I1(n472_4),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s3.INIT=16'hFBF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(n605_3),
    .I1(n472_4),
    .I2(n472_8) 
);
defparam ff_counter_24_s4.INIT=8'hBF;
  LUT4 n48_s3 (
    .F(n48_9),
    .I0(ff_counter[18]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n472_10) 
);
defparam n48_s3.INIT=16'h0100;
  LUT4 n51_s3 (
    .F(n51_9),
    .I0(n54_9),
    .I1(ff_counter[15]),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n51_s3.INIT=16'h0002;
  LUT4 n47_s4 (
    .F(n47_10),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(n47_8) 
);
defparam n47_s4.INIT=16'h0100;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFCE ff_counter_25_s1 (
    .Q(ff_counter[25]),
    .D(n42_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s1.INIT=1'b0;
  DFFC ff_counter_23_s3 (
    .Q(ff_counter[23]),
    .D(n44_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [17:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
