/* This file is autogenerated by tracetool, do not edit. */

#include "qemu/osdep.h"
#include "qemu/module.h"
#include "trace-hw_block.h"

uint16_t _TRACE_FDC_IOPORT_READ_DSTATE;
uint16_t _TRACE_FDC_IOPORT_WRITE_DSTATE;
uint16_t _TRACE_PFLASH_RESET_DSTATE;
uint16_t _TRACE_PFLASH_TIMER_EXPIRED_DSTATE;
uint16_t _TRACE_PFLASH_IO_READ_DSTATE;
uint16_t _TRACE_PFLASH_IO_WRITE_DSTATE;
uint16_t _TRACE_PFLASH_DATA_READ_DSTATE;
uint16_t _TRACE_PFLASH_DATA_WRITE_DSTATE;
uint16_t _TRACE_PFLASH_MANUFACTURER_ID_DSTATE;
uint16_t _TRACE_PFLASH_DEVICE_ID_DSTATE;
uint16_t _TRACE_PFLASH_DEVICE_INFO_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_REQ_COMPLETE_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_RW_COMPLETE_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_HANDLE_WRITE_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_HANDLE_READ_DSTATE;
uint16_t _TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_DSTATE;
uint16_t _TRACE_HD_GEOMETRY_LCHS_GUESS_DSTATE;
uint16_t _TRACE_HD_GEOMETRY_GUESS_DSTATE;
uint16_t _TRACE_PCI_NVME_REGISTER_NAMESPACE_DSTATE;
uint16_t _TRACE_PCI_NVME_IRQ_MSIX_DSTATE;
uint16_t _TRACE_PCI_NVME_IRQ_PIN_DSTATE;
uint16_t _TRACE_PCI_NVME_IRQ_MASKED_DSTATE;
uint16_t _TRACE_PCI_NVME_DMA_READ_DSTATE;
uint16_t _TRACE_PCI_NVME_MAP_ADDR_DSTATE;
uint16_t _TRACE_PCI_NVME_MAP_ADDR_CMB_DSTATE;
uint16_t _TRACE_PCI_NVME_MAP_PRP_DSTATE;
uint16_t _TRACE_PCI_NVME_MAP_SGL_DSTATE;
uint16_t _TRACE_PCI_NVME_IO_CMD_DSTATE;
uint16_t _TRACE_PCI_NVME_ADMIN_CMD_DSTATE;
uint16_t _TRACE_PCI_NVME_RW_DSTATE;
uint16_t _TRACE_PCI_NVME_RW_CB_DSTATE;
uint16_t _TRACE_PCI_NVME_WRITE_ZEROES_DSTATE;
uint16_t _TRACE_PCI_NVME_CREATE_SQ_DSTATE;
uint16_t _TRACE_PCI_NVME_CREATE_CQ_DSTATE;
uint16_t _TRACE_PCI_NVME_DEL_SQ_DSTATE;
uint16_t _TRACE_PCI_NVME_DEL_CQ_DSTATE;
uint16_t _TRACE_PCI_NVME_IDENTIFY_CTRL_DSTATE;
uint16_t _TRACE_PCI_NVME_IDENTIFY_NS_DSTATE;
uint16_t _TRACE_PCI_NVME_IDENTIFY_NSLIST_DSTATE;
uint16_t _TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_DSTATE;
uint16_t _TRACE_PCI_NVME_GET_LOG_DSTATE;
uint16_t _TRACE_PCI_NVME_GETFEAT_DSTATE;
uint16_t _TRACE_PCI_NVME_SETFEAT_DSTATE;
uint16_t _TRACE_PCI_NVME_GETFEAT_VWCACHE_DSTATE;
uint16_t _TRACE_PCI_NVME_GETFEAT_NUMQ_DSTATE;
uint16_t _TRACE_PCI_NVME_SETFEAT_NUMQ_DSTATE;
uint16_t _TRACE_PCI_NVME_SETFEAT_TIMESTAMP_DSTATE;
uint16_t _TRACE_PCI_NVME_GETFEAT_TIMESTAMP_DSTATE;
uint16_t _TRACE_PCI_NVME_PROCESS_AERS_DSTATE;
uint16_t _TRACE_PCI_NVME_AER_DSTATE;
uint16_t _TRACE_PCI_NVME_AER_AERL_EXCEEDED_DSTATE;
uint16_t _TRACE_PCI_NVME_AER_MASKED_DSTATE;
uint16_t _TRACE_PCI_NVME_AER_POST_CQE_DSTATE;
uint16_t _TRACE_PCI_NVME_ENQUEUE_EVENT_DSTATE;
uint16_t _TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_DSTATE;
uint16_t _TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_DSTATE;
uint16_t _TRACE_PCI_NVME_NO_OUTSTANDING_AERS_DSTATE;
uint16_t _TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_READ_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_WRITE_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_DOORBELL_CQ_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_DOORBELL_SQ_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_INTM_SET_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_INTM_CLR_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_CFG_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_AQATTR_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_ASQADDR_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_ACQADDR_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_ASQADDR_HI_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_ACQADDR_HI_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_START_SUCCESS_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_STOPPED_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_DSTATE;
uint16_t _TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_MDTS_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_REQ_STATUS_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_ADDR_READ_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_ADDR_WRITE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_CFS_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_AIO_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_SGLD_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_DMA_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_OPC_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_GETFEAT_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_SETFEAT_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_CQ_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_SQ_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_NBARASQ_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_NBARACQ_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_CSS_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_DSTATE;
uint16_t _TRACE_PCI_NVME_ERR_STARTFAIL_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIOWR_INVALID_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_DSTATE;
uint16_t _TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_DSTATE;
uint16_t _TRACE_XEN_BLOCK_REALIZE_DSTATE;
uint16_t _TRACE_XEN_BLOCK_CONNECT_DSTATE;
uint16_t _TRACE_XEN_BLOCK_DISCONNECT_DSTATE;
uint16_t _TRACE_XEN_BLOCK_UNREALIZE_DSTATE;
uint16_t _TRACE_XEN_BLOCK_SIZE_DSTATE;
uint16_t _TRACE_XEN_DISK_REALIZE_DSTATE;
uint16_t _TRACE_XEN_DISK_UNREALIZE_DSTATE;
uint16_t _TRACE_XEN_CDROM_REALIZE_DSTATE;
uint16_t _TRACE_XEN_CDROM_UNREALIZE_DSTATE;
uint16_t _TRACE_XEN_BLOCK_BLOCKDEV_ADD_DSTATE;
uint16_t _TRACE_XEN_BLOCK_BLOCKDEV_DEL_DSTATE;
uint16_t _TRACE_XEN_BLOCK_DEVICE_CREATE_DSTATE;
uint16_t _TRACE_XEN_BLOCK_DEVICE_DESTROY_DSTATE;
uint16_t _TRACE_M25P80_FLASH_ERASE_DSTATE;
uint16_t _TRACE_M25P80_PROGRAMMING_ZERO_TO_ONE_DSTATE;
uint16_t _TRACE_M25P80_RESET_DONE_DSTATE;
uint16_t _TRACE_M25P80_COMMAND_DECODED_DSTATE;
uint16_t _TRACE_M25P80_COMPLETE_COLLECTING_DSTATE;
uint16_t _TRACE_M25P80_POPULATED_JEDEC_DSTATE;
uint16_t _TRACE_M25P80_CHIP_ERASE_DSTATE;
uint16_t _TRACE_M25P80_SELECT_DSTATE;
uint16_t _TRACE_M25P80_PAGE_PROGRAM_DSTATE;
uint16_t _TRACE_M25P80_TRANSFER_DSTATE;
uint16_t _TRACE_M25P80_READ_BYTE_DSTATE;
uint16_t _TRACE_M25P80_READ_DATA_DSTATE;
uint16_t _TRACE_M25P80_BINDING_DSTATE;
uint16_t _TRACE_M25P80_BINDING_NO_BDRV_DSTATE;
TraceEvent _TRACE_FDC_IOPORT_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "fdc_ioport_read",
    .sstate = TRACE_FDC_IOPORT_READ_ENABLED,
    .dstate = &_TRACE_FDC_IOPORT_READ_DSTATE 
};
TraceEvent _TRACE_FDC_IOPORT_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "fdc_ioport_write",
    .sstate = TRACE_FDC_IOPORT_WRITE_ENABLED,
    .dstate = &_TRACE_FDC_IOPORT_WRITE_DSTATE 
};
TraceEvent _TRACE_PFLASH_RESET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_reset",
    .sstate = TRACE_PFLASH_RESET_ENABLED,
    .dstate = &_TRACE_PFLASH_RESET_DSTATE 
};
TraceEvent _TRACE_PFLASH_TIMER_EXPIRED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_timer_expired",
    .sstate = TRACE_PFLASH_TIMER_EXPIRED_ENABLED,
    .dstate = &_TRACE_PFLASH_TIMER_EXPIRED_DSTATE 
};
TraceEvent _TRACE_PFLASH_IO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_io_read",
    .sstate = TRACE_PFLASH_IO_READ_ENABLED,
    .dstate = &_TRACE_PFLASH_IO_READ_DSTATE 
};
TraceEvent _TRACE_PFLASH_IO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_io_write",
    .sstate = TRACE_PFLASH_IO_WRITE_ENABLED,
    .dstate = &_TRACE_PFLASH_IO_WRITE_DSTATE 
};
TraceEvent _TRACE_PFLASH_DATA_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_data_read",
    .sstate = TRACE_PFLASH_DATA_READ_ENABLED,
    .dstate = &_TRACE_PFLASH_DATA_READ_DSTATE 
};
TraceEvent _TRACE_PFLASH_DATA_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_data_write",
    .sstate = TRACE_PFLASH_DATA_WRITE_ENABLED,
    .dstate = &_TRACE_PFLASH_DATA_WRITE_DSTATE 
};
TraceEvent _TRACE_PFLASH_MANUFACTURER_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_manufacturer_id",
    .sstate = TRACE_PFLASH_MANUFACTURER_ID_ENABLED,
    .dstate = &_TRACE_PFLASH_MANUFACTURER_ID_DSTATE 
};
TraceEvent _TRACE_PFLASH_DEVICE_ID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_device_id",
    .sstate = TRACE_PFLASH_DEVICE_ID_ENABLED,
    .dstate = &_TRACE_PFLASH_DEVICE_ID_DSTATE 
};
TraceEvent _TRACE_PFLASH_DEVICE_INFO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pflash_device_info",
    .sstate = TRACE_PFLASH_DEVICE_INFO_ENABLED,
    .dstate = &_TRACE_PFLASH_DEVICE_INFO_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_REQ_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_req_complete",
    .sstate = TRACE_VIRTIO_BLK_REQ_COMPLETE_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_REQ_COMPLETE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_RW_COMPLETE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_rw_complete",
    .sstate = TRACE_VIRTIO_BLK_RW_COMPLETE_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_RW_COMPLETE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_HANDLE_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_handle_write",
    .sstate = TRACE_VIRTIO_BLK_HANDLE_WRITE_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_HANDLE_WRITE_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_HANDLE_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_handle_read",
    .sstate = TRACE_VIRTIO_BLK_HANDLE_READ_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_HANDLE_READ_DSTATE 
};
TraceEvent _TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "virtio_blk_submit_multireq",
    .sstate = TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_ENABLED,
    .dstate = &_TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_DSTATE 
};
TraceEvent _TRACE_HD_GEOMETRY_LCHS_GUESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hd_geometry_lchs_guess",
    .sstate = TRACE_HD_GEOMETRY_LCHS_GUESS_ENABLED,
    .dstate = &_TRACE_HD_GEOMETRY_LCHS_GUESS_DSTATE 
};
TraceEvent _TRACE_HD_GEOMETRY_GUESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "hd_geometry_guess",
    .sstate = TRACE_HD_GEOMETRY_GUESS_ENABLED,
    .dstate = &_TRACE_HD_GEOMETRY_GUESS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_REGISTER_NAMESPACE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_register_namespace",
    .sstate = TRACE_PCI_NVME_REGISTER_NAMESPACE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_REGISTER_NAMESPACE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IRQ_MSIX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_irq_msix",
    .sstate = TRACE_PCI_NVME_IRQ_MSIX_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IRQ_MSIX_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IRQ_PIN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_irq_pin",
    .sstate = TRACE_PCI_NVME_IRQ_PIN_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IRQ_PIN_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IRQ_MASKED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_irq_masked",
    .sstate = TRACE_PCI_NVME_IRQ_MASKED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IRQ_MASKED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_DMA_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_dma_read",
    .sstate = TRACE_PCI_NVME_DMA_READ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_DMA_READ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MAP_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_map_addr",
    .sstate = TRACE_PCI_NVME_MAP_ADDR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MAP_ADDR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MAP_ADDR_CMB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_map_addr_cmb",
    .sstate = TRACE_PCI_NVME_MAP_ADDR_CMB_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MAP_ADDR_CMB_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MAP_PRP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_map_prp",
    .sstate = TRACE_PCI_NVME_MAP_PRP_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MAP_PRP_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MAP_SGL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_map_sgl",
    .sstate = TRACE_PCI_NVME_MAP_SGL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MAP_SGL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IO_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_io_cmd",
    .sstate = TRACE_PCI_NVME_IO_CMD_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IO_CMD_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ADMIN_CMD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_admin_cmd",
    .sstate = TRACE_PCI_NVME_ADMIN_CMD_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ADMIN_CMD_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_RW_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_rw",
    .sstate = TRACE_PCI_NVME_RW_ENABLED,
    .dstate = &_TRACE_PCI_NVME_RW_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_RW_CB_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_rw_cb",
    .sstate = TRACE_PCI_NVME_RW_CB_ENABLED,
    .dstate = &_TRACE_PCI_NVME_RW_CB_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_WRITE_ZEROES_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_write_zeroes",
    .sstate = TRACE_PCI_NVME_WRITE_ZEROES_ENABLED,
    .dstate = &_TRACE_PCI_NVME_WRITE_ZEROES_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_CREATE_SQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_create_sq",
    .sstate = TRACE_PCI_NVME_CREATE_SQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_CREATE_SQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_CREATE_CQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_create_cq",
    .sstate = TRACE_PCI_NVME_CREATE_CQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_CREATE_CQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_DEL_SQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_del_sq",
    .sstate = TRACE_PCI_NVME_DEL_SQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_DEL_SQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_DEL_CQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_del_cq",
    .sstate = TRACE_PCI_NVME_DEL_CQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_DEL_CQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IDENTIFY_CTRL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_identify_ctrl",
    .sstate = TRACE_PCI_NVME_IDENTIFY_CTRL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IDENTIFY_CTRL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IDENTIFY_NS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_identify_ns",
    .sstate = TRACE_PCI_NVME_IDENTIFY_NS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IDENTIFY_NS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IDENTIFY_NSLIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_identify_nslist",
    .sstate = TRACE_PCI_NVME_IDENTIFY_NSLIST_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IDENTIFY_NSLIST_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_identify_ns_descr_list",
    .sstate = TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_ENABLED,
    .dstate = &_TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_GET_LOG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_get_log",
    .sstate = TRACE_PCI_NVME_GET_LOG_ENABLED,
    .dstate = &_TRACE_PCI_NVME_GET_LOG_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_GETFEAT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_getfeat",
    .sstate = TRACE_PCI_NVME_GETFEAT_ENABLED,
    .dstate = &_TRACE_PCI_NVME_GETFEAT_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_SETFEAT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_setfeat",
    .sstate = TRACE_PCI_NVME_SETFEAT_ENABLED,
    .dstate = &_TRACE_PCI_NVME_SETFEAT_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_GETFEAT_VWCACHE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_getfeat_vwcache",
    .sstate = TRACE_PCI_NVME_GETFEAT_VWCACHE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_GETFEAT_VWCACHE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_GETFEAT_NUMQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_getfeat_numq",
    .sstate = TRACE_PCI_NVME_GETFEAT_NUMQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_GETFEAT_NUMQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_SETFEAT_NUMQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_setfeat_numq",
    .sstate = TRACE_PCI_NVME_SETFEAT_NUMQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_SETFEAT_NUMQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_SETFEAT_TIMESTAMP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_setfeat_timestamp",
    .sstate = TRACE_PCI_NVME_SETFEAT_TIMESTAMP_ENABLED,
    .dstate = &_TRACE_PCI_NVME_SETFEAT_TIMESTAMP_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_GETFEAT_TIMESTAMP_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_getfeat_timestamp",
    .sstate = TRACE_PCI_NVME_GETFEAT_TIMESTAMP_ENABLED,
    .dstate = &_TRACE_PCI_NVME_GETFEAT_TIMESTAMP_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_PROCESS_AERS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_process_aers",
    .sstate = TRACE_PCI_NVME_PROCESS_AERS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_PROCESS_AERS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_AER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_aer",
    .sstate = TRACE_PCI_NVME_AER_ENABLED,
    .dstate = &_TRACE_PCI_NVME_AER_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_AER_AERL_EXCEEDED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_aer_aerl_exceeded",
    .sstate = TRACE_PCI_NVME_AER_AERL_EXCEEDED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_AER_AERL_EXCEEDED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_AER_MASKED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_aer_masked",
    .sstate = TRACE_PCI_NVME_AER_MASKED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_AER_MASKED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_AER_POST_CQE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_aer_post_cqe",
    .sstate = TRACE_PCI_NVME_AER_POST_CQE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_AER_POST_CQE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ENQUEUE_EVENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_enqueue_event",
    .sstate = TRACE_PCI_NVME_ENQUEUE_EVENT_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ENQUEUE_EVENT_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_enqueue_event_noqueue",
    .sstate = TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_enqueue_event_masked",
    .sstate = TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_NO_OUTSTANDING_AERS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_no_outstanding_aers",
    .sstate = TRACE_PCI_NVME_NO_OUTSTANDING_AERS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_NO_OUTSTANDING_AERS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_enqueue_req_completion",
    .sstate = TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_read",
    .sstate = TRACE_PCI_NVME_MMIO_READ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_READ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_write",
    .sstate = TRACE_PCI_NVME_MMIO_WRITE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_WRITE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_DOORBELL_CQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_doorbell_cq",
    .sstate = TRACE_PCI_NVME_MMIO_DOORBELL_CQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_DOORBELL_CQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_DOORBELL_SQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_doorbell_sq",
    .sstate = TRACE_PCI_NVME_MMIO_DOORBELL_SQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_DOORBELL_SQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_INTM_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_intm_set",
    .sstate = TRACE_PCI_NVME_MMIO_INTM_SET_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_INTM_SET_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_INTM_CLR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_intm_clr",
    .sstate = TRACE_PCI_NVME_MMIO_INTM_CLR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_INTM_CLR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_CFG_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_cfg",
    .sstate = TRACE_PCI_NVME_MMIO_CFG_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_CFG_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_AQATTR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_aqattr",
    .sstate = TRACE_PCI_NVME_MMIO_AQATTR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_AQATTR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_ASQADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_asqaddr",
    .sstate = TRACE_PCI_NVME_MMIO_ASQADDR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_ASQADDR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_ACQADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_acqaddr",
    .sstate = TRACE_PCI_NVME_MMIO_ACQADDR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_ACQADDR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_ASQADDR_HI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_asqaddr_hi",
    .sstate = TRACE_PCI_NVME_MMIO_ASQADDR_HI_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_ASQADDR_HI_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_ACQADDR_HI_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_acqaddr_hi",
    .sstate = TRACE_PCI_NVME_MMIO_ACQADDR_HI_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_ACQADDR_HI_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_START_SUCCESS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_start_success",
    .sstate = TRACE_PCI_NVME_MMIO_START_SUCCESS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_START_SUCCESS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_STOPPED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_stopped",
    .sstate = TRACE_PCI_NVME_MMIO_STOPPED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_STOPPED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_shutdown_set",
    .sstate = TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_mmio_shutdown_cleared",
    .sstate = TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_MDTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_mdts",
    .sstate = TRACE_PCI_NVME_ERR_MDTS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_MDTS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_REQ_STATUS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_req_status",
    .sstate = TRACE_PCI_NVME_ERR_REQ_STATUS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_REQ_STATUS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_ADDR_READ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_addr_read",
    .sstate = TRACE_PCI_NVME_ERR_ADDR_READ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_ADDR_READ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_ADDR_WRITE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_addr_write",
    .sstate = TRACE_PCI_NVME_ERR_ADDR_WRITE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_ADDR_WRITE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_CFS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_cfs",
    .sstate = TRACE_PCI_NVME_ERR_CFS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_CFS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_AIO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_aio",
    .sstate = TRACE_PCI_NVME_ERR_AIO_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_AIO_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_SGLD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_sgld",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_SGLD_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_SGLD_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_num_sgld",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_sgl_excess_length",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_DMA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_dma",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_DMA_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_DMA_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_prplist_ent",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_prp2_align",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_OPC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_opc",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_OPC_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_OPC_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_admin_opc",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_lba_range",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_del_sq",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_sq_cqid",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_sq_sqid",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_sq_size",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_sq_addr",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_sq_qflags",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_del_cq_cqid",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_del_cq_notempty",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_cq_cqid",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_cq_size",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_cq_addr",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_cq_vector",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_create_cq_qflags",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_identify_cns",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_GETFEAT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_getfeat",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_GETFEAT_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_GETFEAT_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_SETFEAT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_setfeat",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_SETFEAT_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_SETFEAT_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_invalid_log_page",
    .sstate = TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_CQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_cq",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_CQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_CQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_SQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_sq",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_SQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_SQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_NBARASQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_nbarasq",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_NBARASQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_NBARASQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_NBARACQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_nbaracq",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_NBARACQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_NBARACQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_asq_misaligned",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_acq_misaligned",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_page_too_small",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_page_too_large",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_cqent_too_small",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_cqent_too_large",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_sqent_too_small",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_sqent_too_large",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_CSS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_css",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_CSS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_CSS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_asqent_sz_zero",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail_acqent_sz_zero",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_ERR_STARTFAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_err_startfail",
    .sstate = TRACE_PCI_NVME_ERR_STARTFAIL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_ERR_STARTFAIL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_misaligned32",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_toosmall",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_intmask_with_msix",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_ro_csts",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_ssreset_w1c_unsupported",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_ssreset_unsupported",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_cmbloc_reserved",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_cmbsz_readonly",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_pmrcap_readonly",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_pmrsts_readonly",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_pmrebs_readonly",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_pmrswtp_readonly",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIOWR_INVALID_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiowr_invalid",
    .sstate = TRACE_PCI_NVME_UB_MMIOWR_INVALID_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIOWR_INVALID_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiord_misaligned32",
    .sstate = TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiord_toosmall",
    .sstate = TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_mmiord_invalid_ofs",
    .sstate = TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_db_wr_misaligned",
    .sstate = TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_db_wr_invalid_cq",
    .sstate = TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_db_wr_invalid_cqhead",
    .sstate = TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_db_wr_invalid_sq",
    .sstate = TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_DSTATE 
};
TraceEvent _TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "pci_nvme_ub_db_wr_invalid_sqtail",
    .sstate = TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_ENABLED,
    .dstate = &_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_realize",
    .sstate = TRACE_XEN_BLOCK_REALIZE_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_REALIZE_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_CONNECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_connect",
    .sstate = TRACE_XEN_BLOCK_CONNECT_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_CONNECT_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_DISCONNECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_disconnect",
    .sstate = TRACE_XEN_BLOCK_DISCONNECT_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_DISCONNECT_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_UNREALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_unrealize",
    .sstate = TRACE_XEN_BLOCK_UNREALIZE_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_UNREALIZE_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_SIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_size",
    .sstate = TRACE_XEN_BLOCK_SIZE_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_SIZE_DSTATE 
};
TraceEvent _TRACE_XEN_DISK_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_disk_realize",
    .sstate = TRACE_XEN_DISK_REALIZE_ENABLED,
    .dstate = &_TRACE_XEN_DISK_REALIZE_DSTATE 
};
TraceEvent _TRACE_XEN_DISK_UNREALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_disk_unrealize",
    .sstate = TRACE_XEN_DISK_UNREALIZE_ENABLED,
    .dstate = &_TRACE_XEN_DISK_UNREALIZE_DSTATE 
};
TraceEvent _TRACE_XEN_CDROM_REALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_cdrom_realize",
    .sstate = TRACE_XEN_CDROM_REALIZE_ENABLED,
    .dstate = &_TRACE_XEN_CDROM_REALIZE_DSTATE 
};
TraceEvent _TRACE_XEN_CDROM_UNREALIZE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_cdrom_unrealize",
    .sstate = TRACE_XEN_CDROM_UNREALIZE_ENABLED,
    .dstate = &_TRACE_XEN_CDROM_UNREALIZE_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_BLOCKDEV_ADD_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_blockdev_add",
    .sstate = TRACE_XEN_BLOCK_BLOCKDEV_ADD_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_BLOCKDEV_ADD_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_BLOCKDEV_DEL_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_blockdev_del",
    .sstate = TRACE_XEN_BLOCK_BLOCKDEV_DEL_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_BLOCKDEV_DEL_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_DEVICE_CREATE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_device_create",
    .sstate = TRACE_XEN_BLOCK_DEVICE_CREATE_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_DEVICE_CREATE_DSTATE 
};
TraceEvent _TRACE_XEN_BLOCK_DEVICE_DESTROY_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "xen_block_device_destroy",
    .sstate = TRACE_XEN_BLOCK_DEVICE_DESTROY_ENABLED,
    .dstate = &_TRACE_XEN_BLOCK_DEVICE_DESTROY_DSTATE 
};
TraceEvent _TRACE_M25P80_FLASH_ERASE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_flash_erase",
    .sstate = TRACE_M25P80_FLASH_ERASE_ENABLED,
    .dstate = &_TRACE_M25P80_FLASH_ERASE_DSTATE 
};
TraceEvent _TRACE_M25P80_PROGRAMMING_ZERO_TO_ONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_programming_zero_to_one",
    .sstate = TRACE_M25P80_PROGRAMMING_ZERO_TO_ONE_ENABLED,
    .dstate = &_TRACE_M25P80_PROGRAMMING_ZERO_TO_ONE_DSTATE 
};
TraceEvent _TRACE_M25P80_RESET_DONE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_reset_done",
    .sstate = TRACE_M25P80_RESET_DONE_ENABLED,
    .dstate = &_TRACE_M25P80_RESET_DONE_DSTATE 
};
TraceEvent _TRACE_M25P80_COMMAND_DECODED_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_command_decoded",
    .sstate = TRACE_M25P80_COMMAND_DECODED_ENABLED,
    .dstate = &_TRACE_M25P80_COMMAND_DECODED_DSTATE 
};
TraceEvent _TRACE_M25P80_COMPLETE_COLLECTING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_complete_collecting",
    .sstate = TRACE_M25P80_COMPLETE_COLLECTING_ENABLED,
    .dstate = &_TRACE_M25P80_COMPLETE_COLLECTING_DSTATE 
};
TraceEvent _TRACE_M25P80_POPULATED_JEDEC_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_populated_jedec",
    .sstate = TRACE_M25P80_POPULATED_JEDEC_ENABLED,
    .dstate = &_TRACE_M25P80_POPULATED_JEDEC_DSTATE 
};
TraceEvent _TRACE_M25P80_CHIP_ERASE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_chip_erase",
    .sstate = TRACE_M25P80_CHIP_ERASE_ENABLED,
    .dstate = &_TRACE_M25P80_CHIP_ERASE_DSTATE 
};
TraceEvent _TRACE_M25P80_SELECT_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_select",
    .sstate = TRACE_M25P80_SELECT_ENABLED,
    .dstate = &_TRACE_M25P80_SELECT_DSTATE 
};
TraceEvent _TRACE_M25P80_PAGE_PROGRAM_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_page_program",
    .sstate = TRACE_M25P80_PAGE_PROGRAM_ENABLED,
    .dstate = &_TRACE_M25P80_PAGE_PROGRAM_DSTATE 
};
TraceEvent _TRACE_M25P80_TRANSFER_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_transfer",
    .sstate = TRACE_M25P80_TRANSFER_ENABLED,
    .dstate = &_TRACE_M25P80_TRANSFER_DSTATE 
};
TraceEvent _TRACE_M25P80_READ_BYTE_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_read_byte",
    .sstate = TRACE_M25P80_READ_BYTE_ENABLED,
    .dstate = &_TRACE_M25P80_READ_BYTE_DSTATE 
};
TraceEvent _TRACE_M25P80_READ_DATA_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_read_data",
    .sstate = TRACE_M25P80_READ_DATA_ENABLED,
    .dstate = &_TRACE_M25P80_READ_DATA_DSTATE 
};
TraceEvent _TRACE_M25P80_BINDING_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_binding",
    .sstate = TRACE_M25P80_BINDING_ENABLED,
    .dstate = &_TRACE_M25P80_BINDING_DSTATE 
};
TraceEvent _TRACE_M25P80_BINDING_NO_BDRV_EVENT = {
    .id = 0,
    .vcpu_id = TRACE_VCPU_EVENT_NONE,
    .name = "m25p80_binding_no_bdrv",
    .sstate = TRACE_M25P80_BINDING_NO_BDRV_ENABLED,
    .dstate = &_TRACE_M25P80_BINDING_NO_BDRV_DSTATE 
};
TraceEvent *hw_block_trace_events[] = {
    &_TRACE_FDC_IOPORT_READ_EVENT,
    &_TRACE_FDC_IOPORT_WRITE_EVENT,
    &_TRACE_PFLASH_RESET_EVENT,
    &_TRACE_PFLASH_TIMER_EXPIRED_EVENT,
    &_TRACE_PFLASH_IO_READ_EVENT,
    &_TRACE_PFLASH_IO_WRITE_EVENT,
    &_TRACE_PFLASH_DATA_READ_EVENT,
    &_TRACE_PFLASH_DATA_WRITE_EVENT,
    &_TRACE_PFLASH_MANUFACTURER_ID_EVENT,
    &_TRACE_PFLASH_DEVICE_ID_EVENT,
    &_TRACE_PFLASH_DEVICE_INFO_EVENT,
    &_TRACE_VIRTIO_BLK_REQ_COMPLETE_EVENT,
    &_TRACE_VIRTIO_BLK_RW_COMPLETE_EVENT,
    &_TRACE_VIRTIO_BLK_HANDLE_WRITE_EVENT,
    &_TRACE_VIRTIO_BLK_HANDLE_READ_EVENT,
    &_TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_EVENT,
    &_TRACE_HD_GEOMETRY_LCHS_GUESS_EVENT,
    &_TRACE_HD_GEOMETRY_GUESS_EVENT,
    &_TRACE_PCI_NVME_REGISTER_NAMESPACE_EVENT,
    &_TRACE_PCI_NVME_IRQ_MSIX_EVENT,
    &_TRACE_PCI_NVME_IRQ_PIN_EVENT,
    &_TRACE_PCI_NVME_IRQ_MASKED_EVENT,
    &_TRACE_PCI_NVME_DMA_READ_EVENT,
    &_TRACE_PCI_NVME_MAP_ADDR_EVENT,
    &_TRACE_PCI_NVME_MAP_ADDR_CMB_EVENT,
    &_TRACE_PCI_NVME_MAP_PRP_EVENT,
    &_TRACE_PCI_NVME_MAP_SGL_EVENT,
    &_TRACE_PCI_NVME_IO_CMD_EVENT,
    &_TRACE_PCI_NVME_ADMIN_CMD_EVENT,
    &_TRACE_PCI_NVME_RW_EVENT,
    &_TRACE_PCI_NVME_RW_CB_EVENT,
    &_TRACE_PCI_NVME_WRITE_ZEROES_EVENT,
    &_TRACE_PCI_NVME_CREATE_SQ_EVENT,
    &_TRACE_PCI_NVME_CREATE_CQ_EVENT,
    &_TRACE_PCI_NVME_DEL_SQ_EVENT,
    &_TRACE_PCI_NVME_DEL_CQ_EVENT,
    &_TRACE_PCI_NVME_IDENTIFY_CTRL_EVENT,
    &_TRACE_PCI_NVME_IDENTIFY_NS_EVENT,
    &_TRACE_PCI_NVME_IDENTIFY_NSLIST_EVENT,
    &_TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_EVENT,
    &_TRACE_PCI_NVME_GET_LOG_EVENT,
    &_TRACE_PCI_NVME_GETFEAT_EVENT,
    &_TRACE_PCI_NVME_SETFEAT_EVENT,
    &_TRACE_PCI_NVME_GETFEAT_VWCACHE_EVENT,
    &_TRACE_PCI_NVME_GETFEAT_NUMQ_EVENT,
    &_TRACE_PCI_NVME_SETFEAT_NUMQ_EVENT,
    &_TRACE_PCI_NVME_SETFEAT_TIMESTAMP_EVENT,
    &_TRACE_PCI_NVME_GETFEAT_TIMESTAMP_EVENT,
    &_TRACE_PCI_NVME_PROCESS_AERS_EVENT,
    &_TRACE_PCI_NVME_AER_EVENT,
    &_TRACE_PCI_NVME_AER_AERL_EXCEEDED_EVENT,
    &_TRACE_PCI_NVME_AER_MASKED_EVENT,
    &_TRACE_PCI_NVME_AER_POST_CQE_EVENT,
    &_TRACE_PCI_NVME_ENQUEUE_EVENT_EVENT,
    &_TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_EVENT,
    &_TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_EVENT,
    &_TRACE_PCI_NVME_NO_OUTSTANDING_AERS_EVENT,
    &_TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_EVENT,
    &_TRACE_PCI_NVME_MMIO_READ_EVENT,
    &_TRACE_PCI_NVME_MMIO_WRITE_EVENT,
    &_TRACE_PCI_NVME_MMIO_DOORBELL_CQ_EVENT,
    &_TRACE_PCI_NVME_MMIO_DOORBELL_SQ_EVENT,
    &_TRACE_PCI_NVME_MMIO_INTM_SET_EVENT,
    &_TRACE_PCI_NVME_MMIO_INTM_CLR_EVENT,
    &_TRACE_PCI_NVME_MMIO_CFG_EVENT,
    &_TRACE_PCI_NVME_MMIO_AQATTR_EVENT,
    &_TRACE_PCI_NVME_MMIO_ASQADDR_EVENT,
    &_TRACE_PCI_NVME_MMIO_ACQADDR_EVENT,
    &_TRACE_PCI_NVME_MMIO_ASQADDR_HI_EVENT,
    &_TRACE_PCI_NVME_MMIO_ACQADDR_HI_EVENT,
    &_TRACE_PCI_NVME_MMIO_START_SUCCESS_EVENT,
    &_TRACE_PCI_NVME_MMIO_STOPPED_EVENT,
    &_TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_EVENT,
    &_TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_EVENT,
    &_TRACE_PCI_NVME_ERR_MDTS_EVENT,
    &_TRACE_PCI_NVME_ERR_REQ_STATUS_EVENT,
    &_TRACE_PCI_NVME_ERR_ADDR_READ_EVENT,
    &_TRACE_PCI_NVME_ERR_ADDR_WRITE_EVENT,
    &_TRACE_PCI_NVME_ERR_CFS_EVENT,
    &_TRACE_PCI_NVME_ERR_AIO_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_SGLD_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_DMA_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_OPC_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_GETFEAT_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_SETFEAT_EVENT,
    &_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_CQ_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_SQ_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_NBARASQ_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_NBARACQ_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_CSS_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_EVENT,
    &_TRACE_PCI_NVME_ERR_STARTFAIL_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_EVENT,
    &_TRACE_PCI_NVME_UB_MMIOWR_INVALID_EVENT,
    &_TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_EVENT,
    &_TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_EVENT,
    &_TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_EVENT,
    &_TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_EVENT,
    &_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_EVENT,
    &_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_EVENT,
    &_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_EVENT,
    &_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_EVENT,
    &_TRACE_XEN_BLOCK_REALIZE_EVENT,
    &_TRACE_XEN_BLOCK_CONNECT_EVENT,
    &_TRACE_XEN_BLOCK_DISCONNECT_EVENT,
    &_TRACE_XEN_BLOCK_UNREALIZE_EVENT,
    &_TRACE_XEN_BLOCK_SIZE_EVENT,
    &_TRACE_XEN_DISK_REALIZE_EVENT,
    &_TRACE_XEN_DISK_UNREALIZE_EVENT,
    &_TRACE_XEN_CDROM_REALIZE_EVENT,
    &_TRACE_XEN_CDROM_UNREALIZE_EVENT,
    &_TRACE_XEN_BLOCK_BLOCKDEV_ADD_EVENT,
    &_TRACE_XEN_BLOCK_BLOCKDEV_DEL_EVENT,
    &_TRACE_XEN_BLOCK_DEVICE_CREATE_EVENT,
    &_TRACE_XEN_BLOCK_DEVICE_DESTROY_EVENT,
    &_TRACE_M25P80_FLASH_ERASE_EVENT,
    &_TRACE_M25P80_PROGRAMMING_ZERO_TO_ONE_EVENT,
    &_TRACE_M25P80_RESET_DONE_EVENT,
    &_TRACE_M25P80_COMMAND_DECODED_EVENT,
    &_TRACE_M25P80_COMPLETE_COLLECTING_EVENT,
    &_TRACE_M25P80_POPULATED_JEDEC_EVENT,
    &_TRACE_M25P80_CHIP_ERASE_EVENT,
    &_TRACE_M25P80_SELECT_EVENT,
    &_TRACE_M25P80_PAGE_PROGRAM_EVENT,
    &_TRACE_M25P80_TRANSFER_EVENT,
    &_TRACE_M25P80_READ_BYTE_EVENT,
    &_TRACE_M25P80_READ_DATA_EVENT,
    &_TRACE_M25P80_BINDING_EVENT,
    &_TRACE_M25P80_BINDING_NO_BDRV_EVENT,
  NULL,
};

static void trace_hw_block_register_events(void)
{
    trace_event_register_group(hw_block_trace_events);
}
trace_init(trace_hw_block_register_events)
