
rangefinder_v2.elf:     file format elf32-littlenios2
rangefinder_v2.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b8

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000041f0 memsz 0x000041f0 flags r-x
    LOAD off    0x00005210 vaddr 0x00004210 paddr 0x000048b0 align 2**12
         filesz 0x000006a0 memsz 0x000006a0 flags rw-
    LOAD off    0x00005f50 vaddr 0x00004f50 paddr 0x00004f50 align 2**12
         filesz 0x00000000 memsz 0x00000470 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004028  000001b8  000001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000030  000041e0  000041e0  000051e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000006a0  00004210  000048b0  00005210  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000470  00004f50  00004f50  00005f50  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000058b0  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000006d0  00000000  00000000  000058d8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000087e1  00000000  00000000  00005fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002f9b  00000000  00000000  0000e789  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003034  00000000  00000000  00011724  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000f50  00000000  00000000  00014758  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001bae  00000000  00000000  000156a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000017c5  00000000  00000000  00017256  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000030  00000000  00000000  00018a1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000d0  00000000  00000000  00018a50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  0001b0c2  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  0001b0c5  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  0001b0c8  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0001b0c9  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0001b0ca  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0001b0ce  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0001b0d2  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000007  00000000  00000000  0001b0d6  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000007  00000000  00000000  0001b0dd  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000007  00000000  00000000  0001b0e4  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000010  00000000  00000000  0001b0eb  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000024  00000000  00000000  0001b0fb  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     000b150d  00000000  00000000  0001b11f  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b8 l    d  .text	00000000 .text
000041e0 l    d  .rodata	00000000 .rodata
00004210 l    d  .rwdata	00000000 .rwdata
00004f50 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../rangefinder_v2_bsp//obj/HAL/src/crt0.o
00000200 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 accelerometer.c
00000000 l    df *ABS*	00000000 buttons.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 laser.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 measurement.c
00000000 l    df *ABS*	00000000 sample_loader.c
00000000 l    df *ABS*	00000000 tdc.c
00000000 l    df *ABS*	00000000 test_generator.c
00000000 l    df *ABS*	00000000 timer.c
00001e64 l     F .text	00000060 sys_timer_interrupt_handler
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vga.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
0000256c l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000026d0 l     F .text	00000038 alt_dev_reg
00004210 l     O .rwdata	000000c4 pc_uart
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0000279c l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00002a50 l     F .text	00000098 altera_avalon_uart_irq
00002ae8 l     F .text	000000d8 altera_avalon_uart_rxirq
00002bc0 l     F .text	0000013c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00002d50 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00002f80 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
00003178 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
000032d4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00003300 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000034d8 l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00003610 l     F .text	00000050 alt_get_errno
00003660 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0000447c l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
00002658 g     F .text	00000078 alt_main
00005130 g     O .bss	00000100 alt_irq
000048b0 g       *ABS*	00000000 __flash_rwdata_start
00000000 g       *ABS*	00000000 __alt_mem_ram_cpu
00000938 g     F .text	00000138 i2c_send_byte
00004f64 g     O .bss	00000004 b
00000dd0 g     F .text	00000068 write_command
0000034c g     F .text	00000020 get_x_coord
00004f73 g     O .bss	00000001 shift
00009200 g       *ABS*	00000000 __alt_mem_ram_sample_3
00000000  w      *UND*	00000000 __errno
00000cc8 g     F .text	00000084 write_ack
0000510c g     O .bss	00000024 test_pulses
00004f50 g     O .bss	00000002 DATAX
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00001068 g     F .text	0000003c change_axis
00004f68 g     O .bss	00000004 f
00000494 g     F .text	000002b8 read_but
00004fa0 g     O .bss	00000004 errno
00004f90 g     O .bss	00000004 alt_argv
0000487c g     O .rwdata	00000001 leds_status
0000c87c g       *ABS*	00000000 _gp
00004f70 g     O .bss	00000001 rigth_blink
000042fc g     O .rwdata	00000180 alt_fd_list
00003a9c g     F .text	00000090 alt_find_dev
00001f70 g     F .text	00000048 sys_timer_stop
00003598 g     F .text	00000078 alt_io_redirect
00001200 g     F .text	00000040 sys_init
000041e0 g       *ABS*	00000000 __DTOR_END__
00004f58 g     O .bss	00000004 x_angle
00009500 g       *ABS*	00000000 __alt_mem_ram_sample_0
00000000  w      *UND*	00000000 malloc
00001f28 g     F .text	00000048 sys_timer_start
00003cf4 g     F .text	0000008c alt_icache_flush
00004898 g     O .rwdata	00000004 alt_max_fd
00009400 g       *ABS*	00000000 __alt_mem_ram_sample_1
00001020 g     F .text	00000048 generate_pulse
00001d40 g     F .text	00000124 generate_test_pulses
0000082c g     F .text	0000008c i2c_send_bit
00001900 g     F .text	00000124 send_data_2_spi
00002190 g     F .text	0000002c vga_init
000048a8 g     O .rwdata	00000004 _global_impure_ptr
000053c0 g       *ABS*	00000000 __bss_end
0000247c g     F .text	000000f0 alt_iic_isr_register
00003978 g     F .text	00000104 alt_tick
000008b8 g     F .text	00000080 i2c_read_bit
000013e8 g     F .text	00000048 start_recording
000029a8 g     F .text	000000a8 altera_avalon_uart_init
00001a24 g     F .text	000000c0 tdc_init
00002430 g     F .text	0000004c alt_ic_irq_enabled
000038e0 g     F .text	00000098 alt_alarm_stop
00004f88 g     O .bss	00000004 alt_irq_active
00004f75 g     O .bss	00000001 blinky_status
000000ec g     F .exceptions	000000cc alt_irq_handler
000042d4 g     O .rwdata	00000028 alt_dev_null
00001240 g     F .text	000000c0 mainloop
0000074c g     F .text	00000020 buttons_status
0000076c g     F .text	00000060 i2c_start
00000e38 g     F .text	000000a0 write_command_multiple
00003290 g     F .text	00000044 alt_dcache_flush_all
000048b0 g       *ABS*	00000000 __ram_rwdata_end
00004f72 g     O .bss	00000001 direction
00004890 g     O .rwdata	00000008 alt_dev_list
00004210 g       *ABS*	00000000 __ram_rodata_end
000053c0 g       *ABS*	00000000 end
000020cc g     F .text	0000007c send_uart_n
00002fd0 g     F .text	000001a8 altera_avalon_uart_write
00002078 g     F .text	00000054 send_uart
00004f78 g     O .bss	00000001 i
000041e0 g       *ABS*	00000000 __CTOR_LIST__
00008000 g       *ABS*	00000000 __alt_stack_pointer
00002810 g     F .text	00000088 alt_avalon_timer_sc_init
000028f8 g     F .text	00000060 altera_avalon_uart_write_fd
00002958 g     F .text	00000050 altera_avalon_uart_close_fd
0000205c g     F .text	0000001c uart_init
00004004 g     F .text	000001a0 __call_exitprocs
000014b8 g     F .text	0000004c reset_memory_master
000001b8 g     F .text	0000004c _start
00004f98 g     O .bss	00000004 _alt_tick_rate
00004f7c g     O .bss	00000001 timer_event_flag
00004f74 g     O .bss	00000001 blinky_flag
00004fb4 g     O .bss	00000030 ram_buffer
00004f9c g     O .bss	00000004 _alt_nticks
00004fe4 g     O .bss	00000028 signal
0000273c g     F .text	00000060 alt_sys_init
0000187c g     F .text	00000084 get_max
00003ed4 g     F .text	00000130 __register_exitproc
00004210 g       *ABS*	00000000 __ram_rwdata_start
000041e0 g       *ABS*	00000000 __ram_rodata_start
00001300 g     F .text	000000a4 make_measurement
00004880 g     O .rwdata	00000004 timer_context_ptr
00003c40 g     F .text	000000b4 alt_get_fd
00001ec4 g     F .text	00000064 sys_timer_init
00001ae4 g     F .text	0000005c tdc_test
00003dcc g     F .text	0000007c memcmp
000053c0 g       *ABS*	00000000 __alt_stack_base
00004f71 g     O .bss	00000001 left_blink
000007cc g     F .text	00000060 i2c_stop
00000204 g     F .text	00000048 accelerometer_init
00004f77 g     O .bss	00000001 counter
00001430 g     F .text	0000001c get_buffer_status
00003b2c g     F .text	00000114 alt_find_file
00003350 g     F .text	000000a0 alt_dev_llist_insert
00004f60 g     O .bss	00000004 z_angle
00004f50 g       *ABS*	00000000 __bss_start
000011e4 g     F .text	0000001c main
00004f94 g     O .bss	00000004 alt_envp
00004fa4 g     O .bss	00000010 buttons
0000144c g     F .text	0000006c reset_ram_buffers
00005230 g     O .bss	00000190 _atexit0
0000489c g     O .rwdata	00000004 alt_errno
00009300 g       *ABS*	00000000 __alt_mem_ram_sample_2
00000c48 g     F .text	00000080 read_ack
000041e0 g       *ABS*	00000000 __CTOR_END__
000041e0 g       *ABS*	00000000 __flash_rodata_start
000041e0 g       *ABS*	00000000 __DTOR_LIST__
000013a4 g     F .text	00000044 delay
00000fec g     F .text	00000034 laser_init
00002708 g     F .text	00000034 alt_irq_init
00003880 g     F .text	00000060 alt_release_fd
0000201c g     F .text	00000020 reset_timer_event_flag
00003d80 g     F .text	00000014 atexit
00000ed8 g     F .text	00000074 read_command
00000a70 g     F .text	000001d8 i2c_read_byte
00001b40 g     F .text	00000120 read_tdc_result
000048ac g     O .rwdata	00000004 _impure_ptr
00004f8c g     O .bss	00000004 alt_argc
0000344c g     F .text	0000005c _do_dtors
00000d90 g     F .text	00000040 i2c_init
00000020 g       .exceptions	00000000 alt_irq_entry
0000203c g     F .text	00000020 read_sys_time_ms
00004888 g     O .rwdata	00000008 alt_fs_list
00009100 g       *ABS*	00000000 __alt_mem_ram_sample_4
00002148 g     F .text	00000048 send_com2pc
00004f80 g     O .bss	00000004 sys_abs_time_ms
00004f54 g     O .bss	00000002 DATAZ
00000020 g       *ABS*	00000000 __ram_exceptions_start
0000024c g     F .text	00000100 refresh_accelerometer_data
000022a4 g     F .text	00000050 alt_ic_isr_register
00000f4c g     F .text	000000a0 read_word_command
000048b0 g       *ABS*	00000000 _edata
00002898 g     F .text	00000060 altera_avalon_uart_read_fd
000053c0 g       *ABS*	00000000 _end
00001ffc g     F .text	00000020 check_timer_event
000001b8 g       *ABS*	00000000 __ram_exceptions_end
00004f84 g     O .bss	00000004 timer_context
000003ac g     F .text	000000e8 buttons_handler_init
00002390 g     F .text	000000a0 alt_ic_irq_disable
00004f52 g     O .bss	00000002 DATAY
00003a7c g     F .text	00000020 altera_nios2_qsys_irq_init
00003d94 g     F .text	00000038 exit
00004f6c g     O .bss	00000004 flags
00008000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00001c60 g     F .text	000000e0 test_pulse_generator_init
000021bc g     F .text	000000e8 write_data2vga
00002cfc g     F .text	00000054 altera_avalon_uart_close
000041a4 g     F .text	0000003c _exit
00004f76 g     O .bss	00000001 axis_num
00003e48 g     F .text	0000008c strlen
0000372c g     F .text	00000154 open
00001fb8 g     F .text	00000044 register_sys_timer_interrupt
0000038c g     F .text	00000020 get_z_coord
000034a8 g     F .text	00000030 alt_icache_flush_all
00000d4c g     F .text	00000044 i2c_delay
00004884 g     O .rwdata	00000004 alt_priority_mask
00009000 g       *ABS*	00000000 __alt_mem_ram_sample_5
000022f4 g     F .text	0000009c alt_ic_irq_enable
00001534 g     F .text	00000348 refresh_meas_data
0000500c g     O .bss	00000100 sample
00002da0 g     F .text	000001e0 altera_avalon_uart_read
000048a0 g     O .rwdata	00000008 alt_alarm_list
000033f0 g     F .text	0000005c _do_ctors
0000036c g     F .text	00000020 get_y_coord
000031c8 g     F .text	000000c8 close
00004f5c g     O .bss	00000004 y_angle
000025d8 g     F .text	00000080 alt_load
00001504 g     F .text	00000030 read_abs_counter
000010d0 g     F .text	00000114 leds_driver
00000000  w      *UND*	00000000 free
000010a4 g     F .text	0000002c leds_init



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <_gp+0xffff3788>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08406e14 	ori	at,at,440
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)

00000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 100:	0005313a 	rdctl	r2,ipending
 104:	e0bffe15 	stw	r2,-8(fp)

  return active;
 108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 10c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 114:	00800044 	movi	r2,1
 118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	e0fffb17 	ldw	r3,-20(fp)
 120:	e0bffc17 	ldw	r2,-16(fp)
 124:	1884703a 	and	r2,r3,r2
 128:	10001726 	beq	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 12c:	00c00034 	movhi	r3,0
 130:	18d44c04 	addi	r3,r3,20784
 134:	e0bffd17 	ldw	r2,-12(fp)
 138:	100490fa 	slli	r2,r2,3
 13c:	1885883a 	add	r2,r3,r2
 140:	10c00017 	ldw	r3,0(r2)
 144:	01000034 	movhi	r4,0
 148:	21144c04 	addi	r4,r4,20784
 14c:	e0bffd17 	ldw	r2,-12(fp)
 150:	100490fa 	slli	r2,r2,3
 154:	2085883a 	add	r2,r4,r2
 158:	10800104 	addi	r2,r2,4
 15c:	10800017 	ldw	r2,0(r2)
 160:	1009883a 	mov	r4,r2
 164:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 168:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 16c:	0005313a 	rdctl	r2,ipending
 170:	e0bfff15 	stw	r2,-4(fp)

  return active;
 174:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 178:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 17c:	e0bffb17 	ldw	r2,-20(fp)
 180:	103fe31e 	bne	r2,zero,110 <_gp+0xffff3894>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffc17 	ldw	r2,-16(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffc15 	stw	r2,-16(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fde06 	br	11c <_gp+0xffff38a0>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

000001b8 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     1b8:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     1bc:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     1c0:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     1c4:	00bffd16 	blt	zero,r2,1bc <_gp+0xffff3940>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1c8:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     1cc:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
     1d0:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1d4:	d6b21f14 	ori	gp,gp,51324
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1d8:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1dc:	1093d414 	ori	r2,r2,20304

    movhi r3, %hi(__bss_end)
     1e0:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1e4:	18d4f014 	ori	r3,r3,21440

    beq r2, r3, 1f
     1e8:	10c00326 	beq	r2,r3,1f8 <_start+0x40>

0:
    stw zero, (r2)
     1ec:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1f0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1f4:	10fffd36 	bltu	r2,r3,1ec <_gp+0xffff3970>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1f8:	00025d80 	call	25d8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1fc:	00026580 	call	2658 <alt_main>

00000200 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     200:	003fff06 	br	200 <_gp+0xffff3984>

00000204 <accelerometer_init>:
int y_angle = 0;
int z_angle = 0;


void accelerometer_init()
{
     204:	defffe04 	addi	sp,sp,-8
     208:	dfc00115 	stw	ra,4(sp)
     20c:	df000015 	stw	fp,0(sp)
     210:	d839883a 	mov	fp,sp
	write_command (ACCEL_POW_CTL_REG, 0x08);     //power control - measure
     214:	01000b44 	movi	r4,45
     218:	01400204 	movi	r5,8
     21c:	0000dd00 	call	dd0 <write_command>
	write_command (ACCEL_DATA_FORMAT_REG, 0x08); //data format - full resolution
     220:	01000c44 	movi	r4,49
     224:	01400204 	movi	r5,8
     228:	0000dd00 	call	dd0 <write_command>
	write_command (ACCEL_FIFO_CTL_REG, 0x00); // fifo - bypassed
     22c:	01000e04 	movi	r4,56
     230:	000b883a 	mov	r5,zero
     234:	0000dd00 	call	dd0 <write_command>
}
     238:	e037883a 	mov	sp,fp
     23c:	dfc00117 	ldw	ra,4(sp)
     240:	df000017 	ldw	fp,0(sp)
     244:	dec00204 	addi	sp,sp,8
     248:	f800283a 	ret

0000024c <refresh_accelerometer_data>:

void refresh_accelerometer_data()
{
     24c:	defffd04 	addi	sp,sp,-12
     250:	dfc00215 	stw	ra,8(sp)
     254:	df000115 	stw	fp,4(sp)
     258:	df000104 	addi	fp,sp,4
	unsigned char buf = 0;
     25c:	e03fff05 	stb	zero,-4(fp)

	buf=read_command(ACCEL_DATAX0_REG);
     260:	01000c84 	movi	r4,50
     264:	0000ed80 	call	ed8 <read_command>
     268:	e0bfff05 	stb	r2,-4(fp)
	DATAX=buf;
     26c:	e0bfff03 	ldbu	r2,-4(fp)
     270:	d0a1b50d 	sth	r2,-31020(gp)
	buf=read_command(ACCEL_DATAX1_REG);
     274:	01000cc4 	movi	r4,51
     278:	0000ed80 	call	ed8 <read_command>
     27c:	e0bfff05 	stb	r2,-4(fp)
	DATAX|=(buf<<8)&0xff00;
     280:	e0bfff03 	ldbu	r2,-4(fp)
     284:	1004923a 	slli	r2,r2,8
     288:	1007883a 	mov	r3,r2
     28c:	d0a1b50b 	ldhu	r2,-31020(gp)
     290:	1884b03a 	or	r2,r3,r2
     294:	d0a1b50d 	sth	r2,-31020(gp)
	buf=read_command(ACCEL_DATAY0_REG);
     298:	01000d04 	movi	r4,52
     29c:	0000ed80 	call	ed8 <read_command>
     2a0:	e0bfff05 	stb	r2,-4(fp)
	DATAY=buf;
     2a4:	e0bfff03 	ldbu	r2,-4(fp)
     2a8:	d0a1b58d 	sth	r2,-31018(gp)
	buf=read_command(ACCEL_DATAY1_REG);
     2ac:	01000d44 	movi	r4,53
     2b0:	0000ed80 	call	ed8 <read_command>
     2b4:	e0bfff05 	stb	r2,-4(fp)
	DATAY|=(buf<<8)&0xff00;
     2b8:	e0bfff03 	ldbu	r2,-4(fp)
     2bc:	1004923a 	slli	r2,r2,8
     2c0:	1007883a 	mov	r3,r2
     2c4:	d0a1b58b 	ldhu	r2,-31018(gp)
     2c8:	1884b03a 	or	r2,r3,r2
     2cc:	d0a1b58d 	sth	r2,-31018(gp)
	buf=read_command(ACCEL_DATAZ0_REG);
     2d0:	01000d84 	movi	r4,54
     2d4:	0000ed80 	call	ed8 <read_command>
     2d8:	e0bfff05 	stb	r2,-4(fp)
	DATAZ=buf;
     2dc:	e0bfff03 	ldbu	r2,-4(fp)
     2e0:	d0a1b60d 	sth	r2,-31016(gp)
	buf=read_command(ACCEL_DATAZ1_REG);
     2e4:	01000dc4 	movi	r4,55
     2e8:	0000ed80 	call	ed8 <read_command>
     2ec:	e0bfff05 	stb	r2,-4(fp)
	DATAZ|=(buf<<8)&0xff00;
     2f0:	e0bfff03 	ldbu	r2,-4(fp)
     2f4:	1004923a 	slli	r2,r2,8
     2f8:	1007883a 	mov	r3,r2
     2fc:	d0a1b60b 	ldhu	r2,-31016(gp)
     300:	1884b03a 	or	r2,r3,r2
     304:	d0a1b60d 	sth	r2,-31016(gp)

	x_angle=DATAX&0x1FFF;
     308:	d0a1b50b 	ldhu	r2,-31020(gp)
     30c:	10bfffcc 	andi	r2,r2,65535
     310:	1087ffcc 	andi	r2,r2,8191
     314:	d0a1b715 	stw	r2,-31012(gp)
	y_angle=DATAY&0x1FFF;
     318:	d0a1b58b 	ldhu	r2,-31018(gp)
     31c:	10bfffcc 	andi	r2,r2,65535
     320:	1087ffcc 	andi	r2,r2,8191
     324:	d0a1b815 	stw	r2,-31008(gp)
	z_angle=DATAZ&0x1FFF;
     328:	d0a1b60b 	ldhu	r2,-31016(gp)
     32c:	10bfffcc 	andi	r2,r2,65535
     330:	1087ffcc 	andi	r2,r2,8191
     334:	d0a1b915 	stw	r2,-31004(gp)
}
     338:	e037883a 	mov	sp,fp
     33c:	dfc00117 	ldw	ra,4(sp)
     340:	df000017 	ldw	fp,0(sp)
     344:	dec00204 	addi	sp,sp,8
     348:	f800283a 	ret

0000034c <get_x_coord>:

unsigned short get_x_coord()
{
     34c:	deffff04 	addi	sp,sp,-4
     350:	df000015 	stw	fp,0(sp)
     354:	d839883a 	mov	fp,sp
  return x_angle;
     358:	d0a1b717 	ldw	r2,-31012(gp)
}
     35c:	e037883a 	mov	sp,fp
     360:	df000017 	ldw	fp,0(sp)
     364:	dec00104 	addi	sp,sp,4
     368:	f800283a 	ret

0000036c <get_y_coord>:

unsigned short get_y_coord()
{
     36c:	deffff04 	addi	sp,sp,-4
     370:	df000015 	stw	fp,0(sp)
     374:	d839883a 	mov	fp,sp
  return y_angle;
     378:	d0a1b817 	ldw	r2,-31008(gp)
}
     37c:	e037883a 	mov	sp,fp
     380:	df000017 	ldw	fp,0(sp)
     384:	dec00104 	addi	sp,sp,4
     388:	f800283a 	ret

0000038c <get_z_coord>:

unsigned short get_z_coord()
{
     38c:	deffff04 	addi	sp,sp,-4
     390:	df000015 	stw	fp,0(sp)
     394:	d839883a 	mov	fp,sp
  return z_angle;
     398:	d0a1b917 	ldw	r2,-31004(gp)
}
     39c:	e037883a 	mov	sp,fp
     3a0:	df000017 	ldw	fp,0(sp)
     3a4:	dec00104 	addi	sp,sp,4
     3a8:	f800283a 	ret

000003ac <buttons_handler_init>:
struct buttons_data *b;



void buttons_handler_init()
{
     3ac:	deffff04 	addi	sp,sp,-4
     3b0:	df000015 	stw	fp,0(sp)
     3b4:	d839883a 	mov	fp,sp
	f=&flags;
     3b8:	d0a1bc04 	addi	r2,gp,-30992
     3bc:	d0a1bb15 	stw	r2,-30996(gp)
	b=&buttons;
     3c0:	00800034 	movhi	r2,0
     3c4:	1093e904 	addi	r2,r2,20388
     3c8:	d0a1ba15 	stw	r2,-31000(gp)

    f->but_0_negedge=0;
     3cc:	d0a1bb17 	ldw	r2,-30996(gp)
     3d0:	11000003 	ldbu	r4,0(r2)
     3d4:	00ffff84 	movi	r3,-2
     3d8:	20c6703a 	and	r3,r4,r3
     3dc:	10c00005 	stb	r3,0(r2)
    f->but_0_posedge=0;
     3e0:	d0a1bb17 	ldw	r2,-30996(gp)
     3e4:	11000003 	ldbu	r4,0(r2)
     3e8:	00ffff44 	movi	r3,-3
     3ec:	20c6703a 	and	r3,r4,r3
     3f0:	10c00005 	stb	r3,0(r2)
    f->but_1_negedge=0;
     3f4:	d0a1bb17 	ldw	r2,-30996(gp)
     3f8:	11000003 	ldbu	r4,0(r2)
     3fc:	00fffdc4 	movi	r3,-9
     400:	20c6703a 	and	r3,r4,r3
     404:	10c00005 	stb	r3,0(r2)
    f->but_1_posedge=0;
     408:	d0a1bb17 	ldw	r2,-30996(gp)
     40c:	11000003 	ldbu	r4,0(r2)
     410:	00fffbc4 	movi	r3,-17
     414:	20c6703a 	and	r3,r4,r3
     418:	10c00005 	stb	r3,0(r2)
    //f->sys_timer=0;

    b->but0_posedge_cnt=0;
     41c:	d0a1ba17 	ldw	r2,-31000(gp)
     420:	10000005 	stb	zero,0(r2)
    b->but0_negedge_cnt=0;
     424:	d0a1ba17 	ldw	r2,-31000(gp)
     428:	10000045 	stb	zero,1(r2)
    b->but0_posedge_en=0;
     42c:	d0a1ba17 	ldw	r2,-31000(gp)
     430:	11000303 	ldbu	r4,12(r2)
     434:	00ffff84 	movi	r3,-2
     438:	20c6703a 	and	r3,r4,r3
     43c:	10c00305 	stb	r3,12(r2)
    b->but0_negedge_en=1;
     440:	d0a1ba17 	ldw	r2,-31000(gp)
     444:	10c00303 	ldbu	r3,12(r2)
     448:	18c00094 	ori	r3,r3,2
     44c:	10c00305 	stb	r3,12(r2)

    b->but1_posedge_cnt=0;
     450:	d0a1ba17 	ldw	r2,-31000(gp)
     454:	10000085 	stb	zero,2(r2)
    b->but1_negedge_cnt=0;
     458:	d0a1ba17 	ldw	r2,-31000(gp)
     45c:	100000c5 	stb	zero,3(r2)
    b->but1_posedge_en=0;
     460:	d0a1ba17 	ldw	r2,-31000(gp)
     464:	11000303 	ldbu	r4,12(r2)
     468:	00fffec4 	movi	r3,-5
     46c:	20c6703a 	and	r3,r4,r3
     470:	10c00305 	stb	r3,12(r2)
    b->but1_negedge_en=1;
     474:	d0a1ba17 	ldw	r2,-31000(gp)
     478:	10c00303 	ldbu	r3,12(r2)
     47c:	18c00214 	ori	r3,r3,8
     480:	10c00305 	stb	r3,12(r2)
}
     484:	e037883a 	mov	sp,fp
     488:	df000017 	ldw	fp,0(sp)
     48c:	dec00104 	addi	sp,sp,4
     490:	f800283a 	ret

00000494 <read_but>:

void read_but()
{
     494:	defffd04 	addi	sp,sp,-12
     498:	dfc00215 	stw	ra,8(sp)
     49c:	df000115 	stw	fp,4(sp)
     4a0:	df000104 	addi	fp,sp,4
	unsigned int sys_time = 0;
     4a4:	e03fff15 	stw	zero,-4(fp)
	sys_time = read_sys_time_ms();
     4a8:	000203c0 	call	203c <read_sys_time_ms>
     4ac:	e0bfff15 	stw	r2,-4(fp)

    if (BUT0)
     4b0:	00a5d814 	movui	r2,38752
     4b4:	10800037 	ldwio	r2,0(r2)
     4b8:	1080004c 	andi	r2,r2,1
     4bc:	10002226 	beq	r2,zero,548 <read_but+0xb4>
      {
        b->but0_negedge_cnt=0;
     4c0:	d0a1ba17 	ldw	r2,-31000(gp)
     4c4:	10000045 	stb	zero,1(r2)
        if (b->but0_posedge_en)
     4c8:	d0a1ba17 	ldw	r2,-31000(gp)
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	1080004c 	andi	r2,r2,1
     4d4:	10001826 	beq	r2,zero,538 <read_but+0xa4>
        {
            b->but0_posedge_cnt++;
     4d8:	d0a1ba17 	ldw	r2,-31000(gp)
     4dc:	10c00003 	ldbu	r3,0(r2)
     4e0:	18c00044 	addi	r3,r3,1
     4e4:	10c00005 	stb	r3,0(r2)
            if (b->but0_posedge_cnt==16) {b->but0_posedge_cnt=0; f->but_0_posedge=1; b->but0_posedge_en=0; b->but0_negedge_en=1;}
     4e8:	d0a1ba17 	ldw	r2,-31000(gp)
     4ec:	10800003 	ldbu	r2,0(r2)
     4f0:	10803fcc 	andi	r2,r2,255
     4f4:	10800418 	cmpnei	r2,r2,16
     4f8:	10000f1e 	bne	r2,zero,538 <read_but+0xa4>
     4fc:	d0a1ba17 	ldw	r2,-31000(gp)
     500:	10000005 	stb	zero,0(r2)
     504:	d0a1bb17 	ldw	r2,-30996(gp)
     508:	10c00003 	ldbu	r3,0(r2)
     50c:	18c00094 	ori	r3,r3,2
     510:	10c00005 	stb	r3,0(r2)
     514:	d0a1ba17 	ldw	r2,-31000(gp)
     518:	11000303 	ldbu	r4,12(r2)
     51c:	00ffff84 	movi	r3,-2
     520:	20c6703a 	and	r3,r4,r3
     524:	10c00305 	stb	r3,12(r2)
     528:	d0a1ba17 	ldw	r2,-31000(gp)
     52c:	10c00303 	ldbu	r3,12(r2)
     530:	18c00094 	ori	r3,r3,2
     534:	10c00305 	stb	r3,12(r2)
        }
        b->but0_last_pressed_time=sys_time;
     538:	d0a1ba17 	ldw	r2,-31000(gp)
     53c:	e0ffff17 	ldw	r3,-4(fp)
     540:	10c00115 	stw	r3,4(r2)
     544:	00002b06 	br	5f4 <read_but+0x160>
      }
    else
     {
       b->but0_posedge_cnt=0;
     548:	d0a1ba17 	ldw	r2,-31000(gp)
     54c:	10000005 	stb	zero,0(r2)
       if (b->but0_negedge_en)
     550:	d0a1ba17 	ldw	r2,-31000(gp)
     554:	10800317 	ldw	r2,12(r2)
     558:	1080008c 	andi	r2,r2,2
     55c:	10001826 	beq	r2,zero,5c0 <read_but+0x12c>
        {
            b->but0_negedge_cnt++;
     560:	d0a1ba17 	ldw	r2,-31000(gp)
     564:	10c00043 	ldbu	r3,1(r2)
     568:	18c00044 	addi	r3,r3,1
     56c:	10c00045 	stb	r3,1(r2)
            if (b->but0_negedge_cnt==16) {b->but0_negedge_cnt=0; f->but_0_negedge=1; b->but0_negedge_en=0; b->but0_posedge_en=1;}
     570:	d0a1ba17 	ldw	r2,-31000(gp)
     574:	10800043 	ldbu	r2,1(r2)
     578:	10803fcc 	andi	r2,r2,255
     57c:	10800418 	cmpnei	r2,r2,16
     580:	10000f1e 	bne	r2,zero,5c0 <read_but+0x12c>
     584:	d0a1ba17 	ldw	r2,-31000(gp)
     588:	10000045 	stb	zero,1(r2)
     58c:	d0a1bb17 	ldw	r2,-30996(gp)
     590:	10c00003 	ldbu	r3,0(r2)
     594:	18c00054 	ori	r3,r3,1
     598:	10c00005 	stb	r3,0(r2)
     59c:	d0a1ba17 	ldw	r2,-31000(gp)
     5a0:	11000303 	ldbu	r4,12(r2)
     5a4:	00ffff44 	movi	r3,-3
     5a8:	20c6703a 	and	r3,r4,r3
     5ac:	10c00305 	stb	r3,12(r2)
     5b0:	d0a1ba17 	ldw	r2,-31000(gp)
     5b4:	10c00303 	ldbu	r3,12(r2)
     5b8:	18c00054 	ori	r3,r3,1
     5bc:	10c00305 	stb	r3,12(r2)
        }
       if ((sys_time-b->but0_last_pressed_time)>LONG_PRESS_TIME_MS) {f->but_0_long_pressed=1; b->but0_last_pressed_time=sys_time;}
     5c0:	d0a1ba17 	ldw	r2,-31000(gp)
     5c4:	10800117 	ldw	r2,4(r2)
     5c8:	e0ffff17 	ldw	r3,-4(fp)
     5cc:	1885c83a 	sub	r2,r3,r2
     5d0:	10827170 	cmpltui	r2,r2,2501
     5d4:	1000071e 	bne	r2,zero,5f4 <read_but+0x160>
     5d8:	d0a1bb17 	ldw	r2,-30996(gp)
     5dc:	10c00003 	ldbu	r3,0(r2)
     5e0:	18c00114 	ori	r3,r3,4
     5e4:	10c00005 	stb	r3,0(r2)
     5e8:	d0a1ba17 	ldw	r2,-31000(gp)
     5ec:	e0ffff17 	ldw	r3,-4(fp)
     5f0:	10c00115 	stw	r3,4(r2)
     }

    if (BUT1)
     5f4:	00a5d814 	movui	r2,38752
     5f8:	10800037 	ldwio	r2,0(r2)
     5fc:	1080008c 	andi	r2,r2,2
     600:	10002226 	beq	r2,zero,68c <read_but+0x1f8>
      {
        b->but1_negedge_cnt=0;
     604:	d0a1ba17 	ldw	r2,-31000(gp)
     608:	100000c5 	stb	zero,3(r2)
        if (b->but1_posedge_en)
     60c:	d0a1ba17 	ldw	r2,-31000(gp)
     610:	10800317 	ldw	r2,12(r2)
     614:	1080010c 	andi	r2,r2,4
     618:	10001826 	beq	r2,zero,67c <read_but+0x1e8>
        {
            b->but1_posedge_cnt++;
     61c:	d0a1ba17 	ldw	r2,-31000(gp)
     620:	10c00083 	ldbu	r3,2(r2)
     624:	18c00044 	addi	r3,r3,1
     628:	10c00085 	stb	r3,2(r2)
            if (b->but1_posedge_cnt==16) {b->but1_posedge_cnt=0; f->but_1_posedge=1; b->but1_posedge_en=0; b->but1_negedge_en=1;}
     62c:	d0a1ba17 	ldw	r2,-31000(gp)
     630:	10800083 	ldbu	r2,2(r2)
     634:	10803fcc 	andi	r2,r2,255
     638:	10800418 	cmpnei	r2,r2,16
     63c:	10000f1e 	bne	r2,zero,67c <read_but+0x1e8>
     640:	d0a1ba17 	ldw	r2,-31000(gp)
     644:	10000085 	stb	zero,2(r2)
     648:	d0a1bb17 	ldw	r2,-30996(gp)
     64c:	10c00003 	ldbu	r3,0(r2)
     650:	18c00414 	ori	r3,r3,16
     654:	10c00005 	stb	r3,0(r2)
     658:	d0a1ba17 	ldw	r2,-31000(gp)
     65c:	11000303 	ldbu	r4,12(r2)
     660:	00fffec4 	movi	r3,-5
     664:	20c6703a 	and	r3,r4,r3
     668:	10c00305 	stb	r3,12(r2)
     66c:	d0a1ba17 	ldw	r2,-31000(gp)
     670:	10c00303 	ldbu	r3,12(r2)
     674:	18c00214 	ori	r3,r3,8
     678:	10c00305 	stb	r3,12(r2)
        }
        b->but1_last_pressed_time=sys_time;
     67c:	d0a1ba17 	ldw	r2,-31000(gp)
     680:	e0ffff17 	ldw	r3,-4(fp)
     684:	10c00215 	stw	r3,8(r2)
     688:	00002b06 	br	738 <read_but+0x2a4>
      }
    else
     {
       b->but1_posedge_cnt=0;
     68c:	d0a1ba17 	ldw	r2,-31000(gp)
     690:	10000085 	stb	zero,2(r2)
       if (b->but1_negedge_en)
     694:	d0a1ba17 	ldw	r2,-31000(gp)
     698:	10800317 	ldw	r2,12(r2)
     69c:	1080020c 	andi	r2,r2,8
     6a0:	10001826 	beq	r2,zero,704 <read_but+0x270>
        {
            b->but1_negedge_cnt++;
     6a4:	d0a1ba17 	ldw	r2,-31000(gp)
     6a8:	10c000c3 	ldbu	r3,3(r2)
     6ac:	18c00044 	addi	r3,r3,1
     6b0:	10c000c5 	stb	r3,3(r2)
            if (b->but1_negedge_cnt==16) {b->but1_negedge_cnt=0; f->but_1_negedge=1; b->but1_negedge_en=0; b->but1_posedge_en=1;}
     6b4:	d0a1ba17 	ldw	r2,-31000(gp)
     6b8:	108000c3 	ldbu	r2,3(r2)
     6bc:	10803fcc 	andi	r2,r2,255
     6c0:	10800418 	cmpnei	r2,r2,16
     6c4:	10000f1e 	bne	r2,zero,704 <read_but+0x270>
     6c8:	d0a1ba17 	ldw	r2,-31000(gp)
     6cc:	100000c5 	stb	zero,3(r2)
     6d0:	d0a1bb17 	ldw	r2,-30996(gp)
     6d4:	10c00003 	ldbu	r3,0(r2)
     6d8:	18c00214 	ori	r3,r3,8
     6dc:	10c00005 	stb	r3,0(r2)
     6e0:	d0a1ba17 	ldw	r2,-31000(gp)
     6e4:	11000303 	ldbu	r4,12(r2)
     6e8:	00fffdc4 	movi	r3,-9
     6ec:	20c6703a 	and	r3,r4,r3
     6f0:	10c00305 	stb	r3,12(r2)
     6f4:	d0a1ba17 	ldw	r2,-31000(gp)
     6f8:	10c00303 	ldbu	r3,12(r2)
     6fc:	18c00114 	ori	r3,r3,4
     700:	10c00305 	stb	r3,12(r2)
        }
       if ((sys_time-b->but1_last_pressed_time)>LONG_PRESS_TIME_MS) {f->but_1_long_pressed=1; b->but1_last_pressed_time=sys_time;}
     704:	d0a1ba17 	ldw	r2,-31000(gp)
     708:	10800217 	ldw	r2,8(r2)
     70c:	e0ffff17 	ldw	r3,-4(fp)
     710:	1885c83a 	sub	r2,r3,r2
     714:	10827170 	cmpltui	r2,r2,2501
     718:	1000071e 	bne	r2,zero,738 <read_but+0x2a4>
     71c:	d0a1bb17 	ldw	r2,-30996(gp)
     720:	10c00003 	ldbu	r3,0(r2)
     724:	18c00814 	ori	r3,r3,32
     728:	10c00005 	stb	r3,0(r2)
     72c:	d0a1ba17 	ldw	r2,-31000(gp)
     730:	e0ffff17 	ldw	r3,-4(fp)
     734:	10c00215 	stw	r3,8(r2)
     }
}
     738:	e037883a 	mov	sp,fp
     73c:	dfc00117 	ldw	ra,4(sp)
     740:	df000017 	ldw	fp,0(sp)
     744:	dec00204 	addi	sp,sp,8
     748:	f800283a 	ret

0000074c <buttons_status>:

struct flags_info* buttons_status()
{
     74c:	deffff04 	addi	sp,sp,-4
     750:	df000015 	stw	fp,0(sp)
     754:	d839883a 	mov	fp,sp
   return f;
     758:	d0a1bb17 	ldw	r2,-30996(gp)
}
     75c:	e037883a 	mov	sp,fp
     760:	df000017 	ldw	fp,0(sp)
     764:	dec00104 	addi	sp,sp,4
     768:	f800283a 	ret

0000076c <i2c_start>:
unsigned char i2c_delay(unsigned int delay);



void i2c_start()
{
     76c:	defffe04 	addi	sp,sp,-8
     770:	dfc00115 	stw	ra,4(sp)
     774:	df000015 	stw	fp,0(sp)
     778:	d839883a 	mov	fp,sp
    SCL_SET;       //SCL=1;
     77c:	00c00044 	movi	r3,1
     780:	00a5b414 	movui	r2,38608
     784:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     788:	01000304 	movi	r4,12
     78c:	0000d4c0 	call	d4c <i2c_delay>
    SDA_RESET;     //SDA=0;
     790:	00c000c4 	movi	r3,3
     794:	00a5b114 	movui	r2,38596
     798:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     79c:	01000604 	movi	r4,24
     7a0:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;     //SCL=0;
     7a4:	00c00044 	movi	r3,1
     7a8:	00a5b514 	movui	r2,38612
     7ac:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     7b0:	01000304 	movi	r4,12
     7b4:	0000d4c0 	call	d4c <i2c_delay>
}
     7b8:	e037883a 	mov	sp,fp
     7bc:	dfc00117 	ldw	ra,4(sp)
     7c0:	df000017 	ldw	fp,0(sp)
     7c4:	dec00204 	addi	sp,sp,8
     7c8:	f800283a 	ret

000007cc <i2c_stop>:

void i2c_stop()
{
     7cc:	defffe04 	addi	sp,sp,-8
     7d0:	dfc00115 	stw	ra,4(sp)
     7d4:	df000015 	stw	fp,0(sp)
     7d8:	d839883a 	mov	fp,sp
	SDA_WRITE_MODE;   //TRISBbits.TRISB5=0;
     7dc:	00c000c4 	movi	r3,3
     7e0:	00a5b114 	movui	r2,38596
     7e4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     7e8:	01000304 	movi	r4,12
     7ec:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;         //SCL=1;
     7f0:	00c00044 	movi	r3,1
     7f4:	00a5b414 	movui	r2,38608
     7f8:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     7fc:	01000604 	movi	r4,24
     800:	0000d4c0 	call	d4c <i2c_delay>
    SDA_SET;         //SDA=1;
     804:	00c00044 	movi	r3,1
     808:	00a5b114 	movui	r2,38596
     80c:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     810:	01000304 	movi	r4,12
     814:	0000d4c0 	call	d4c <i2c_delay>
}
     818:	e037883a 	mov	sp,fp
     81c:	dfc00117 	ldw	ra,4(sp)
     820:	df000017 	ldw	fp,0(sp)
     824:	dec00204 	addi	sp,sp,8
     828:	f800283a 	ret

0000082c <i2c_send_bit>:

void i2c_send_bit(unsigned char send_bit)
{
     82c:	defffd04 	addi	sp,sp,-12
     830:	dfc00215 	stw	ra,8(sp)
     834:	df000115 	stw	fp,4(sp)
     838:	df000104 	addi	fp,sp,4
     83c:	2005883a 	mov	r2,r4
     840:	e0bfff05 	stb	r2,-4(fp)
	SDA_READ_MODE;   //TRISBbits.TRISB5=0; //output
     844:	00c00044 	movi	r3,1
     848:	00a5b114 	movui	r2,38596
     84c:	10c00035 	stwio	r3,0(r2)
    if (send_bit) SDA_SET; else SDA_RESET; //SDA=(send_bit)?1:0;
     850:	e0bfff03 	ldbu	r2,-4(fp)
     854:	10000426 	beq	r2,zero,868 <i2c_send_bit+0x3c>
     858:	00c00044 	movi	r3,1
     85c:	00a5b114 	movui	r2,38596
     860:	10c00035 	stwio	r3,0(r2)
     864:	00000306 	br	874 <i2c_send_bit+0x48>
     868:	00c000c4 	movi	r3,3
     86c:	00a5b114 	movui	r2,38596
     870:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     874:	01000304 	movi	r4,12
     878:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;        //SCL=1;
     87c:	00c00044 	movi	r3,1
     880:	00a5b414 	movui	r2,38608
     884:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     888:	01000604 	movi	r4,24
     88c:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;      //SCL=0;
     890:	00c00044 	movi	r3,1
     894:	00a5b514 	movui	r2,38612
     898:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     89c:	01000304 	movi	r4,12
     8a0:	0000d4c0 	call	d4c <i2c_delay>
}
     8a4:	e037883a 	mov	sp,fp
     8a8:	dfc00117 	ldw	ra,4(sp)
     8ac:	df000017 	ldw	fp,0(sp)
     8b0:	dec00204 	addi	sp,sp,8
     8b4:	f800283a 	ret

000008b8 <i2c_read_bit>:

unsigned char i2c_read_bit()
{
     8b8:	defffd04 	addi	sp,sp,-12
     8bc:	dfc00215 	stw	ra,8(sp)
     8c0:	df000115 	stw	fp,4(sp)
     8c4:	df000104 	addi	fp,sp,4
   unsigned char read_bit;
   SDA_READ_MODE;    //LATBbits.LATB5=1; //Z
     8c8:	00c00044 	movi	r3,1
     8cc:	00a5b114 	movui	r2,38596
     8d0:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     8d4:	01000304 	movi	r4,12
     8d8:	0000d4c0 	call	d4c <i2c_delay>
   SCL_SET;          //SCL=1;
     8dc:	00c00044 	movi	r3,1
     8e0:	00a5b414 	movui	r2,38608
     8e4:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     8e8:	01000304 	movi	r4,12
     8ec:	0000d4c0 	call	d4c <i2c_delay>
   read_bit=SDA;   //read_bit=PORTBbits.RB5;
     8f0:	00a5b014 	movui	r2,38592
     8f4:	10800037 	ldwio	r2,0(r2)
     8f8:	1080008c 	andi	r2,r2,2
     8fc:	1004c03a 	cmpne	r2,r2,zero
     900:	e0bfff05 	stb	r2,-4(fp)
   i2c_delay(I2C_SPEED);
     904:	01000304 	movi	r4,12
     908:	0000d4c0 	call	d4c <i2c_delay>
   SCL_RESET;      //SCL=0;
     90c:	00c00044 	movi	r3,1
     910:	00a5b514 	movui	r2,38612
     914:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     918:	01000304 	movi	r4,12
     91c:	0000d4c0 	call	d4c <i2c_delay>
   return read_bit;
     920:	e0bfff03 	ldbu	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <i2c_send_byte>:

unsigned char i2c_send_byte(unsigned char send_byte)
{
     938:	defffc04 	addi	sp,sp,-16
     93c:	dfc00315 	stw	ra,12(sp)
     940:	df000215 	stw	fp,8(sp)
     944:	df000204 	addi	fp,sp,8
     948:	2005883a 	mov	r2,r4
     94c:	e0bfff05 	stb	r2,-4(fp)
    unsigned char i;
    for (i=0;i<8;i++)
     950:	e03ffe05 	stb	zero,-8(fp)
     954:	00003d06 	br	a4c <i2c_send_byte+0x114>
    {
        switch(i)
     958:	e0bffe03 	ldbu	r2,-8(fp)
     95c:	10c00228 	cmpgeui	r3,r2,8
     960:	1800371e 	bne	r3,zero,a40 <i2c_send_byte+0x108>
     964:	1085883a 	add	r2,r2,r2
     968:	1087883a 	add	r3,r2,r2
     96c:	00800034 	movhi	r2,0
     970:	10826004 	addi	r2,r2,2432
     974:	1885883a 	add	r2,r3,r2
     978:	10800017 	ldw	r2,0(r2)
     97c:	1000683a 	jmp	r2
     980:	000009a0 	cmpeqi	zero,zero,38
     984:	000009b4 	movhi	zero,38
     988:	000009c8 	cmpgei	zero,zero,39
     98c:	000009dc 	xori	zero,zero,39
     990:	000009f0 	cmpltui	zero,zero,39
     994:	00000a04 	movi	zero,40
     998:	00000a18 	cmpnei	zero,zero,40
     99c:	00000a2c 	andhi	zero,zero,40
        {
            case 0: {i2c_send_bit(send_byte&BIT7);} break;
     9a0:	e0bfff03 	ldbu	r2,-4(fp)
     9a4:	1080200c 	andi	r2,r2,128
     9a8:	1009883a 	mov	r4,r2
     9ac:	000082c0 	call	82c <i2c_send_bit>
     9b0:	00002306 	br	a40 <i2c_send_byte+0x108>
            case 1: {i2c_send_bit(send_byte&BIT6);} break;
     9b4:	e0bfff03 	ldbu	r2,-4(fp)
     9b8:	1080100c 	andi	r2,r2,64
     9bc:	1009883a 	mov	r4,r2
     9c0:	000082c0 	call	82c <i2c_send_bit>
     9c4:	00001e06 	br	a40 <i2c_send_byte+0x108>
            case 2: {i2c_send_bit(send_byte&BIT5);} break;
     9c8:	e0bfff03 	ldbu	r2,-4(fp)
     9cc:	1080080c 	andi	r2,r2,32
     9d0:	1009883a 	mov	r4,r2
     9d4:	000082c0 	call	82c <i2c_send_bit>
     9d8:	00001906 	br	a40 <i2c_send_byte+0x108>
            case 3: {i2c_send_bit(send_byte&BIT4);} break;
     9dc:	e0bfff03 	ldbu	r2,-4(fp)
     9e0:	1080040c 	andi	r2,r2,16
     9e4:	1009883a 	mov	r4,r2
     9e8:	000082c0 	call	82c <i2c_send_bit>
     9ec:	00001406 	br	a40 <i2c_send_byte+0x108>
            case 4: {i2c_send_bit(send_byte&BIT3);} break;
     9f0:	e0bfff03 	ldbu	r2,-4(fp)
     9f4:	1080020c 	andi	r2,r2,8
     9f8:	1009883a 	mov	r4,r2
     9fc:	000082c0 	call	82c <i2c_send_bit>
     a00:	00000f06 	br	a40 <i2c_send_byte+0x108>
            case 5: {i2c_send_bit(send_byte&BIT2);} break;
     a04:	e0bfff03 	ldbu	r2,-4(fp)
     a08:	1080010c 	andi	r2,r2,4
     a0c:	1009883a 	mov	r4,r2
     a10:	000082c0 	call	82c <i2c_send_bit>
     a14:	00000a06 	br	a40 <i2c_send_byte+0x108>
            case 6: {i2c_send_bit(send_byte&BIT1);} break;
     a18:	e0bfff03 	ldbu	r2,-4(fp)
     a1c:	1080008c 	andi	r2,r2,2
     a20:	1009883a 	mov	r4,r2
     a24:	000082c0 	call	82c <i2c_send_bit>
     a28:	00000506 	br	a40 <i2c_send_byte+0x108>
            case 7: {i2c_send_bit(send_byte&BIT0);} break;
     a2c:	e0bfff03 	ldbu	r2,-4(fp)
     a30:	1080004c 	andi	r2,r2,1
     a34:	1009883a 	mov	r4,r2
     a38:	000082c0 	call	82c <i2c_send_bit>
     a3c:	0001883a 	nop
}

unsigned char i2c_send_byte(unsigned char send_byte)
{
    unsigned char i;
    for (i=0;i<8;i++)
     a40:	e0bffe03 	ldbu	r2,-8(fp)
     a44:	10800044 	addi	r2,r2,1
     a48:	e0bffe05 	stb	r2,-8(fp)
     a4c:	e0bffe03 	ldbu	r2,-8(fp)
     a50:	10800230 	cmpltui	r2,r2,8
     a54:	103fc01e 	bne	r2,zero,958 <_gp+0xffff40dc>
            case 5: {i2c_send_bit(send_byte&BIT2);} break;
            case 6: {i2c_send_bit(send_byte&BIT1);} break;
            case 7: {i2c_send_bit(send_byte&BIT0);} break;
        }
    }
    return 1;
     a58:	00800044 	movi	r2,1
}
     a5c:	e037883a 	mov	sp,fp
     a60:	dfc00117 	ldw	ra,4(sp)
     a64:	df000017 	ldw	fp,0(sp)
     a68:	dec00204 	addi	sp,sp,8
     a6c:	f800283a 	ret

00000a70 <i2c_read_byte>:

unsigned char i2c_read_byte()
{
     a70:	defffd04 	addi	sp,sp,-12
     a74:	dfc00215 	stw	ra,8(sp)
     a78:	df000115 	stw	fp,4(sp)
     a7c:	df000104 	addi	fp,sp,4
    unsigned char i;
    unsigned char read_byte=0;
     a80:	e03fff45 	stb	zero,-3(fp)
    for (i=0;i<8;i++)
     a84:	e03fff05 	stb	zero,-4(fp)
     a88:	00006306 	br	c18 <i2c_read_byte+0x1a8>
    {
        switch(i)
     a8c:	e0bfff03 	ldbu	r2,-4(fp)
     a90:	10c00228 	cmpgeui	r3,r2,8
     a94:	18005d1e 	bne	r3,zero,c0c <i2c_read_byte+0x19c>
     a98:	1085883a 	add	r2,r2,r2
     a9c:	1087883a 	add	r3,r2,r2
     aa0:	00800034 	movhi	r2,0
     aa4:	1082ad04 	addi	r2,r2,2740
     aa8:	1885883a 	add	r2,r3,r2
     aac:	10800017 	ldw	r2,0(r2)
     ab0:	1000683a 	jmp	r2
     ab4:	00000ad4 	movui	zero,43
     ab8:	00000afc 	xorhi	zero,zero,43
     abc:	00000b24 	muli	zero,zero,44
     ac0:	00000b4c 	andi	zero,zero,45
     ac4:	00000b74 	movhi	zero,45
     ac8:	00000b9c 	xori	zero,zero,46
     acc:	00000bc4 	movi	zero,47
     ad0:	00000bec 	andhi	zero,zero,47
        {
            case 0: { read_byte|=(i2c_read_bit())?BIT7:0; } break;
     ad4:	00008b80 	call	8b8 <i2c_read_bit>
     ad8:	10803fcc 	andi	r2,r2,255
     adc:	10000226 	beq	r2,zero,ae8 <i2c_read_byte+0x78>
     ae0:	00bfe004 	movi	r2,-128
     ae4:	00000106 	br	aec <i2c_read_byte+0x7c>
     ae8:	0005883a 	mov	r2,zero
     aec:	e0ffff43 	ldbu	r3,-3(fp)
     af0:	10c4b03a 	or	r2,r2,r3
     af4:	e0bfff45 	stb	r2,-3(fp)
     af8:	00004406 	br	c0c <i2c_read_byte+0x19c>
            case 1: { read_byte|=(i2c_read_bit())?BIT6:0; } break;
     afc:	00008b80 	call	8b8 <i2c_read_bit>
     b00:	10803fcc 	andi	r2,r2,255
     b04:	10000226 	beq	r2,zero,b10 <i2c_read_byte+0xa0>
     b08:	00801004 	movi	r2,64
     b0c:	00000106 	br	b14 <i2c_read_byte+0xa4>
     b10:	0005883a 	mov	r2,zero
     b14:	e0ffff43 	ldbu	r3,-3(fp)
     b18:	10c4b03a 	or	r2,r2,r3
     b1c:	e0bfff45 	stb	r2,-3(fp)
     b20:	00003a06 	br	c0c <i2c_read_byte+0x19c>
            case 2: { read_byte|=(i2c_read_bit())?BIT5:0; } break;
     b24:	00008b80 	call	8b8 <i2c_read_bit>
     b28:	10803fcc 	andi	r2,r2,255
     b2c:	10000226 	beq	r2,zero,b38 <i2c_read_byte+0xc8>
     b30:	00800804 	movi	r2,32
     b34:	00000106 	br	b3c <i2c_read_byte+0xcc>
     b38:	0005883a 	mov	r2,zero
     b3c:	e0ffff43 	ldbu	r3,-3(fp)
     b40:	10c4b03a 	or	r2,r2,r3
     b44:	e0bfff45 	stb	r2,-3(fp)
     b48:	00003006 	br	c0c <i2c_read_byte+0x19c>
            case 3: { read_byte|=(i2c_read_bit())?BIT4:0; } break;
     b4c:	00008b80 	call	8b8 <i2c_read_bit>
     b50:	10803fcc 	andi	r2,r2,255
     b54:	10000226 	beq	r2,zero,b60 <i2c_read_byte+0xf0>
     b58:	00800404 	movi	r2,16
     b5c:	00000106 	br	b64 <i2c_read_byte+0xf4>
     b60:	0005883a 	mov	r2,zero
     b64:	e0ffff43 	ldbu	r3,-3(fp)
     b68:	10c4b03a 	or	r2,r2,r3
     b6c:	e0bfff45 	stb	r2,-3(fp)
     b70:	00002606 	br	c0c <i2c_read_byte+0x19c>
            case 4: { read_byte|=(i2c_read_bit())?BIT3:0; } break;
     b74:	00008b80 	call	8b8 <i2c_read_bit>
     b78:	10803fcc 	andi	r2,r2,255
     b7c:	10000226 	beq	r2,zero,b88 <i2c_read_byte+0x118>
     b80:	00800204 	movi	r2,8
     b84:	00000106 	br	b8c <i2c_read_byte+0x11c>
     b88:	0005883a 	mov	r2,zero
     b8c:	e0ffff43 	ldbu	r3,-3(fp)
     b90:	10c4b03a 	or	r2,r2,r3
     b94:	e0bfff45 	stb	r2,-3(fp)
     b98:	00001c06 	br	c0c <i2c_read_byte+0x19c>
            case 5: { read_byte|=(i2c_read_bit())?BIT2:0; } break;
     b9c:	00008b80 	call	8b8 <i2c_read_bit>
     ba0:	10803fcc 	andi	r2,r2,255
     ba4:	10000226 	beq	r2,zero,bb0 <i2c_read_byte+0x140>
     ba8:	00800104 	movi	r2,4
     bac:	00000106 	br	bb4 <i2c_read_byte+0x144>
     bb0:	0005883a 	mov	r2,zero
     bb4:	e0ffff43 	ldbu	r3,-3(fp)
     bb8:	10c4b03a 	or	r2,r2,r3
     bbc:	e0bfff45 	stb	r2,-3(fp)
     bc0:	00001206 	br	c0c <i2c_read_byte+0x19c>
            case 6: { read_byte|=(i2c_read_bit())?BIT1:0; } break;
     bc4:	00008b80 	call	8b8 <i2c_read_bit>
     bc8:	10803fcc 	andi	r2,r2,255
     bcc:	10000226 	beq	r2,zero,bd8 <i2c_read_byte+0x168>
     bd0:	00800084 	movi	r2,2
     bd4:	00000106 	br	bdc <i2c_read_byte+0x16c>
     bd8:	0005883a 	mov	r2,zero
     bdc:	e0ffff43 	ldbu	r3,-3(fp)
     be0:	10c4b03a 	or	r2,r2,r3
     be4:	e0bfff45 	stb	r2,-3(fp)
     be8:	00000806 	br	c0c <i2c_read_byte+0x19c>
            case 7: { read_byte|=(i2c_read_bit())?BIT0:0; } break;
     bec:	00008b80 	call	8b8 <i2c_read_bit>
     bf0:	10803fcc 	andi	r2,r2,255
     bf4:	1004c03a 	cmpne	r2,r2,zero
     bf8:	1007883a 	mov	r3,r2
     bfc:	e0bfff43 	ldbu	r2,-3(fp)
     c00:	1884b03a 	or	r2,r3,r2
     c04:	e0bfff45 	stb	r2,-3(fp)
     c08:	0001883a 	nop

unsigned char i2c_read_byte()
{
    unsigned char i;
    unsigned char read_byte=0;
    for (i=0;i<8;i++)
     c0c:	e0bfff03 	ldbu	r2,-4(fp)
     c10:	10800044 	addi	r2,r2,1
     c14:	e0bfff05 	stb	r2,-4(fp)
     c18:	e0bfff03 	ldbu	r2,-4(fp)
     c1c:	10800230 	cmpltui	r2,r2,8
     c20:	103f9a1e 	bne	r2,zero,a8c <_gp+0xffff4210>
            case 5: { read_byte|=(i2c_read_bit())?BIT2:0; } break;
            case 6: { read_byte|=(i2c_read_bit())?BIT1:0; } break;
            case 7: { read_byte|=(i2c_read_bit())?BIT0:0; } break;
        }
    }
    SDA_READ_MODE;    //TRISBbits.TRISB5=0;
     c24:	00c00044 	movi	r3,1
     c28:	00a5b114 	movui	r2,38596
     c2c:	10c00035 	stwio	r3,0(r2)
    return read_byte;
     c30:	e0bfff43 	ldbu	r2,-3(fp)
}
     c34:	e037883a 	mov	sp,fp
     c38:	dfc00117 	ldw	ra,4(sp)
     c3c:	df000017 	ldw	fp,0(sp)
     c40:	dec00204 	addi	sp,sp,8
     c44:	f800283a 	ret

00000c48 <read_ack>:

unsigned char read_ack()
{
     c48:	defffd04 	addi	sp,sp,-12
     c4c:	dfc00215 	stw	ra,8(sp)
     c50:	df000115 	stw	fp,4(sp)
     c54:	df000104 	addi	fp,sp,4
    unsigned char ack;
    SDA_READ_MODE; //LATBbits.LATB5=1; //input
     c58:	00c00044 	movi	r3,1
     c5c:	00a5b114 	movui	r2,38596
     c60:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     c64:	01000304 	movi	r4,12
     c68:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;       //SCL=1;
     c6c:	00c00044 	movi	r3,1
     c70:	00a5b414 	movui	r2,38608
     c74:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     c78:	01000304 	movi	r4,12
     c7c:	0000d4c0 	call	d4c <i2c_delay>
    ack=SDA;      //PORTBbits.RB5;
     c80:	00a5b014 	movui	r2,38592
     c84:	10800037 	ldwio	r2,0(r2)
     c88:	1080008c 	andi	r2,r2,2
     c8c:	1004c03a 	cmpne	r2,r2,zero
     c90:	e0bfff05 	stb	r2,-4(fp)
    i2c_delay(I2C_SPEED);
     c94:	01000304 	movi	r4,12
     c98:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;     //SCL=0;
     c9c:	00c00044 	movi	r3,1
     ca0:	00a5b514 	movui	r2,38612
     ca4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     ca8:	01000304 	movi	r4,12
     cac:	0000d4c0 	call	d4c <i2c_delay>
    //TRISBbits.TRISB5=0; //output
    return ack;
     cb0:	e0bfff03 	ldbu	r2,-4(fp)
}
     cb4:	e037883a 	mov	sp,fp
     cb8:	dfc00117 	ldw	ra,4(sp)
     cbc:	df000017 	ldw	fp,0(sp)
     cc0:	dec00204 	addi	sp,sp,8
     cc4:	f800283a 	ret

00000cc8 <write_ack>:

unsigned char write_ack(unsigned char ack)
{
     cc8:	defffd04 	addi	sp,sp,-12
     ccc:	dfc00215 	stw	ra,8(sp)
     cd0:	df000115 	stw	fp,4(sp)
     cd4:	df000104 	addi	fp,sp,4
     cd8:	2005883a 	mov	r2,r4
     cdc:	e0bfff05 	stb	r2,-4(fp)
    //TRISBbits.TRISB5=0; //output
    if (ack) SDA_SET; else SDA_RESET;   //SDA=(ack)?0:1;
     ce0:	e0bfff03 	ldbu	r2,-4(fp)
     ce4:	10000426 	beq	r2,zero,cf8 <write_ack+0x30>
     ce8:	00c00044 	movi	r3,1
     cec:	00a5b114 	movui	r2,38596
     cf0:	10c00035 	stwio	r3,0(r2)
     cf4:	00000306 	br	d04 <write_ack+0x3c>
     cf8:	00c000c4 	movi	r3,3
     cfc:	00a5b114 	movui	r2,38596
     d00:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     d04:	01000304 	movi	r4,12
     d08:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;    //SCL=1;
     d0c:	00c00044 	movi	r3,1
     d10:	00a5b414 	movui	r2,38608
     d14:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     d18:	01000604 	movi	r4,24
     d1c:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;    //SCL=0;
     d20:	00c00044 	movi	r3,1
     d24:	00a5b514 	movui	r2,38612
     d28:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     d2c:	01000304 	movi	r4,12
     d30:	0000d4c0 	call	d4c <i2c_delay>
    //TRISBbits.TRISB5=1; //input
    return ack;
     d34:	e0bfff03 	ldbu	r2,-4(fp)
}
     d38:	e037883a 	mov	sp,fp
     d3c:	dfc00117 	ldw	ra,4(sp)
     d40:	df000017 	ldw	fp,0(sp)
     d44:	dec00204 	addi	sp,sp,8
     d48:	f800283a 	ret

00000d4c <i2c_delay>:

unsigned char i2c_delay(unsigned int delay)
{
     d4c:	defffd04 	addi	sp,sp,-12
     d50:	df000215 	stw	fp,8(sp)
     d54:	df000204 	addi	fp,sp,8
     d58:	e13fff15 	stw	r4,-4(fp)
    int i;
    for (i=delay;i>0;i--) {}
     d5c:	e0bfff17 	ldw	r2,-4(fp)
     d60:	e0bffe15 	stw	r2,-8(fp)
     d64:	00000306 	br	d74 <i2c_delay+0x28>
     d68:	e0bffe17 	ldw	r2,-8(fp)
     d6c:	10bfffc4 	addi	r2,r2,-1
     d70:	e0bffe15 	stw	r2,-8(fp)
     d74:	e0bffe17 	ldw	r2,-8(fp)
     d78:	00bffb16 	blt	zero,r2,d68 <_gp+0xffff44ec>
    return 1;
     d7c:	00800044 	movi	r2,1
}
     d80:	e037883a 	mov	sp,fp
     d84:	df000017 	ldw	fp,0(sp)
     d88:	dec00104 	addi	sp,sp,4
     d8c:	f800283a 	ret

00000d90 <i2c_init>:

void i2c_init()
{
     d90:	deffff04 	addi	sp,sp,-4
     d94:	df000015 	stw	fp,0(sp)
     d98:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_CLEAR_BITS(I2C_PORT_BASE, BIT1); //Output 0 - on SDA
     d9c:	00c00084 	movi	r3,2
     da0:	00a5b514 	movui	r2,38612
     da4:	10c00035 	stwio	r3,0(r2)
    SDA_SET;   //SDA=1;
     da8:	00c00044 	movi	r3,1
     dac:	00a5b114 	movui	r2,38596
     db0:	10c00035 	stwio	r3,0(r2)
    SCL_SET;   //SCL=1;
     db4:	00c00044 	movi	r3,1
     db8:	00a5b414 	movui	r2,38608
     dbc:	10c00035 	stwio	r3,0(r2)
}
     dc0:	e037883a 	mov	sp,fp
     dc4:	df000017 	ldw	fp,0(sp)
     dc8:	dec00104 	addi	sp,sp,4
     dcc:	f800283a 	ret

00000dd0 <write_command>:

void write_command (unsigned char reg_addr, unsigned char data)
{
     dd0:	defffc04 	addi	sp,sp,-16
     dd4:	dfc00315 	stw	ra,12(sp)
     dd8:	df000215 	stw	fp,8(sp)
     ddc:	df000204 	addi	fp,sp,8
     de0:	2007883a 	mov	r3,r4
     de4:	2805883a 	mov	r2,r5
     de8:	e0fffe05 	stb	r3,-8(fp)
     dec:	e0bfff05 	stb	r2,-4(fp)
   i2c_start();
     df0:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     df4:	01000e84 	movi	r4,58
     df8:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     dfc:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     e00:	e0bffe03 	ldbu	r2,-8(fp)
     e04:	1009883a 	mov	r4,r2
     e08:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e0c:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(data);
     e10:	e0bfff03 	ldbu	r2,-4(fp)
     e14:	1009883a 	mov	r4,r2
     e18:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e1c:	0000c480 	call	c48 <read_ack>
   i2c_stop();
     e20:	00007cc0 	call	7cc <i2c_stop>
}
     e24:	e037883a 	mov	sp,fp
     e28:	dfc00117 	ldw	ra,4(sp)
     e2c:	df000017 	ldw	fp,0(sp)
     e30:	dec00204 	addi	sp,sp,8
     e34:	f800283a 	ret

00000e38 <write_command_multiple>:

void write_command_multiple (unsigned char reg_addr, unsigned char *data, unsigned char size)
{
     e38:	defffa04 	addi	sp,sp,-24
     e3c:	dfc00515 	stw	ra,20(sp)
     e40:	df000415 	stw	fp,16(sp)
     e44:	df000404 	addi	fp,sp,16
     e48:	2007883a 	mov	r3,r4
     e4c:	e17ffe15 	stw	r5,-8(fp)
     e50:	3005883a 	mov	r2,r6
     e54:	e0fffd05 	stb	r3,-12(fp)
     e58:	e0bfff05 	stb	r2,-4(fp)
   unsigned char i = 0;
     e5c:	e03ffc05 	stb	zero,-16(fp)
   i2c_start();
     e60:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     e64:	01000e84 	movi	r4,58
     e68:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e6c:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     e70:	e0bffd03 	ldbu	r2,-12(fp)
     e74:	1009883a 	mov	r4,r2
     e78:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e7c:	0000c480 	call	c48 <read_ack>
   for (i=0;i<size;i++)
     e80:	e03ffc05 	stb	zero,-16(fp)
     e84:	00000b06 	br	eb4 <write_command_multiple+0x7c>
   {
   i2c_send_byte(data[i]);
     e88:	e0bffc03 	ldbu	r2,-16(fp)
     e8c:	e0fffe17 	ldw	r3,-8(fp)
     e90:	1885883a 	add	r2,r3,r2
     e94:	10800003 	ldbu	r2,0(r2)
     e98:	10803fcc 	andi	r2,r2,255
     e9c:	1009883a 	mov	r4,r2
     ea0:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     ea4:	0000c480 	call	c48 <read_ack>
   i2c_start();
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
   read_ack();
   i2c_send_byte(reg_addr);
   read_ack();
   for (i=0;i<size;i++)
     ea8:	e0bffc03 	ldbu	r2,-16(fp)
     eac:	10800044 	addi	r2,r2,1
     eb0:	e0bffc05 	stb	r2,-16(fp)
     eb4:	e0fffc03 	ldbu	r3,-16(fp)
     eb8:	e0bfff03 	ldbu	r2,-4(fp)
     ebc:	18bff236 	bltu	r3,r2,e88 <_gp+0xffff460c>
   {
   i2c_send_byte(data[i]);
   read_ack();
   }
   i2c_stop();
     ec0:	00007cc0 	call	7cc <i2c_stop>
}
     ec4:	e037883a 	mov	sp,fp
     ec8:	dfc00117 	ldw	ra,4(sp)
     ecc:	df000017 	ldw	fp,0(sp)
     ed0:	dec00204 	addi	sp,sp,8
     ed4:	f800283a 	ret

00000ed8 <read_command>:

unsigned char read_command (unsigned char reg_addr)
{
     ed8:	defffc04 	addi	sp,sp,-16
     edc:	dfc00315 	stw	ra,12(sp)
     ee0:	df000215 	stw	fp,8(sp)
     ee4:	df000204 	addi	fp,sp,8
     ee8:	2005883a 	mov	r2,r4
     eec:	e0bfff05 	stb	r2,-4(fp)
   unsigned char buf_data;
   i2c_start();
     ef0:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     ef4:	01000e84 	movi	r4,58
     ef8:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     efc:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     f00:	e0bfff03 	ldbu	r2,-4(fp)
     f04:	1009883a 	mov	r4,r2
     f08:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f0c:	0000c480 	call	c48 <read_ack>
   i2c_start();
     f10:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_RD);
     f14:	01000ec4 	movi	r4,59
     f18:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f1c:	0000c480 	call	c48 <read_ack>
   buf_data=i2c_read_byte();
     f20:	0000a700 	call	a70 <i2c_read_byte>
     f24:	e0bffe05 	stb	r2,-8(fp)
   write_ack(1);
     f28:	01000044 	movi	r4,1
     f2c:	0000cc80 	call	cc8 <write_ack>
   i2c_stop();
     f30:	00007cc0 	call	7cc <i2c_stop>
   return buf_data;
     f34:	e0bffe03 	ldbu	r2,-8(fp)
}
     f38:	e037883a 	mov	sp,fp
     f3c:	dfc00117 	ldw	ra,4(sp)
     f40:	df000017 	ldw	fp,0(sp)
     f44:	dec00204 	addi	sp,sp,8
     f48:	f800283a 	ret

00000f4c <read_word_command>:

unsigned short read_word_command (unsigned char reg_addr)
{
     f4c:	defffc04 	addi	sp,sp,-16
     f50:	dfc00315 	stw	ra,12(sp)
     f54:	df000215 	stw	fp,8(sp)
     f58:	df000204 	addi	fp,sp,8
     f5c:	2005883a 	mov	r2,r4
     f60:	e0bfff05 	stb	r2,-4(fp)
   unsigned short buf_data;
   unsigned char msb,lsb;
   i2c_start();
     f64:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     f68:	01000e84 	movi	r4,58
     f6c:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f70:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     f74:	e0bfff03 	ldbu	r2,-4(fp)
     f78:	1009883a 	mov	r4,r2
     f7c:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f80:	0000c480 	call	c48 <read_ack>
   i2c_start();
     f84:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_RD);
     f88:	01000ec4 	movi	r4,59
     f8c:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f90:	0000c480 	call	c48 <read_ack>
   msb=i2c_read_byte();
     f94:	0000a700 	call	a70 <i2c_read_byte>
     f98:	e0bffe05 	stb	r2,-8(fp)
   write_ack(1);
     f9c:	01000044 	movi	r4,1
     fa0:	0000cc80 	call	cc8 <write_ack>
   lsb=i2c_read_byte();
     fa4:	0000a700 	call	a70 <i2c_read_byte>
     fa8:	e0bffe45 	stb	r2,-7(fp)
   write_ack(0);
     fac:	0009883a 	mov	r4,zero
     fb0:	0000cc80 	call	cc8 <write_ack>
   i2c_stop();
     fb4:	00007cc0 	call	7cc <i2c_stop>
   buf_data=(msb<<8)&0xff00;
     fb8:	e0bffe03 	ldbu	r2,-8(fp)
     fbc:	1004923a 	slli	r2,r2,8
     fc0:	e0bffe8d 	sth	r2,-6(fp)
   buf_data|=lsb;
     fc4:	e0fffe43 	ldbu	r3,-7(fp)
     fc8:	e0bffe8b 	ldhu	r2,-6(fp)
     fcc:	1884b03a 	or	r2,r3,r2
     fd0:	e0bffe8d 	sth	r2,-6(fp)
   return buf_data;
     fd4:	e0bffe8b 	ldhu	r2,-6(fp)
}
     fd8:	e037883a 	mov	sp,fp
     fdc:	dfc00117 	ldw	ra,4(sp)
     fe0:	df000017 	ldw	fp,0(sp)
     fe4:	dec00204 	addi	sp,sp,8
     fe8:	f800283a 	ret

00000fec <laser_init>:
//01: Start by CPU (with delay), strobe length equivalent to "pulse length"
//10: Start by CPU (with delay), stop after external comparator signal (strobe length is limited by "pulse length");
//11: Start by CPU (with delay), stop after external comparator signal (with delay)

void laser_init()
{
     fec:	deffff04 	addi	sp,sp,-4
     ff0:	df000015 	stw	fp,0(sp)
     ff4:	d839883a 	mov	fp,sp
	IOWR(LASER_DRIVER_BASE,2,10);
     ff8:	00c00284 	movi	r3,10
     ffc:	00a59a14 	movui	r2,38504
    1000:	10c00035 	stwio	r3,0(r2)
	IOWR(LASER_DRIVER_BASE,3,2);
    1004:	00c00084 	movi	r3,2
    1008:	00a59b14 	movui	r2,38508
    100c:	10c00035 	stwio	r3,0(r2)
}
    1010:	e037883a 	mov	sp,fp
    1014:	df000017 	ldw	fp,0(sp)
    1018:	dec00104 	addi	sp,sp,4
    101c:	f800283a 	ret

00001020 <generate_pulse>:

void generate_pulse(unsigned short tpulse)
{
    1020:	defffe04 	addi	sp,sp,-8
    1024:	df000115 	stw	fp,4(sp)
    1028:	df000104 	addi	fp,sp,4
    102c:	2005883a 	mov	r2,r4
    1030:	e0bfff0d 	sth	r2,-4(fp)
   //mode - 0b01 control[2:1]
   IOWR(LASER_DRIVER_BASE,PULSE_LENGTH,tpulse);
    1034:	e0ffff0b 	ldhu	r3,-4(fp)
    1038:	00a59a14 	movui	r2,38504
    103c:	10c00035 	stwio	r3,0(r2)
   IOWR(LASER_DRIVER_BASE,PULSE_DELAY,0);
    1040:	0007883a 	mov	r3,zero
    1044:	00a59b14 	movui	r2,38508
    1048:	10c00035 	stwio	r3,0(r2)
   IOWR(LASER_DRIVER_BASE,DRIVER_CONTROL,0x3);
    104c:	00c000c4 	movi	r3,3
    1050:	00a59814 	movui	r2,38496
    1054:	10c00035 	stwio	r3,0(r2)
}
    1058:	e037883a 	mov	sp,fp
    105c:	df000017 	ldw	fp,0(sp)
    1060:	dec00104 	addi	sp,sp,4
    1064:	f800283a 	ret

00001068 <change_axis>:

unsigned char counter = 0;
#define PERIOD 100

void change_axis()
{
    1068:	deffff04 	addi	sp,sp,-4
    106c:	df000015 	stw	fp,0(sp)
    1070:	d839883a 	mov	fp,sp
	axis_num++;
    1074:	d0a1be83 	ldbu	r2,-30982(gp)
    1078:	10800044 	addi	r2,r2,1
    107c:	d0a1be85 	stb	r2,-30982(gp)
	if (axis_num>2) axis_num=0;
    1080:	d0a1be83 	ldbu	r2,-30982(gp)
    1084:	10803fcc 	andi	r2,r2,255
    1088:	108000f0 	cmpltui	r2,r2,3
    108c:	1000011e 	bne	r2,zero,1094 <change_axis+0x2c>
    1090:	d021be85 	stb	zero,-30982(gp)
}
    1094:	e037883a 	mov	sp,fp
    1098:	df000017 	ldw	fp,0(sp)
    109c:	dec00104 	addi	sp,sp,4
    10a0:	f800283a 	ret

000010a4 <leds_init>:

void leds_init()
{
    10a4:	deffff04 	addi	sp,sp,-4
    10a8:	df000015 	stw	fp,0(sp)
    10ac:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE, leds_status);
    10b0:	d0a00003 	ldbu	r2,-32768(gp)
    10b4:	10c03fcc 	andi	r3,r2,255
    10b8:	00a5b814 	movui	r2,38624
    10bc:	10c00035 	stwio	r3,0(r2)
}
    10c0:	e037883a 	mov	sp,fp
    10c4:	df000017 	ldw	fp,0(sp)
    10c8:	dec00104 	addi	sp,sp,4
    10cc:	f800283a 	ret

000010d0 <leds_driver>:

void leds_driver()
{
    10d0:	defffd04 	addi	sp,sp,-12
    10d4:	dfc00215 	stw	ra,8(sp)
    10d8:	df000115 	stw	fp,4(sp)
    10dc:	df000104 	addi	fp,sp,4
	unsigned short coordinate = 0;
    10e0:	e03fff0d 	sth	zero,-4(fp)
	unsigned char shift = 0;
    10e4:	e03fff85 	stb	zero,-2(fp)

	switch (axis_num)
    10e8:	d0a1be83 	ldbu	r2,-30982(gp)
    10ec:	10803fcc 	andi	r2,r2,255
    10f0:	10c00060 	cmpeqi	r3,r2,1
    10f4:	1800061e 	bne	r3,zero,1110 <leds_driver+0x40>
    10f8:	10c000a0 	cmpeqi	r3,r2,2
    10fc:	1800071e 	bne	r3,zero,111c <leds_driver+0x4c>
    1100:	1000091e 	bne	r2,zero,1128 <leds_driver+0x58>
	{
	case 0: coordinate=get_x_coord(); break;
    1104:	000034c0 	call	34c <get_x_coord>
    1108:	e0bfff0d 	sth	r2,-4(fp)
    110c:	00000606 	br	1128 <leds_driver+0x58>
	case 1: coordinate=get_y_coord(); break;
    1110:	000036c0 	call	36c <get_y_coord>
    1114:	e0bfff0d 	sth	r2,-4(fp)
    1118:	00000306 	br	1128 <leds_driver+0x58>
	case 2: coordinate=get_z_coord(); break;
    111c:	000038c0 	call	38c <get_z_coord>
    1120:	e0bfff0d 	sth	r2,-4(fp)
    1124:	0001883a 	nop
	}

	coordinate=(coordinate>>5)&0xFF;
    1128:	e0bfff0b 	ldhu	r2,-4(fp)
    112c:	1004d17a 	srli	r2,r2,5
    1130:	10803fcc 	andi	r2,r2,255
    1134:	e0bfff0d 	sth	r2,-4(fp)

	direction=(coordinate&BIT7)?0:1; //if negative direction = 0
    1138:	e0bfff0b 	ldhu	r2,-4(fp)
    113c:	1080200c 	andi	r2,r2,128
    1140:	1005003a 	cmpeq	r2,r2,zero
    1144:	d0a1bd85 	stb	r2,-30986(gp)
	coordinate=(direction)?(coordinate&0xff):((~coordinate)&0xff); //if negative - inverse
    1148:	d0a1bd83 	ldbu	r2,-30986(gp)
    114c:	10803fcc 	andi	r2,r2,255
    1150:	10000326 	beq	r2,zero,1160 <leds_driver+0x90>
    1154:	e0bfff0b 	ldhu	r2,-4(fp)
    1158:	10803fcc 	andi	r2,r2,255
    115c:	00000306 	br	116c <leds_driver+0x9c>
    1160:	e0bfff0b 	ldhu	r2,-4(fp)
    1164:	0084303a 	nor	r2,zero,r2
    1168:	10803fcc 	andi	r2,r2,255
    116c:	e0bfff0d 	sth	r2,-4(fp)
	shift=(coordinate>>1)&0x7;
    1170:	e0bfff0b 	ldhu	r2,-4(fp)
    1174:	1004d07a 	srli	r2,r2,1
    1178:	108001cc 	andi	r2,r2,7
    117c:	e0bfff85 	stb	r2,-2(fp)
	leds_status=(direction)?((BIT3|BIT4)<<shift):((BIT3|BIT4)>>shift);
    1180:	d0a1bd83 	ldbu	r2,-30986(gp)
    1184:	10803fcc 	andi	r2,r2,255
    1188:	10000426 	beq	r2,zero,119c <leds_driver+0xcc>
    118c:	e0bfff83 	ldbu	r2,-2(fp)
    1190:	00c00604 	movi	r3,24
    1194:	1884983a 	sll	r2,r3,r2
    1198:	00000306 	br	11a8 <leds_driver+0xd8>
    119c:	e0bfff83 	ldbu	r2,-2(fp)
    11a0:	00c00604 	movi	r3,24
    11a4:	1885d83a 	sra	r2,r3,r2
    11a8:	d0a00005 	stb	r2,-32768(gp)
	blinky_flag=((coordinate>>1)>3);
    11ac:	e0bfff0b 	ldhu	r2,-4(fp)
    11b0:	1004d07a 	srli	r2,r2,1
    11b4:	10bfffcc 	andi	r2,r2,65535
    11b8:	10800128 	cmpgeui	r2,r2,4
    11bc:	d0a1be05 	stb	r2,-30984(gp)

	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE, leds_status);
    11c0:	d0a00003 	ldbu	r2,-32768(gp)
    11c4:	10c03fcc 	andi	r3,r2,255
    11c8:	00a5b814 	movui	r2,38624
    11cc:	10c00035 	stwio	r3,0(r2)
}
    11d0:	e037883a 	mov	sp,fp
    11d4:	dfc00117 	ldw	ra,4(sp)
    11d8:	df000017 	ldw	fp,0(sp)
    11dc:	dec00204 	addi	sp,sp,8
    11e0:	f800283a 	ret

000011e4 <main>:
void mainloop();

unsigned char i = 0;

int main ()
{
    11e4:	defffe04 	addi	sp,sp,-8
    11e8:	dfc00115 	stw	ra,4(sp)
    11ec:	df000015 	stw	fp,0(sp)
    11f0:	d839883a 	mov	fp,sp
   sys_init();
    11f4:	00012000 	call	1200 <sys_init>
   while (1) mainloop();
    11f8:	00012400 	call	1240 <mainloop>
    11fc:	003ffe06 	br	11f8 <_gp+0xffff497c>

00001200 <sys_init>:
   return 0;
}

void sys_init()
{
    1200:	defffe04 	addi	sp,sp,-8
    1204:	dfc00115 	stw	ra,4(sp)
    1208:	df000015 	stw	fp,0(sp)
    120c:	d839883a 	mov	fp,sp
	//Modules
	sys_timer_init();
    1210:	0001ec40 	call	1ec4 <sys_timer_init>
	sys_timer_start();
    1214:	0001f280 	call	1f28 <sys_timer_start>
	i2c_init();
    1218:	0000d900 	call	d90 <i2c_init>
	leds_init();
    121c:	00010a40 	call	10a4 <leds_init>
	test_pulse_generator_init();
    1220:	0001c600 	call	1c60 <test_pulse_generator_init>
	//Devices
	accelerometer_init();
    1224:	00002040 	call	204 <accelerometer_init>
	//tdc_init();
	vga_init();
    1228:	00021900 	call	2190 <vga_init>
}
    122c:	e037883a 	mov	sp,fp
    1230:	dfc00117 	ldw	ra,4(sp)
    1234:	df000017 	ldw	fp,0(sp)
    1238:	dec00204 	addi	sp,sp,8
    123c:	f800283a 	ret

00001240 <mainloop>:

void mainloop()
{
    1240:	defffe04 	addi	sp,sp,-8
    1244:	dfc00115 	stw	ra,4(sp)
    1248:	df000015 	stw	fp,0(sp)
    124c:	d839883a 	mov	fp,sp
	if (check_timer_event()) //system_period - 1ms
    1250:	0001ffc0 	call	1ffc <check_timer_event>
    1254:	10803fcc 	andi	r2,r2,255
    1258:	10000f26 	beq	r2,zero,1298 <mainloop+0x58>
	{
		i++;
    125c:	d0a1bf03 	ldbu	r2,-30980(gp)
    1260:	10800044 	addi	r2,r2,1
    1264:	d0a1bf05 	stb	r2,-30980(gp)
		if (i>100)
    1268:	d0a1bf03 	ldbu	r2,-30980(gp)
    126c:	10803fcc 	andi	r2,r2,255
    1270:	10801970 	cmpltui	r2,r2,101
    1274:	1000041e 	bne	r2,zero,1288 <mainloop+0x48>
		{
			i=0;
    1278:	d021bf05 	stb	zero,-30980(gp)
			tdc_init();
    127c:	0001a240 	call	1a24 <tdc_init>
			generate_test_pulses();
    1280:	0001d400 	call	1d40 <generate_test_pulses>
			read_tdc_result();
    1284:	0001b400 	call	1b40 <read_tdc_result>
			//tdc_test();
		}
		reset_timer_event_flag();
    1288:	000201c0 	call	201c <reset_timer_event_flag>
		refresh_accelerometer_data();
    128c:	000024c0 	call	24c <refresh_accelerometer_data>
		leds_driver();
    1290:	00010d00 	call	10d0 <leds_driver>
		read_but();
    1294:	00004940 	call	494 <read_but>
	    //generate_pulse(i++);
	}
   if (buttons_status()->but_0_negedge)
    1298:	000074c0 	call	74c <buttons_status>
    129c:	10800017 	ldw	r2,0(r2)
    12a0:	1080004c 	andi	r2,r2,1
    12a4:	10000526 	beq	r2,zero,12bc <mainloop+0x7c>
   {
	   buttons_status()->but_0_negedge=0;
    12a8:	000074c0 	call	74c <buttons_status>
    12ac:	11000003 	ldbu	r4,0(r2)
    12b0:	00ffff84 	movi	r3,-2
    12b4:	20c6703a 	and	r3,r4,r3
    12b8:	10c00005 	stb	r3,0(r2)
   }
   if (buttons_status()->but_1_negedge)
    12bc:	000074c0 	call	74c <buttons_status>
    12c0:	10800017 	ldw	r2,0(r2)
    12c4:	1080020c 	andi	r2,r2,8
    12c8:	10000726 	beq	r2,zero,12e8 <mainloop+0xa8>
   {
	  buttons_status()->but_1_negedge=0;
    12cc:	000074c0 	call	74c <buttons_status>
    12d0:	11000003 	ldbu	r4,0(r2)
    12d4:	00fffdc4 	movi	r3,-9
    12d8:	20c6703a 	and	r3,r4,r3
    12dc:	10c00005 	stb	r3,0(r2)
      change_axis();
    12e0:	00010680 	call	1068 <change_axis>
      make_measurement();
    12e4:	00013000 	call	1300 <make_measurement>
   }
   vga_init();
    12e8:	00021900 	call	2190 <vga_init>
}
    12ec:	e037883a 	mov	sp,fp
    12f0:	dfc00117 	ldw	ra,4(sp)
    12f4:	df000017 	ldw	fp,0(sp)
    12f8:	dec00204 	addi	sp,sp,8
    12fc:	f800283a 	ret

00001300 <make_measurement>:
//6,671e-5s = 66,71usec
//66,71usec/5ns = 13342 counts
void delay(unsigned int time);

void make_measurement()
{
    1300:	defffc04 	addi	sp,sp,-16
    1304:	dfc00315 	stw	ra,12(sp)
    1308:	df000215 	stw	fp,8(sp)
    130c:	df000204 	addi	fp,sp,8
	unsigned int start_time=read_sys_time_ms();
    1310:	000203c0 	call	203c <read_sys_time_ms>
    1314:	e0bfff15 	stw	r2,-4(fp)
	unsigned char wait = 1;
    1318:	00800044 	movi	r2,1
    131c:	e0bffe05 	stb	r2,-8(fp)
	reset_ram_buffers(); //reset buffers and prepair for measurement
    1320:	000144c0 	call	144c <reset_ram_buffers>
	start_recording(WRITING_DELAY_COUNTS); //start signal recording
    1324:	01000284 	movi	r4,10
    1328:	00013e80 	call	13e8 <start_recording>
	generate_pulse(LASER_PULSE_COUNTS); //generate start pulse
    132c:	01000104 	movi	r4,4
    1330:	00010200 	call	1020 <generate_pulse>
	delay(100);
    1334:	01001904 	movi	r4,100
    1338:	00013a40 	call	13a4 <delay>
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    133c:	01000104 	movi	r4,4
    1340:	00010200 	call	1020 <generate_pulse>
	delay(500);
    1344:	01007d04 	movi	r4,500
    1348:	00013a40 	call	13a4 <delay>
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    134c:	01000104 	movi	r4,4
    1350:	00010200 	call	1020 <generate_pulse>
    while (wait)
    1354:	00000b06 	br	1384 <make_measurement+0x84>
    {
    	if (read_abs_counter()>13342)
    1358:	00015040 	call	1504 <read_abs_counter>
    135c:	10bfffcc 	andi	r2,r2,65535
    1360:	108d07f0 	cmpltui	r2,r2,13343
    1364:	1000021e 	bne	r2,zero,1370 <make_measurement+0x70>
    		wait=0;
    1368:	e03ffe05 	stb	zero,-8(fp)
    136c:	00000506 	br	1384 <make_measurement+0x84>
    	else if (read_sys_time_ms()>(start_time+2))
    1370:	000203c0 	call	203c <read_sys_time_ms>
    1374:	e0ffff17 	ldw	r3,-4(fp)
    1378:	18c00084 	addi	r3,r3,2
    137c:	1880012e 	bgeu	r3,r2,1384 <make_measurement+0x84>
    		wait=0;
    1380:	e03ffe05 	stb	zero,-8(fp)
	generate_pulse(LASER_PULSE_COUNTS); //generate start pulse
	delay(100);
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
	delay(500);
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    while (wait)
    1384:	e0bffe03 	ldbu	r2,-8(fp)
    1388:	103ff31e 	bne	r2,zero,1358 <_gp+0xffff4adc>
    	if (read_abs_counter()>13342)
    		wait=0;
    	else if (read_sys_time_ms()>(start_time+2))
    		wait=0;
    }
    refresh_meas_data();
    138c:	00015340 	call	1534 <refresh_meas_data>
}
    1390:	e037883a 	mov	sp,fp
    1394:	dfc00117 	ldw	ra,4(sp)
    1398:	df000017 	ldw	fp,0(sp)
    139c:	dec00204 	addi	sp,sp,8
    13a0:	f800283a 	ret

000013a4 <delay>:

void delay(unsigned int time)
{
    13a4:	defffd04 	addi	sp,sp,-12
    13a8:	df000215 	stw	fp,8(sp)
    13ac:	df000204 	addi	fp,sp,8
    13b0:	e13fff15 	stw	r4,-4(fp)
	unsigned int i = 0;
    13b4:	e03ffe15 	stw	zero,-8(fp)
	for (i=0;i<time;i++) {}
    13b8:	e03ffe15 	stw	zero,-8(fp)
    13bc:	00000306 	br	13cc <delay+0x28>
    13c0:	e0bffe17 	ldw	r2,-8(fp)
    13c4:	10800044 	addi	r2,r2,1
    13c8:	e0bffe15 	stw	r2,-8(fp)
    13cc:	e0fffe17 	ldw	r3,-8(fp)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	18bffa36 	bltu	r3,r2,13c0 <_gp+0xffff4b44>
}
    13d8:	e037883a 	mov	sp,fp
    13dc:	df000017 	ldw	fp,0(sp)
    13e0:	dec00104 	addi	sp,sp,4
    13e4:	f800283a 	ret

000013e8 <start_recording>:
struct echo_signal_data signal;

unsigned char get_max (unsigned char *sample, unsigned char length);

void start_recording(unsigned char rec_delay)
{
    13e8:	defffd04 	addi	sp,sp,-12
    13ec:	df000215 	stw	fp,8(sp)
    13f0:	df000204 	addi	fp,sp,8
    13f4:	2005883a 	mov	r2,r4
    13f8:	e0bfff05 	stb	r2,-4(fp)
	unsigned short ctrl = rec_delay;
    13fc:	e0bfff03 	ldbu	r2,-4(fp)
    1400:	e0bffe0d 	sth	r2,-8(fp)
	ctrl=(ctrl<<1)|BIT0;
    1404:	e0bffe0b 	ldhu	r2,-8(fp)
    1408:	1085883a 	add	r2,r2,r2
    140c:	10800054 	ori	r2,r2,1
    1410:	e0bffe0d 	sth	r2,-8(fp)
	IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,ctrl);
    1414:	e0fffe0b 	ldhu	r3,-8(fp)
    1418:	00a58014 	movui	r2,38400
    141c:	10c00035 	stwio	r3,0(r2)
}
    1420:	e037883a 	mov	sp,fp
    1424:	df000017 	ldw	fp,0(sp)
    1428:	dec00104 	addi	sp,sp,4
    142c:	f800283a 	ret

00001430 <get_buffer_status>:

unsigned int get_buffer_status()
{
    1430:	deffff04 	addi	sp,sp,-4
    1434:	df000015 	stw	fp,0(sp)
    1438:	d839883a 	mov	fp,sp

}
    143c:	e037883a 	mov	sp,fp
    1440:	df000017 	ldw	fp,0(sp)
    1444:	dec00104 	addi	sp,sp,4
    1448:	f800283a 	ret

0000144c <reset_ram_buffers>:

void reset_ram_buffers()
{
    144c:	defffe04 	addi	sp,sp,-8
    1450:	df000115 	stw	fp,4(sp)
    1454:	df000104 	addi	fp,sp,4
   unsigned int i = 0;
    1458:	e03fff15 	stw	zero,-4(fp)
   IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,0x3f<<9);
    145c:	00df8004 	movi	r3,32256
    1460:	00a58014 	movui	r2,38400
    1464:	10c00035 	stwio	r3,0(r2)
   for (i=0;i<256;i++) sample[i]=0;
    1468:	e03fff15 	stw	zero,-4(fp)
    146c:	00000806 	br	1490 <reset_ram_buffers+0x44>
    1470:	00c00034 	movhi	r3,0
    1474:	18d40304 	addi	r3,r3,20492
    1478:	e0bfff17 	ldw	r2,-4(fp)
    147c:	1885883a 	add	r2,r3,r2
    1480:	10000005 	stb	zero,0(r2)
    1484:	e0bfff17 	ldw	r2,-4(fp)
    1488:	10800044 	addi	r2,r2,1
    148c:	e0bfff15 	stw	r2,-4(fp)
    1490:	e0bfff17 	ldw	r2,-4(fp)
    1494:	10804030 	cmpltui	r2,r2,256
    1498:	103ff51e 	bne	r2,zero,1470 <_gp+0xffff4bf4>
   IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,0);
    149c:	0007883a 	mov	r3,zero
    14a0:	00a58014 	movui	r2,38400
    14a4:	10c00035 	stwio	r3,0(r2)
}
    14a8:	e037883a 	mov	sp,fp
    14ac:	df000017 	ldw	fp,0(sp)
    14b0:	dec00104 	addi	sp,sp,4
    14b4:	f800283a 	ret

000014b8 <reset_memory_master>:

void reset_memory_master (unsigned char buf_num)
{
    14b8:	defffd04 	addi	sp,sp,-12
    14bc:	df000215 	stw	fp,8(sp)
    14c0:	df000204 	addi	fp,sp,8
    14c4:	2005883a 	mov	r2,r4
    14c8:	e0bfff05 	stb	r2,-4(fp)
   unsigned int reg_buf = 0;
    14cc:	e03ffe15 	stw	zero,-8(fp)
   reg_buf=IORD(SAMPLE_LOADER_BASE,CONTROL_REG);
    14d0:	00a58014 	movui	r2,38400
    14d4:	10800037 	ldwio	r2,0(r2)
    14d8:	e0bffe15 	stw	r2,-8(fp)
   reg_buf&=(BIT0<<buf_num);
    14dc:	e0bfff03 	ldbu	r2,-4(fp)
    14e0:	00c00044 	movi	r3,1
    14e4:	1884983a 	sll	r2,r3,r2
    14e8:	e0fffe17 	ldw	r3,-8(fp)
    14ec:	1884703a 	and	r2,r3,r2
    14f0:	e0bffe15 	stw	r2,-8(fp)
}
    14f4:	e037883a 	mov	sp,fp
    14f8:	df000017 	ldw	fp,0(sp)
    14fc:	dec00104 	addi	sp,sp,4
    1500:	f800283a 	ret

00001504 <read_abs_counter>:

unsigned short read_abs_counter()
{
    1504:	defffe04 	addi	sp,sp,-8
    1508:	df000115 	stw	fp,4(sp)
    150c:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    1510:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD(SAMPLE_LOADER_BASE,ABS_CNT_REG);
    1514:	00a58214 	movui	r2,38408
    1518:	10800037 	ldwio	r2,0(r2)
    151c:	e0bfff0d 	sth	r2,-4(fp)
	return buf;
    1520:	e0bfff0b 	ldhu	r2,-4(fp)
}
    1524:	e037883a 	mov	sp,fp
    1528:	df000017 	ldw	fp,0(sp)
    152c:	dec00104 	addi	sp,sp,4
    1530:	f800283a 	ret

00001534 <refresh_meas_data>:

void refresh_meas_data()
{
    1534:	defff904 	addi	sp,sp,-28
    1538:	dfc00615 	stw	ra,24(sp)
    153c:	df000515 	stw	fp,20(sp)
    1540:	dc000415 	stw	r16,16(sp)
    1544:	df000404 	addi	fp,sp,16
   unsigned int buf = 0;
    1548:	e03ffe15 	stw	zero,-8(fp)
   unsigned char i = 0;
    154c:	e03ffc05 	stb	zero,-16(fp)
   unsigned int j = 0;
    1550:	e03ffd15 	stw	zero,-12(fp)
   unsigned int word = 0;
    1554:	e03fff15 	stw	zero,-4(fp)
   for (i=0;i<6;i++)
    1558:	e03ffc05 	stb	zero,-16(fp)
    155c:	0000be06 	br	1858 <refresh_meas_data+0x324>
   {
	   buf = IORD(SAMPLE_LOADER_BASE,(START_RAM+i));
    1560:	e0bffc03 	ldbu	r2,-16(fp)
    1564:	108000c4 	addi	r2,r2,3
    1568:	1085883a 	add	r2,r2,r2
    156c:	1085883a 	add	r2,r2,r2
    1570:	1007883a 	mov	r3,r2
    1574:	00a58014 	movui	r2,38400
    1578:	1885883a 	add	r2,r3,r2
    157c:	10800037 	ldwio	r2,0(r2)
    1580:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].ram_ptr=buf&0xff;
    1584:	e0bffc03 	ldbu	r2,-16(fp)
    1588:	e0fffe17 	ldw	r3,-8(fp)
    158c:	01000034 	movhi	r4,0
    1590:	2113ed04 	addi	r4,r4,20404
    1594:	100490fa 	slli	r2,r2,3
    1598:	2085883a 	add	r2,r4,r2
    159c:	10c000c5 	stb	r3,3(r2)
	   buf=buf>>8;
    15a0:	e0bffe17 	ldw	r2,-8(fp)
    15a4:	1004d23a 	srli	r2,r2,8
    15a8:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].stop_detected=buf&BIT0;
    15ac:	e0bffc03 	ldbu	r2,-16(fp)
    15b0:	e0fffe17 	ldw	r3,-8(fp)
    15b4:	18c0004c 	andi	r3,r3,1
    15b8:	01000034 	movhi	r4,0
    15bc:	2113ed04 	addi	r4,r4,20404
    15c0:	100490fa 	slli	r2,r2,3
    15c4:	2085883a 	add	r2,r4,r2
    15c8:	10800104 	addi	r2,r2,4
    15cc:	18c0004c 	andi	r3,r3,1
    15d0:	18c7883a 	add	r3,r3,r3
    15d4:	11400003 	ldbu	r5,0(r2)
    15d8:	013fff44 	movi	r4,-3
    15dc:	2908703a 	and	r4,r5,r4
    15e0:	20c6b03a 	or	r3,r4,r3
    15e4:	10c00005 	stb	r3,0(r2)
	   buf=buf>>1;
    15e8:	e0bffe17 	ldw	r2,-8(fp)
    15ec:	1004d07a 	srli	r2,r2,1
    15f0:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].buffer_full=buf&BIT0;
    15f4:	e0bffc03 	ldbu	r2,-16(fp)
    15f8:	e0fffe17 	ldw	r3,-8(fp)
    15fc:	18c0004c 	andi	r3,r3,1
    1600:	01000034 	movhi	r4,0
    1604:	2113ed04 	addi	r4,r4,20404
    1608:	100490fa 	slli	r2,r2,3
    160c:	2085883a 	add	r2,r4,r2
    1610:	10800104 	addi	r2,r2,4
    1614:	18c0004c 	andi	r3,r3,1
    1618:	11400003 	ldbu	r5,0(r2)
    161c:	013fff84 	movi	r4,-2
    1620:	2908703a 	and	r4,r5,r4
    1624:	20c6b03a 	or	r3,r4,r3
    1628:	10c00005 	stb	r3,0(r2)
	   buf=buf>>1;
    162c:	e0bffe17 	ldw	r2,-8(fp)
    1630:	1004d07a 	srli	r2,r2,1
    1634:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].sample_size=buf&0xff;
    1638:	e0bffc03 	ldbu	r2,-16(fp)
    163c:	e0fffe17 	ldw	r3,-8(fp)
    1640:	01000034 	movhi	r4,0
    1644:	2113ed04 	addi	r4,r4,20404
    1648:	100490fa 	slli	r2,r2,3
    164c:	2085883a 	add	r2,r4,r2
    1650:	10c00085 	stb	r3,2(r2)
	   buf=buf>>8;
    1654:	e0bffe17 	ldw	r2,-8(fp)
    1658:	1004d23a 	srli	r2,r2,8
    165c:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].pulse_abs_coord=buf&0x1fff;
    1660:	e0bffc03 	ldbu	r2,-16(fp)
    1664:	e0fffe17 	ldw	r3,-8(fp)
    1668:	18c7ffcc 	andi	r3,r3,8191
    166c:	01000034 	movhi	r4,0
    1670:	2113ed04 	addi	r4,r4,20404
    1674:	100490fa 	slli	r2,r2,3
    1678:	2085883a 	add	r2,r4,r2
    167c:	10c0000d 	sth	r3,0(r2)
	   //signal data
	   signal.pulse[i].abs_position=ram_buffer[i].pulse_abs_coord;
    1680:	e0bffc03 	ldbu	r2,-16(fp)
    1684:	e0fffc03 	ldbu	r3,-16(fp)
    1688:	01000034 	movhi	r4,0
    168c:	2113ed04 	addi	r4,r4,20404
    1690:	180690fa 	slli	r3,r3,3
    1694:	20c7883a 	add	r3,r4,r3
    1698:	18c0000b 	ldhu	r3,0(r3)
    169c:	01000034 	movhi	r4,0
    16a0:	2113f904 	addi	r4,r4,20452
    16a4:	108001a4 	muli	r2,r2,6
    16a8:	2085883a 	add	r2,r4,r2
    16ac:	10800104 	addi	r2,r2,4
    16b0:	10c0000d 	sth	r3,0(r2)
	   if (ram_buffer[i].stop_detected)
    16b4:	e0bffc03 	ldbu	r2,-16(fp)
    16b8:	00c00034 	movhi	r3,0
    16bc:	18d3ed04 	addi	r3,r3,20404
    16c0:	100490fa 	slli	r2,r2,3
    16c4:	1885883a 	add	r2,r3,r2
    16c8:	10800104 	addi	r2,r2,4
    16cc:	10800017 	ldw	r2,0(r2)
    16d0:	1004d07a 	srli	r2,r2,1
    16d4:	1080004c 	andi	r2,r2,1
    16d8:	10803fcc 	andi	r2,r2,255
    16dc:	10005b26 	beq	r2,zero,184c <refresh_meas_data+0x318>
	   {
		   for (j=0;j<64;j++)
    16e0:	e03ffd15 	stw	zero,-12(fp)
    16e4:	00003406 	br	17b8 <refresh_meas_data+0x284>
			   {
			   word=IORD(RAM_SAMPLE_0_BASE-(0x100*i),j);
    16e8:	e0bffd17 	ldw	r2,-12(fp)
    16ec:	1085883a 	add	r2,r2,r2
    16f0:	1085883a 	add	r2,r2,r2
    16f4:	1007883a 	mov	r3,r2
    16f8:	e0bffc03 	ldbu	r2,-16(fp)
    16fc:	10bfc024 	muli	r2,r2,-256
    1700:	1887883a 	add	r3,r3,r2
    1704:	00a54014 	movui	r2,38144
    1708:	1885883a 	add	r2,r3,r2
    170c:	10800037 	ldwio	r2,0(r2)
    1710:	e0bfff15 	stw	r2,-4(fp)
			   sample[j*4]=word&0xff;
    1714:	e0bffd17 	ldw	r2,-12(fp)
    1718:	1085883a 	add	r2,r2,r2
    171c:	1085883a 	add	r2,r2,r2
    1720:	e0ffff17 	ldw	r3,-4(fp)
    1724:	01000034 	movhi	r4,0
    1728:	21140304 	addi	r4,r4,20492
    172c:	2085883a 	add	r2,r4,r2
    1730:	10c00005 	stb	r3,0(r2)
			   sample[j*4+1]=(word>>8)&0xff;
    1734:	e0bffd17 	ldw	r2,-12(fp)
    1738:	1085883a 	add	r2,r2,r2
    173c:	1085883a 	add	r2,r2,r2
    1740:	10800044 	addi	r2,r2,1
    1744:	e0ffff17 	ldw	r3,-4(fp)
    1748:	1806d23a 	srli	r3,r3,8
    174c:	01000034 	movhi	r4,0
    1750:	21140304 	addi	r4,r4,20492
    1754:	2085883a 	add	r2,r4,r2
    1758:	10c00005 	stb	r3,0(r2)
			   sample[j*4+2]=(word>>16)&0xff;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	1085883a 	add	r2,r2,r2
    1764:	1085883a 	add	r2,r2,r2
    1768:	10800084 	addi	r2,r2,2
    176c:	e0ffff17 	ldw	r3,-4(fp)
    1770:	1806d43a 	srli	r3,r3,16
    1774:	01000034 	movhi	r4,0
    1778:	21140304 	addi	r4,r4,20492
    177c:	2085883a 	add	r2,r4,r2
    1780:	10c00005 	stb	r3,0(r2)
			   sample[j*4+3]=(word>>24)&0xff;
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	1085883a 	add	r2,r2,r2
    178c:	1085883a 	add	r2,r2,r2
    1790:	108000c4 	addi	r2,r2,3
    1794:	e0ffff17 	ldw	r3,-4(fp)
    1798:	1806d63a 	srli	r3,r3,24
    179c:	01000034 	movhi	r4,0
    17a0:	21140304 	addi	r4,r4,20492
    17a4:	2085883a 	add	r2,r4,r2
    17a8:	10c00005 	stb	r3,0(r2)
	   ram_buffer[i].pulse_abs_coord=buf&0x1fff;
	   //signal data
	   signal.pulse[i].abs_position=ram_buffer[i].pulse_abs_coord;
	   if (ram_buffer[i].stop_detected)
	   {
		   for (j=0;j<64;j++)
    17ac:	e0bffd17 	ldw	r2,-12(fp)
    17b0:	10800044 	addi	r2,r2,1
    17b4:	e0bffd15 	stw	r2,-12(fp)
    17b8:	e0bffd17 	ldw	r2,-12(fp)
    17bc:	10801030 	cmpltui	r2,r2,64
    17c0:	103fc91e 	bne	r2,zero,16e8 <_gp+0xffff4e6c>
			   sample[j*4]=word&0xff;
			   sample[j*4+1]=(word>>8)&0xff;
			   sample[j*4+2]=(word>>16)&0xff;
			   sample[j*4+3]=(word>>24)&0xff;
			   }
		   signal.pulse[i].amplitude=get_max(sample,ram_buffer[i].sample_size);
    17c4:	e43ffc03 	ldbu	r16,-16(fp)
    17c8:	e0bffc03 	ldbu	r2,-16(fp)
    17cc:	00c00034 	movhi	r3,0
    17d0:	18d3ed04 	addi	r3,r3,20404
    17d4:	100490fa 	slli	r2,r2,3
    17d8:	1885883a 	add	r2,r3,r2
    17dc:	10800083 	ldbu	r2,2(r2)
    17e0:	10803fcc 	andi	r2,r2,255
    17e4:	01000034 	movhi	r4,0
    17e8:	21140304 	addi	r4,r4,20492
    17ec:	100b883a 	mov	r5,r2
    17f0:	000187c0 	call	187c <get_max>
    17f4:	01000034 	movhi	r4,0
    17f8:	2113f904 	addi	r4,r4,20452
    17fc:	80c001a4 	muli	r3,r16,6
    1800:	20c7883a 	add	r3,r4,r3
    1804:	18c00104 	addi	r3,r3,4
    1808:	18800085 	stb	r2,2(r3)
		   signal.pulse[i].detected=ram_buffer[i].stop_detected;
    180c:	e0bffc03 	ldbu	r2,-16(fp)
    1810:	e0fffc03 	ldbu	r3,-16(fp)
    1814:	01000034 	movhi	r4,0
    1818:	2113ed04 	addi	r4,r4,20404
    181c:	180690fa 	slli	r3,r3,3
    1820:	20c7883a 	add	r3,r4,r3
    1824:	18c00104 	addi	r3,r3,4
    1828:	18c00017 	ldw	r3,0(r3)
    182c:	1806d07a 	srli	r3,r3,1
    1830:	18c0004c 	andi	r3,r3,1
    1834:	01000034 	movhi	r4,0
    1838:	2113f904 	addi	r4,r4,20452
    183c:	108001a4 	muli	r2,r2,6
    1840:	2085883a 	add	r2,r4,r2
    1844:	10800204 	addi	r2,r2,8
    1848:	10c00005 	stb	r3,0(r2)
{
   unsigned int buf = 0;
   unsigned char i = 0;
   unsigned int j = 0;
   unsigned int word = 0;
   for (i=0;i<6;i++)
    184c:	e0bffc03 	ldbu	r2,-16(fp)
    1850:	10800044 	addi	r2,r2,1
    1854:	e0bffc05 	stb	r2,-16(fp)
    1858:	e0bffc03 	ldbu	r2,-16(fp)
    185c:	108001b0 	cmpltui	r2,r2,6
    1860:	103f3f1e 	bne	r2,zero,1560 <_gp+0xffff4ce4>
			   }
		   signal.pulse[i].amplitude=get_max(sample,ram_buffer[i].sample_size);
		   signal.pulse[i].detected=ram_buffer[i].stop_detected;
	   }
   }
}
    1864:	e037883a 	mov	sp,fp
    1868:	dfc00217 	ldw	ra,8(sp)
    186c:	df000117 	ldw	fp,4(sp)
    1870:	dc000017 	ldw	r16,0(sp)
    1874:	dec00304 	addi	sp,sp,12
    1878:	f800283a 	ret

0000187c <get_max>:

unsigned char get_max (unsigned char *sample, unsigned char length)
{
    187c:	defffb04 	addi	sp,sp,-20
    1880:	df000415 	stw	fp,16(sp)
    1884:	df000404 	addi	fp,sp,16
    1888:	e13ffe15 	stw	r4,-8(fp)
    188c:	2805883a 	mov	r2,r5
    1890:	e0bfff05 	stb	r2,-4(fp)
  unsigned int i = 0;
    1894:	e03ffc15 	stw	zero,-16(fp)
  unsigned char max = 0;
    1898:	e03ffd05 	stb	zero,-12(fp)
  for (i=0;i<length;i++)
    189c:	e03ffc15 	stw	zero,-16(fp)
    18a0:	00000f06 	br	18e0 <get_max+0x64>
	  if (sample[i]>max) max=sample[i];
    18a4:	e0fffe17 	ldw	r3,-8(fp)
    18a8:	e0bffc17 	ldw	r2,-16(fp)
    18ac:	1885883a 	add	r2,r3,r2
    18b0:	10800003 	ldbu	r2,0(r2)
    18b4:	10803fcc 	andi	r2,r2,255
    18b8:	e0fffd03 	ldbu	r3,-12(fp)
    18bc:	1880052e 	bgeu	r3,r2,18d4 <get_max+0x58>
    18c0:	e0fffe17 	ldw	r3,-8(fp)
    18c4:	e0bffc17 	ldw	r2,-16(fp)
    18c8:	1885883a 	add	r2,r3,r2
    18cc:	10800003 	ldbu	r2,0(r2)
    18d0:	e0bffd05 	stb	r2,-12(fp)

unsigned char get_max (unsigned char *sample, unsigned char length)
{
  unsigned int i = 0;
  unsigned char max = 0;
  for (i=0;i<length;i++)
    18d4:	e0bffc17 	ldw	r2,-16(fp)
    18d8:	10800044 	addi	r2,r2,1
    18dc:	e0bffc15 	stw	r2,-16(fp)
    18e0:	e0bfff03 	ldbu	r2,-4(fp)
    18e4:	e0fffc17 	ldw	r3,-16(fp)
    18e8:	18bfee36 	bltu	r3,r2,18a4 <_gp+0xffff5028>
	  if (sample[i]>max) max=sample[i];
  return max;
    18ec:	e0bffd03 	ldbu	r2,-12(fp)
}
    18f0:	e037883a 	mov	sp,fp
    18f4:	df000017 	ldw	fp,0(sp)
    18f8:	dec00104 	addi	sp,sp,4
    18fc:	f800283a 	ret

00001900 <send_data_2_spi>:
#define SPI_CONTROLLER_BASE 0x9750
////////////  

unsigned int send_data_2_spi(unsigned int tx_data, unsigned char clk_div,
		                    unsigned char datalen, unsigned char clk_pol, unsigned char clk_phase)
{
    1900:	defff404 	addi	sp,sp,-48
    1904:	dfc00b15 	stw	ra,44(sp)
    1908:	df000a15 	stw	fp,40(sp)
    190c:	df000a04 	addi	fp,sp,40
    1910:	e13ffb15 	stw	r4,-20(fp)
    1914:	2809883a 	mov	r4,r5
    1918:	3007883a 	mov	r3,r6
    191c:	3805883a 	mov	r2,r7
    1920:	e1400217 	ldw	r5,8(fp)
    1924:	e13ffc05 	stb	r4,-16(fp)
    1928:	e0fffd05 	stb	r3,-12(fp)
    192c:	e0bffe05 	stb	r2,-8(fp)
    1930:	e17fff05 	stb	r5,-4(fp)
   unsigned int set = 0;
    1934:	e03ff615 	stw	zero,-40(fp)
   unsigned int data = 0;
    1938:	e03ff715 	stw	zero,-36(fp)
   unsigned int buf = 0;
    193c:	e03ff815 	stw	zero,-32(fp)
   unsigned long int time_start = 0;
    1940:	e03ff915 	stw	zero,-28(fp)
   unsigned int rx_result;

   if (clk_pol) set|=0x2;
    1944:	e0bffe03 	ldbu	r2,-8(fp)
    1948:	10000326 	beq	r2,zero,1958 <send_data_2_spi+0x58>
    194c:	e0bff617 	ldw	r2,-40(fp)
    1950:	10800094 	ori	r2,r2,2
    1954:	e0bff615 	stw	r2,-40(fp)
   if (clk_phase) set|=0x4;
    1958:	e0bfff03 	ldbu	r2,-4(fp)
    195c:	10000326 	beq	r2,zero,196c <send_data_2_spi+0x6c>
    1960:	e0bff617 	ldw	r2,-40(fp)
    1964:	10800114 	ori	r2,r2,4
    1968:	e0bff615 	stw	r2,-40(fp)
   set=datalen<<3;
    196c:	e0bffd03 	ldbu	r2,-12(fp)
    1970:	100490fa 	slli	r2,r2,3
    1974:	e0bff615 	stw	r2,-40(fp)
   set|=buf;
    1978:	e0fff617 	ldw	r3,-40(fp)
    197c:	e0bff817 	ldw	r2,-32(fp)
    1980:	1884b03a 	or	r2,r3,r2
    1984:	e0bff615 	stw	r2,-40(fp)
   buf=clk_div<<11;
    1988:	e0bffc03 	ldbu	r2,-16(fp)
    198c:	100492fa 	slli	r2,r2,11
    1990:	e0bff815 	stw	r2,-32(fp)
   set|=buf;
    1994:	e0fff617 	ldw	r3,-40(fp)
    1998:	e0bff817 	ldw	r2,-32(fp)
    199c:	1884b03a 	or	r2,r3,r2
    19a0:	e0bff615 	stw	r2,-40(fp)
   IOWR(SPI_CONTROLLER_BASE,0,set);
    19a4:	e0fff617 	ldw	r3,-40(fp)
    19a8:	00a5d414 	movui	r2,38736
    19ac:	10c00035 	stwio	r3,0(r2)

   data = tx_data;
    19b0:	e0bffb17 	ldw	r2,-20(fp)
    19b4:	e0bff715 	stw	r2,-36(fp)
   IOWR(SPI_CONTROLLER_BASE,2,data);
    19b8:	e0fff717 	ldw	r3,-36(fp)
    19bc:	00a5d614 	movui	r2,38744
    19c0:	10c00035 	stwio	r3,0(r2)

   set|=0x1;
    19c4:	e0bff617 	ldw	r2,-40(fp)
    19c8:	10800054 	ori	r2,r2,1
    19cc:	e0bff615 	stw	r2,-40(fp)
   IOWR(SPI_CONTROLLER_BASE,0,set);
    19d0:	e0fff617 	ldw	r3,-40(fp)
    19d4:	00a5d414 	movui	r2,38736
    19d8:	10c00035 	stwio	r3,0(r2)

   time_start = read_sys_time_ms();
    19dc:	000203c0 	call	203c <read_sys_time_ms>
    19e0:	e0bff915 	stw	r2,-28(fp)
   time_start++;
    19e4:	e0bff917 	ldw	r2,-28(fp)
    19e8:	10800044 	addi	r2,r2,1
    19ec:	e0bff915 	stw	r2,-28(fp)
   while (time_start>read_sys_time_ms()) {}
    19f0:	0001883a 	nop
    19f4:	000203c0 	call	203c <read_sys_time_ms>
    19f8:	e0fff917 	ldw	r3,-28(fp)
    19fc:	10fffd36 	bltu	r2,r3,19f4 <_gp+0xffff5178>

   rx_result=IORD(SPI_CONTROLLER_BASE,3);
    1a00:	00a5d714 	movui	r2,38748
    1a04:	10800037 	ldwio	r2,0(r2)
    1a08:	e0bffa15 	stw	r2,-24(fp)

   return rx_result;
    1a0c:	e0bffa17 	ldw	r2,-24(fp)
}
    1a10:	e037883a 	mov	sp,fp
    1a14:	dfc00117 	ldw	ra,4(sp)
    1a18:	df000017 	ldw	fp,0(sp)
    1a1c:	dec00204 	addi	sp,sp,8
    1a20:	f800283a 	ret

00001a24 <tdc_init>:

void tdc_init()
{
    1a24:	defffc04 	addi	sp,sp,-16
    1a28:	dfc00315 	stw	ra,12(sp)
    1a2c:	df000215 	stw	fp,8(sp)
    1a30:	df000204 	addi	fp,sp,8
	unsigned short data;
	unsigned short addr;
	data=0x4|(0x1<<6); //data
    1a34:	00801104 	movi	r2,68
    1a38:	e0bfff0d 	sth	r2,-4(fp)
	addr=0x1<<6; //wr
    1a3c:	00801004 	movi	r2,64
    1a40:	e0bfff8d 	sth	r2,-2(fp)
	addr|=0x1;   //addr
    1a44:	e0bfff8b 	ldhu	r2,-2(fp)
    1a48:	10800054 	ori	r2,r2,1
    1a4c:	e0bfff8d 	sth	r2,-2(fp)
	data|=(addr<<8);
    1a50:	e0bfff8b 	ldhu	r2,-2(fp)
    1a54:	1004923a 	slli	r2,r2,8
    1a58:	1007883a 	mov	r3,r2
    1a5c:	e0bfff0b 	ldhu	r2,-4(fp)
    1a60:	1884b03a 	or	r2,r3,r2
    1a64:	e0bfff0d 	sth	r2,-4(fp)
	send_data_2_spi(data<<16,13,16,0,0);
    1a68:	e0bfff0b 	ldhu	r2,-4(fp)
    1a6c:	1004943a 	slli	r2,r2,16
    1a70:	d8000015 	stw	zero,0(sp)
    1a74:	1009883a 	mov	r4,r2
    1a78:	01400344 	movi	r5,13
    1a7c:	01800404 	movi	r6,16
    1a80:	000f883a 	mov	r7,zero
    1a84:	00019000 	call	1900 <send_data_2_spi>
	data=0x3;
    1a88:	008000c4 	movi	r2,3
    1a8c:	e0bfff0d 	sth	r2,-4(fp)
	addr=0x1<<6; //wr
    1a90:	00801004 	movi	r2,64
    1a94:	e0bfff8d 	sth	r2,-2(fp)
	addr|=0x0; //addr
	data|=(addr<<8);
    1a98:	e0bfff8b 	ldhu	r2,-2(fp)
    1a9c:	1004923a 	slli	r2,r2,8
    1aa0:	1007883a 	mov	r3,r2
    1aa4:	e0bfff0b 	ldhu	r2,-4(fp)
    1aa8:	1884b03a 	or	r2,r3,r2
    1aac:	e0bfff0d 	sth	r2,-4(fp)
	send_data_2_spi(data<<16,13,16,0,0);
    1ab0:	e0bfff0b 	ldhu	r2,-4(fp)
    1ab4:	1004943a 	slli	r2,r2,16
    1ab8:	d8000015 	stw	zero,0(sp)
    1abc:	1009883a 	mov	r4,r2
    1ac0:	01400344 	movi	r5,13
    1ac4:	01800404 	movi	r6,16
    1ac8:	000f883a 	mov	r7,zero
    1acc:	00019000 	call	1900 <send_data_2_spi>
}
    1ad0:	e037883a 	mov	sp,fp
    1ad4:	dfc00117 	ldw	ra,4(sp)
    1ad8:	df000017 	ldw	fp,0(sp)
    1adc:	dec00204 	addi	sp,sp,8
    1ae0:	f800283a 	ret

00001ae4 <tdc_test>:

void tdc_test()
{
    1ae4:	defffc04 	addi	sp,sp,-16
    1ae8:	dfc00315 	stw	ra,12(sp)
    1aec:	df000215 	stw	fp,8(sp)
    1af0:	df000204 	addi	fp,sp,8
	unsigned short data;
	unsigned short rxdata;
	//data=(0x1<<6)|0x4; //DATA
	//data|=(0x1)<<8; //CONFIG1 REG ADDR
	//data|=0x4000; //wr
	data=0x0100;
    1af4:	00804004 	movi	r2,256
    1af8:	e0bfff0d 	sth	r2,-4(fp)
	rxdata=send_data_2_spi(data<<16,13,16,0,0);
    1afc:	e0bfff0b 	ldhu	r2,-4(fp)
    1b00:	1004943a 	slli	r2,r2,16
    1b04:	d8000015 	stw	zero,0(sp)
    1b08:	1009883a 	mov	r4,r2
    1b0c:	01400344 	movi	r5,13
    1b10:	01800404 	movi	r6,16
    1b14:	000f883a 	mov	r7,zero
    1b18:	00019000 	call	1900 <send_data_2_spi>
    1b1c:	e0bfff8d 	sth	r2,-2(fp)
	data++;
    1b20:	e0bfff0b 	ldhu	r2,-4(fp)
    1b24:	10800044 	addi	r2,r2,1
    1b28:	e0bfff0d 	sth	r2,-4(fp)
	//data=3;
	//data|=0x4000; //wr
	//send_data_2_spi(data<<16,13,16,0,0);
}
    1b2c:	e037883a 	mov	sp,fp
    1b30:	dfc00117 	ldw	ra,4(sp)
    1b34:	df000017 	ldw	fp,0(sp)
    1b38:	dec00204 	addi	sp,sp,8
    1b3c:	f800283a 	ret

00001b40 <read_tdc_result>:

void read_tdc_result()
{
    1b40:	deffec04 	addi	sp,sp,-80
    1b44:	dfc01315 	stw	ra,76(sp)
    1b48:	df001215 	stw	fp,72(sp)
    1b4c:	df001204 	addi	fp,sp,72
   unsigned int data;
   unsigned int rx_data[16];

   data=0x10<<24;
    1b50:	00840034 	movhi	r2,4096
    1b54:	e0bfef15 	stw	r2,-68(fp)
   rx_data[0]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1b58:	d8000015 	stw	zero,0(sp)
    1b5c:	e13fef17 	ldw	r4,-68(fp)
    1b60:	01400344 	movi	r5,13
    1b64:	01800804 	movi	r6,32
    1b68:	000f883a 	mov	r7,zero
    1b6c:	00019000 	call	1900 <send_data_2_spi>
    1b70:	00c04034 	movhi	r3,256
    1b74:	18ffffc4 	addi	r3,r3,-1
    1b78:	10c4703a 	and	r2,r2,r3
    1b7c:	e0bff015 	stw	r2,-64(fp)
   data=0x12<<24;
    1b80:	00848034 	movhi	r2,4608
    1b84:	e0bfef15 	stw	r2,-68(fp)
   rx_data[1]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1b88:	d8000015 	stw	zero,0(sp)
    1b8c:	e13fef17 	ldw	r4,-68(fp)
    1b90:	01400344 	movi	r5,13
    1b94:	01800804 	movi	r6,32
    1b98:	000f883a 	mov	r7,zero
    1b9c:	00019000 	call	1900 <send_data_2_spi>
    1ba0:	00c04034 	movhi	r3,256
    1ba4:	18ffffc4 	addi	r3,r3,-1
    1ba8:	10c4703a 	and	r2,r2,r3
    1bac:	e0bff115 	stw	r2,-60(fp)
   data=0x14<<24;
    1bb0:	00850034 	movhi	r2,5120
    1bb4:	e0bfef15 	stw	r2,-68(fp)
   rx_data[2]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1bb8:	d8000015 	stw	zero,0(sp)
    1bbc:	e13fef17 	ldw	r4,-68(fp)
    1bc0:	01400344 	movi	r5,13
    1bc4:	01800804 	movi	r6,32
    1bc8:	000f883a 	mov	r7,zero
    1bcc:	00019000 	call	1900 <send_data_2_spi>
    1bd0:	00c04034 	movhi	r3,256
    1bd4:	18ffffc4 	addi	r3,r3,-1
    1bd8:	10c4703a 	and	r2,r2,r3
    1bdc:	e0bff215 	stw	r2,-56(fp)
   data=0x16<<24;
    1be0:	00858034 	movhi	r2,5632
    1be4:	e0bfef15 	stw	r2,-68(fp)
   rx_data[3]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1be8:	d8000015 	stw	zero,0(sp)
    1bec:	e13fef17 	ldw	r4,-68(fp)
    1bf0:	01400344 	movi	r5,13
    1bf4:	01800804 	movi	r6,32
    1bf8:	000f883a 	mov	r7,zero
    1bfc:	00019000 	call	1900 <send_data_2_spi>
    1c00:	00c04034 	movhi	r3,256
    1c04:	18ffffc4 	addi	r3,r3,-1
    1c08:	10c4703a 	and	r2,r2,r3
    1c0c:	e0bff315 	stw	r2,-52(fp)
   data=0x18<<24;
    1c10:	00860034 	movhi	r2,6144
    1c14:	e0bfef15 	stw	r2,-68(fp)
   rx_data[4]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1c18:	d8000015 	stw	zero,0(sp)
    1c1c:	e13fef17 	ldw	r4,-68(fp)
    1c20:	01400344 	movi	r5,13
    1c24:	01800804 	movi	r6,32
    1c28:	000f883a 	mov	r7,zero
    1c2c:	00019000 	call	1900 <send_data_2_spi>
    1c30:	00c04034 	movhi	r3,256
    1c34:	18ffffc4 	addi	r3,r3,-1
    1c38:	10c4703a 	and	r2,r2,r3
    1c3c:	e0bff415 	stw	r2,-48(fp)

   data++;
    1c40:	e0bfef17 	ldw	r2,-68(fp)
    1c44:	10800044 	addi	r2,r2,1
    1c48:	e0bfef15 	stw	r2,-68(fp)
}
    1c4c:	e037883a 	mov	sp,fp
    1c50:	dfc00117 	ldw	ra,4(sp)
    1c54:	df000017 	ldw	fp,0(sp)
    1c58:	dec00204 	addi	sp,sp,8
    1c5c:	f800283a 	ret

00001c60 <test_pulse_generator_init>:
} test_pulse_parameter;

test_pulse_parameter test_pulses[6];

void test_pulse_generator_init()
{
    1c60:	defffe04 	addi	sp,sp,-8
    1c64:	df000115 	stw	fp,4(sp)
    1c68:	df000104 	addi	fp,sp,4
   unsigned char i = 0;
    1c6c:	e03fff05 	stb	zero,-4(fp)
   for (i=0;i<6;i++)
    1c70:	e03fff05 	stb	zero,-4(fp)
    1c74:	00001306 	br	1cc4 <test_pulse_generator_init+0x64>
   {
	   test_pulses[i].len = 4;
    1c78:	e0bfff03 	ldbu	r2,-4(fp)
    1c7c:	00c00034 	movhi	r3,0
    1c80:	18d44304 	addi	r3,r3,20748
    1c84:	108001a4 	muli	r2,r2,6
    1c88:	1885883a 	add	r2,r3,r2
    1c8c:	10800084 	addi	r2,r2,2
    1c90:	00c00104 	movi	r3,4
    1c94:	10c0000d 	sth	r3,0(r2)
	   test_pulses[i].enable = 1;
    1c98:	e0bfff03 	ldbu	r2,-4(fp)
    1c9c:	00c00034 	movhi	r3,0
    1ca0:	18d44304 	addi	r3,r3,20748
    1ca4:	108001a4 	muli	r2,r2,6
    1ca8:	1885883a 	add	r2,r3,r2
    1cac:	10800104 	addi	r2,r2,4
    1cb0:	00c00044 	movi	r3,1
    1cb4:	10c00005 	stb	r3,0(r2)
test_pulse_parameter test_pulses[6];

void test_pulse_generator_init()
{
   unsigned char i = 0;
   for (i=0;i<6;i++)
    1cb8:	e0bfff03 	ldbu	r2,-4(fp)
    1cbc:	10800044 	addi	r2,r2,1
    1cc0:	e0bfff05 	stb	r2,-4(fp)
    1cc4:	e0bfff03 	ldbu	r2,-4(fp)
    1cc8:	108001b0 	cmpltui	r2,r2,6
    1ccc:	103fea1e 	bne	r2,zero,1c78 <_gp+0xffff53fc>
   {
	   test_pulses[i].len = 4;
	   test_pulses[i].enable = 1;
   }
   test_pulses[0].delay=10;
    1cd0:	00800034 	movhi	r2,0
    1cd4:	10944304 	addi	r2,r2,20748
    1cd8:	00c00284 	movi	r3,10
    1cdc:	10c0000d 	sth	r3,0(r2)
   test_pulses[1].delay=30;
    1ce0:	00800034 	movhi	r2,0
    1ce4:	10944304 	addi	r2,r2,20748
    1ce8:	00c00784 	movi	r3,30
    1cec:	10c0018d 	sth	r3,6(r2)
   test_pulses[2].delay=70;
    1cf0:	00800034 	movhi	r2,0
    1cf4:	10944304 	addi	r2,r2,20748
    1cf8:	00c01184 	movi	r3,70
    1cfc:	10c0030d 	sth	r3,12(r2)
   test_pulses[3].delay=130;
    1d00:	00800034 	movhi	r2,0
    1d04:	10944304 	addi	r2,r2,20748
    1d08:	00c02084 	movi	r3,130
    1d0c:	10c0048d 	sth	r3,18(r2)
   test_pulses[4].delay=250;
    1d10:	00800034 	movhi	r2,0
    1d14:	10944304 	addi	r2,r2,20748
    1d18:	00c03e84 	movi	r3,250
    1d1c:	10c0060d 	sth	r3,24(r2)
   test_pulses[5].delay=370;
    1d20:	00800034 	movhi	r2,0
    1d24:	10944304 	addi	r2,r2,20748
    1d28:	00c05c84 	movi	r3,370
    1d2c:	10c0078d 	sth	r3,30(r2)
}
    1d30:	e037883a 	mov	sp,fp
    1d34:	df000017 	ldw	fp,0(sp)
    1d38:	dec00104 	addi	sp,sp,4
    1d3c:	f800283a 	ret

00001d40 <generate_test_pulses>:


void generate_test_pulses()
{
    1d40:	defffa04 	addi	sp,sp,-24
    1d44:	dfc00515 	stw	ra,20(sp)
    1d48:	df000415 	stw	fp,16(sp)
    1d4c:	df000404 	addi	fp,sp,16
  unsigned int data;
  unsigned int buf;
  unsigned char i = 0;
    1d50:	e03ffd05 	stb	zero,-12(fp)
  unsigned long int time = 0;
    1d54:	e03ffe15 	stw	zero,-8(fp)
  for (i=0;i<6;i++)
    1d58:	e03ffd05 	stb	zero,-12(fp)
    1d5c:	00002f06 	br	1e1c <generate_test_pulses+0xdc>
  {
	  data=test_pulses[i].delay;
    1d60:	e0bffd03 	ldbu	r2,-12(fp)
    1d64:	00c00034 	movhi	r3,0
    1d68:	18d44304 	addi	r3,r3,20748
    1d6c:	108001a4 	muli	r2,r2,6
    1d70:	1885883a 	add	r2,r3,r2
    1d74:	1080000b 	ldhu	r2,0(r2)
    1d78:	10bfffcc 	andi	r2,r2,65535
    1d7c:	e0bffc15 	stw	r2,-16(fp)
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
    1d80:	e0bffd03 	ldbu	r2,-12(fp)
    1d84:	00c00034 	movhi	r3,0
    1d88:	18d44304 	addi	r3,r3,20748
    1d8c:	108001a4 	muli	r2,r2,6
    1d90:	1885883a 	add	r2,r3,r2
    1d94:	10800084 	addi	r2,r2,2
    1d98:	1080000b 	ldhu	r2,0(r2)
    1d9c:	10bfffcc 	andi	r2,r2,65535
    1da0:	1004943a 	slli	r2,r2,16
    1da4:	109fffec 	andhi	r2,r2,32767
    1da8:	e0bfff15 	stw	r2,-4(fp)
	  data|=buf;
    1dac:	e0fffc17 	ldw	r3,-16(fp)
    1db0:	e0bfff17 	ldw	r2,-4(fp)
    1db4:	1884b03a 	or	r2,r3,r2
    1db8:	e0bffc15 	stw	r2,-16(fp)
	  if (test_pulses[i].enable)
    1dbc:	e0bffd03 	ldbu	r2,-12(fp)
    1dc0:	00c00034 	movhi	r3,0
    1dc4:	18d44304 	addi	r3,r3,20748
    1dc8:	108001a4 	muli	r2,r2,6
    1dcc:	1885883a 	add	r2,r3,r2
    1dd0:	10800104 	addi	r2,r2,4
    1dd4:	10800003 	ldbu	r2,0(r2)
    1dd8:	10803fcc 	andi	r2,r2,255
    1ddc:	10000326 	beq	r2,zero,1dec <generate_test_pulses+0xac>
	  data|=0x80000000;
    1de0:	e0bffc17 	ldw	r2,-16(fp)
    1de4:	10a00034 	orhi	r2,r2,32768
    1de8:	e0bffc15 	stw	r2,-16(fp)
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
    1dec:	e0bffd03 	ldbu	r2,-12(fp)
    1df0:	10800044 	addi	r2,r2,1
    1df4:	1085883a 	add	r2,r2,r2
    1df8:	1085883a 	add	r2,r2,r2
    1dfc:	1007883a 	mov	r3,r2
    1e00:	00a59014 	movui	r2,38464
    1e04:	1885883a 	add	r2,r3,r2
    1e08:	e0fffc17 	ldw	r3,-16(fp)
    1e0c:	10c00035 	stwio	r3,0(r2)
{
  unsigned int data;
  unsigned int buf;
  unsigned char i = 0;
  unsigned long int time = 0;
  for (i=0;i<6;i++)
    1e10:	e0bffd03 	ldbu	r2,-12(fp)
    1e14:	10800044 	addi	r2,r2,1
    1e18:	e0bffd05 	stb	r2,-12(fp)
    1e1c:	e0bffd03 	ldbu	r2,-12(fp)
    1e20:	108001b0 	cmpltui	r2,r2,6
    1e24:	103fce1e 	bne	r2,zero,1d60 <_gp+0xffff54e4>
	  data|=buf;
	  if (test_pulses[i].enable)
	  data|=0x80000000;
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
  }
  IOWR(PULSE_GENERATOR_BASE,0,0x1); //control, start
    1e28:	00c00044 	movi	r3,1
    1e2c:	00a59014 	movui	r2,38464
    1e30:	10c00035 	stwio	r3,0(r2)
  time=read_sys_time_ms();
    1e34:	000203c0 	call	203c <read_sys_time_ms>
    1e38:	e0bffe15 	stw	r2,-8(fp)
  while (time==read_sys_time_ms()) {}
    1e3c:	0001883a 	nop
    1e40:	000203c0 	call	203c <read_sys_time_ms>
    1e44:	1007883a 	mov	r3,r2
    1e48:	e0bffe17 	ldw	r2,-8(fp)
    1e4c:	18bffc26 	beq	r3,r2,1e40 <_gp+0xffff55c4>

}
    1e50:	e037883a 	mov	sp,fp
    1e54:	dfc00117 	ldw	ra,4(sp)
    1e58:	df000017 	ldw	fp,0(sp)
    1e5c:	dec00204 	addi	sp,sp,8
    1e60:	f800283a 	ret

00001e64 <sys_timer_interrupt_handler>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void sys_timer_interrupt_handler(void* context)
#else
static void sys_timer_interrupt_handler(void* context, alt_u32 id)
#endif
{
    1e64:	defffd04 	addi	sp,sp,-12
    1e68:	df000215 	stw	fp,8(sp)
    1e6c:	df000204 	addi	fp,sp,8
    1e70:	e13fff15 	stw	r4,-4(fp)
	unsigned short status = 0;
    1e74:	e03ffe0d 	sth	zero,-8(fp)
	timer_context_ptr = (volatile int*) context;
    1e78:	e0bfff17 	ldw	r2,-4(fp)
    1e7c:	d0a00115 	stw	r2,-32764(gp)
	status=IORD_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE);
    1e80:	00a5c814 	movui	r2,38688
    1e84:	10800037 	ldwio	r2,0(r2)
    1e88:	e0bffe0d 	sth	r2,-8(fp)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE, status&(~ALTERA_AVALON_TIMER_CONTROL_ITO_MSK));
    1e8c:	e0fffe0b 	ldhu	r3,-8(fp)
    1e90:	00bfff84 	movi	r2,-2
    1e94:	1886703a 	and	r3,r3,r2
    1e98:	00a5c814 	movui	r2,38688
    1e9c:	10c00035 	stwio	r3,0(r2)
	timer_event_flag=1;
    1ea0:	00800044 	movi	r2,1
    1ea4:	d0a1c005 	stb	r2,-30976(gp)
	sys_abs_time_ms++;
    1ea8:	d0a1c117 	ldw	r2,-30972(gp)
    1eac:	10800044 	addi	r2,r2,1
    1eb0:	d0a1c115 	stw	r2,-30972(gp)
}
    1eb4:	e037883a 	mov	sp,fp
    1eb8:	df000017 	ldw	fp,0(sp)
    1ebc:	dec00104 	addi	sp,sp,4
    1ec0:	f800283a 	ret

00001ec4 <sys_timer_init>:

void sys_timer_init()
{
    1ec4:	defffe04 	addi	sp,sp,-8
    1ec8:	dfc00115 	stw	ra,4(sp)
    1ecc:	df000015 	stw	fp,0(sp)
    1ed0:	d839883a 	mov	fp,sp
	register_sys_timer_interrupt(); //registration of interrupt
    1ed4:	0001fb80 	call	1fb8 <register_sys_timer_interrupt>
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
    1ed8:	00c00204 	movi	r3,8
    1edc:	00a5c914 	movui	r2,38692
    1ee0:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE,0);
    1ee4:	0007883a 	mov	r3,zero
    1ee8:	00a5c814 	movui	r2,38688
    1eec:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_ITO_MSK|ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);
    1ef0:	00c000c4 	movi	r3,3
    1ef4:	00a5c914 	movui	r2,38692
    1ef8:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_0(SYS_TIMER_BASE, TIMER_PERIOD&0xFFFF);
    1efc:	00c23544 	movi	r3,2261
    1f00:	00a5ca14 	movui	r2,38696
    1f04:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_1(SYS_TIMER_BASE, (TIMER_PERIOD>>16)&0xFFFF);
    1f08:	00c00084 	movi	r3,2
    1f0c:	00a5cb14 	movui	r2,38700
    1f10:	10c00035 	stwio	r3,0(r2)
}
    1f14:	e037883a 	mov	sp,fp
    1f18:	dfc00117 	ldw	ra,4(sp)
    1f1c:	df000017 	ldw	fp,0(sp)
    1f20:	dec00204 	addi	sp,sp,8
    1f24:	f800283a 	ret

00001f28 <sys_timer_start>:

void sys_timer_start()
{
    1f28:	defffe04 	addi	sp,sp,-8
    1f2c:	df000115 	stw	fp,4(sp)
    1f30:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    1f34:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE);
    1f38:	00a5c914 	movui	r2,38692
    1f3c:	10800037 	ldwio	r2,0(r2)
    1f40:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_START_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_STOP_MSK));
    1f44:	e0bfff0b 	ldhu	r2,-4(fp)
    1f48:	10800114 	ori	r2,r2,4
    1f4c:	10ffffcc 	andi	r3,r2,65535
    1f50:	00bffdc4 	movi	r2,-9
    1f54:	1886703a 	and	r3,r3,r2
    1f58:	00a5c914 	movui	r2,38692
    1f5c:	10c00035 	stwio	r3,0(r2)

}
    1f60:	e037883a 	mov	sp,fp
    1f64:	df000017 	ldw	fp,0(sp)
    1f68:	dec00104 	addi	sp,sp,4
    1f6c:	f800283a 	ret

00001f70 <sys_timer_stop>:

void sys_timer_stop()
{
    1f70:	defffe04 	addi	sp,sp,-8
    1f74:	df000115 	stw	fp,4(sp)
    1f78:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    1f7c:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE);
    1f80:	00a5c914 	movui	r2,38692
    1f84:	10800037 	ldwio	r2,0(r2)
    1f88:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_STOP_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_START_MSK));
    1f8c:	e0bfff0b 	ldhu	r2,-4(fp)
    1f90:	10800214 	ori	r2,r2,8
    1f94:	10ffffcc 	andi	r3,r2,65535
    1f98:	00bffec4 	movi	r2,-5
    1f9c:	1886703a 	and	r3,r3,r2
    1fa0:	00a5c914 	movui	r2,38692
    1fa4:	10c00035 	stwio	r3,0(r2)
}
    1fa8:	e037883a 	mov	sp,fp
    1fac:	df000017 	ldw	fp,0(sp)
    1fb0:	dec00104 	addi	sp,sp,4
    1fb4:	f800283a 	ret

00001fb8 <register_sys_timer_interrupt>:

void register_sys_timer_interrupt()
{
    1fb8:	defffd04 	addi	sp,sp,-12
    1fbc:	dfc00215 	stw	ra,8(sp)
    1fc0:	df000115 	stw	fp,4(sp)
    1fc4:	df000104 	addi	fp,sp,4
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
alt_ic_isr_register(SYS_TIMER_IRQ_INTERRUPT_CONTROLLER_ID, SYS_TIMER_IRQ,
    1fc8:	d0a00117 	ldw	r2,-32764(gp)
    1fcc:	d8000015 	stw	zero,0(sp)
    1fd0:	0009883a 	mov	r4,zero
    1fd4:	000b883a 	mov	r5,zero
    1fd8:	01800034 	movhi	r6,0
    1fdc:	31879904 	addi	r6,r6,7780
    1fe0:	100f883a 	mov	r7,r2
    1fe4:	00022a40 	call	22a4 <alt_ic_isr_register>
		sys_timer_interrupt_handler, timer_context_ptr, 0x0);
#else
  alt_irq_register(SYS_TIMER_IRQ, timer_context_ptr,
		  sys_timer_interrupt_handler);
#endif
}
    1fe8:	e037883a 	mov	sp,fp
    1fec:	dfc00117 	ldw	ra,4(sp)
    1ff0:	df000017 	ldw	fp,0(sp)
    1ff4:	dec00204 	addi	sp,sp,8
    1ff8:	f800283a 	ret

00001ffc <check_timer_event>:

unsigned char check_timer_event()
{
    1ffc:	deffff04 	addi	sp,sp,-4
    2000:	df000015 	stw	fp,0(sp)
    2004:	d839883a 	mov	fp,sp
  return timer_event_flag;
    2008:	d0a1c003 	ldbu	r2,-30976(gp)
}
    200c:	e037883a 	mov	sp,fp
    2010:	df000017 	ldw	fp,0(sp)
    2014:	dec00104 	addi	sp,sp,4
    2018:	f800283a 	ret

0000201c <reset_timer_event_flag>:

void reset_timer_event_flag()
{
    201c:	deffff04 	addi	sp,sp,-4
    2020:	df000015 	stw	fp,0(sp)
    2024:	d839883a 	mov	fp,sp
	timer_event_flag=0;
    2028:	d021c005 	stb	zero,-30976(gp)
}
    202c:	e037883a 	mov	sp,fp
    2030:	df000017 	ldw	fp,0(sp)
    2034:	dec00104 	addi	sp,sp,4
    2038:	f800283a 	ret

0000203c <read_sys_time_ms>:

unsigned int read_sys_time_ms()
{
    203c:	deffff04 	addi	sp,sp,-4
    2040:	df000015 	stw	fp,0(sp)
    2044:	d839883a 	mov	fp,sp
   return sys_abs_time_ms;
    2048:	d0a1c117 	ldw	r2,-30972(gp)
}
    204c:	e037883a 	mov	sp,fp
    2050:	df000017 	ldw	fp,0(sp)
    2054:	dec00104 	addi	sp,sp,4
    2058:	f800283a 	ret

0000205c <uart_init>:
#define CPU_FREQ     133333333
#define PC_UART_SPEED   115200
#define PC_UART_DIVIDER ((CPU_FREQ/PC_UART_SPEED)+1)

void uart_init()
{
    205c:	deffff04 	addi	sp,sp,-4
    2060:	df000015 	stw	fp,0(sp)
    2064:	d839883a 	mov	fp,sp

}
    2068:	e037883a 	mov	sp,fp
    206c:	df000017 	ldw	fp,0(sp)
    2070:	dec00104 	addi	sp,sp,4
    2074:	f800283a 	ret

00002078 <send_uart>:

int send_uart(unsigned char byte, unsigned long base)
{
    2078:	defffd04 	addi	sp,sp,-12
    207c:	df000215 	stw	fp,8(sp)
    2080:	df000204 	addi	fp,sp,8
    2084:	2005883a 	mov	r2,r4
    2088:	e17fff15 	stw	r5,-4(fp)
    208c:	e0bffe05 	stb	r2,-8(fp)
    IOWR_ALTERA_AVALON_UART_TXDATA (base, byte);
    2090:	e0bfff17 	ldw	r2,-4(fp)
    2094:	10800104 	addi	r2,r2,4
    2098:	e0fffe03 	ldbu	r3,-8(fp)
    209c:	10c00035 	stwio	r3,0(r2)
    while (!(IORD_ALTERA_AVALON_UART_STATUS(base)&ALTERA_AVALON_UART_STATUS_TMT_MSK));
    20a0:	0001883a 	nop
    20a4:	e0bfff17 	ldw	r2,-4(fp)
    20a8:	10800204 	addi	r2,r2,8
    20ac:	10800037 	ldwio	r2,0(r2)
    20b0:	1080080c 	andi	r2,r2,32
    20b4:	103ffb26 	beq	r2,zero,20a4 <_gp+0xffff5828>
    return 1;
    20b8:	00800044 	movi	r2,1
}
    20bc:	e037883a 	mov	sp,fp
    20c0:	df000017 	ldw	fp,0(sp)
    20c4:	dec00104 	addi	sp,sp,4
    20c8:	f800283a 	ret

000020cc <send_uart_n>:

int send_uart_n(unsigned char *msg, unsigned char length, unsigned long base)
{
    20cc:	defffa04 	addi	sp,sp,-24
    20d0:	dfc00515 	stw	ra,20(sp)
    20d4:	df000415 	stw	fp,16(sp)
    20d8:	df000404 	addi	fp,sp,16
    20dc:	e13ffd15 	stw	r4,-12(fp)
    20e0:	2805883a 	mov	r2,r5
    20e4:	e1bfff15 	stw	r6,-4(fp)
    20e8:	e0bffe05 	stb	r2,-8(fp)
	unsigned char i=0;
    20ec:	e03ffc05 	stb	zero,-16(fp)
	for (i=0;i<length;i++) send_uart(msg[i], base);
    20f0:	e03ffc05 	stb	zero,-16(fp)
    20f4:	00000b06 	br	2124 <send_uart_n+0x58>
    20f8:	e0bffc03 	ldbu	r2,-16(fp)
    20fc:	e0fffd17 	ldw	r3,-12(fp)
    2100:	1885883a 	add	r2,r3,r2
    2104:	10800003 	ldbu	r2,0(r2)
    2108:	10803fcc 	andi	r2,r2,255
    210c:	1009883a 	mov	r4,r2
    2110:	e17fff17 	ldw	r5,-4(fp)
    2114:	00020780 	call	2078 <send_uart>
    2118:	e0bffc03 	ldbu	r2,-16(fp)
    211c:	10800044 	addi	r2,r2,1
    2120:	e0bffc05 	stb	r2,-16(fp)
    2124:	e0fffc03 	ldbu	r3,-16(fp)
    2128:	e0bffe03 	ldbu	r2,-8(fp)
    212c:	18bff236 	bltu	r3,r2,20f8 <_gp+0xffff587c>
    return 1;
    2130:	00800044 	movi	r2,1
}
    2134:	e037883a 	mov	sp,fp
    2138:	dfc00117 	ldw	ra,4(sp)
    213c:	df000017 	ldw	fp,0(sp)
    2140:	dec00204 	addi	sp,sp,8
    2144:	f800283a 	ret

00002148 <send_com2pc>:

int send_com2pc (unsigned char *msg, unsigned char length)
{
    2148:	defffc04 	addi	sp,sp,-16
    214c:	dfc00315 	stw	ra,12(sp)
    2150:	df000215 	stw	fp,8(sp)
    2154:	df000204 	addi	fp,sp,8
    2158:	e13ffe15 	stw	r4,-8(fp)
    215c:	2805883a 	mov	r2,r5
    2160:	e0bfff05 	stb	r2,-4(fp)
	send_uart_n(msg,length,PC_UART_BASE);
    2164:	e0bfff03 	ldbu	r2,-4(fp)
    2168:	e13ffe17 	ldw	r4,-8(fp)
    216c:	100b883a 	mov	r5,r2
    2170:	01a5c014 	movui	r6,38656
    2174:	00020cc0 	call	20cc <send_uart_n>
	return 1;
    2178:	00800044 	movi	r2,1
}
    217c:	e037883a 	mov	sp,fp
    2180:	dfc00117 	ldw	ra,4(sp)
    2184:	df000017 	ldw	fp,0(sp)
    2188:	dec00204 	addi	sp,sp,8
    218c:	f800283a 	ret

00002190 <vga_init>:
} t_vga_gains;

void write_data2vga(unsigned char data);

void vga_init()
{
    2190:	defffe04 	addi	sp,sp,-8
    2194:	dfc00115 	stw	ra,4(sp)
    2198:	df000015 	stw	fp,0(sp)
    219c:	d839883a 	mov	fp,sp
	write_data2vga(plus16db);
    21a0:	010001c4 	movi	r4,7
    21a4:	00021bc0 	call	21bc <write_data2vga>
}
    21a8:	e037883a 	mov	sp,fp
    21ac:	dfc00117 	ldw	ra,4(sp)
    21b0:	df000017 	ldw	fp,0(sp)
    21b4:	dec00204 	addi	sp,sp,8
    21b8:	f800283a 	ret

000021bc <write_data2vga>:

void write_data2vga(unsigned char data)
{
    21bc:	defffa04 	addi	sp,sp,-24
    21c0:	df000515 	stw	fp,20(sp)
    21c4:	df000504 	addi	fp,sp,20
    21c8:	2005883a 	mov	r2,r4
    21cc:	e0bfff05 	stb	r2,-4(fp)
   unsigned int buf = 0;
    21d0:	e03ffc15 	stw	zero,-16(fp)
   unsigned char clk_div;
   unsigned char clk_pol;
   unsigned char clk_phase;
   unsigned char datalen;

   unsigned int set = 0;
    21d4:	e03ffb15 	stw	zero,-20(fp)

   clk_div = 13;
    21d8:	00800344 	movi	r2,13
    21dc:	e0bffd05 	stb	r2,-12(fp)
   clk_pol = 0;
    21e0:	e03ffd45 	stb	zero,-11(fp)
   clk_phase = 0;
    21e4:	e03ffd85 	stb	zero,-10(fp)
   datalen = 4;
    21e8:	00800104 	movi	r2,4
    21ec:	e0bffdc5 	stb	r2,-9(fp)

   tx_data = data;
    21f0:	e0bfff03 	ldbu	r2,-4(fp)
    21f4:	e0bffe15 	stw	r2,-8(fp)
   tx_data = tx_data <<28;
    21f8:	e0bffe17 	ldw	r2,-8(fp)
    21fc:	1004973a 	slli	r2,r2,28
    2200:	e0bffe15 	stw	r2,-8(fp)

   if (clk_pol) set|=0x2;
    2204:	e0bffd43 	ldbu	r2,-11(fp)
    2208:	10000326 	beq	r2,zero,2218 <write_data2vga+0x5c>
    220c:	e0bffb17 	ldw	r2,-20(fp)
    2210:	10800094 	ori	r2,r2,2
    2214:	e0bffb15 	stw	r2,-20(fp)
   if (clk_phase) set|=0x4;
    2218:	e0bffd83 	ldbu	r2,-10(fp)
    221c:	10000326 	beq	r2,zero,222c <write_data2vga+0x70>
    2220:	e0bffb17 	ldw	r2,-20(fp)
    2224:	10800114 	ori	r2,r2,4
    2228:	e0bffb15 	stw	r2,-20(fp)
   set=datalen<<3;
    222c:	e0bffdc3 	ldbu	r2,-9(fp)
    2230:	100490fa 	slli	r2,r2,3
    2234:	e0bffb15 	stw	r2,-20(fp)
   set|=buf;
    2238:	e0fffb17 	ldw	r3,-20(fp)
    223c:	e0bffc17 	ldw	r2,-16(fp)
    2240:	1884b03a 	or	r2,r3,r2
    2244:	e0bffb15 	stw	r2,-20(fp)
   buf=clk_div<<11;
    2248:	e0bffd03 	ldbu	r2,-12(fp)
    224c:	100492fa 	slli	r2,r2,11
    2250:	e0bffc15 	stw	r2,-16(fp)
   set|=buf;
    2254:	e0fffb17 	ldw	r3,-20(fp)
    2258:	e0bffc17 	ldw	r2,-16(fp)
    225c:	1884b03a 	or	r2,r3,r2
    2260:	e0bffb15 	stw	r2,-20(fp)

#define SPI_CONTROLLER_VGA_BASE 0x9740

   IOWR(SPI_CONTROLLER_VGA_BASE,0,set);
    2264:	e0fffb17 	ldw	r3,-20(fp)
    2268:	00a5d014 	movui	r2,38720
    226c:	10c00035 	stwio	r3,0(r2)

   IOWR(SPI_CONTROLLER_VGA_BASE,2,tx_data);
    2270:	e0fffe17 	ldw	r3,-8(fp)
    2274:	00a5d214 	movui	r2,38728
    2278:	10c00035 	stwio	r3,0(r2)

   set|=0x1;
    227c:	e0bffb17 	ldw	r2,-20(fp)
    2280:	10800054 	ori	r2,r2,1
    2284:	e0bffb15 	stw	r2,-20(fp)
   IOWR(SPI_CONTROLLER_VGA_BASE,0,set);
    2288:	e0fffb17 	ldw	r3,-20(fp)
    228c:	00a5d014 	movui	r2,38720
    2290:	10c00035 	stwio	r3,0(r2)
}
    2294:	e037883a 	mov	sp,fp
    2298:	df000017 	ldw	fp,0(sp)
    229c:	dec00104 	addi	sp,sp,4
    22a0:	f800283a 	ret

000022a4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    22a4:	defff904 	addi	sp,sp,-28
    22a8:	dfc00615 	stw	ra,24(sp)
    22ac:	df000515 	stw	fp,20(sp)
    22b0:	df000504 	addi	fp,sp,20
    22b4:	e13ffc15 	stw	r4,-16(fp)
    22b8:	e17ffd15 	stw	r5,-12(fp)
    22bc:	e1bffe15 	stw	r6,-8(fp)
    22c0:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    22c4:	e0800217 	ldw	r2,8(fp)
    22c8:	d8800015 	stw	r2,0(sp)
    22cc:	e13ffc17 	ldw	r4,-16(fp)
    22d0:	e17ffd17 	ldw	r5,-12(fp)
    22d4:	e1bffe17 	ldw	r6,-8(fp)
    22d8:	e1ffff17 	ldw	r7,-4(fp)
    22dc:	000247c0 	call	247c <alt_iic_isr_register>
}  
    22e0:	e037883a 	mov	sp,fp
    22e4:	dfc00117 	ldw	ra,4(sp)
    22e8:	df000017 	ldw	fp,0(sp)
    22ec:	dec00204 	addi	sp,sp,8
    22f0:	f800283a 	ret

000022f4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    22f4:	defff904 	addi	sp,sp,-28
    22f8:	df000615 	stw	fp,24(sp)
    22fc:	df000604 	addi	fp,sp,24
    2300:	e13ffe15 	stw	r4,-8(fp)
    2304:	e17fff15 	stw	r5,-4(fp)
    2308:	e0bfff17 	ldw	r2,-4(fp)
    230c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2310:	0005303a 	rdctl	r2,status
    2314:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2318:	e0fffb17 	ldw	r3,-20(fp)
    231c:	00bfff84 	movi	r2,-2
    2320:	1884703a 	and	r2,r3,r2
    2324:	1001703a 	wrctl	status,r2
  
  return context;
    2328:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    232c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    2330:	e0bffa17 	ldw	r2,-24(fp)
    2334:	00c00044 	movi	r3,1
    2338:	1884983a 	sll	r2,r3,r2
    233c:	1007883a 	mov	r3,r2
    2340:	00800034 	movhi	r2,0
    2344:	1093e204 	addi	r2,r2,20360
    2348:	10800017 	ldw	r2,0(r2)
    234c:	1886b03a 	or	r3,r3,r2
    2350:	00800034 	movhi	r2,0
    2354:	1093e204 	addi	r2,r2,20360
    2358:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    235c:	00800034 	movhi	r2,0
    2360:	1093e204 	addi	r2,r2,20360
    2364:	10800017 	ldw	r2,0(r2)
    2368:	100170fa 	wrctl	ienable,r2
    236c:	e0bffc17 	ldw	r2,-16(fp)
    2370:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2374:	e0bffd17 	ldw	r2,-12(fp)
    2378:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    237c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
    2380:	e037883a 	mov	sp,fp
    2384:	df000017 	ldw	fp,0(sp)
    2388:	dec00104 	addi	sp,sp,4
    238c:	f800283a 	ret

00002390 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    2390:	defff904 	addi	sp,sp,-28
    2394:	df000615 	stw	fp,24(sp)
    2398:	df000604 	addi	fp,sp,24
    239c:	e13ffe15 	stw	r4,-8(fp)
    23a0:	e17fff15 	stw	r5,-4(fp)
    23a4:	e0bfff17 	ldw	r2,-4(fp)
    23a8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    23ac:	0005303a 	rdctl	r2,status
    23b0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    23b4:	e0fffb17 	ldw	r3,-20(fp)
    23b8:	00bfff84 	movi	r2,-2
    23bc:	1884703a 	and	r2,r3,r2
    23c0:	1001703a 	wrctl	status,r2
  
  return context;
    23c4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    23c8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    23cc:	e0bffa17 	ldw	r2,-24(fp)
    23d0:	00c00044 	movi	r3,1
    23d4:	1884983a 	sll	r2,r3,r2
    23d8:	0084303a 	nor	r2,zero,r2
    23dc:	1007883a 	mov	r3,r2
    23e0:	00800034 	movhi	r2,0
    23e4:	1093e204 	addi	r2,r2,20360
    23e8:	10800017 	ldw	r2,0(r2)
    23ec:	1886703a 	and	r3,r3,r2
    23f0:	00800034 	movhi	r2,0
    23f4:	1093e204 	addi	r2,r2,20360
    23f8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    23fc:	00800034 	movhi	r2,0
    2400:	1093e204 	addi	r2,r2,20360
    2404:	10800017 	ldw	r2,0(r2)
    2408:	100170fa 	wrctl	ienable,r2
    240c:	e0bffc17 	ldw	r2,-16(fp)
    2410:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2414:	e0bffd17 	ldw	r2,-12(fp)
    2418:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    241c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
    2420:	e037883a 	mov	sp,fp
    2424:	df000017 	ldw	fp,0(sp)
    2428:	dec00104 	addi	sp,sp,4
    242c:	f800283a 	ret

00002430 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    2430:	defffc04 	addi	sp,sp,-16
    2434:	df000315 	stw	fp,12(sp)
    2438:	df000304 	addi	fp,sp,12
    243c:	e13ffe15 	stw	r4,-8(fp)
    2440:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    2444:	000530fa 	rdctl	r2,ienable
    2448:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    244c:	e0bfff17 	ldw	r2,-4(fp)
    2450:	00c00044 	movi	r3,1
    2454:	1884983a 	sll	r2,r3,r2
    2458:	1007883a 	mov	r3,r2
    245c:	e0bffd17 	ldw	r2,-12(fp)
    2460:	1884703a 	and	r2,r3,r2
    2464:	1004c03a 	cmpne	r2,r2,zero
    2468:	10803fcc 	andi	r2,r2,255
}
    246c:	e037883a 	mov	sp,fp
    2470:	df000017 	ldw	fp,0(sp)
    2474:	dec00104 	addi	sp,sp,4
    2478:	f800283a 	ret

0000247c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    247c:	defff504 	addi	sp,sp,-44
    2480:	dfc00a15 	stw	ra,40(sp)
    2484:	df000915 	stw	fp,36(sp)
    2488:	df000904 	addi	fp,sp,36
    248c:	e13ffc15 	stw	r4,-16(fp)
    2490:	e17ffd15 	stw	r5,-12(fp)
    2494:	e1bffe15 	stw	r6,-8(fp)
    2498:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    249c:	00bffa84 	movi	r2,-22
    24a0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    24a4:	e0bffd17 	ldw	r2,-12(fp)
    24a8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    24ac:	e0bff817 	ldw	r2,-32(fp)
    24b0:	10800808 	cmpgei	r2,r2,32
    24b4:	1000271e 	bne	r2,zero,2554 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    24b8:	0005303a 	rdctl	r2,status
    24bc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    24c0:	e0fffa17 	ldw	r3,-24(fp)
    24c4:	00bfff84 	movi	r2,-2
    24c8:	1884703a 	and	r2,r3,r2
    24cc:	1001703a 	wrctl	status,r2
  
  return context;
    24d0:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    24d4:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
    24d8:	00c00034 	movhi	r3,0
    24dc:	18d44c04 	addi	r3,r3,20784
    24e0:	e0bff817 	ldw	r2,-32(fp)
    24e4:	100490fa 	slli	r2,r2,3
    24e8:	1885883a 	add	r2,r3,r2
    24ec:	e0fffe17 	ldw	r3,-8(fp)
    24f0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    24f4:	00c00034 	movhi	r3,0
    24f8:	18d44c04 	addi	r3,r3,20784
    24fc:	e0bff817 	ldw	r2,-32(fp)
    2500:	100490fa 	slli	r2,r2,3
    2504:	1885883a 	add	r2,r3,r2
    2508:	10800104 	addi	r2,r2,4
    250c:	e0ffff17 	ldw	r3,-4(fp)
    2510:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    2514:	e0bffe17 	ldw	r2,-8(fp)
    2518:	10000526 	beq	r2,zero,2530 <alt_iic_isr_register+0xb4>
    251c:	e0bff817 	ldw	r2,-32(fp)
    2520:	e13ffc17 	ldw	r4,-16(fp)
    2524:	100b883a 	mov	r5,r2
    2528:	00022f40 	call	22f4 <alt_ic_irq_enable>
    252c:	00000406 	br	2540 <alt_iic_isr_register+0xc4>
    2530:	e0bff817 	ldw	r2,-32(fp)
    2534:	e13ffc17 	ldw	r4,-16(fp)
    2538:	100b883a 	mov	r5,r2
    253c:	00023900 	call	2390 <alt_ic_irq_disable>
    2540:	e0bff715 	stw	r2,-36(fp)
    2544:	e0bff917 	ldw	r2,-28(fp)
    2548:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    254c:	e0bffb17 	ldw	r2,-20(fp)
    2550:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    2554:	e0bff717 	ldw	r2,-36(fp)
}
    2558:	e037883a 	mov	sp,fp
    255c:	dfc00117 	ldw	ra,4(sp)
    2560:	df000017 	ldw	fp,0(sp)
    2564:	dec00204 	addi	sp,sp,8
    2568:	f800283a 	ret

0000256c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    256c:	defffc04 	addi	sp,sp,-16
    2570:	df000315 	stw	fp,12(sp)
    2574:	df000304 	addi	fp,sp,12
    2578:	e13ffd15 	stw	r4,-12(fp)
    257c:	e17ffe15 	stw	r5,-8(fp)
    2580:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    2584:	e0fffe17 	ldw	r3,-8(fp)
    2588:	e0bffd17 	ldw	r2,-12(fp)
    258c:	18800e26 	beq	r3,r2,25c8 <alt_load_section+0x5c>
  {
    while( to != end )
    2590:	00000a06 	br	25bc <alt_load_section+0x50>
    {
      *to++ = *from++;
    2594:	e0bffd17 	ldw	r2,-12(fp)
    2598:	10c00017 	ldw	r3,0(r2)
    259c:	e0bffe17 	ldw	r2,-8(fp)
    25a0:	10c00015 	stw	r3,0(r2)
    25a4:	e0bffe17 	ldw	r2,-8(fp)
    25a8:	10800104 	addi	r2,r2,4
    25ac:	e0bffe15 	stw	r2,-8(fp)
    25b0:	e0bffd17 	ldw	r2,-12(fp)
    25b4:	10800104 	addi	r2,r2,4
    25b8:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    25bc:	e0fffe17 	ldw	r3,-8(fp)
    25c0:	e0bfff17 	ldw	r2,-4(fp)
    25c4:	18bff31e 	bne	r3,r2,2594 <_gp+0xffff5d18>
    {
      *to++ = *from++;
    }
  }
}
    25c8:	e037883a 	mov	sp,fp
    25cc:	df000017 	ldw	fp,0(sp)
    25d0:	dec00104 	addi	sp,sp,4
    25d4:	f800283a 	ret

000025d8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    25d8:	defffe04 	addi	sp,sp,-8
    25dc:	dfc00115 	stw	ra,4(sp)
    25e0:	df000015 	stw	fp,0(sp)
    25e4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    25e8:	01000034 	movhi	r4,0
    25ec:	21122c04 	addi	r4,r4,18608
    25f0:	01400034 	movhi	r5,0
    25f4:	29508404 	addi	r5,r5,16912
    25f8:	01800034 	movhi	r6,0
    25fc:	31922c04 	addi	r6,r6,18608
    2600:	000256c0 	call	256c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    2604:	01000034 	movhi	r4,0
    2608:	21000804 	addi	r4,r4,32
    260c:	01400034 	movhi	r5,0
    2610:	29400804 	addi	r5,r5,32
    2614:	01800034 	movhi	r6,0
    2618:	31806e04 	addi	r6,r6,440
    261c:	000256c0 	call	256c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    2620:	01000034 	movhi	r4,0
    2624:	21107804 	addi	r4,r4,16864
    2628:	01400034 	movhi	r5,0
    262c:	29507804 	addi	r5,r5,16864
    2630:	01800034 	movhi	r6,0
    2634:	31908404 	addi	r6,r6,16912
    2638:	000256c0 	call	256c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    263c:	00032900 	call	3290 <alt_dcache_flush_all>
  alt_icache_flush_all();
    2640:	00034a80 	call	34a8 <alt_icache_flush_all>
}
    2644:	e037883a 	mov	sp,fp
    2648:	dfc00117 	ldw	ra,4(sp)
    264c:	df000017 	ldw	fp,0(sp)
    2650:	dec00204 	addi	sp,sp,8
    2654:	f800283a 	ret

00002658 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    2658:	defffd04 	addi	sp,sp,-12
    265c:	dfc00215 	stw	ra,8(sp)
    2660:	df000115 	stw	fp,4(sp)
    2664:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    2668:	0009883a 	mov	r4,zero
    266c:	00027080 	call	2708 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    2670:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    2674:	000273c0 	call	273c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    2678:	01000034 	movhi	r4,0
    267c:	21107804 	addi	r4,r4,16864
    2680:	01400034 	movhi	r5,0
    2684:	29507804 	addi	r5,r5,16864
    2688:	01800034 	movhi	r6,0
    268c:	31907804 	addi	r6,r6,16864
    2690:	00035980 	call	3598 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    2694:	00033f00 	call	33f0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    2698:	01000034 	movhi	r4,0
    269c:	210d1304 	addi	r4,r4,13388
    26a0:	0003d800 	call	3d80 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    26a4:	d121c417 	ldw	r4,-30960(gp)
    26a8:	d0e1c517 	ldw	r3,-30956(gp)
    26ac:	d0a1c617 	ldw	r2,-30952(gp)
    26b0:	180b883a 	mov	r5,r3
    26b4:	100d883a 	mov	r6,r2
    26b8:	00011e40 	call	11e4 <main>
    26bc:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    26c0:	01000044 	movi	r4,1
    26c4:	00031c80 	call	31c8 <close>
  exit (result);
    26c8:	e13fff17 	ldw	r4,-4(fp)
    26cc:	0003d940 	call	3d94 <exit>

000026d0 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    26d0:	defffd04 	addi	sp,sp,-12
    26d4:	dfc00215 	stw	ra,8(sp)
    26d8:	df000115 	stw	fp,4(sp)
    26dc:	df000104 	addi	fp,sp,4
    26e0:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    26e4:	e13fff17 	ldw	r4,-4(fp)
    26e8:	01400034 	movhi	r5,0
    26ec:	29522404 	addi	r5,r5,18576
    26f0:	00033500 	call	3350 <alt_dev_llist_insert>
}
    26f4:	e037883a 	mov	sp,fp
    26f8:	dfc00117 	ldw	ra,4(sp)
    26fc:	df000017 	ldw	fp,0(sp)
    2700:	dec00204 	addi	sp,sp,8
    2704:	f800283a 	ret

00002708 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    2708:	defffd04 	addi	sp,sp,-12
    270c:	dfc00215 	stw	ra,8(sp)
    2710:	df000115 	stw	fp,4(sp)
    2714:	df000104 	addi	fp,sp,4
    2718:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    271c:	0003a7c0 	call	3a7c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    2720:	00800044 	movi	r2,1
    2724:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    2728:	e037883a 	mov	sp,fp
    272c:	dfc00117 	ldw	ra,4(sp)
    2730:	df000017 	ldw	fp,0(sp)
    2734:	dec00204 	addi	sp,sp,8
    2738:	f800283a 	ret

0000273c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    273c:	defffe04 	addi	sp,sp,-8
    2740:	dfc00115 	stw	ra,4(sp)
    2744:	df000015 	stw	fp,0(sp)
    2748:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_TIMER, sys_timer);
    274c:	0125c814 	movui	r4,38688
    2750:	000b883a 	mov	r5,zero
    2754:	000d883a 	mov	r6,zero
    2758:	01c0fa04 	movi	r7,1000
    275c:	00028100 	call	2810 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_SPI_INIT ( SPI, spi);
    2760:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYS_ID, sys_id);
    2764:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( PC_UART, pc_uart);
    2768:	01000034 	movhi	r4,0
    276c:	21108e04 	addi	r4,r4,16952
    2770:	000b883a 	mov	r5,zero
    2774:	01800044 	movi	r6,1
    2778:	00029a80 	call	29a8 <altera_avalon_uart_init>
    277c:	01000034 	movhi	r4,0
    2780:	21108404 	addi	r4,r4,16912
    2784:	00026d00 	call	26d0 <alt_dev_reg>
}
    2788:	e037883a 	mov	sp,fp
    278c:	dfc00117 	ldw	ra,4(sp)
    2790:	df000017 	ldw	fp,0(sp)
    2794:	dec00204 	addi	sp,sp,8
    2798:	f800283a 	ret

0000279c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    279c:	defffa04 	addi	sp,sp,-24
    27a0:	dfc00515 	stw	ra,20(sp)
    27a4:	df000415 	stw	fp,16(sp)
    27a8:	df000404 	addi	fp,sp,16
    27ac:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    27b0:	0007883a 	mov	r3,zero
    27b4:	e0bfff17 	ldw	r2,-4(fp)
    27b8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    27bc:	e0bfff17 	ldw	r2,-4(fp)
    27c0:	10800104 	addi	r2,r2,4
    27c4:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    27c8:	0005303a 	rdctl	r2,status
    27cc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    27d0:	e0fffd17 	ldw	r3,-12(fp)
    27d4:	00bfff84 	movi	r2,-2
    27d8:	1884703a 	and	r2,r3,r2
    27dc:	1001703a 	wrctl	status,r2
  
  return context;
    27e0:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    27e4:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
    27e8:	00039780 	call	3978 <alt_tick>
    27ec:	e0bffc17 	ldw	r2,-16(fp)
    27f0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    27f4:	e0bffe17 	ldw	r2,-8(fp)
    27f8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    27fc:	e037883a 	mov	sp,fp
    2800:	dfc00117 	ldw	ra,4(sp)
    2804:	df000017 	ldw	fp,0(sp)
    2808:	dec00204 	addi	sp,sp,8
    280c:	f800283a 	ret

00002810 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    2810:	defff804 	addi	sp,sp,-32
    2814:	dfc00715 	stw	ra,28(sp)
    2818:	df000615 	stw	fp,24(sp)
    281c:	df000604 	addi	fp,sp,24
    2820:	e13ffc15 	stw	r4,-16(fp)
    2824:	e17ffd15 	stw	r5,-12(fp)
    2828:	e1bffe15 	stw	r6,-8(fp)
    282c:	e1ffff15 	stw	r7,-4(fp)
    2830:	e0bfff17 	ldw	r2,-4(fp)
    2834:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    2838:	00800034 	movhi	r2,0
    283c:	1093e604 	addi	r2,r2,20376
    2840:	10800017 	ldw	r2,0(r2)
    2844:	1000041e 	bne	r2,zero,2858 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    2848:	00800034 	movhi	r2,0
    284c:	1093e604 	addi	r2,r2,20376
    2850:	e0fffb17 	ldw	r3,-20(fp)
    2854:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    2858:	e0bffc17 	ldw	r2,-16(fp)
    285c:	10800104 	addi	r2,r2,4
    2860:	00c001c4 	movi	r3,7
    2864:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    2868:	d8000015 	stw	zero,0(sp)
    286c:	e13ffd17 	ldw	r4,-12(fp)
    2870:	e17ffe17 	ldw	r5,-8(fp)
    2874:	01800034 	movhi	r6,0
    2878:	3189e704 	addi	r6,r6,10140
    287c:	e1fffc17 	ldw	r7,-16(fp)
    2880:	00022a40 	call	22a4 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    2884:	e037883a 	mov	sp,fp
    2888:	dfc00117 	ldw	ra,4(sp)
    288c:	df000017 	ldw	fp,0(sp)
    2890:	dec00204 	addi	sp,sp,8
    2894:	f800283a 	ret

00002898 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    2898:	defffa04 	addi	sp,sp,-24
    289c:	dfc00515 	stw	ra,20(sp)
    28a0:	df000415 	stw	fp,16(sp)
    28a4:	df000404 	addi	fp,sp,16
    28a8:	e13ffd15 	stw	r4,-12(fp)
    28ac:	e17ffe15 	stw	r5,-8(fp)
    28b0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    28b4:	e0bffd17 	ldw	r2,-12(fp)
    28b8:	10800017 	ldw	r2,0(r2)
    28bc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    28c0:	e0bffc17 	ldw	r2,-16(fp)
    28c4:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    28c8:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    28cc:	10800217 	ldw	r2,8(r2)
    28d0:	1809883a 	mov	r4,r3
    28d4:	e17ffe17 	ldw	r5,-8(fp)
    28d8:	e1bfff17 	ldw	r6,-4(fp)
    28dc:	100f883a 	mov	r7,r2
    28e0:	0002da00 	call	2da0 <altera_avalon_uart_read>
      fd->fd_flags);
}
    28e4:	e037883a 	mov	sp,fp
    28e8:	dfc00117 	ldw	ra,4(sp)
    28ec:	df000017 	ldw	fp,0(sp)
    28f0:	dec00204 	addi	sp,sp,8
    28f4:	f800283a 	ret

000028f8 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    28f8:	defffa04 	addi	sp,sp,-24
    28fc:	dfc00515 	stw	ra,20(sp)
    2900:	df000415 	stw	fp,16(sp)
    2904:	df000404 	addi	fp,sp,16
    2908:	e13ffd15 	stw	r4,-12(fp)
    290c:	e17ffe15 	stw	r5,-8(fp)
    2910:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    2914:	e0bffd17 	ldw	r2,-12(fp)
    2918:	10800017 	ldw	r2,0(r2)
    291c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    2920:	e0bffc17 	ldw	r2,-16(fp)
    2924:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    2928:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    292c:	10800217 	ldw	r2,8(r2)
    2930:	1809883a 	mov	r4,r3
    2934:	e17ffe17 	ldw	r5,-8(fp)
    2938:	e1bfff17 	ldw	r6,-4(fp)
    293c:	100f883a 	mov	r7,r2
    2940:	0002fd00 	call	2fd0 <altera_avalon_uart_write>
      fd->fd_flags);
}
    2944:	e037883a 	mov	sp,fp
    2948:	dfc00117 	ldw	ra,4(sp)
    294c:	df000017 	ldw	fp,0(sp)
    2950:	dec00204 	addi	sp,sp,8
    2954:	f800283a 	ret

00002958 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    2958:	defffc04 	addi	sp,sp,-16
    295c:	dfc00315 	stw	ra,12(sp)
    2960:	df000215 	stw	fp,8(sp)
    2964:	df000204 	addi	fp,sp,8
    2968:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10800017 	ldw	r2,0(r2)
    2974:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    2978:	e0bffe17 	ldw	r2,-8(fp)
    297c:	10c00a04 	addi	r3,r2,40
    2980:	e0bfff17 	ldw	r2,-4(fp)
    2984:	10800217 	ldw	r2,8(r2)
    2988:	1809883a 	mov	r4,r3
    298c:	100b883a 	mov	r5,r2
    2990:	0002cfc0 	call	2cfc <altera_avalon_uart_close>
}
    2994:	e037883a 	mov	sp,fp
    2998:	dfc00117 	ldw	ra,4(sp)
    299c:	df000017 	ldw	fp,0(sp)
    29a0:	dec00204 	addi	sp,sp,8
    29a4:	f800283a 	ret

000029a8 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    29a8:	defff804 	addi	sp,sp,-32
    29ac:	dfc00715 	stw	ra,28(sp)
    29b0:	df000615 	stw	fp,24(sp)
    29b4:	df000604 	addi	fp,sp,24
    29b8:	e13ffd15 	stw	r4,-12(fp)
    29bc:	e17ffe15 	stw	r5,-8(fp)
    29c0:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
    29c4:	e0bffd17 	ldw	r2,-12(fp)
    29c8:	10800017 	ldw	r2,0(r2)
    29cc:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    29d0:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    29d4:	1000041e 	bne	r2,zero,29e8 <altera_avalon_uart_init+0x40>
    29d8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    29dc:	1000021e 	bne	r2,zero,29e8 <altera_avalon_uart_init+0x40>
    29e0:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    29e4:	10000226 	beq	r2,zero,29f0 <altera_avalon_uart_init+0x48>
    29e8:	00800044 	movi	r2,1
    29ec:	00000106 	br	29f4 <altera_avalon_uart_init+0x4c>
    29f0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    29f4:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    29f8:	e0bffc17 	ldw	r2,-16(fp)
    29fc:	10000f1e 	bne	r2,zero,2a3c <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    2a00:	e0bffd17 	ldw	r2,-12(fp)
    2a04:	00c32004 	movi	r3,3200
    2a08:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    2a0c:	e0bffb17 	ldw	r2,-20(fp)
    2a10:	10800304 	addi	r2,r2,12
    2a14:	e0fffd17 	ldw	r3,-12(fp)
    2a18:	18c00117 	ldw	r3,4(r3)
    2a1c:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    2a20:	d8000015 	stw	zero,0(sp)
    2a24:	e13ffe17 	ldw	r4,-8(fp)
    2a28:	e17fff17 	ldw	r5,-4(fp)
    2a2c:	01800034 	movhi	r6,0
    2a30:	318a9404 	addi	r6,r6,10832
    2a34:	e1fffd17 	ldw	r7,-12(fp)
    2a38:	00022a40 	call	22a4 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    2a3c:	e037883a 	mov	sp,fp
    2a40:	dfc00117 	ldw	ra,4(sp)
    2a44:	df000017 	ldw	fp,0(sp)
    2a48:	dec00204 	addi	sp,sp,8
    2a4c:	f800283a 	ret

00002a50 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    2a50:	defffa04 	addi	sp,sp,-24
    2a54:	dfc00515 	stw	ra,20(sp)
    2a58:	df000415 	stw	fp,16(sp)
    2a5c:	df000404 	addi	fp,sp,16
    2a60:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    2a64:	e0bfff17 	ldw	r2,-4(fp)
    2a68:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
    2a6c:	e0bffc17 	ldw	r2,-16(fp)
    2a70:	10800017 	ldw	r2,0(r2)
    2a74:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    2a78:	e0bffd17 	ldw	r2,-12(fp)
    2a7c:	10800204 	addi	r2,r2,8
    2a80:	10800037 	ldwio	r2,0(r2)
    2a84:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    2a88:	e0bffd17 	ldw	r2,-12(fp)
    2a8c:	10800204 	addi	r2,r2,8
    2a90:	0007883a 	mov	r3,zero
    2a94:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    2a98:	e0bffd17 	ldw	r2,-12(fp)
    2a9c:	10800204 	addi	r2,r2,8
    2aa0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    2aa4:	e0bffe17 	ldw	r2,-8(fp)
    2aa8:	1080200c 	andi	r2,r2,128
    2aac:	10000326 	beq	r2,zero,2abc <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    2ab0:	e13ffc17 	ldw	r4,-16(fp)
    2ab4:	e17ffe17 	ldw	r5,-8(fp)
    2ab8:	0002ae80 	call	2ae8 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    2abc:	e0bffe17 	ldw	r2,-8(fp)
    2ac0:	1081100c 	andi	r2,r2,1088
    2ac4:	10000326 	beq	r2,zero,2ad4 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    2ac8:	e13ffc17 	ldw	r4,-16(fp)
    2acc:	e17ffe17 	ldw	r5,-8(fp)
    2ad0:	0002bc00 	call	2bc0 <altera_avalon_uart_txirq>
  }
  

}
    2ad4:	e037883a 	mov	sp,fp
    2ad8:	dfc00117 	ldw	ra,4(sp)
    2adc:	df000017 	ldw	fp,0(sp)
    2ae0:	dec00204 	addi	sp,sp,8
    2ae4:	f800283a 	ret

00002ae8 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    2ae8:	defffc04 	addi	sp,sp,-16
    2aec:	df000315 	stw	fp,12(sp)
    2af0:	df000304 	addi	fp,sp,12
    2af4:	e13ffe15 	stw	r4,-8(fp)
    2af8:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    2afc:	e0bfff17 	ldw	r2,-4(fp)
    2b00:	108000cc 	andi	r2,r2,3
    2b04:	1000291e 	bne	r2,zero,2bac <altera_avalon_uart_rxirq+0xc4>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    2b08:	e0bffe17 	ldw	r2,-8(fp)
    2b0c:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    2b10:	e0bffe17 	ldw	r2,-8(fp)
    2b14:	10800317 	ldw	r2,12(r2)
    2b18:	10800044 	addi	r2,r2,1
    2b1c:	10800fcc 	andi	r2,r2,63
    2b20:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    2b24:	e0bffe17 	ldw	r2,-8(fp)
    2b28:	10800317 	ldw	r2,12(r2)
    2b2c:	e0fffe17 	ldw	r3,-8(fp)
    2b30:	18c00017 	ldw	r3,0(r3)
    2b34:	18c00037 	ldwio	r3,0(r3)
    2b38:	e13ffe17 	ldw	r4,-8(fp)
    2b3c:	2085883a 	add	r2,r4,r2
    2b40:	10800704 	addi	r2,r2,28
    2b44:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
    2b48:	e0bffe17 	ldw	r2,-8(fp)
    2b4c:	e0fffd17 	ldw	r3,-12(fp)
    2b50:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    2b54:	e0bffe17 	ldw	r2,-8(fp)
    2b58:	10800317 	ldw	r2,12(r2)
    2b5c:	10800044 	addi	r2,r2,1
    2b60:	10800fcc 	andi	r2,r2,63
    2b64:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    2b68:	e0bffe17 	ldw	r2,-8(fp)
    2b6c:	10c00217 	ldw	r3,8(r2)
    2b70:	e0bffd17 	ldw	r2,-12(fp)
    2b74:	18800e1e 	bne	r3,r2,2bb0 <altera_avalon_uart_rxirq+0xc8>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    2b78:	e0bffe17 	ldw	r2,-8(fp)
    2b7c:	10c00117 	ldw	r3,4(r2)
    2b80:	00bfdfc4 	movi	r2,-129
    2b84:	1886703a 	and	r3,r3,r2
    2b88:	e0bffe17 	ldw	r2,-8(fp)
    2b8c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    2b90:	e0bffe17 	ldw	r2,-8(fp)
    2b94:	10800017 	ldw	r2,0(r2)
    2b98:	10800304 	addi	r2,r2,12
    2b9c:	e0fffe17 	ldw	r3,-8(fp)
    2ba0:	18c00117 	ldw	r3,4(r3)
    2ba4:	10c00035 	stwio	r3,0(r2)
    2ba8:	00000106 	br	2bb0 <altera_avalon_uart_rxirq+0xc8>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
    2bac:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
    2bb0:	e037883a 	mov	sp,fp
    2bb4:	df000017 	ldw	fp,0(sp)
    2bb8:	dec00104 	addi	sp,sp,4
    2bbc:	f800283a 	ret

00002bc0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    2bc0:	defffd04 	addi	sp,sp,-12
    2bc4:	df000215 	stw	fp,8(sp)
    2bc8:	df000204 	addi	fp,sp,8
    2bcc:	e13ffe15 	stw	r4,-8(fp)
    2bd0:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    2bd4:	e0bffe17 	ldw	r2,-8(fp)
    2bd8:	10c00417 	ldw	r3,16(r2)
    2bdc:	e0bffe17 	ldw	r2,-8(fp)
    2be0:	10800517 	ldw	r2,20(r2)
    2be4:	18803026 	beq	r3,r2,2ca8 <altera_avalon_uart_txirq+0xe8>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    2be8:	e0bffe17 	ldw	r2,-8(fp)
    2bec:	10800617 	ldw	r2,24(r2)
    2bf0:	1080008c 	andi	r2,r2,2
    2bf4:	10000326 	beq	r2,zero,2c04 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    2bf8:	e0bfff17 	ldw	r2,-4(fp)
    2bfc:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    2c00:	10001b26 	beq	r2,zero,2c70 <altera_avalon_uart_txirq+0xb0>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    2c04:	e0bffe17 	ldw	r2,-8(fp)
    2c08:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    2c0c:	e0bffe17 	ldw	r2,-8(fp)
    2c10:	10800017 	ldw	r2,0(r2)
    2c14:	10800104 	addi	r2,r2,4
    2c18:	e0fffe17 	ldw	r3,-8(fp)
    2c1c:	18c00417 	ldw	r3,16(r3)
    2c20:	e13ffe17 	ldw	r4,-8(fp)
    2c24:	20c7883a 	add	r3,r4,r3
    2c28:	18c01704 	addi	r3,r3,92
    2c2c:	18c00003 	ldbu	r3,0(r3)
    2c30:	18c03fcc 	andi	r3,r3,255
    2c34:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    2c38:	e0bffe17 	ldw	r2,-8(fp)
    2c3c:	10800417 	ldw	r2,16(r2)
    2c40:	10800044 	addi	r2,r2,1
    2c44:	e0fffe17 	ldw	r3,-8(fp)
    2c48:	18800415 	stw	r2,16(r3)
    2c4c:	10c00fcc 	andi	r3,r2,63
    2c50:	e0bffe17 	ldw	r2,-8(fp)
    2c54:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    2c58:	e0bffe17 	ldw	r2,-8(fp)
    2c5c:	10800117 	ldw	r2,4(r2)
    2c60:	10c01014 	ori	r3,r2,64
    2c64:	e0bffe17 	ldw	r2,-8(fp)
    2c68:	10c00115 	stw	r3,4(r2)
    2c6c:	00000e06 	br	2ca8 <altera_avalon_uart_txirq+0xe8>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    2c70:	e0bffe17 	ldw	r2,-8(fp)
    2c74:	10800017 	ldw	r2,0(r2)
    2c78:	10800204 	addi	r2,r2,8
    2c7c:	10800037 	ldwio	r2,0(r2)
    2c80:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    2c84:	e0bfff17 	ldw	r2,-4(fp)
    2c88:	1082000c 	andi	r2,r2,2048
    2c8c:	1000061e 	bne	r2,zero,2ca8 <altera_avalon_uart_txirq+0xe8>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    2c90:	e0bffe17 	ldw	r2,-8(fp)
    2c94:	10c00117 	ldw	r3,4(r2)
    2c98:	00bfefc4 	movi	r2,-65
    2c9c:	1886703a 	and	r3,r3,r2
    2ca0:	e0bffe17 	ldw	r2,-8(fp)
    2ca4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    2ca8:	e0bffe17 	ldw	r2,-8(fp)
    2cac:	10c00417 	ldw	r3,16(r2)
    2cb0:	e0bffe17 	ldw	r2,-8(fp)
    2cb4:	10800517 	ldw	r2,20(r2)
    2cb8:	1880061e 	bne	r3,r2,2cd4 <altera_avalon_uart_txirq+0x114>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    2cbc:	e0bffe17 	ldw	r2,-8(fp)
    2cc0:	10c00117 	ldw	r3,4(r2)
    2cc4:	00beefc4 	movi	r2,-1089
    2cc8:	1886703a 	and	r3,r3,r2
    2ccc:	e0bffe17 	ldw	r2,-8(fp)
    2cd0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    2cd4:	e0bffe17 	ldw	r2,-8(fp)
    2cd8:	10800017 	ldw	r2,0(r2)
    2cdc:	10800304 	addi	r2,r2,12
    2ce0:	e0fffe17 	ldw	r3,-8(fp)
    2ce4:	18c00117 	ldw	r3,4(r3)
    2ce8:	10c00035 	stwio	r3,0(r2)
}
    2cec:	e037883a 	mov	sp,fp
    2cf0:	df000017 	ldw	fp,0(sp)
    2cf4:	dec00104 	addi	sp,sp,4
    2cf8:	f800283a 	ret

00002cfc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    2cfc:	defffd04 	addi	sp,sp,-12
    2d00:	df000215 	stw	fp,8(sp)
    2d04:	df000204 	addi	fp,sp,8
    2d08:	e13ffe15 	stw	r4,-8(fp)
    2d0c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    2d10:	00000506 	br	2d28 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    2d14:	e0bfff17 	ldw	r2,-4(fp)
    2d18:	1090000c 	andi	r2,r2,16384
    2d1c:	10000226 	beq	r2,zero,2d28 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
    2d20:	00bffd44 	movi	r2,-11
    2d24:	00000606 	br	2d40 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    2d28:	e0bffe17 	ldw	r2,-8(fp)
    2d2c:	10c00417 	ldw	r3,16(r2)
    2d30:	e0bffe17 	ldw	r2,-8(fp)
    2d34:	10800517 	ldw	r2,20(r2)
    2d38:	18bff61e 	bne	r3,r2,2d14 <_gp+0xffff6498>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    2d3c:	0005883a 	mov	r2,zero
}
    2d40:	e037883a 	mov	sp,fp
    2d44:	df000017 	ldw	fp,0(sp)
    2d48:	dec00104 	addi	sp,sp,4
    2d4c:	f800283a 	ret

00002d50 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2d50:	defffe04 	addi	sp,sp,-8
    2d54:	dfc00115 	stw	ra,4(sp)
    2d58:	df000015 	stw	fp,0(sp)
    2d5c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2d60:	00800034 	movhi	r2,0
    2d64:	10922704 	addi	r2,r2,18588
    2d68:	10800017 	ldw	r2,0(r2)
    2d6c:	10000526 	beq	r2,zero,2d84 <alt_get_errno+0x34>
    2d70:	00800034 	movhi	r2,0
    2d74:	10922704 	addi	r2,r2,18588
    2d78:	10800017 	ldw	r2,0(r2)
    2d7c:	103ee83a 	callr	r2
    2d80:	00000206 	br	2d8c <alt_get_errno+0x3c>
    2d84:	00800034 	movhi	r2,0
    2d88:	1093e804 	addi	r2,r2,20384
}
    2d8c:	e037883a 	mov	sp,fp
    2d90:	dfc00117 	ldw	ra,4(sp)
    2d94:	df000017 	ldw	fp,0(sp)
    2d98:	dec00204 	addi	sp,sp,8
    2d9c:	f800283a 	ret

00002da0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    2da0:	defff204 	addi	sp,sp,-56
    2da4:	dfc00d15 	stw	ra,52(sp)
    2da8:	df000c15 	stw	fp,48(sp)
    2dac:	df000c04 	addi	fp,sp,48
    2db0:	e13ffc15 	stw	r4,-16(fp)
    2db4:	e17ffd15 	stw	r5,-12(fp)
    2db8:	e1bffe15 	stw	r6,-8(fp)
    2dbc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
    2dc0:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
    2dc4:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    2dc8:	e0bfff17 	ldw	r2,-4(fp)
    2dcc:	1090000c 	andi	r2,r2,16384
    2dd0:	1005003a 	cmpeq	r2,r2,zero
    2dd4:	10803fcc 	andi	r2,r2,255
    2dd8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    2ddc:	00001506 	br	2e34 <altera_avalon_uart_read+0x94>
    {
      count++;
    2de0:	e0bff517 	ldw	r2,-44(fp)
    2de4:	10800044 	addi	r2,r2,1
    2de8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    2dec:	e0bffc17 	ldw	r2,-16(fp)
    2df0:	10800217 	ldw	r2,8(r2)
    2df4:	e0fffc17 	ldw	r3,-16(fp)
    2df8:	1885883a 	add	r2,r3,r2
    2dfc:	10800704 	addi	r2,r2,28
    2e00:	10800003 	ldbu	r2,0(r2)
    2e04:	1007883a 	mov	r3,r2
    2e08:	e0bffd17 	ldw	r2,-12(fp)
    2e0c:	10c00005 	stb	r3,0(r2)
    2e10:	e0bffd17 	ldw	r2,-12(fp)
    2e14:	10800044 	addi	r2,r2,1
    2e18:	e0bffd15 	stw	r2,-12(fp)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
    2e1c:	e0bffc17 	ldw	r2,-16(fp)
    2e20:	10800217 	ldw	r2,8(r2)
    2e24:	10800044 	addi	r2,r2,1
    2e28:	10c00fcc 	andi	r3,r2,63
    2e2c:	e0bffc17 	ldw	r2,-16(fp)
    2e30:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    2e34:	e0fff517 	ldw	r3,-44(fp)
    2e38:	e0bffe17 	ldw	r2,-8(fp)
    2e3c:	1880050e 	bge	r3,r2,2e54 <altera_avalon_uart_read+0xb4>
    2e40:	e0bffc17 	ldw	r2,-16(fp)
    2e44:	10c00217 	ldw	r3,8(r2)
    2e48:	e0bffc17 	ldw	r2,-16(fp)
    2e4c:	10800317 	ldw	r2,12(r2)
    2e50:	18bfe31e 	bne	r3,r2,2de0 <_gp+0xffff6564>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    2e54:	e0bff517 	ldw	r2,-44(fp)
    2e58:	1000241e 	bne	r2,zero,2eec <altera_avalon_uart_read+0x14c>
    2e5c:	e0bffc17 	ldw	r2,-16(fp)
    2e60:	10c00217 	ldw	r3,8(r2)
    2e64:	e0bffc17 	ldw	r2,-16(fp)
    2e68:	10800317 	ldw	r2,12(r2)
    2e6c:	18801f1e 	bne	r3,r2,2eec <altera_avalon_uart_read+0x14c>
    {
      if (!block)
    2e70:	e0bff617 	ldw	r2,-40(fp)
    2e74:	1000061e 	bne	r2,zero,2e90 <altera_avalon_uart_read+0xf0>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    2e78:	0002d500 	call	2d50 <alt_get_errno>
    2e7c:	00c002c4 	movi	r3,11
    2e80:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
    2e84:	00800044 	movi	r2,1
    2e88:	e0bff405 	stb	r2,-48(fp)
        break;
    2e8c:	00001b06 	br	2efc <altera_avalon_uart_read+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2e90:	0005303a 	rdctl	r2,status
    2e94:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2e98:	e0fff817 	ldw	r3,-32(fp)
    2e9c:	00bfff84 	movi	r2,-2
    2ea0:	1884703a 	and	r2,r3,r2
    2ea4:	1001703a 	wrctl	status,r2
  
  return context;
    2ea8:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    2eac:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    2eb0:	e0bffc17 	ldw	r2,-16(fp)
    2eb4:	10800117 	ldw	r2,4(r2)
    2eb8:	10c02014 	ori	r3,r2,128
    2ebc:	e0bffc17 	ldw	r2,-16(fp)
    2ec0:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    2ec4:	e0bffc17 	ldw	r2,-16(fp)
    2ec8:	10800017 	ldw	r2,0(r2)
    2ecc:	10800304 	addi	r2,r2,12
    2ed0:	e0fffc17 	ldw	r3,-16(fp)
    2ed4:	18c00117 	ldw	r3,4(r3)
    2ed8:	10c00035 	stwio	r3,0(r2)
    2edc:	e0bff717 	ldw	r2,-36(fp)
    2ee0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2ee4:	e0bff917 	ldw	r2,-28(fp)
    2ee8:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    2eec:	e0bff517 	ldw	r2,-44(fp)
    2ef0:	1000021e 	bne	r2,zero,2efc <altera_avalon_uart_read+0x15c>
    2ef4:	e0bffe17 	ldw	r2,-8(fp)
    2ef8:	103fce1e 	bne	r2,zero,2e34 <_gp+0xffff65b8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2efc:	0005303a 	rdctl	r2,status
    2f00:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f04:	e0fffa17 	ldw	r3,-24(fp)
    2f08:	00bfff84 	movi	r2,-2
    2f0c:	1884703a 	and	r2,r3,r2
    2f10:	1001703a 	wrctl	status,r2
  
  return context;
    2f14:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    2f18:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    2f1c:	e0bffc17 	ldw	r2,-16(fp)
    2f20:	10800117 	ldw	r2,4(r2)
    2f24:	10c02014 	ori	r3,r2,128
    2f28:	e0bffc17 	ldw	r2,-16(fp)
    2f2c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    2f30:	e0bffc17 	ldw	r2,-16(fp)
    2f34:	10800017 	ldw	r2,0(r2)
    2f38:	10800304 	addi	r2,r2,12
    2f3c:	e0fffc17 	ldw	r3,-16(fp)
    2f40:	18c00117 	ldw	r3,4(r3)
    2f44:	10c00035 	stwio	r3,0(r2)
    2f48:	e0bff717 	ldw	r2,-36(fp)
    2f4c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2f50:	e0bffb17 	ldw	r2,-20(fp)
    2f54:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    2f58:	e0bff403 	ldbu	r2,-48(fp)
    2f5c:	10000226 	beq	r2,zero,2f68 <altera_avalon_uart_read+0x1c8>
    return -EWOULDBLOCK;
    2f60:	00bffd44 	movi	r2,-11
    2f64:	00000106 	br	2f6c <altera_avalon_uart_read+0x1cc>
  }
  else {
    return count;
    2f68:	e0bff517 	ldw	r2,-44(fp)
  }
}
    2f6c:	e037883a 	mov	sp,fp
    2f70:	dfc00117 	ldw	ra,4(sp)
    2f74:	df000017 	ldw	fp,0(sp)
    2f78:	dec00204 	addi	sp,sp,8
    2f7c:	f800283a 	ret

00002f80 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2f80:	defffe04 	addi	sp,sp,-8
    2f84:	dfc00115 	stw	ra,4(sp)
    2f88:	df000015 	stw	fp,0(sp)
    2f8c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2f90:	00800034 	movhi	r2,0
    2f94:	10922704 	addi	r2,r2,18588
    2f98:	10800017 	ldw	r2,0(r2)
    2f9c:	10000526 	beq	r2,zero,2fb4 <alt_get_errno+0x34>
    2fa0:	00800034 	movhi	r2,0
    2fa4:	10922704 	addi	r2,r2,18588
    2fa8:	10800017 	ldw	r2,0(r2)
    2fac:	103ee83a 	callr	r2
    2fb0:	00000206 	br	2fbc <alt_get_errno+0x3c>
    2fb4:	00800034 	movhi	r2,0
    2fb8:	1093e804 	addi	r2,r2,20384
}
    2fbc:	e037883a 	mov	sp,fp
    2fc0:	dfc00117 	ldw	ra,4(sp)
    2fc4:	df000017 	ldw	fp,0(sp)
    2fc8:	dec00204 	addi	sp,sp,8
    2fcc:	f800283a 	ret

00002fd0 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    2fd0:	defff204 	addi	sp,sp,-56
    2fd4:	dfc00d15 	stw	ra,52(sp)
    2fd8:	df000c15 	stw	fp,48(sp)
    2fdc:	df000c04 	addi	fp,sp,48
    2fe0:	e13ffc15 	stw	r4,-16(fp)
    2fe4:	e17ffd15 	stw	r5,-12(fp)
    2fe8:	e1bffe15 	stw	r6,-8(fp)
    2fec:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    2ff0:	e0bffe17 	ldw	r2,-8(fp)
    2ff4:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    2ff8:	e0bfff17 	ldw	r2,-4(fp)
    2ffc:	1090000c 	andi	r2,r2,16384
    3000:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    3004:	00003b06 	br	30f4 <altera_avalon_uart_write+0x124>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    3008:	e0bffc17 	ldw	r2,-16(fp)
    300c:	10800517 	ldw	r2,20(r2)
    3010:	10800044 	addi	r2,r2,1
    3014:	10800fcc 	andi	r2,r2,63
    3018:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    301c:	e0bffc17 	ldw	r2,-16(fp)
    3020:	10c00417 	ldw	r3,16(r2)
    3024:	e0bff617 	ldw	r2,-40(fp)
    3028:	1880211e 	bne	r3,r2,30b0 <altera_avalon_uart_write+0xe0>
    {
      if (no_block)
    302c:	e0bff517 	ldw	r2,-44(fp)
    3030:	10000426 	beq	r2,zero,3044 <altera_avalon_uart_write+0x74>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    3034:	0002f800 	call	2f80 <alt_get_errno>
    3038:	00c002c4 	movi	r3,11
    303c:	10c00015 	stw	r3,0(r2)
        break;
    3040:	00002e06 	br	30fc <altera_avalon_uart_write+0x12c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3044:	0005303a 	rdctl	r2,status
    3048:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    304c:	e0fff817 	ldw	r3,-32(fp)
    3050:	00bfff84 	movi	r2,-2
    3054:	1884703a 	and	r2,r3,r2
    3058:	1001703a 	wrctl	status,r2
  
  return context;
    305c:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    3060:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    3064:	e0bffc17 	ldw	r2,-16(fp)
    3068:	10800117 	ldw	r2,4(r2)
    306c:	10c11014 	ori	r3,r2,1088
    3070:	e0bffc17 	ldw	r2,-16(fp)
    3074:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    3078:	e0bffc17 	ldw	r2,-16(fp)
    307c:	10800017 	ldw	r2,0(r2)
    3080:	10800304 	addi	r2,r2,12
    3084:	e0fffc17 	ldw	r3,-16(fp)
    3088:	18c00117 	ldw	r3,4(r3)
    308c:	10c00035 	stwio	r3,0(r2)
    3090:	e0bff717 	ldw	r2,-36(fp)
    3094:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3098:	e0bff917 	ldw	r2,-28(fp)
    309c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    30a0:	e0bffc17 	ldw	r2,-16(fp)
    30a4:	10c00417 	ldw	r3,16(r2)
    30a8:	e0bff617 	ldw	r2,-40(fp)
    30ac:	18bffc26 	beq	r3,r2,30a0 <_gp+0xffff6824>
      }
    }

    count--;
    30b0:	e0bff417 	ldw	r2,-48(fp)
    30b4:	10bfffc4 	addi	r2,r2,-1
    30b8:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    30bc:	e0bffc17 	ldw	r2,-16(fp)
    30c0:	10800517 	ldw	r2,20(r2)
    30c4:	e0fffd17 	ldw	r3,-12(fp)
    30c8:	18c00003 	ldbu	r3,0(r3)
    30cc:	e13ffc17 	ldw	r4,-16(fp)
    30d0:	2085883a 	add	r2,r4,r2
    30d4:	10801704 	addi	r2,r2,92
    30d8:	10c00005 	stb	r3,0(r2)
    30dc:	e0bffd17 	ldw	r2,-12(fp)
    30e0:	10800044 	addi	r2,r2,1
    30e4:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
    30e8:	e0bffc17 	ldw	r2,-16(fp)
    30ec:	e0fff617 	ldw	r3,-40(fp)
    30f0:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    30f4:	e0bff417 	ldw	r2,-48(fp)
    30f8:	103fc31e 	bne	r2,zero,3008 <_gp+0xffff678c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    30fc:	0005303a 	rdctl	r2,status
    3100:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3104:	e0fffa17 	ldw	r3,-24(fp)
    3108:	00bfff84 	movi	r2,-2
    310c:	1884703a 	and	r2,r3,r2
    3110:	1001703a 	wrctl	status,r2
  
  return context;
    3114:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    3118:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    311c:	e0bffc17 	ldw	r2,-16(fp)
    3120:	10800117 	ldw	r2,4(r2)
    3124:	10c11014 	ori	r3,r2,1088
    3128:	e0bffc17 	ldw	r2,-16(fp)
    312c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    3130:	e0bffc17 	ldw	r2,-16(fp)
    3134:	10800017 	ldw	r2,0(r2)
    3138:	10800304 	addi	r2,r2,12
    313c:	e0fffc17 	ldw	r3,-16(fp)
    3140:	18c00117 	ldw	r3,4(r3)
    3144:	10c00035 	stwio	r3,0(r2)
    3148:	e0bff717 	ldw	r2,-36(fp)
    314c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3150:	e0bffb17 	ldw	r2,-20(fp)
    3154:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    3158:	e0fffe17 	ldw	r3,-8(fp)
    315c:	e0bff417 	ldw	r2,-48(fp)
    3160:	1885c83a 	sub	r2,r3,r2
}
    3164:	e037883a 	mov	sp,fp
    3168:	dfc00117 	ldw	ra,4(sp)
    316c:	df000017 	ldw	fp,0(sp)
    3170:	dec00204 	addi	sp,sp,8
    3174:	f800283a 	ret

00003178 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3178:	defffe04 	addi	sp,sp,-8
    317c:	dfc00115 	stw	ra,4(sp)
    3180:	df000015 	stw	fp,0(sp)
    3184:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3188:	00800034 	movhi	r2,0
    318c:	10922704 	addi	r2,r2,18588
    3190:	10800017 	ldw	r2,0(r2)
    3194:	10000526 	beq	r2,zero,31ac <alt_get_errno+0x34>
    3198:	00800034 	movhi	r2,0
    319c:	10922704 	addi	r2,r2,18588
    31a0:	10800017 	ldw	r2,0(r2)
    31a4:	103ee83a 	callr	r2
    31a8:	00000206 	br	31b4 <alt_get_errno+0x3c>
    31ac:	00800034 	movhi	r2,0
    31b0:	1093e804 	addi	r2,r2,20384
}
    31b4:	e037883a 	mov	sp,fp
    31b8:	dfc00117 	ldw	ra,4(sp)
    31bc:	df000017 	ldw	fp,0(sp)
    31c0:	dec00204 	addi	sp,sp,8
    31c4:	f800283a 	ret

000031c8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    31c8:	defffb04 	addi	sp,sp,-20
    31cc:	dfc00415 	stw	ra,16(sp)
    31d0:	df000315 	stw	fp,12(sp)
    31d4:	df000304 	addi	fp,sp,12
    31d8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    31dc:	e0bfff17 	ldw	r2,-4(fp)
    31e0:	10000616 	blt	r2,zero,31fc <close+0x34>
    31e4:	e0bfff17 	ldw	r2,-4(fp)
    31e8:	10c00324 	muli	r3,r2,12
    31ec:	00800034 	movhi	r2,0
    31f0:	1090bf04 	addi	r2,r2,17148
    31f4:	1885883a 	add	r2,r3,r2
    31f8:	00000106 	br	3200 <close+0x38>
    31fc:	0005883a 	mov	r2,zero
    3200:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    3204:	e0bffd17 	ldw	r2,-12(fp)
    3208:	10001826 	beq	r2,zero,326c <close+0xa4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    320c:	e0bffd17 	ldw	r2,-12(fp)
    3210:	10800017 	ldw	r2,0(r2)
    3214:	10800417 	ldw	r2,16(r2)
    3218:	10000626 	beq	r2,zero,3234 <close+0x6c>
    321c:	e0bffd17 	ldw	r2,-12(fp)
    3220:	10800017 	ldw	r2,0(r2)
    3224:	10800417 	ldw	r2,16(r2)
    3228:	e13ffd17 	ldw	r4,-12(fp)
    322c:	103ee83a 	callr	r2
    3230:	00000106 	br	3238 <close+0x70>
    3234:	0005883a 	mov	r2,zero
    3238:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    323c:	e13fff17 	ldw	r4,-4(fp)
    3240:	00038800 	call	3880 <alt_release_fd>
    if (rval < 0)
    3244:	e0bffe17 	ldw	r2,-8(fp)
    3248:	1000060e 	bge	r2,zero,3264 <close+0x9c>
    {
      ALT_ERRNO = -rval;
    324c:	00031780 	call	3178 <alt_get_errno>
    3250:	e0fffe17 	ldw	r3,-8(fp)
    3254:	00c7c83a 	sub	r3,zero,r3
    3258:	10c00015 	stw	r3,0(r2)
      return -1;
    325c:	00bfffc4 	movi	r2,-1
    3260:	00000606 	br	327c <close+0xb4>
    }
    return 0;
    3264:	0005883a 	mov	r2,zero
    3268:	00000406 	br	327c <close+0xb4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    326c:	00031780 	call	3178 <alt_get_errno>
    3270:	00c01444 	movi	r3,81
    3274:	10c00015 	stw	r3,0(r2)
    return -1;
    3278:	00bfffc4 	movi	r2,-1
  }
}
    327c:	e037883a 	mov	sp,fp
    3280:	dfc00117 	ldw	ra,4(sp)
    3284:	df000017 	ldw	fp,0(sp)
    3288:	dec00204 	addi	sp,sp,8
    328c:	f800283a 	ret

00003290 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    3290:	defffe04 	addi	sp,sp,-8
    3294:	df000115 	stw	fp,4(sp)
    3298:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    329c:	e03fff15 	stw	zero,-4(fp)
    32a0:	00000506 	br	32b8 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
    32a4:	e0bfff17 	ldw	r2,-4(fp)
    32a8:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    32ac:	e0bfff17 	ldw	r2,-4(fp)
    32b0:	10800804 	addi	r2,r2,32
    32b4:	e0bfff15 	stw	r2,-4(fp)
    32b8:	e0bfff17 	ldw	r2,-4(fp)
    32bc:	10820030 	cmpltui	r2,r2,2048
    32c0:	103ff81e 	bne	r2,zero,32a4 <_gp+0xffff6a28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    32c4:	e037883a 	mov	sp,fp
    32c8:	df000017 	ldw	fp,0(sp)
    32cc:	dec00104 	addi	sp,sp,4
    32d0:	f800283a 	ret

000032d4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    32d4:	defffc04 	addi	sp,sp,-16
    32d8:	df000315 	stw	fp,12(sp)
    32dc:	df000304 	addi	fp,sp,12
    32e0:	e13ffd15 	stw	r4,-12(fp)
    32e4:	e17ffe15 	stw	r5,-8(fp)
    32e8:	e1bfff15 	stw	r6,-4(fp)
  return len;
    32ec:	e0bfff17 	ldw	r2,-4(fp)
}
    32f0:	e037883a 	mov	sp,fp
    32f4:	df000017 	ldw	fp,0(sp)
    32f8:	dec00104 	addi	sp,sp,4
    32fc:	f800283a 	ret

00003300 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3300:	defffe04 	addi	sp,sp,-8
    3304:	dfc00115 	stw	ra,4(sp)
    3308:	df000015 	stw	fp,0(sp)
    330c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3310:	00800034 	movhi	r2,0
    3314:	10922704 	addi	r2,r2,18588
    3318:	10800017 	ldw	r2,0(r2)
    331c:	10000526 	beq	r2,zero,3334 <alt_get_errno+0x34>
    3320:	00800034 	movhi	r2,0
    3324:	10922704 	addi	r2,r2,18588
    3328:	10800017 	ldw	r2,0(r2)
    332c:	103ee83a 	callr	r2
    3330:	00000206 	br	333c <alt_get_errno+0x3c>
    3334:	00800034 	movhi	r2,0
    3338:	1093e804 	addi	r2,r2,20384
}
    333c:	e037883a 	mov	sp,fp
    3340:	dfc00117 	ldw	ra,4(sp)
    3344:	df000017 	ldw	fp,0(sp)
    3348:	dec00204 	addi	sp,sp,8
    334c:	f800283a 	ret

00003350 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    3350:	defffa04 	addi	sp,sp,-24
    3354:	dfc00515 	stw	ra,20(sp)
    3358:	df000415 	stw	fp,16(sp)
    335c:	df000404 	addi	fp,sp,16
    3360:	e13ffe15 	stw	r4,-8(fp)
    3364:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    3368:	e0bffe17 	ldw	r2,-8(fp)
    336c:	10000326 	beq	r2,zero,337c <alt_dev_llist_insert+0x2c>
    3370:	e0bffe17 	ldw	r2,-8(fp)
    3374:	10800217 	ldw	r2,8(r2)
    3378:	1000051e 	bne	r2,zero,3390 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    337c:	00033000 	call	3300 <alt_get_errno>
    3380:	00c00584 	movi	r3,22
    3384:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    3388:	00bffa84 	movi	r2,-22
    338c:	00001306 	br	33dc <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    3390:	e0bffe17 	ldw	r2,-8(fp)
    3394:	e0ffff17 	ldw	r3,-4(fp)
    3398:	e0fffc15 	stw	r3,-16(fp)
    339c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    33a0:	e0bffd17 	ldw	r2,-12(fp)
    33a4:	e0fffc17 	ldw	r3,-16(fp)
    33a8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    33ac:	e0bffc17 	ldw	r2,-16(fp)
    33b0:	10c00017 	ldw	r3,0(r2)
    33b4:	e0bffd17 	ldw	r2,-12(fp)
    33b8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    33bc:	e0bffc17 	ldw	r2,-16(fp)
    33c0:	10800017 	ldw	r2,0(r2)
    33c4:	e0fffd17 	ldw	r3,-12(fp)
    33c8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    33cc:	e0bffc17 	ldw	r2,-16(fp)
    33d0:	e0fffd17 	ldw	r3,-12(fp)
    33d4:	10c00015 	stw	r3,0(r2)

  return 0;  
    33d8:	0005883a 	mov	r2,zero
}
    33dc:	e037883a 	mov	sp,fp
    33e0:	dfc00117 	ldw	ra,4(sp)
    33e4:	df000017 	ldw	fp,0(sp)
    33e8:	dec00204 	addi	sp,sp,8
    33ec:	f800283a 	ret

000033f0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    33f0:	defffd04 	addi	sp,sp,-12
    33f4:	dfc00215 	stw	ra,8(sp)
    33f8:	df000115 	stw	fp,4(sp)
    33fc:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3400:	00800034 	movhi	r2,0
    3404:	10907704 	addi	r2,r2,16860
    3408:	e0bfff15 	stw	r2,-4(fp)
    340c:	00000606 	br	3428 <_do_ctors+0x38>
        (*ctor) (); 
    3410:	e0bfff17 	ldw	r2,-4(fp)
    3414:	10800017 	ldw	r2,0(r2)
    3418:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    341c:	e0bfff17 	ldw	r2,-4(fp)
    3420:	10bfff04 	addi	r2,r2,-4
    3424:	e0bfff15 	stw	r2,-4(fp)
    3428:	e0ffff17 	ldw	r3,-4(fp)
    342c:	00800034 	movhi	r2,0
    3430:	10907804 	addi	r2,r2,16864
    3434:	18bff62e 	bgeu	r3,r2,3410 <_gp+0xffff6b94>
        (*ctor) (); 
}
    3438:	e037883a 	mov	sp,fp
    343c:	dfc00117 	ldw	ra,4(sp)
    3440:	df000017 	ldw	fp,0(sp)
    3444:	dec00204 	addi	sp,sp,8
    3448:	f800283a 	ret

0000344c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    344c:	defffd04 	addi	sp,sp,-12
    3450:	dfc00215 	stw	ra,8(sp)
    3454:	df000115 	stw	fp,4(sp)
    3458:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    345c:	00800034 	movhi	r2,0
    3460:	10907704 	addi	r2,r2,16860
    3464:	e0bfff15 	stw	r2,-4(fp)
    3468:	00000606 	br	3484 <_do_dtors+0x38>
        (*dtor) (); 
    346c:	e0bfff17 	ldw	r2,-4(fp)
    3470:	10800017 	ldw	r2,0(r2)
    3474:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    3478:	e0bfff17 	ldw	r2,-4(fp)
    347c:	10bfff04 	addi	r2,r2,-4
    3480:	e0bfff15 	stw	r2,-4(fp)
    3484:	e0ffff17 	ldw	r3,-4(fp)
    3488:	00800034 	movhi	r2,0
    348c:	10907804 	addi	r2,r2,16864
    3490:	18bff62e 	bgeu	r3,r2,346c <_gp+0xffff6bf0>
        (*dtor) (); 
}
    3494:	e037883a 	mov	sp,fp
    3498:	dfc00117 	ldw	ra,4(sp)
    349c:	df000017 	ldw	fp,0(sp)
    34a0:	dec00204 	addi	sp,sp,8
    34a4:	f800283a 	ret

000034a8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    34a8:	defffe04 	addi	sp,sp,-8
    34ac:	dfc00115 	stw	ra,4(sp)
    34b0:	df000015 	stw	fp,0(sp)
    34b4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    34b8:	0009883a 	mov	r4,zero
    34bc:	01440004 	movi	r5,4096
    34c0:	0003cf40 	call	3cf4 <alt_icache_flush>
#endif
}
    34c4:	e037883a 	mov	sp,fp
    34c8:	dfc00117 	ldw	ra,4(sp)
    34cc:	df000017 	ldw	fp,0(sp)
    34d0:	dec00204 	addi	sp,sp,8
    34d4:	f800283a 	ret

000034d8 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    34d8:	defff904 	addi	sp,sp,-28
    34dc:	dfc00615 	stw	ra,24(sp)
    34e0:	df000515 	stw	fp,20(sp)
    34e4:	df000504 	addi	fp,sp,20
    34e8:	e13ffc15 	stw	r4,-16(fp)
    34ec:	e17ffd15 	stw	r5,-12(fp)
    34f0:	e1bffe15 	stw	r6,-8(fp)
    34f4:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    34f8:	e13ffd17 	ldw	r4,-12(fp)
    34fc:	e17ffe17 	ldw	r5,-8(fp)
    3500:	e1bfff17 	ldw	r6,-4(fp)
    3504:	000372c0 	call	372c <open>
    3508:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    350c:	e0bffb17 	ldw	r2,-20(fp)
    3510:	10001c16 	blt	r2,zero,3584 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
    3514:	00c00034 	movhi	r3,0
    3518:	18d0bf04 	addi	r3,r3,17148
    351c:	e0bffb17 	ldw	r2,-20(fp)
    3520:	10800324 	muli	r2,r2,12
    3524:	1885883a 	add	r2,r3,r2
    3528:	10c00017 	ldw	r3,0(r2)
    352c:	e0bffc17 	ldw	r2,-16(fp)
    3530:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    3534:	00c00034 	movhi	r3,0
    3538:	18d0bf04 	addi	r3,r3,17148
    353c:	e0bffb17 	ldw	r2,-20(fp)
    3540:	10800324 	muli	r2,r2,12
    3544:	1885883a 	add	r2,r3,r2
    3548:	10800104 	addi	r2,r2,4
    354c:	10c00017 	ldw	r3,0(r2)
    3550:	e0bffc17 	ldw	r2,-16(fp)
    3554:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    3558:	00c00034 	movhi	r3,0
    355c:	18d0bf04 	addi	r3,r3,17148
    3560:	e0bffb17 	ldw	r2,-20(fp)
    3564:	10800324 	muli	r2,r2,12
    3568:	1885883a 	add	r2,r3,r2
    356c:	10800204 	addi	r2,r2,8
    3570:	10c00017 	ldw	r3,0(r2)
    3574:	e0bffc17 	ldw	r2,-16(fp)
    3578:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    357c:	e13ffb17 	ldw	r4,-20(fp)
    3580:	00038800 	call	3880 <alt_release_fd>
  }
} 
    3584:	e037883a 	mov	sp,fp
    3588:	dfc00117 	ldw	ra,4(sp)
    358c:	df000017 	ldw	fp,0(sp)
    3590:	dec00204 	addi	sp,sp,8
    3594:	f800283a 	ret

00003598 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    3598:	defffb04 	addi	sp,sp,-20
    359c:	dfc00415 	stw	ra,16(sp)
    35a0:	df000315 	stw	fp,12(sp)
    35a4:	df000304 	addi	fp,sp,12
    35a8:	e13ffd15 	stw	r4,-12(fp)
    35ac:	e17ffe15 	stw	r5,-8(fp)
    35b0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    35b4:	01000034 	movhi	r4,0
    35b8:	2110c204 	addi	r4,r4,17160
    35bc:	e17ffd17 	ldw	r5,-12(fp)
    35c0:	01800044 	movi	r6,1
    35c4:	01c07fc4 	movi	r7,511
    35c8:	00034d80 	call	34d8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    35cc:	01000034 	movhi	r4,0
    35d0:	2110bf04 	addi	r4,r4,17148
    35d4:	e17ffe17 	ldw	r5,-8(fp)
    35d8:	000d883a 	mov	r6,zero
    35dc:	01c07fc4 	movi	r7,511
    35e0:	00034d80 	call	34d8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    35e4:	01000034 	movhi	r4,0
    35e8:	2110c504 	addi	r4,r4,17172
    35ec:	e17fff17 	ldw	r5,-4(fp)
    35f0:	01800044 	movi	r6,1
    35f4:	01c07fc4 	movi	r7,511
    35f8:	00034d80 	call	34d8 <alt_open_fd>
}  
    35fc:	e037883a 	mov	sp,fp
    3600:	dfc00117 	ldw	ra,4(sp)
    3604:	df000017 	ldw	fp,0(sp)
    3608:	dec00204 	addi	sp,sp,8
    360c:	f800283a 	ret

00003610 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3610:	defffe04 	addi	sp,sp,-8
    3614:	dfc00115 	stw	ra,4(sp)
    3618:	df000015 	stw	fp,0(sp)
    361c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3620:	00800034 	movhi	r2,0
    3624:	10922704 	addi	r2,r2,18588
    3628:	10800017 	ldw	r2,0(r2)
    362c:	10000526 	beq	r2,zero,3644 <alt_get_errno+0x34>
    3630:	00800034 	movhi	r2,0
    3634:	10922704 	addi	r2,r2,18588
    3638:	10800017 	ldw	r2,0(r2)
    363c:	103ee83a 	callr	r2
    3640:	00000206 	br	364c <alt_get_errno+0x3c>
    3644:	00800034 	movhi	r2,0
    3648:	1093e804 	addi	r2,r2,20384
}
    364c:	e037883a 	mov	sp,fp
    3650:	dfc00117 	ldw	ra,4(sp)
    3654:	df000017 	ldw	fp,0(sp)
    3658:	dec00204 	addi	sp,sp,8
    365c:	f800283a 	ret

00003660 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    3660:	defffd04 	addi	sp,sp,-12
    3664:	df000215 	stw	fp,8(sp)
    3668:	df000204 	addi	fp,sp,8
    366c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    3670:	e0bfff17 	ldw	r2,-4(fp)
    3674:	10800217 	ldw	r2,8(r2)
    3678:	10d00034 	orhi	r3,r2,16384
    367c:	e0bfff17 	ldw	r2,-4(fp)
    3680:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    3684:	e03ffe15 	stw	zero,-8(fp)
    3688:	00001d06 	br	3700 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    368c:	00c00034 	movhi	r3,0
    3690:	18d0bf04 	addi	r3,r3,17148
    3694:	e0bffe17 	ldw	r2,-8(fp)
    3698:	10800324 	muli	r2,r2,12
    369c:	1885883a 	add	r2,r3,r2
    36a0:	10c00017 	ldw	r3,0(r2)
    36a4:	e0bfff17 	ldw	r2,-4(fp)
    36a8:	10800017 	ldw	r2,0(r2)
    36ac:	1880111e 	bne	r3,r2,36f4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    36b0:	00c00034 	movhi	r3,0
    36b4:	18d0bf04 	addi	r3,r3,17148
    36b8:	e0bffe17 	ldw	r2,-8(fp)
    36bc:	10800324 	muli	r2,r2,12
    36c0:	1885883a 	add	r2,r3,r2
    36c4:	10800204 	addi	r2,r2,8
    36c8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    36cc:	1000090e 	bge	r2,zero,36f4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    36d0:	e0bffe17 	ldw	r2,-8(fp)
    36d4:	10c00324 	muli	r3,r2,12
    36d8:	00800034 	movhi	r2,0
    36dc:	1090bf04 	addi	r2,r2,17148
    36e0:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    36e4:	e0bfff17 	ldw	r2,-4(fp)
    36e8:	18800226 	beq	r3,r2,36f4 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    36ec:	00bffcc4 	movi	r2,-13
    36f0:	00000a06 	br	371c <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    36f4:	e0bffe17 	ldw	r2,-8(fp)
    36f8:	10800044 	addi	r2,r2,1
    36fc:	e0bffe15 	stw	r2,-8(fp)
    3700:	00800034 	movhi	r2,0
    3704:	10922604 	addi	r2,r2,18584
    3708:	10800017 	ldw	r2,0(r2)
    370c:	1007883a 	mov	r3,r2
    3710:	e0bffe17 	ldw	r2,-8(fp)
    3714:	18bfdd2e 	bgeu	r3,r2,368c <_gp+0xffff6e10>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    3718:	0005883a 	mov	r2,zero
}
    371c:	e037883a 	mov	sp,fp
    3720:	df000017 	ldw	fp,0(sp)
    3724:	dec00104 	addi	sp,sp,4
    3728:	f800283a 	ret

0000372c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    372c:	defff604 	addi	sp,sp,-40
    3730:	dfc00915 	stw	ra,36(sp)
    3734:	df000815 	stw	fp,32(sp)
    3738:	df000804 	addi	fp,sp,32
    373c:	e13ffd15 	stw	r4,-12(fp)
    3740:	e17ffe15 	stw	r5,-8(fp)
    3744:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    3748:	00bfffc4 	movi	r2,-1
    374c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    3750:	00bffb44 	movi	r2,-19
    3754:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    3758:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    375c:	e13ffd17 	ldw	r4,-12(fp)
    3760:	01400034 	movhi	r5,0
    3764:	29522404 	addi	r5,r5,18576
    3768:	0003a9c0 	call	3a9c <alt_find_dev>
    376c:	e0bff815 	stw	r2,-32(fp)
    3770:	e0bff817 	ldw	r2,-32(fp)
    3774:	1000051e 	bne	r2,zero,378c <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    3778:	e13ffd17 	ldw	r4,-12(fp)
    377c:	0003b2c0 	call	3b2c <alt_find_file>
    3780:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    3784:	00800044 	movi	r2,1
    3788:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    378c:	e0bff817 	ldw	r2,-32(fp)
    3790:	10002926 	beq	r2,zero,3838 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
    3794:	e13ff817 	ldw	r4,-32(fp)
    3798:	0003c400 	call	3c40 <alt_get_fd>
    379c:	e0bff915 	stw	r2,-28(fp)
    37a0:	e0bff917 	ldw	r2,-28(fp)
    37a4:	1000030e 	bge	r2,zero,37b4 <open+0x88>
    {
      status = index;
    37a8:	e0bff917 	ldw	r2,-28(fp)
    37ac:	e0bffa15 	stw	r2,-24(fp)
    37b0:	00002306 	br	3840 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
    37b4:	e0bff917 	ldw	r2,-28(fp)
    37b8:	10c00324 	muli	r3,r2,12
    37bc:	00800034 	movhi	r2,0
    37c0:	1090bf04 	addi	r2,r2,17148
    37c4:	1885883a 	add	r2,r3,r2
    37c8:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    37cc:	e0fffe17 	ldw	r3,-8(fp)
    37d0:	00900034 	movhi	r2,16384
    37d4:	10bfffc4 	addi	r2,r2,-1
    37d8:	1886703a 	and	r3,r3,r2
    37dc:	e0bffc17 	ldw	r2,-16(fp)
    37e0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    37e4:	e0bffb17 	ldw	r2,-20(fp)
    37e8:	1000051e 	bne	r2,zero,3800 <open+0xd4>
    37ec:	e13ffc17 	ldw	r4,-16(fp)
    37f0:	00036600 	call	3660 <alt_file_locked>
    37f4:	e0bffa15 	stw	r2,-24(fp)
    37f8:	e0bffa17 	ldw	r2,-24(fp)
    37fc:	10001016 	blt	r2,zero,3840 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    3800:	e0bff817 	ldw	r2,-32(fp)
    3804:	10800317 	ldw	r2,12(r2)
    3808:	10000826 	beq	r2,zero,382c <open+0x100>
    380c:	e0bff817 	ldw	r2,-32(fp)
    3810:	10800317 	ldw	r2,12(r2)
    3814:	e13ffc17 	ldw	r4,-16(fp)
    3818:	e17ffd17 	ldw	r5,-12(fp)
    381c:	e1bffe17 	ldw	r6,-8(fp)
    3820:	e1ffff17 	ldw	r7,-4(fp)
    3824:	103ee83a 	callr	r2
    3828:	00000106 	br	3830 <open+0x104>
    382c:	0005883a 	mov	r2,zero
    3830:	e0bffa15 	stw	r2,-24(fp)
    3834:	00000206 	br	3840 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
    3838:	00bffb44 	movi	r2,-19
    383c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    3840:	e0bffa17 	ldw	r2,-24(fp)
    3844:	1000080e 	bge	r2,zero,3868 <open+0x13c>
  {
    alt_release_fd (index);  
    3848:	e13ff917 	ldw	r4,-28(fp)
    384c:	00038800 	call	3880 <alt_release_fd>
    ALT_ERRNO = -status;
    3850:	00036100 	call	3610 <alt_get_errno>
    3854:	e0fffa17 	ldw	r3,-24(fp)
    3858:	00c7c83a 	sub	r3,zero,r3
    385c:	10c00015 	stw	r3,0(r2)
    return -1;
    3860:	00bfffc4 	movi	r2,-1
    3864:	00000106 	br	386c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
    3868:	e0bff917 	ldw	r2,-28(fp)
}
    386c:	e037883a 	mov	sp,fp
    3870:	dfc00117 	ldw	ra,4(sp)
    3874:	df000017 	ldw	fp,0(sp)
    3878:	dec00204 	addi	sp,sp,8
    387c:	f800283a 	ret

00003880 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    3880:	defffe04 	addi	sp,sp,-8
    3884:	df000115 	stw	fp,4(sp)
    3888:	df000104 	addi	fp,sp,4
    388c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    3890:	e0bfff17 	ldw	r2,-4(fp)
    3894:	108000d0 	cmplti	r2,r2,3
    3898:	10000d1e 	bne	r2,zero,38d0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    389c:	00c00034 	movhi	r3,0
    38a0:	18d0bf04 	addi	r3,r3,17148
    38a4:	e0bfff17 	ldw	r2,-4(fp)
    38a8:	10800324 	muli	r2,r2,12
    38ac:	1885883a 	add	r2,r3,r2
    38b0:	10800204 	addi	r2,r2,8
    38b4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    38b8:	00c00034 	movhi	r3,0
    38bc:	18d0bf04 	addi	r3,r3,17148
    38c0:	e0bfff17 	ldw	r2,-4(fp)
    38c4:	10800324 	muli	r2,r2,12
    38c8:	1885883a 	add	r2,r3,r2
    38cc:	10000015 	stw	zero,0(r2)
  }
}
    38d0:	e037883a 	mov	sp,fp
    38d4:	df000017 	ldw	fp,0(sp)
    38d8:	dec00104 	addi	sp,sp,4
    38dc:	f800283a 	ret

000038e0 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    38e0:	defffa04 	addi	sp,sp,-24
    38e4:	df000515 	stw	fp,20(sp)
    38e8:	df000504 	addi	fp,sp,20
    38ec:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    38f0:	0005303a 	rdctl	r2,status
    38f4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    38f8:	e0fffc17 	ldw	r3,-16(fp)
    38fc:	00bfff84 	movi	r2,-2
    3900:	1884703a 	and	r2,r3,r2
    3904:	1001703a 	wrctl	status,r2
  
  return context;
    3908:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    390c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    3910:	e0bfff17 	ldw	r2,-4(fp)
    3914:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    3918:	e0bffd17 	ldw	r2,-12(fp)
    391c:	10800017 	ldw	r2,0(r2)
    3920:	e0fffd17 	ldw	r3,-12(fp)
    3924:	18c00117 	ldw	r3,4(r3)
    3928:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    392c:	e0bffd17 	ldw	r2,-12(fp)
    3930:	10800117 	ldw	r2,4(r2)
    3934:	e0fffd17 	ldw	r3,-12(fp)
    3938:	18c00017 	ldw	r3,0(r3)
    393c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    3940:	e0bffd17 	ldw	r2,-12(fp)
    3944:	e0fffd17 	ldw	r3,-12(fp)
    3948:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	e0fffd17 	ldw	r3,-12(fp)
    3954:	10c00015 	stw	r3,0(r2)
    3958:	e0bffb17 	ldw	r2,-20(fp)
    395c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3960:	e0bffe17 	ldw	r2,-8(fp)
    3964:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    3968:	e037883a 	mov	sp,fp
    396c:	df000017 	ldw	fp,0(sp)
    3970:	dec00104 	addi	sp,sp,4
    3974:	f800283a 	ret

00003978 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3978:	defffb04 	addi	sp,sp,-20
    397c:	dfc00415 	stw	ra,16(sp)
    3980:	df000315 	stw	fp,12(sp)
    3984:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    3988:	d0a00917 	ldw	r2,-32732(gp)
    398c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3990:	d0a1c817 	ldw	r2,-30944(gp)
    3994:	10800044 	addi	r2,r2,1
    3998:	d0a1c815 	stw	r2,-30944(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    399c:	00002e06 	br	3a58 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    39a0:	e0bffd17 	ldw	r2,-12(fp)
    39a4:	10800017 	ldw	r2,0(r2)
    39a8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    39ac:	e0bffd17 	ldw	r2,-12(fp)
    39b0:	10800403 	ldbu	r2,16(r2)
    39b4:	10803fcc 	andi	r2,r2,255
    39b8:	10000426 	beq	r2,zero,39cc <alt_tick+0x54>
    39bc:	d0a1c817 	ldw	r2,-30944(gp)
    39c0:	1000021e 	bne	r2,zero,39cc <alt_tick+0x54>
    {
      alarm->rollover = 0;
    39c4:	e0bffd17 	ldw	r2,-12(fp)
    39c8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    39cc:	e0bffd17 	ldw	r2,-12(fp)
    39d0:	10800217 	ldw	r2,8(r2)
    39d4:	d0e1c817 	ldw	r3,-30944(gp)
    39d8:	18801d36 	bltu	r3,r2,3a50 <alt_tick+0xd8>
    39dc:	e0bffd17 	ldw	r2,-12(fp)
    39e0:	10800403 	ldbu	r2,16(r2)
    39e4:	10803fcc 	andi	r2,r2,255
    39e8:	1000191e 	bne	r2,zero,3a50 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    39ec:	e0bffd17 	ldw	r2,-12(fp)
    39f0:	10c00317 	ldw	r3,12(r2)
    39f4:	e0bffd17 	ldw	r2,-12(fp)
    39f8:	10800517 	ldw	r2,20(r2)
    39fc:	1009883a 	mov	r4,r2
    3a00:	183ee83a 	callr	r3
    3a04:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    3a08:	e0bfff17 	ldw	r2,-4(fp)
    3a0c:	1000031e 	bne	r2,zero,3a1c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    3a10:	e13ffd17 	ldw	r4,-12(fp)
    3a14:	00038e00 	call	38e0 <alt_alarm_stop>
    3a18:	00000d06 	br	3a50 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    3a1c:	e0bffd17 	ldw	r2,-12(fp)
    3a20:	10c00217 	ldw	r3,8(r2)
    3a24:	e0bfff17 	ldw	r2,-4(fp)
    3a28:	1887883a 	add	r3,r3,r2
    3a2c:	e0bffd17 	ldw	r2,-12(fp)
    3a30:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    3a34:	e0bffd17 	ldw	r2,-12(fp)
    3a38:	10c00217 	ldw	r3,8(r2)
    3a3c:	d0a1c817 	ldw	r2,-30944(gp)
    3a40:	1880032e 	bgeu	r3,r2,3a50 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    3a44:	e0bffd17 	ldw	r2,-12(fp)
    3a48:	00c00044 	movi	r3,1
    3a4c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    3a50:	e0bffe17 	ldw	r2,-8(fp)
    3a54:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3a58:	e0fffd17 	ldw	r3,-12(fp)
    3a5c:	d0a00904 	addi	r2,gp,-32732
    3a60:	18bfcf1e 	bne	r3,r2,39a0 <_gp+0xffff7124>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    3a64:	0001883a 	nop
}
    3a68:	e037883a 	mov	sp,fp
    3a6c:	dfc00117 	ldw	ra,4(sp)
    3a70:	df000017 	ldw	fp,0(sp)
    3a74:	dec00204 	addi	sp,sp,8
    3a78:	f800283a 	ret

00003a7c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    3a7c:	deffff04 	addi	sp,sp,-4
    3a80:	df000015 	stw	fp,0(sp)
    3a84:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    3a88:	000170fa 	wrctl	ienable,zero
}
    3a8c:	e037883a 	mov	sp,fp
    3a90:	df000017 	ldw	fp,0(sp)
    3a94:	dec00104 	addi	sp,sp,4
    3a98:	f800283a 	ret

00003a9c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    3a9c:	defffa04 	addi	sp,sp,-24
    3aa0:	dfc00515 	stw	ra,20(sp)
    3aa4:	df000415 	stw	fp,16(sp)
    3aa8:	df000404 	addi	fp,sp,16
    3aac:	e13ffe15 	stw	r4,-8(fp)
    3ab0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    3ab4:	e0bfff17 	ldw	r2,-4(fp)
    3ab8:	10800017 	ldw	r2,0(r2)
    3abc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    3ac0:	e13ffe17 	ldw	r4,-8(fp)
    3ac4:	0003e480 	call	3e48 <strlen>
    3ac8:	10800044 	addi	r2,r2,1
    3acc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3ad0:	00000d06 	br	3b08 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    3ad4:	e0bffc17 	ldw	r2,-16(fp)
    3ad8:	10c00217 	ldw	r3,8(r2)
    3adc:	e0bffd17 	ldw	r2,-12(fp)
    3ae0:	1809883a 	mov	r4,r3
    3ae4:	e17ffe17 	ldw	r5,-8(fp)
    3ae8:	100d883a 	mov	r6,r2
    3aec:	0003dcc0 	call	3dcc <memcmp>
    3af0:	1000021e 	bne	r2,zero,3afc <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    3af4:	e0bffc17 	ldw	r2,-16(fp)
    3af8:	00000706 	br	3b18 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    3afc:	e0bffc17 	ldw	r2,-16(fp)
    3b00:	10800017 	ldw	r2,0(r2)
    3b04:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3b08:	e0fffc17 	ldw	r3,-16(fp)
    3b0c:	e0bfff17 	ldw	r2,-4(fp)
    3b10:	18bff01e 	bne	r3,r2,3ad4 <_gp+0xffff7258>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    3b14:	0005883a 	mov	r2,zero
}
    3b18:	e037883a 	mov	sp,fp
    3b1c:	dfc00117 	ldw	ra,4(sp)
    3b20:	df000017 	ldw	fp,0(sp)
    3b24:	dec00204 	addi	sp,sp,8
    3b28:	f800283a 	ret

00003b2c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    3b2c:	defffb04 	addi	sp,sp,-20
    3b30:	dfc00415 	stw	ra,16(sp)
    3b34:	df000315 	stw	fp,12(sp)
    3b38:	df000304 	addi	fp,sp,12
    3b3c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    3b40:	00800034 	movhi	r2,0
    3b44:	10922204 	addi	r2,r2,18568
    3b48:	10800017 	ldw	r2,0(r2)
    3b4c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3b50:	00003106 	br	3c18 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    3b54:	e0bffd17 	ldw	r2,-12(fp)
    3b58:	10800217 	ldw	r2,8(r2)
    3b5c:	1009883a 	mov	r4,r2
    3b60:	0003e480 	call	3e48 <strlen>
    3b64:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    3b68:	e0bffd17 	ldw	r2,-12(fp)
    3b6c:	10c00217 	ldw	r3,8(r2)
    3b70:	e0bffe17 	ldw	r2,-8(fp)
    3b74:	10bfffc4 	addi	r2,r2,-1
    3b78:	1885883a 	add	r2,r3,r2
    3b7c:	10800003 	ldbu	r2,0(r2)
    3b80:	10803fcc 	andi	r2,r2,255
    3b84:	1080201c 	xori	r2,r2,128
    3b88:	10bfe004 	addi	r2,r2,-128
    3b8c:	10800bd8 	cmpnei	r2,r2,47
    3b90:	1000031e 	bne	r2,zero,3ba0 <alt_find_file+0x74>
    {
      len -= 1;
    3b94:	e0bffe17 	ldw	r2,-8(fp)
    3b98:	10bfffc4 	addi	r2,r2,-1
    3b9c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    3ba0:	e0bffe17 	ldw	r2,-8(fp)
    3ba4:	e0ffff17 	ldw	r3,-4(fp)
    3ba8:	1885883a 	add	r2,r3,r2
    3bac:	10800003 	ldbu	r2,0(r2)
    3bb0:	10803fcc 	andi	r2,r2,255
    3bb4:	1080201c 	xori	r2,r2,128
    3bb8:	10bfe004 	addi	r2,r2,-128
    3bbc:	10800be0 	cmpeqi	r2,r2,47
    3bc0:	1000081e 	bne	r2,zero,3be4 <alt_find_file+0xb8>
    3bc4:	e0bffe17 	ldw	r2,-8(fp)
    3bc8:	e0ffff17 	ldw	r3,-4(fp)
    3bcc:	1885883a 	add	r2,r3,r2
    3bd0:	10800003 	ldbu	r2,0(r2)
    3bd4:	10803fcc 	andi	r2,r2,255
    3bd8:	1080201c 	xori	r2,r2,128
    3bdc:	10bfe004 	addi	r2,r2,-128
    3be0:	10000a1e 	bne	r2,zero,3c0c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    3be4:	e0bffd17 	ldw	r2,-12(fp)
    3be8:	10c00217 	ldw	r3,8(r2)
    3bec:	e0bffe17 	ldw	r2,-8(fp)
    3bf0:	1809883a 	mov	r4,r3
    3bf4:	e17fff17 	ldw	r5,-4(fp)
    3bf8:	100d883a 	mov	r6,r2
    3bfc:	0003dcc0 	call	3dcc <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    3c00:	1000021e 	bne	r2,zero,3c0c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    3c04:	e0bffd17 	ldw	r2,-12(fp)
    3c08:	00000806 	br	3c2c <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    3c0c:	e0bffd17 	ldw	r2,-12(fp)
    3c10:	10800017 	ldw	r2,0(r2)
    3c14:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3c18:	e0fffd17 	ldw	r3,-12(fp)
    3c1c:	00800034 	movhi	r2,0
    3c20:	10922204 	addi	r2,r2,18568
    3c24:	18bfcb1e 	bne	r3,r2,3b54 <_gp+0xffff72d8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    3c28:	0005883a 	mov	r2,zero
}
    3c2c:	e037883a 	mov	sp,fp
    3c30:	dfc00117 	ldw	ra,4(sp)
    3c34:	df000017 	ldw	fp,0(sp)
    3c38:	dec00204 	addi	sp,sp,8
    3c3c:	f800283a 	ret

00003c40 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    3c40:	defffc04 	addi	sp,sp,-16
    3c44:	df000315 	stw	fp,12(sp)
    3c48:	df000304 	addi	fp,sp,12
    3c4c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    3c50:	00bffa04 	movi	r2,-24
    3c54:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    3c58:	e03ffd15 	stw	zero,-12(fp)
    3c5c:	00001d06 	br	3cd4 <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
    3c60:	00c00034 	movhi	r3,0
    3c64:	18d0bf04 	addi	r3,r3,17148
    3c68:	e0bffd17 	ldw	r2,-12(fp)
    3c6c:	10800324 	muli	r2,r2,12
    3c70:	1885883a 	add	r2,r3,r2
    3c74:	10800017 	ldw	r2,0(r2)
    3c78:	1000131e 	bne	r2,zero,3cc8 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
    3c7c:	00c00034 	movhi	r3,0
    3c80:	18d0bf04 	addi	r3,r3,17148
    3c84:	e0bffd17 	ldw	r2,-12(fp)
    3c88:	10800324 	muli	r2,r2,12
    3c8c:	1885883a 	add	r2,r3,r2
    3c90:	e0ffff17 	ldw	r3,-4(fp)
    3c94:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    3c98:	00800034 	movhi	r2,0
    3c9c:	10922604 	addi	r2,r2,18584
    3ca0:	10c00017 	ldw	r3,0(r2)
    3ca4:	e0bffd17 	ldw	r2,-12(fp)
    3ca8:	1880040e 	bge	r3,r2,3cbc <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
    3cac:	00800034 	movhi	r2,0
    3cb0:	10922604 	addi	r2,r2,18584
    3cb4:	e0fffd17 	ldw	r3,-12(fp)
    3cb8:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    3cbc:	e0bffd17 	ldw	r2,-12(fp)
    3cc0:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    3cc4:	00000606 	br	3ce0 <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    3cc8:	e0bffd17 	ldw	r2,-12(fp)
    3ccc:	10800044 	addi	r2,r2,1
    3cd0:	e0bffd15 	stw	r2,-12(fp)
    3cd4:	e0bffd17 	ldw	r2,-12(fp)
    3cd8:	10800810 	cmplti	r2,r2,32
    3cdc:	103fe01e 	bne	r2,zero,3c60 <_gp+0xffff73e4>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    3ce0:	e0bffe17 	ldw	r2,-8(fp)
}
    3ce4:	e037883a 	mov	sp,fp
    3ce8:	df000017 	ldw	fp,0(sp)
    3cec:	dec00104 	addi	sp,sp,4
    3cf0:	f800283a 	ret

00003cf4 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    3cf4:	defffb04 	addi	sp,sp,-20
    3cf8:	df000415 	stw	fp,16(sp)
    3cfc:	df000404 	addi	fp,sp,16
    3d00:	e13ffe15 	stw	r4,-8(fp)
    3d04:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    3d08:	e0bfff17 	ldw	r2,-4(fp)
    3d0c:	10840070 	cmpltui	r2,r2,4097
    3d10:	1000021e 	bne	r2,zero,3d1c <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    3d14:	00840004 	movi	r2,4096
    3d18:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    3d1c:	e0fffe17 	ldw	r3,-8(fp)
    3d20:	e0bfff17 	ldw	r2,-4(fp)
    3d24:	1885883a 	add	r2,r3,r2
    3d28:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    3d2c:	e0bffe17 	ldw	r2,-8(fp)
    3d30:	e0bffc15 	stw	r2,-16(fp)
    3d34:	00000506 	br	3d4c <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    3d38:	e0bffc17 	ldw	r2,-16(fp)
    3d3c:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    3d40:	e0bffc17 	ldw	r2,-16(fp)
    3d44:	10800804 	addi	r2,r2,32
    3d48:	e0bffc15 	stw	r2,-16(fp)
    3d4c:	e0fffc17 	ldw	r3,-16(fp)
    3d50:	e0bffd17 	ldw	r2,-12(fp)
    3d54:	18bff836 	bltu	r3,r2,3d38 <_gp+0xffff74bc>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    3d58:	e0bffe17 	ldw	r2,-8(fp)
    3d5c:	108007cc 	andi	r2,r2,31
    3d60:	10000226 	beq	r2,zero,3d6c <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    3d64:	e0bffc17 	ldw	r2,-16(fp)
    3d68:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    3d6c:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    3d70:	e037883a 	mov	sp,fp
    3d74:	df000017 	ldw	fp,0(sp)
    3d78:	dec00104 	addi	sp,sp,4
    3d7c:	f800283a 	ret

00003d80 <atexit>:
    3d80:	200b883a 	mov	r5,r4
    3d84:	000d883a 	mov	r6,zero
    3d88:	0009883a 	mov	r4,zero
    3d8c:	000f883a 	mov	r7,zero
    3d90:	0003ed41 	jmpi	3ed4 <__register_exitproc>

00003d94 <exit>:
    3d94:	defffe04 	addi	sp,sp,-8
    3d98:	000b883a 	mov	r5,zero
    3d9c:	dc000015 	stw	r16,0(sp)
    3da0:	dfc00115 	stw	ra,4(sp)
    3da4:	2021883a 	mov	r16,r4
    3da8:	00040040 	call	4004 <__call_exitprocs>
    3dac:	00800034 	movhi	r2,0
    3db0:	10922a04 	addi	r2,r2,18600
    3db4:	11000017 	ldw	r4,0(r2)
    3db8:	20800f17 	ldw	r2,60(r4)
    3dbc:	10000126 	beq	r2,zero,3dc4 <exit+0x30>
    3dc0:	103ee83a 	callr	r2
    3dc4:	8009883a 	mov	r4,r16
    3dc8:	00041a40 	call	41a4 <_exit>

00003dcc <memcmp>:
    3dcc:	01c000c4 	movi	r7,3
    3dd0:	3980192e 	bgeu	r7,r6,3e38 <memcmp+0x6c>
    3dd4:	2904b03a 	or	r2,r5,r4
    3dd8:	11c4703a 	and	r2,r2,r7
    3ddc:	10000f26 	beq	r2,zero,3e1c <memcmp+0x50>
    3de0:	20c00003 	ldbu	r3,0(r4)
    3de4:	28800003 	ldbu	r2,0(r5)
    3de8:	1880151e 	bne	r3,r2,3e40 <memcmp+0x74>
    3dec:	31bfff84 	addi	r6,r6,-2
    3df0:	01ffffc4 	movi	r7,-1
    3df4:	00000406 	br	3e08 <memcmp+0x3c>
    3df8:	20c00003 	ldbu	r3,0(r4)
    3dfc:	28800003 	ldbu	r2,0(r5)
    3e00:	31bfffc4 	addi	r6,r6,-1
    3e04:	18800e1e 	bne	r3,r2,3e40 <memcmp+0x74>
    3e08:	21000044 	addi	r4,r4,1
    3e0c:	29400044 	addi	r5,r5,1
    3e10:	31fff91e 	bne	r6,r7,3df8 <_gp+0xffff757c>
    3e14:	0005883a 	mov	r2,zero
    3e18:	f800283a 	ret
    3e1c:	20c00017 	ldw	r3,0(r4)
    3e20:	28800017 	ldw	r2,0(r5)
    3e24:	1880041e 	bne	r3,r2,3e38 <memcmp+0x6c>
    3e28:	31bfff04 	addi	r6,r6,-4
    3e2c:	21000104 	addi	r4,r4,4
    3e30:	29400104 	addi	r5,r5,4
    3e34:	39bff936 	bltu	r7,r6,3e1c <_gp+0xffff75a0>
    3e38:	303fe91e 	bne	r6,zero,3de0 <_gp+0xffff7564>
    3e3c:	003ff506 	br	3e14 <_gp+0xffff7598>
    3e40:	1885c83a 	sub	r2,r3,r2
    3e44:	f800283a 	ret

00003e48 <strlen>:
    3e48:	208000cc 	andi	r2,r4,3
    3e4c:	10001f1e 	bne	r2,zero,3ecc <strlen+0x84>
    3e50:	20800017 	ldw	r2,0(r4)
    3e54:	01ffbff4 	movhi	r7,65279
    3e58:	39ffbfc4 	addi	r7,r7,-257
    3e5c:	01a02074 	movhi	r6,32897
    3e60:	31a02004 	addi	r6,r6,-32640
    3e64:	11c7883a 	add	r3,r2,r7
    3e68:	0084303a 	nor	r2,zero,r2
    3e6c:	1886703a 	and	r3,r3,r2
    3e70:	1986703a 	and	r3,r3,r6
    3e74:	2005883a 	mov	r2,r4
    3e78:	1800101e 	bne	r3,zero,3ebc <strlen+0x74>
    3e7c:	10800104 	addi	r2,r2,4
    3e80:	10c00017 	ldw	r3,0(r2)
    3e84:	19cb883a 	add	r5,r3,r7
    3e88:	00c6303a 	nor	r3,zero,r3
    3e8c:	28c6703a 	and	r3,r5,r3
    3e90:	1986703a 	and	r3,r3,r6
    3e94:	1800091e 	bne	r3,zero,3ebc <strlen+0x74>
    3e98:	10800104 	addi	r2,r2,4
    3e9c:	10c00017 	ldw	r3,0(r2)
    3ea0:	19cb883a 	add	r5,r3,r7
    3ea4:	00c6303a 	nor	r3,zero,r3
    3ea8:	28c6703a 	and	r3,r5,r3
    3eac:	1986703a 	and	r3,r3,r6
    3eb0:	183ff226 	beq	r3,zero,3e7c <_gp+0xffff7600>
    3eb4:	00000106 	br	3ebc <strlen+0x74>
    3eb8:	10800044 	addi	r2,r2,1
    3ebc:	10c00007 	ldb	r3,0(r2)
    3ec0:	183ffd1e 	bne	r3,zero,3eb8 <_gp+0xffff763c>
    3ec4:	1105c83a 	sub	r2,r2,r4
    3ec8:	f800283a 	ret
    3ecc:	2005883a 	mov	r2,r4
    3ed0:	003ffa06 	br	3ebc <_gp+0xffff7640>

00003ed4 <__register_exitproc>:
    3ed4:	defffa04 	addi	sp,sp,-24
    3ed8:	00800034 	movhi	r2,0
    3edc:	10922a04 	addi	r2,r2,18600
    3ee0:	dc000315 	stw	r16,12(sp)
    3ee4:	14000017 	ldw	r16,0(r2)
    3ee8:	dc400415 	stw	r17,16(sp)
    3eec:	dfc00515 	stw	ra,20(sp)
    3ef0:	80805217 	ldw	r2,328(r16)
    3ef4:	2023883a 	mov	r17,r4
    3ef8:	10003e26 	beq	r2,zero,3ff4 <__register_exitproc+0x120>
    3efc:	10c00117 	ldw	r3,4(r2)
    3f00:	020007c4 	movi	r8,31
    3f04:	40c0180e 	bge	r8,r3,3f68 <__register_exitproc+0x94>
    3f08:	00800034 	movhi	r2,0
    3f0c:	10800004 	addi	r2,r2,0
    3f10:	1000061e 	bne	r2,zero,3f2c <__register_exitproc+0x58>
    3f14:	00bfffc4 	movi	r2,-1
    3f18:	dfc00517 	ldw	ra,20(sp)
    3f1c:	dc400417 	ldw	r17,16(sp)
    3f20:	dc000317 	ldw	r16,12(sp)
    3f24:	dec00604 	addi	sp,sp,24
    3f28:	f800283a 	ret
    3f2c:	01006404 	movi	r4,400
    3f30:	d9400015 	stw	r5,0(sp)
    3f34:	d9800115 	stw	r6,4(sp)
    3f38:	d9c00215 	stw	r7,8(sp)
    3f3c:	00000000 	call	0 <__reset>
    3f40:	d9400017 	ldw	r5,0(sp)
    3f44:	d9800117 	ldw	r6,4(sp)
    3f48:	d9c00217 	ldw	r7,8(sp)
    3f4c:	103ff126 	beq	r2,zero,3f14 <_gp+0xffff7698>
    3f50:	80c05217 	ldw	r3,328(r16)
    3f54:	10000115 	stw	zero,4(r2)
    3f58:	10c00015 	stw	r3,0(r2)
    3f5c:	80805215 	stw	r2,328(r16)
    3f60:	10006215 	stw	zero,392(r2)
    3f64:	10006315 	stw	zero,396(r2)
    3f68:	10c00117 	ldw	r3,4(r2)
    3f6c:	88000d1e 	bne	r17,zero,3fa4 <__register_exitproc+0xd0>
    3f70:	19000084 	addi	r4,r3,2
    3f74:	2109883a 	add	r4,r4,r4
    3f78:	18c00044 	addi	r3,r3,1
    3f7c:	2109883a 	add	r4,r4,r4
    3f80:	1109883a 	add	r4,r2,r4
    3f84:	10c00115 	stw	r3,4(r2)
    3f88:	0005883a 	mov	r2,zero
    3f8c:	21400015 	stw	r5,0(r4)
    3f90:	dfc00517 	ldw	ra,20(sp)
    3f94:	dc400417 	ldw	r17,16(sp)
    3f98:	dc000317 	ldw	r16,12(sp)
    3f9c:	dec00604 	addi	sp,sp,24
    3fa0:	f800283a 	ret
    3fa4:	02400044 	movi	r9,1
    3fa8:	12806217 	ldw	r10,392(r2)
    3fac:	48d2983a 	sll	r9,r9,r3
    3fb0:	19000804 	addi	r4,r3,32
    3fb4:	18d1883a 	add	r8,r3,r3
    3fb8:	2109883a 	add	r4,r4,r4
    3fbc:	4211883a 	add	r8,r8,r8
    3fc0:	2109883a 	add	r4,r4,r4
    3fc4:	1109883a 	add	r4,r2,r4
    3fc8:	1211883a 	add	r8,r2,r8
    3fcc:	5254b03a 	or	r10,r10,r9
    3fd0:	21c02215 	stw	r7,136(r4)
    3fd4:	41802215 	stw	r6,136(r8)
    3fd8:	12806215 	stw	r10,392(r2)
    3fdc:	01000084 	movi	r4,2
    3fe0:	893fe31e 	bne	r17,r4,3f70 <_gp+0xffff76f4>
    3fe4:	11006317 	ldw	r4,396(r2)
    3fe8:	2252b03a 	or	r9,r4,r9
    3fec:	12406315 	stw	r9,396(r2)
    3ff0:	003fdf06 	br	3f70 <_gp+0xffff76f4>
    3ff4:	00800034 	movhi	r2,0
    3ff8:	10948c04 	addi	r2,r2,21040
    3ffc:	80805215 	stw	r2,328(r16)
    4000:	003fbe06 	br	3efc <_gp+0xffff7680>

00004004 <__call_exitprocs>:
    4004:	00800034 	movhi	r2,0
    4008:	10922a04 	addi	r2,r2,18600
    400c:	10800017 	ldw	r2,0(r2)
    4010:	defff304 	addi	sp,sp,-52
    4014:	df000b15 	stw	fp,44(sp)
    4018:	d8800015 	stw	r2,0(sp)
    401c:	10805204 	addi	r2,r2,328
    4020:	dd400815 	stw	r21,32(sp)
    4024:	dfc00c15 	stw	ra,48(sp)
    4028:	ddc00a15 	stw	r23,40(sp)
    402c:	dd800915 	stw	r22,36(sp)
    4030:	dd000715 	stw	r20,28(sp)
    4034:	dcc00615 	stw	r19,24(sp)
    4038:	dc800515 	stw	r18,20(sp)
    403c:	dc400415 	stw	r17,16(sp)
    4040:	dc000315 	stw	r16,12(sp)
    4044:	d9000115 	stw	r4,4(sp)
    4048:	2839883a 	mov	fp,r5
    404c:	d8800215 	stw	r2,8(sp)
    4050:	057fffc4 	movi	r21,-1
    4054:	d8800017 	ldw	r2,0(sp)
    4058:	ddc00217 	ldw	r23,8(sp)
    405c:	14805217 	ldw	r18,328(r2)
    4060:	90001726 	beq	r18,zero,40c0 <__call_exitprocs+0xbc>
    4064:	94400117 	ldw	r17,4(r18)
    4068:	8c3fffc4 	addi	r16,r17,-1
    406c:	80001116 	blt	r16,zero,40b4 <__call_exitprocs+0xb0>
    4070:	8c400044 	addi	r17,r17,1
    4074:	8427883a 	add	r19,r16,r16
    4078:	8c63883a 	add	r17,r17,r17
    407c:	95802204 	addi	r22,r18,136
    4080:	9ce7883a 	add	r19,r19,r19
    4084:	8c63883a 	add	r17,r17,r17
    4088:	b4e7883a 	add	r19,r22,r19
    408c:	9463883a 	add	r17,r18,r17
    4090:	e0001726 	beq	fp,zero,40f0 <__call_exitprocs+0xec>
    4094:	8c87c83a 	sub	r3,r17,r18
    4098:	b0c7883a 	add	r3,r22,r3
    409c:	18c01e17 	ldw	r3,120(r3)
    40a0:	1f001326 	beq	r3,fp,40f0 <__call_exitprocs+0xec>
    40a4:	843fffc4 	addi	r16,r16,-1
    40a8:	9cffff04 	addi	r19,r19,-4
    40ac:	8c7fff04 	addi	r17,r17,-4
    40b0:	857ff71e 	bne	r16,r21,4090 <_gp+0xffff7814>
    40b4:	00800034 	movhi	r2,0
    40b8:	10800004 	addi	r2,r2,0
    40bc:	10002a1e 	bne	r2,zero,4168 <__call_exitprocs+0x164>
    40c0:	dfc00c17 	ldw	ra,48(sp)
    40c4:	df000b17 	ldw	fp,44(sp)
    40c8:	ddc00a17 	ldw	r23,40(sp)
    40cc:	dd800917 	ldw	r22,36(sp)
    40d0:	dd400817 	ldw	r21,32(sp)
    40d4:	dd000717 	ldw	r20,28(sp)
    40d8:	dcc00617 	ldw	r19,24(sp)
    40dc:	dc800517 	ldw	r18,20(sp)
    40e0:	dc400417 	ldw	r17,16(sp)
    40e4:	dc000317 	ldw	r16,12(sp)
    40e8:	dec00d04 	addi	sp,sp,52
    40ec:	f800283a 	ret
    40f0:	91000117 	ldw	r4,4(r18)
    40f4:	88c00017 	ldw	r3,0(r17)
    40f8:	213fffc4 	addi	r4,r4,-1
    40fc:	24001526 	beq	r4,r16,4154 <__call_exitprocs+0x150>
    4100:	88000015 	stw	zero,0(r17)
    4104:	183fe726 	beq	r3,zero,40a4 <_gp+0xffff7828>
    4108:	00800044 	movi	r2,1
    410c:	1408983a 	sll	r4,r2,r16
    4110:	91406217 	ldw	r5,392(r18)
    4114:	95000117 	ldw	r20,4(r18)
    4118:	214a703a 	and	r5,r4,r5
    411c:	28000b26 	beq	r5,zero,414c <__call_exitprocs+0x148>
    4120:	91406317 	ldw	r5,396(r18)
    4124:	2148703a 	and	r4,r4,r5
    4128:	20000c1e 	bne	r4,zero,415c <__call_exitprocs+0x158>
    412c:	99400017 	ldw	r5,0(r19)
    4130:	d9000117 	ldw	r4,4(sp)
    4134:	183ee83a 	callr	r3
    4138:	90c00117 	ldw	r3,4(r18)
    413c:	1d3fc51e 	bne	r3,r20,4054 <_gp+0xffff77d8>
    4140:	b8c00017 	ldw	r3,0(r23)
    4144:	1cbfd726 	beq	r3,r18,40a4 <_gp+0xffff7828>
    4148:	003fc206 	br	4054 <_gp+0xffff77d8>
    414c:	183ee83a 	callr	r3
    4150:	003ff906 	br	4138 <_gp+0xffff78bc>
    4154:	94000115 	stw	r16,4(r18)
    4158:	003fea06 	br	4104 <_gp+0xffff7888>
    415c:	99000017 	ldw	r4,0(r19)
    4160:	183ee83a 	callr	r3
    4164:	003ff406 	br	4138 <_gp+0xffff78bc>
    4168:	90c00117 	ldw	r3,4(r18)
    416c:	1800071e 	bne	r3,zero,418c <__call_exitprocs+0x188>
    4170:	90c00017 	ldw	r3,0(r18)
    4174:	18000926 	beq	r3,zero,419c <__call_exitprocs+0x198>
    4178:	9009883a 	mov	r4,r18
    417c:	b8c00015 	stw	r3,0(r23)
    4180:	00000000 	call	0 <__reset>
    4184:	bc800017 	ldw	r18,0(r23)
    4188:	003fb506 	br	4060 <_gp+0xffff77e4>
    418c:	90c00017 	ldw	r3,0(r18)
    4190:	902f883a 	mov	r23,r18
    4194:	1825883a 	mov	r18,r3
    4198:	003fb106 	br	4060 <_gp+0xffff77e4>
    419c:	0007883a 	mov	r3,zero
    41a0:	003ffb06 	br	4190 <_gp+0xffff7914>

000041a4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    41a4:	defffc04 	addi	sp,sp,-16
    41a8:	df000315 	stw	fp,12(sp)
    41ac:	df000304 	addi	fp,sp,12
    41b0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    41b4:	0001883a 	nop
    41b8:	e0bfff17 	ldw	r2,-4(fp)
    41bc:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    41c0:	e0bffd17 	ldw	r2,-12(fp)
    41c4:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    41c8:	e0bffe17 	ldw	r2,-8(fp)
    41cc:	10000226 	beq	r2,zero,41d8 <_exit+0x34>
    ALT_SIM_FAIL();
    41d0:	002af070 	cmpltui	zero,zero,43969
    41d4:	00000106 	br	41dc <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    41d8:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    41dc:	003fff06 	br	41dc <_gp+0xffff7960>
