[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS2490DGSR production of TEXAS INSTRUMENTS from the text:OUT\nENVCCGATE\nR1\nVREFPGSENSE\nTIMERTPS2490/91VOUT\nCOUT\n470 N\x9f\x03VIN\nGNDRSNS\nR2\nCTIMERCINZ1D1Q1\n1 N\x9f\x03\nCdv/dtOnly required when \nusing dv/dt start-up\nR4R3 PROGR5\nCopyright © 2017, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nTPS249x Positive High-Voltage Power-Limiting HotSwapController\n11Features\n1•Programmable Power Limiting andCurrent\nLimiting forComplete Safe Operating Area (SOA)\nProtection\n•Wide Operating Range: 9Vto80V\n•Latched Operation (TPS2490) andAutomatic\nRetry (TPS2491)\n•High-Side Drive forLow-R DS(on) External N-\nchannel MOSFET\n•Programmable Fault Timer toProtect the\nMOSFET andEliminate Nuisance Shutdowns\n•Power Good Open-Drain Output forDownstream\nDC/DC Coordination\n•Enable Can BeUsed asaProgrammable\nUndervoltage Lockout orLogic Control\n•Small, Space-Saving 10-pin VSSOP Package\n•Calculator Tool Available (TPS2490/91 Design-in\nCalculator ,SLVC033)\n2Applications\n•Server Backplanes\n•Storage Area Networks (SAN)\n•Medical Systems\n•Plug-In Modules\n•Base Stations3Description\nThe TPS249x areeasy-to-use, positive high voltage,\n10-pin HotSwap Power Manager devices that safely\ndrive anexternal N-channel MOSFET switch. The\npower limit andcurrent limit (both areadjustable and\nindependent ofeach other) ensure that theexternal\nMOSFET operates inside aselected safe operating\narea (SOA) under theharshest operating conditions.\nApplications include inrush current limiting, electronic\ncircuit breaker protection, controlled load turn-on,\ninterfacing todown-stream DC-to-DC converters, and\npower feed protection. These devices areavailable in\nasmall, space-saving 10-pin VSSOP package and\nsignificantly reduce thenumber ofexternal devices,\nsaving precious board space. The TPS249x is\nsupported by application notes, an evaluation\nmodule, andadesign tool.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS249x VSSOP (10) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application\n2TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Switching Characteristics .......................................... 7\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 10\n7.3 Feature Description ................................................. 11\n7.4 Device Functional Modes ........................................ 138Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Application .................................................. 19\n9Power Supply Recommendations ...................... 26\n10Layout ................................................................... 26\n10.1 Layout Guidelines ................................................. 26\n10.2 Layout Example .................................................... 27\n11Device andDocumentation Support ................. 28\n11.1 Development Support ........................................... 28\n11.2 Documentation Support ........................................ 28\n11.3 Related Links ........................................................ 28\n11.4 Receiving Notification ofDocumentation Updates 28\n11.5 Community Resources .......................................... 28\n11.6 Trademarks ........................................................... 28\n11.7 Electrostatic Discharge Caution ............................ 28\n11.8 Glossary ................................................................ 28\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 28\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(February 2017) toRevision F Page\n•Added Figure 12..................................................................................................................................................................... 9\nChanges from Revision D(July 2012) toRevision E Page\n•Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes,\nApplication andImplementation section, Power Supply Recommendations section, Layout section, Device and\nDocumentation Support section, andMechanical, Packaging, andOrderable Information section ..................................... 1\nChanges from Revision C(September 2011) toRevision D Page\n•Added Operating voltage range totheRECOMMENDED OPERATING CONDITIONS table ............................................... 5\n•Changed Supply Current Disabled Test Conditions From: VEN=Lo,VSENSE =VVCC=VOUT=0To:VEN=Lo,VSENSE =\nVVCC=VOUT............................................................................................................................................................................ 6\nChanges from Revision B(March 2010) toRevision C Page\n•Changed Figure 15,From: IIN=5A/div To:IIN=0.5A/div................................................................................................... 15\nChanges from Revision A(March 2010) toRevision B Page\n•Added Feature: Calculator Tool Available (SLVC033) ........................................................................................................... 1\n•Added theGate Capacitor (dV/dt) Control section: Revised textandEquation 5................................................................ 17\n3TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedChanges from Original (November 2003) toRevision A Page\n•Deleted Lead temperature spec. from AbsMax Ratings table ............................................................................................... 5\n•Changed VPROG MIN voltage spec. from: 0to:0.4;added footnote (1)totheRECOMMENDED OPERATING\nCONDITIONS table ............................................................................................................................................................... 5\n•Deleted footnote -Nottested inproduction from tF_TRIP ......................................................................................................... 7\n•Added clarification sentence totheGATE pindescription, regarding adding capacitance. ................................................ 11\n•Changed V(VCC-OUT). toV(SENSE-OUT) intheOUT pindescription. ........................................................................................... 11\n•Changed from: (0–4V)to:(0.4–4V)inthePROG pindescription ................................................................................... 12\n•Changed from: 2.5Vto:2.7VinthePGpindescription. .................................................................................................... 13\n•Added texttothePGpindescription. ................................................................................................................................... 13\n•Changed from: V(VCC –OUT)to:V(SENSE –OUT)............................................................................................................................. 14\n•Added texttotheGate Capacitor (dV/dt) Control section description .................................................................................. 17\n•Added texttotheHigh Gate Capacitance Applications section description ......................................................................... 18\n•Added TheInput Bypass section description. ...................................................................................................................... 18\n1\n2\n3\n4\n510\n9\n8\n7\n6EN\nVREF\nPROG\nTIMER\nGNDVCC\nSENSE\nGATE\nOUT\nPG\n4TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated5PinConfiguration andFunctions\nDGS Package\n10-Pin VSSOP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 EN I Device enable\n2 VREF O Reference voltage output, used tosetpower threshold onPROG pin\n3 PROG I Power-limit setting input\n4 TIMER I/O Fault timing capacitor\n5 GND — Ground\n6 PG O Power good reporting output, open-drain\n7 OUT I Output voltage feedback\n8 GATE O Gate output\n9 SENSE I Current-limit sense input\n10 VCC I Supply input\n5TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) OUT willwithstand transients to–2Vfor1msorless.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltageVCC, SENSE, EN –0.3 100 V\nOUT(2)–1 100 V\nPROG –0.3 6 V\nOutput voltageGATE, PG –0.3 100 V\nTIMER, VREF –0.3 6 V\nSink currentPG 10 mA\nPROG 2 mA\nSource current VREF 0 2 mA\nMaximum junction temperature, TJ 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) VPROG may besetbelow thisminimum with reduced accuracy.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVVCC Input voltage 9 80 V\nVPROG Input voltage 0.4(1)4 V\nVOUT Operating voltage 0 80 V\nIVREF Operating current range (sourcing), VREF 0 1 mA\nTJ Operating junction temperature –40 125 °C\nTA Operating free-air temperature –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TPS2490\nTPS2491\nUNITDGS (VSSOP)\n10PINS\nRθJA Junction-to-ambient thermal resistance 164.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 56.7 °C/W\nRθJB Junction-to-board thermal resistance 85.5 °C/W\nψJT Junction-to-top characterization parameter 5.6 °C/W\nψJB Junction-to-board characterization parameter 84.0 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n6TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated6.5 Electrical Characteristics\nunless otherwise noted, minimum andmaximum limits apply across therecommended operating junction temperature and\nvoltage range, VTIMER =0V,andalloutputs unloaded; typical specifications areatTJ=25°C,VVCC=48V,VTIMER =0V,and\nalloutputs unloaded; positive currents areintopins.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT (VCC)\nEnabled VEN=Hi,VSENSE =VOUT=VVCC 450 1000 µA\nDisabled VEN=Lo,VSENSE =VVCC=VOUT 90 250 µA\nCURRENT SENSE INPUT (SENSE)\nISENSE Input bias current VSENSE =VVCC,VOUT=VVCC 7.5 20 µA\nREFERENCE VOLTAGE OUTPUT (VREF)\nVREF Reference voltage 0<IVREF <1mA 3.9 4 4.1 V\nPOWER LIMITING INPUT (PROG)\nIPROGInput bias current, device enabled,\nsourcing orsinking0<VPROG <4V,VEN=48V 5 µA\nRPROG Pulldown resistance, device disabled IPROG =200µA,VEN=0V 375 600 Ω\nPOWER LIMITING AND CURRENT LIMITING (SENSE)\nVCLCurrent sense threshold V(VCC-\nSENSE) with power limiting tripVPROG =2.4V,VOUT=0Vor\nVPROG =0.9V,VOUT=30V,VVCC=\n48V17 25 33 mV\nVSENSE Current sense threshold V(VCC-\nSENSE) without power limiting tripVPROG =4V,VSENSE =VOUT 45 50 55 mV\nTIMER OPERATION (TIMER)\nCharge current (sourcing)VTIMER =0V 15 25 34 µA\nVTIMER =0V,TJ=25°C 20 25 30 µA\nDischarge current (sinking)VTIMER =5V 1.5 2.5 3.7 µA\nVTIMER =5V,TJ=25°C 2.1 2.5 3.1 µA\nTIMER upper threshold voltage 3.9 4 4.1 V\nTIMER lower reset threshold voltage TPS2491 only 0.96 1 1.04 V\nDRETRY Fault retry duty cycle TPS2491 only 0.5% 0.75% 1%\nGATE DRIVE OUTPUT (GATE)\nIGATE GATE sourcing currentVSENSE =VVCC,V(GATE-OUT) =7V,\nVEN=Hi15 22 35 µA\nGATE sinking currentVEN=Lo,VGATE =VVCC 1.8 2.4 2.8 mA\nVEN=Hi,VGATE =VVCC,\nV(VCC-SENSE) ≥200mV75 125 250 mA\nGATE output voltage, V(GATE-OUT) 12 16 V\nPOWER GOOD OUTPUT (PG)\nVPG_L Low voltage (sinking)IPG=2mA 0.1 0.25 V\nIPG=4mA 0.25 0.5 V\nVPGTLPGthreshold voltage, VOUTrising,\nPGgoes open drainVSENSE =VVCC,measure V(VCC-OUT) 0.8 1.25 1.7 V\nVPGTHPGthreshold voltage, VOUTfalling,\nPGgoes lowVSENSE =VVCC,measure V(VCC-OUT) 2.2 2.7 3.2 V\nΔVPGT PGthreshold hysteresis voltage,\nV(SENSE-OUT)VSENSE =VVCC 1.4 V\nLeakage current, PGfalse, open\ndrain10 µA\nOUTPUT VOLTAGE FEEDBACK INPUT (OUT)\nIOUT Bias currentVOUT=VVCC,VEN=Hi,sinking 8 20 µA\nVOUT=GND, VEN=Lo,sourcing 18 40 µA\n7TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nunless otherwise noted, minimum andmaximum limits apply across therecommended operating junction temperature and\nvoltage range, VTIMER =0V,andalloutputs unloaded; typical specifications areatTJ=25°C,VVCC=48V,VTIMER =0V,and\nalloutputs unloaded; positive currents areintopins.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nENABLE INPUT (EN)\nVEN_H Threshold, VENgoing high 1.32 1.35 1.38 V\nVEN_L Threshold, VENgoing low 1.22 1.25 1.28 V\nVENhysteresis 100 mV\nLeakage current VEN=48V 1 µA\nINPUT SUPPLY UVLO (VCC)\nVVCCturnon Rising 8.4 8.8 V\nVVCCturnoff Falling 7.5 8.3 V\nHysteresis 75 mV\n6.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER LIMITING AND CURRENT LIMITING (SENSE)\ntF_TRIPLarge overload response time to\nGATE lowVPROG =4V,VOUT=VSENSE ,\nV(VCC-SENSE) :0→200mV,\nC(GATE-OUT) =2nF,V(GATE-OUT) =1\nV1.2 µs\nGATE DRIVE OUTPUT (GATE)\ntD_ONPropagation delay: ENgoing trueto\nGATE output highVEN=0→2.5V,50% ofVENto\n50% ofVGATE,VOUT=VVCC,R(GATE-\nOUT)=1MΩ25 40 µs\ntD_OFFPropagation delay: ENgoing false (0\nV)toGATE output lowVEN=2.5V→0,50% ofVENto\n50% ofVGATE,VOUT=VVCC,\nR(GATE-OUT) =1MΩ,tFALL <0.1µs0.5 1 µs\nPropagation delay: TIMER expires to\nGATE output lowVTIMER :0→5V,tRISE <0.1µs,50%\nofVTIMER to50% ofVGATE,VOUT=\nVVCC,R(GATE-OUT) =1MΩ,0.8 1 µs\nPOWER GOOD OUTPUT (PG)\ntDPGPGdeglitch delay, detection to\noutput, rising andfalling edgesVSENSE =VVCC 5 9 15 ms\n7595115135155175195215\n9 19 29 39 49 59 69 79TJ = −40/C0053C\nTJ = 25/C0053C\nTJ = 125/C0053C− Gate Pulldown Current − mA IGate\nVCC − Supply V oltage − V\n020040060080010001200\n9 14 19 24 29 34 39 44 49T − Current Limit Response T ime − nS\nTJ = −40/C0053CTJ = 25/C0053CTJ = 125/C0053C\nVCC − Supply V oltage − V\n1517192123252729313335\n9 19 29 39 49 59 69 79TJ = −40/C0053CTJ = 25/C0053CTJ = 125/C0053C\nVCC − Supply V oltage − V− Gate Pullup Current −Gate/C0109A I\n22.12.22.32.42.52.6\n9 19 29 39 49 59 69 79TJ = −40/C0053CTJ = 25/C0053CTJ = 125/C0053C− Gate Pullup Current (EN = OV) − mA IGate\nVCC − Supply V oltage − V\n200250300350400450500550600\n9 19 29 39 49 59 69 79TJ = −40/C0053CTJ = 25/C0053CTJ = 125/C0053CIVCC− Supply Current − \nVCC − Supply V oltage − V/C0109A\n4546474849505152535455\n9 19 29 39 49 59 69 79TJ = −40/C0053C\nTJ = 25/C0053C\nTJ = 125/C0053C\nVCC − Supply V oltage − V− Current Limit T rip − mV V(VCC − Sense)\n8TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated6.7 Typical Characteristics\nFigure 1.Supply Current vsSupply Voltage Figure 2.Current Limit TripvsSupply Voltage\nFigure 3.Gate Pullup Current vsSupply Voltage Figure 4.Gate Pulldown Current (EN=0V)vsSupply\nVoltage\nFigure 5.Gate Pulldown Current vsSupply Voltage (EN=4\nV,V(VCC –Sense) =200mV)Figure 6.Current Limit Response Time vsSupply Voltage\n(EN=4V,V(VCC –Sense) =200mV)\n1.3451.3461.3471.3481.3491.3501.351\n9 19 29 39 49 59 69 79TJ = −40/C0053CTJ = 125/C0053C\nTJ = 25/C0053C− EN Threshold V oltage (Rising) − V VEN\nVCC − Supply V oltage − V\nOverdrive (%)Gate Sink (mA)\n0 10 20 30 40 50 60 7001234567\nD001\n1.2451.2461.2471.2481.2491.2501.2511.2521.2531.2541.255\n9 19 29 39 49 59 69 79− EN Threshold V oltage (Falling) − V\nTJ = −40/C0053CTJ = 125/C0053C\nTJ = 25/C0053CVEN\nVCC − Supply V oltage − V\n9.609.659.709.759.80\n9 19 29 39 49 59 69 79TJ = −40/C0053C\nTJ = 125/C0053CTJ = 25/C0053C− Charge/Discharge Ratio ITimer \nVCC − Supply V oltage − V\n13.5013.751414.2514.50\n9 19 29 39 49 59 69 79− Gate Output V oltage − V\nTJ = −40/C0053CTJ = 25/C0053CTJ = 125/C0053C\nVCC − Supply V oltage − VVGate\n1820222426283032\n9 19 29 39 49 59 69 79− Timer Pullup Current −TJ = −40/C0053CTJ = 25/C0053CTJ = 125/C0053CITimer Aµ\nVCC − Supply V oltage − V\n9TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Gate Output Voltage vsSupply Voltage Figure 8.Timer Pullup Current vsSupply Voltage\nFigure 9.Timer Charge/Discharge Ratio vsSupply Voltage\nandTemperatureFigure 10.ENThreshold Voltage (Falling) vsSupply Voltage\nFigure 11.ENThreshold Voltage (Rising) vsSupply Voltage Figure 12.Gate Sink vsOverdrive Measurements\nA\nBA\n2BV□(DS)\nDetectorEnableConstant\nPower\nEngine\n_+50□mV□maxCharge\nPump\n22 A/c109\nGate□Control\nAmplifier4□V\nReference\n14□V\n2□mA+\n−\n+\n−I□(D)\nDetector\n_+9□mS\nDeglitchInrush\nCompletePower/Current\nAmplifier\n25 A/c109\nFault\nLogic\n_+\n4□V\nand\n1□V\n2.5 A/c109Timer\nFor Autoretry□Option□with\nDuty□Cycle□of□0.75%_+\n_+UVLO\nEnable\nPOR8.4□V□and\n8.3□V\n1.35□V□and\n1.25□V10\nVCC\n3\nPROG\n9\nSENSE\n1\nEN\n5\nGND\n4\nTIMER6\nPG7\nOUT8\nGATE2\nVREF\n2.7□V□and\n1.25□V\nEnable\n10TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe inline protection functionality oftheTPS2490 isdesigned tocontrol theinrush current totheload upon\ninsertion ofacircuit card intoalivebackplane orother hotpower source, thereby limiting thevoltage sagonthe\nbackplane\'s supply voltage and thedV/dt ofthevoltage applied totheload. Effects onother circuits inthe\nsystem areminimized, preventing possible unintended resets. Acontrolled shutdown when thecircuit card is\nremoved canalso beimplemented using theTPS2490.\nInaddition toaprogrammable current limit, theTPS2490 monitors andlimits themaximum power dissipation in\ntheseries pass device tomaintain operating within thedevice Safe Operating Area (SOA). Either current limiting\norpower limiting foranextended period oftime results intheshutdown oftheseries pass device. Inthisevent,\ntheTPS2490 willlatch offwhile theTPS2491 willretry aninfinite number oftimer torecover after thefault is\nremoved. Programmable ENcircuit shuts down theTPS2490 when thesystem input voltage falls below the\ndesired operating range.\n7.2 Functional Block Diagram\nILIM/C004350 mV\nRS\n11TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 VCC\nThis pinisassociated with three functions:\n1.Biasing power totheintegrated circuit\n2.Input topower onreset (POR) andundervoltage lockout (UVLO) functions\n3.Voltage sense atoneterminal ofRSforQ1current measurement\nThe voltage must exceed thePOR (about 6Vforapproximately 400 µs)and theinternal UVLO (about 8V)\nbefore normal operation (driving theGATE) may begin. Connections toVCC should bedesigned tominimize RS\nvoltage sensing errors and tomaximize theeffect ofC1and Z1;place C1atRSrather than attheICpinto\neliminate transient sensing errors. GATE, PROG, PG, andTIMER areheld lowwhen either UVLO orPOR are\nactive.\n7.3.2 SENSE\nMonitors thevoltage atthedrain ofQ1,andthedownstream side ofRSproviding theconstant power limit engine\nwith feedback ofboth Q1current (ID)andvoltage (VDS).Voltage isdetermined bythedifference between SENSE\nandOUT, while thecurrent analog isthedifference between VCC andSENSE. The constant power engine uses\nVDStocompute theallowed IDand isclamped to50mV, acting likeatraditional current limit atlowVDS.The\ncurrent limit issetbyEquation 1:\n(1)\nDesign theconnections toSENSE tominimize RSvoltage sensing errors. Don\'t drive SENSE toalarge voltage\ndifference from VCC because itisinternally clamped toVCC. The current limit function can bedisabled by\nconnecting SENSE toVCC.\n7.3.3 GATE\nProvides thehigh side (above VCC) gate drive forQ1.Itiscontrolled bytheinternal gate drive amplifier, which\nprovides apull-up of22µAfrom aninternal charge pump andastrong pulldown toground of75mA(minimum).\nThepulldown current isanonlinear function oftheamplifier overdrive; itprovides small drive forsmall overloads,\nbutlarge overdrive forfastreaction toanoutput short. There isaseparate pull-down of2mAtoshut Q1offwhen\nENorUVLO cause thistohappen. Aninternal clamp protects thegate ofQ1(toOUT) andgenerally eliminates\ntheneed foranexternal clamp inalmost allcases fordevices with 20-V VGS(MAX) ratings; anexternal Zener may\nberequired toprotect thegate ofdevices with VGS(MAX) <16V.Asmall series resistance (R5) of10Ωmust be\ninserted inthegate lead iftheCISSofQ1>200pF,otherwise use33Ωforsmall MOSFETs.\nAcapacitor can beconnected from GATE toground tocreate aslower inrush with aconstant current profile\nwithout affecting theamplifier stability. Add aseries resistor ofabout 1kΩtothegate capacitor tomaintain the\ngate clamping and current limit response time. Adding capacitance across Q1gate tosource requires some\nseries damping resistance toavoid high-frequency oscillations.\n7.3.4 OUT\nThis input pinisused bytheconstant power engine andthePGcomparator tomeasure VDSofQ1asV(SENSE-\nOUT). Internal protection circuits leak asmall current from thispinwhen itislow. Iftheload circuit candrive OUT\nbelow ground, connect aclamp (orfreewheel) diode such asanS1B from OUT (cathode) toGND (anode).\n7.3.5 EN\nThe GATE driver isenabled ifthepositive threshold isexceeded and theinternal POR and UVLO thresholds\nhave been satisfied. ENcanbeused asalogic control input, ananalog input voltage monitor asillustrated by\nR1/R2 intheFigure 18circuit, oritcanbetiedtoVCC toalways enable theTPS249x. Thehysteresis associated\nwith theinternal comparator makes thisastable method ofdetecting alowinput condition and shutting the\ndownstream circuits off.ATPS2490 thathaslatched offcanbereset bycycling ENbelow itsnegative threshold\nandback high.\nPLIM/C0116TJ(MAX)/C0042TS(MAX)\nR/C0113JC(MAX)\nVPROG/C0043PLIM\n10/C0032ILIM\n12TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedFeature Description (continued)\n7.3.6 VREF\nProvides a4-Vreference voltage foruseinconjunction with R3/R4 ofthetypical application circuit tosetthe\nvoltage onthePROG pin.The reference voltage isavailable once theinternal POR andUVLO thresholds have\nbeen met. Itisnotdesigned asasupply voltage forother circuitry, therefore ensure thatnomore than 1mAis\ndrawn. Bypass capacitance isnotrequired, butifaspecial application requires one, less than 1000 pFcanbe\nplaced onthispin.\n7.3.7 PROG\nThe voltage applied tothis pin(0.4 to4V)programs thepower limit used bytheconstant power engine.\nNormally, aresistor divider R3/R4 isconnected from VREF toPROG tosetthepower limit according to\nEquation 2:\nwhere\n•PLIMisthedesired power limit ofQ1\n•ILIMisthecurrent limit setpoint (see SENSE). (2)\nPLIMisdetermined bythedesired thermal stress onQ1:\nwhere\n•TJ(MAX) isthemaximum desired transient junction temperature ofQ1\n•TS(MAX) isthemaximum case temperature prior toastart orrestart. (3)\nVPROG isused inconjunction with VDStocompute the(scaled) current, ID_ALLOWED ,bytheconstant power engine.\nID_ALLOWED iscompared bythegate amplifier totheactual ID,and used togenerate agate drive. IfID<\nID_ALLOWED ,theamplifier turns thegate ofQ1fully onbecause there isnooverload condition; otherwise GATE is\nregulated tomaintain theID=ID_ALLOWED relationship.\nAcapacitor may betied from PROG toground toalter thenatural constant power inrush current shape. If\nproperly designed, theeffect istocause theleading step ofcurrent inFigure 13tolook likearamp.\nPROG isinternally pulled toground whenever EN,POR, orUVLO arenotsatisfied ortheTPS2490 islatched off.\nThis feature serves todischarge anycapacitance connected tothepin.Donotapply voltages greater than 4Vto\nPROG. Iftheconstant power limit isnotused, PROG should betiedtoVREF through a47-kΩresistor.\n7.3.8 TIMER\nAnintegrating capacitor, CT,connected totheTIMER pinprovides atiming function thatcontrols thefault-time for\nboth versions andtherestart interval fortheTPS2491. The timer charges at25µAwhenever theTPS249x isin\npower limit orcurrent limit anddischarges at2.5µAotherwise. The charge-to-discharge current ratio isconstant\nwith temperature even though there isapositive temperature coefficient toboth. IfTIMER reaches 4V,the\nTPS2490 pulls GATE toground, latch off,anddischarge CT.The TPS2491 pulls GATE toground andattempt a\nrestart (reenable GATE) after atiming sequence consisting ofdischarging CTdown to1Vfollowed by15more\ncharge anddischarge cycles. TheTPS2490 canbereset byeither cycling theENpinortheUVLO (forexample,\npower cycling). TIMER discharges when ENisloworUVLO orPOR areactive. TheTIMER pinshould betiedto\nground ifthisfeature isnotused.\n13TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedFeature Description (continued)\n7.3.9 PG\nThis open-drain output isintended tointerface todownstream DC/DC converters ormonitoring circuits. PGgoes\nopen drain (high voltage with apullup) after VDSofQ1hasfallen toabout 1.25 Vanda9-ms deglitch time period\nhaselapsed. PGisfalse (low orlowresistance toground) whenever VDSofQ1hasnotbeen less than 1.25 V,\nVDSofQ1isabove 2.7V,orUVLO isactive. Both VDSrising andfalling aredeglitched while entering UVLO sets\nPGlowimmediately. PGcanalso beviewed ashaving aninput andoutput voltage monitor function. The 9-ms\ndeglitch circuit operates tofilter short events that could cause PGtogoinactive (low) such asamomentary\noverload orinput voltage step. VPGvoltage canbegreater than VVCCbecause it’sESD protection isonly with\nrespect toground.\n7.3.10 GND\nThis pinisconnected tosystem ground.\n7.4 Device Functional Modes\nTheTPS249x devices provide allthefeatures needed forapositive hotswap controller. These features include:\n1.undervoltage lockout (UVLO)\n2.adjustable (system-level) enable\n3.turnon inrush limit\n4.high-side gate drive foranexternal N-channel MOSFET\n5.MOSFET protection (power limit andcurrent limit)\n6.adjustable overload timeout —also called anelectronic circuit breaker\n7.charge-complete indicator fordownstream converter coordination\n8.anoptional automatic restart mode\nThe TPS249x devices feature superior power-limiting MOSFET protection that allows independent control of\ncurrent limit (tosetmaximum full-load current), power limit (tocontrol junction temperature rise), and overload\ntime (tocontrol case temperature rise).\nThe typical application circuit, and oscilloscope plots ofFigure 13through Figure 17demonstrate many ofthe\nfunctions described Device Functional Modes .\n7.4.1 Board Plug-In (Figure 13)\nOnly thebypass capacitor charge current and small bias currents areevident when aboard isfirstplugged in.\nThe TPS249x isheld inactive, andGATE, PROG, TIMER, andPGareheld lowforless than 1mswhile internal\nvoltages stabilize. Astart-up cycle isready totake place after thestabilization.\nGATE, PROG, TIMER, andPGarereleased after stabilization inthisexample because both theinternal UVLO\nthreshold andtheexternal EN(enable) thresholds have been exceeded. The part begins sourcing current from\ntheGATE pinand Q1begins toturn onwhile thevoltage across it,V(SENSE –OUT),and current through it,\nV(VCC –SENSE) ,aremonitored. Current initially rises tothevalue which satisfies thepower limit engine (PLIM÷VVCC)\nsince theoutput capacitor was discharged.\n7.4.2 TIMER andPGOperation (Figure 13)\nThe TIMER pincharges CTaslong aslimiting action continues, and discharges ata1/10 charge rate when\nlimiting stops. Ifthevoltage onCTreaches 4Vbefore theoutput ischarged, Q1isturned offandeither alatch-\nofforrestart cycle commences, depending onthepart type. The open-drain PGoutput provides adeglitched\nend-of-charge indication which isbased onthevoltage across Q1. PGisuseful forpreventing adownstream\nDC/DC converter from starting while COisstillcharging. PGgoes active (open drain) about 9msafter COis\ncharged. This delay allows Q1tofully turnonandanytransients inthepower circuits toendbefore theconverter\nstarts up.The resistor pullup shown onpinPGinTypical Application only demonstrates operation; theactual\nconnection totheconverter depends ontheapplication. Timing canappear toterminate early insome designs if\noperation transitions outofthepower limit mode intoagate charge limited mode atlowVDSvalues.\nVCC − OUT\n10□V/div\nVOUT□10□V/div\nIIN1□A/divFET□PWR□10□W/div\nM1□Power□Measured□29.6□W ,\nCalculated□34.4□W\nt□-□Time□-□2□ms/div\nVCC□CH1\nVCC□10□V/div\nTimer□1□V/divIIN1□A/divPG\n10□V/div\nOUT\n10 V/div\nt□-□Time□-□2□ms/div\n14TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 13.Basic Board Insertion\n7.4.3 Action oftheConstant Power Engine (Figure 14)\nThe calculated power dissipated inQ1,VDS×ID,iscomputed under thesame startup conditions asFigure 13.\nThecurrent ofQ1,labeled IIN,initially rises tothevalue thatsatisfies theconstant power engine; inthiscase itis\n34W÷48V=0.7A.The 34Wvalue isprogrammed into theengine bysetting thePROG voltage using\nEquation 2given inthePROG .VDSofQ1,which iscalculated asV(SENSE –OUT),falls asCOcharges, thus allowing\ntheQ1drain current toincrease .This istheresult oftheinternal constant power engine adjusting thecurrent limit\nreference totheGATE amplifier asCOcharges andVDSfalls. The calculated device power inFigure 14,labeled\nFET PWR, isseen tobeflat-topped andconstant within thelimitations ofcircuit tolerance andacquisition noise.\nAfixed current limit isimplemented byclamping theconstant power engine ’soutput to50mVwhen VDSislow.\nThis protection technique can beviewed asaspecialized form offoldback limiting; thebenefit over linear\nfoldback isthatityields themaximum output current from adevice over thefullrange ofVDSandstillprotects the\ndevice.\nFigure 14.Computation ofQ1Stress During Startup\nGATE□10□V/div\nVCC□10□V/div\nOUT□10□V/div\nIIN5A/div\nt□-□Time□-□500□ns/div\nTIMER\n1 V/divIIN\n0.5 A/div\nGATE 10 V/div\nOUT 10 V/div\nt - Time - 2 ms/div\n15TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.4 Response toaHard Output Short (Figure 15andFigure 16)\nFigure 15shows theshort circuit response over thefulltime-out period. The period begins when theoutput\nvoltage falls andends when Q1isturned off.Q1current isactively controlled bytheconstant power engine and\ngate amplifier circuit while theTIMER pincharges CTtothe4-Vthreshold causing Q1tobeturned off.The\nTPS2490 latches offafter thethreshold isreached until either theinput voltage drops below theUVLO threshold\norENcycles through thefalse (low) state. The TPS2491 goes through atiming sequence before attempting a\nrestart.\nFigure 15.Current Limit Overview\nThe TPS249x responds rapidly totheshort circuit asseen inFigure 16.The falling OUT voltage istheresult of\nQ1and COcurrents through theshort ’simpedance atthistime scale. The internal GATE clamp causes the\nGATE voltage tofollow theoutput voltage down and subsequently limits thenegative VGSto1Vto2V.The\nrapidly rising fault current overdrives theGATE amplifier causing ittoovershoot andrapidly turnQ1offbysinking\ncurrent toground. Q1slowly turns back onastheGATE amplifier recovers; Q1then settles toanequilibrium\noperating point determined bythepower limiting circuit.\nFigure 16.Current Limit Onset\nGATE□10□V/div\nOUT□10□V/div\nTIMER□1□V/div\nIIN.5□A/div\nt□-□Time□-□200□ms/div\n16TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedDevice Functional Modes (continued)\nMinimal input voltage overshoot appears inFigure 16because alocal 100-µFbypass capacitor and very short\ninput leads were used. The input voltage would overshoot astheinput current abruptly drops inatypical\napplication due tothestored energy intheinput distribution ’sinductance. The exact waveforms seen inan\napplication depend upon many factors including parasitics ofthevoltage distribution, circuit layout, andtheshort\nitself.\n7.4.5 Automatic Restart (Figure 17)\nTheTPS2491 automatically initiates arestart after afault hascaused ittoturnoffQ1.Internal control circuits use\nCTtocount 16cycles before re-enabling Q1.This sequence repeats ifthefault persists. The TIMER hasa1:10\ncharge-to-discharge current ratio, and uses a1-V lower threshold. The fault-retry duty cycle specification\nquantifies thisbehavior. This small duty cycle often reduces theaverage short-circuit power dissipation tolevels\nassociated with normal operation andeliminates special thermal considerations forsurviving aprolonged output\nshort.\nFigure 17.TPS2491 Restart Cycle Timing\nG GATE RS\nVCCΔtC = I C\nV/c230 /c246/c180 /c45 /c231 /c247\n/c232 /c248\n/C0068t/C0043CO/C0032VVCC\nICHARGE\n17TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS2490 isahotswap controller thatprovides inrush current limiting, electronic circuit breaker protection,\ncontrolled load turn-on, interfacing todown-stream dc-to-dc converters, and power feed protection. Asahot\nswap itisused tomanage inrush current and protect incase offaults. When designing ahotswap three key\nscenarios should beconsidered:\n•Start-up\n•Output ofahotswap isshorted toground when thehotswap ison.This isoften referred toasahot-short.\n•Powering upaboard when theoutput andground areshorted. This isusually called astart-into-short.\nAllofthese scenarios place alotofstress onthehotswap MOSFET and thus special care isrequired when\ndesigning thehotswap circuit tokeep theMOSFET within itsSOA. Detailed design examples areprovided inthe\nfollowing sections. Solving alloftheequations byhand iscumbersome and can result inerrors. Instead, TI\nrecommends using theTPS2490/91 Design-in Calculator (SLVC033), which isprovided ontheproduct page.\n8.1.1 Alternative Inrush Designs\n8.1.1.1 Gate Capacitor (dV/dt) Control\nTheTPS249x canbeused with applications thatrequire constant turn-on currents. The current iscontrolled bya\nsingle capacitor from theGATE terminal toground with aseries resistor. Q1appears tooperate asasource\nfollower (following thegate voltage) inthisimplementation. Choose atime tocharge, Δt,based ontheoutput\ncapacitor, input voltage VI,anddesired charge current, ICHARGE .Select ICHARGE tobeless than PLIM÷VVCCifthe\npower limit feature iskept. See TPS2490/91 Design-in Calculator (SLVC033) foracalculation tool.\n(4)\nToselect thegate capacitance:\nwhere\n•IGATE isthenominal gate charge current. (5)\nThis equation assumes thattheMOSFET CGDisthecontrolling element asthegate andoutput voltage rise. CGD\nisnon-linear with applied VDG.Anaveraged estimate may bemade using theMOSFET VGSvsQGcurve. Divide\nthecharge accumulated during theplateau region bytheplateau VGStogetCRS.\nBecause neither power norcurrent-limit faults areinvoked during turnon, CTIMER canbechosen forfasttransient\nturnoff response using theQ1SOA curve. Choose thesingle pulse time conservatively from theQ1SOA curve\nusing maximum operating voltage andmaximum tripcurrent. Aseries resistor ofabout 1kΩshould beused in\nconjunction with CG.\n8.1.1.2 PROG Inrush Control\nAcapacitor canbeconnected from thePROG pintoground toreduce theinitial current step seen inFigure 13\nbased ontheTypical Application circuit. This method maintains arelatively fast turn-on time without the\ndrawbacks ofagate-to-ground capacitor thatinclude increased short circuit response time andless predictable\ngate clamping.\n18TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedApplication Information (continued)\n8.1.2 Additional Design Considerations\n8.1.2.1 Use ofPG\nUse thePGpintocontrol andcoordinate adownstream dc/dc converter. Along time delay isneeded toallow CO\ntofully charge before theconverter starts ifthisisnotdone. Anundesirable latchup condition canbecreated\nbetween theTPS2490 output characteristic and theDC/DC converter input characteristic iftheconverter starts\nwhile COisstillcharging; thePGpinisoneway toavoid this.\n8.1.2.2 Faults andBackplane Voltage Droop\nAhard short attheoutput oftheTPS249x during normal operation could result inactivation oftheenable or\nUVLO circuit instead ofthecurrent limit iftheinput voltage droops sufficiently. The lower GATE drive inthis\ncondition willcause aprolonged, larger over-current spike. This canbeeliminated byfiltering EN,ordistributing\ncapacitance onthebusitself. Capacitance from adjacent plugged-in units may help with thisaswell.\n8.1.2.3 Output Clamp Diode\nInductive loads ontheoutput may drive theOUT pinbelow GND when thecircuit isunplugged orduring a\ncurrent limit. TheOUT pinratings canbemaintained with adiode, such asanD1,across TPS249x OUT toGND.\n8.1.2.4 Gate Clamp Diode\nTheTPS249x hasarelatively well-regulated gate voltage of12Vto16V,even with low-supply voltages. Asmall\nclamp Zener from gate tosource ofQ1,such asaBZX84C7V5, isrecommended ifVGSofQ1israted below this\nrange.\n8.1.2.5 High Gate Capacitance Applications\nGate voltage overstress andabnormally large fault current spikes canbecaused bylarge gate capacitance. TI\nrecommends anexternal gate clamp Zener diode toassist theinternal Zener ifthetotal gate capacitance ofQ1\nexceeds about 4000 pF.When gate capacitor dv/dt control isused, TIrecommends a1-kΩresistor inseries with\nCG.Iftheseries R-C combination isused forMOSFETs with CISSless than 3000 pF,then aZener isnot\nnecessary.\n8.1.2.6 Input Bypass\nCINshould bepresent forcontrol ofexternal noise atVCC and asalow-impedance source forhigh-speed\ncircuits.\n8.1.2.7 Output Short Circuit Measurements\nRepeatable short-circuit testing results aredifficult toobtain. The many details ofsource bypassing, input leads,\ncircuit layout andcomponent selection, output shorting method, relative location oftheshort, andinstrumentation\nallcontribute toobtaining different results. The actual short itself exhibits acertain degree ofrandomness asit\nmicroscopically bounces andarcs. Care inconfiguration andmethods must beused toobtain realistic results. Do\nnotexpect toseewaveforms exactly likethose inthedata sheet —every setup differs.\nOUT\nENVCCGATE\nR1\nVREFPGSENSE\nTIMERTPS2490/91VOUT\nCOUT\n470 N\x9f\x03VIN\nGNDRSNS\nR2\nCTIMERCINZ1D1Q1\n1 N\x9f\x03\nCdv/dtOnly required when \nusing dv/dt start-up\nR4R3 PROGR5\nCopyright © 2017, Texas Instruments Incorporated\n19TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated8.2 Typical Application\nThis section describes thedesign procedure fora24-V, 10-A hotswap design.\nFigure 18.Typical Application Schematic, TPS2490\n8.2.1 Design Requirements\nTable 1summarizes thedesign parameters that must beknown before designing ahotswap circuit. When\ncharging theoutput capacitor through thehotswap MOSFET, theFET’stotal energy dissipation equals thetotal\nenergy stored intheoutput capacitor (1/2CV2).Thus both theinput voltage and Output capacitance will\ndetermine thestress experienced bytheMOSFET. The maximum load current willdrive thecurrent limit and\nsense resistor selection. Inaddition, themaximum load current, maximum ambient temperature, andthethermal\nproperties ofthePCB (RθCA)willdrive theselection oftheMOSFET RDSON andthenumber ofMOSFETs used.\nRθCAisastrong function ofthelayout andtheamount ofcopper thatisconnected tothedrain oftheMOSFET.\nNote thatthedrain isnotelectrically connected totheground plane andthus theground plane cannot beused to\nhelp with heat dissipation. Forthisdesign example RθCA=30°C/W isused, which issimilar totheTPS2490 EVM.\nIt’sagood practice tomeasure theRθCAofagiven design after thephysical PCBs areavailable.\nFinally, itisimportant tounderstand what testconditions thehotswap needs topass. Ingeneral, ahotswap is\ndesigned topass both aHot-Short andaStart intoaShort ,which aredescribed intheprevious section. Also, TI\nrecommends tokeep theload OFF until thehotswap isfully powered up.Starting theload early causes\nunnecessary stress ontheMOSFET andcould lead toMOSFET failures orafailure tostart-up.\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 18V-30V\nTarget UVLO Threshold 18V\nMaximum load current 10A\nMaximum Output Capacitance oftheHot\nswap330µF\nMaximum Ambient Temperature 55°C\nMOSFET RθCA(function oflayout) 30°C/W\nPass Hot-Short onOutput? Yes\nPass aStart intoshort ? Yes\nIstheload offuntil PGasserted? Yes\nCan ahotboard beplugged back in? Yes\nSNS 3\nSNS,EFF\n3 4 R R \nRR R u\n \x0e\n3 SNS,CLC\n4 SNS SNS,CLCR R 4.5\xa0m9R R R 5 m 4.5 \xa0 m:   \x10 :\x10 :\nRSNS\nR1R2\nVCC SENSE\nCL\nSNS,CLC\nLIMV 45 mVR 4.5 mI 10 A   :\n20TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\n8.2.2.1 Select RSNSandCLsetting\nThe TPS2490 monitors thecurrent intheexternal MOSFET (Q1) bymeasuring thevoltage across thesense\nresistor (RS), connected from VINtoSENSE. When thevoltage difference across theVinandSense pins (VCL)\nisgreater than 50mV(typical), theLM5069 willbegin regulating theMOSFET gate. Size RSNSformaximum or\nminimum VCLforapplications thatrequire guaranteed shutoff orguaranteed conduction. Inthisdesign example,\nRSNSissized toexhibit minimum VCLacross RSNSatmaximum load current.\n(6)\nTypically sense resistors areonly available indiscrete values. Ifaprecise current limit isdesired, asense\nresistor along with aresistor divider canbeused asshown inFigure 19.\nFigure 19.SENSE Resistor Divider\nIfusing aresistor divider, then thenext larger available sense resistor should bechosen (1mΩforexample).\nTheratio ofR1andR2canthen becomputed asfollows:\n(7)\nNote thattheSENSE pintypically pulls 7.5µAofcurrent, which creates anoffset across R2.TIrecommends to\nkeep R2below 10Ωtoreduce theoffset that thisintroduces. Inaddition the1%resistors add tothecurrent\nmonitoring error. Finally, iftheresistor divider approach isused, theuser should compute theeffective sense\nresistance (RSNS,EFF )using Equation 8instead ofRSNSinallequations.\n(8)\nNote thatformany applications, aprecise current limit may notberequired. Inthatcase, itissimpler topick the\nnext smaller available sense resistor. Forthisapplication, aresistive divider was notused, anda4mΩresistor\nwas used fora12.5 A(typical) current limit.\n8.2.2.2 Selecting theHotSwap FET(s)\nItiscritical toselect thecorrect MOSFET forahotswap design. The device must meet thefollowing\nrequirements:\n•The VDSrating should besufficient tohandle themaximum system voltage along with anyringing caused by\ntransients. Formost 12-V systems a30-V FET isagood choice.\n•TheSOA oftheFET should besufficient tohandle allusage cases: start-up, hot-short, start intoshort.\n•RDSON should besufficiently lowtomaintain thejunction andcase temperature below themaximum rating of\ntheFET. TIrecommends tokeep thesteady state FET temperature below 125°Ctoallow margin tohandle\ntransients.\n•Maximum continuous current rating should beabove themaximum load current andthepulsed drain current\n3 REF REF\nLIM,MIN 4 PROG\nLIMR V V 4 V 1 1 1 9P 50 W R V \n10 *12.5 10 *I \x10  \x10  \x10  \n\x0b \x0c LIM,MIN PROG LIM MAXP V *I *10 0.4 *12.5 *10 50 W   \nSNS,MIN IN,MAX\nLIM,MIN\nSNSV V 5 mV 30 VP 37.5 WR 4 mu u   :\nLIM SNS\nSNS\nDSP R \nVVu\n \n\x0b \x0c2\nC,MAX A,MAX CA DSONLOAD,MAX\nJ T T R R T#\xa0 of\xa0 MOSFETsI\nT§ ·  \x0e u u ¨ ¸ ¨ ¸ © ¹ \n\x0b \x0c \x0b \x0c2\nC,MAXCT 55 C 30 10 A 1.4 5.6 m 78.5 CW q \x0e q u u u :  q\n\x0b \x0c2\nC,MAX A,MAX CA DSON J LOAD,MAXT T R I R TT  \x0e u u\n21TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporatedmust begreater than thecurrent threshold ofthecircuit breaker. Most MOSFETs that pass thefirst three\nrequirements also pass these two.\n•AVGSrating of±20Visrequired, because theTPS2490 canpullupthegate ashigh as16Vabove source.\nForthisdesign theCSD19532KTT was selected foritslowRDSON andgood SOA. After selecting theMOSFET,\nthemaximum steady state case temperature canbecomputed asfollows:\n(9)\nNote thattheRDSON isastrong function ofjunction temperature, which formost MOSFETs willbeclose tothe\ncase temperature. Afewiterations oftheabove equations may benecessary toconverge onthefinal RDSON and\nTC,MAX value. According totheCSD17552Q5B datasheet, itsRDSON isapproximately 1.4x at78°C.The\nEquation 10uses thisRDSON value tocompute theTC,MAX .\n(10)\nThis maximum steady state case temperature indicates that asecond MOSFET isnotneeded toreduce and\ndistribute power dissipation during normal operation.\nForreference, when using parallel MOSFETs, themaximum steady state case temperature canbecomputed as\nfollows:\n(11)\nIterate until thecomputed TC,MAX isusing two parallel MOSFETs isless than tothejunction temperature\nassumed forRDSON.Then, nofurther iterations arenecessary.\n8.2.2.3 Select Power Limit\nIngeneral, alower power limit setting ispreferred toreduce thestress ontheMOSFET. However, when the\nTPS2490 issettoavery lowpower limit setting, ithastoregulate theFET current andhence thevoltage across\nthesense resistor (VSNS)toavery lowvalue. VSNScanbecomputed asshown inEquation 12:\n(12)\nToavoid significant degradation ofthepower limiting accuracy, aVSNSofless than 5mVisnotrecommended.\nBased onthisrequirement theminimum allowed power limit canbecomputed asfollows:\n(13)\nBecause theVPROG pin,which programs thepower limit ofthedevice, hasaminimum voltage of0.4V,theset\nPLIM must also result inthevoltage atVPROG being greater than 0.4V.Based onthisrequirement theminimum\nallowed power limit canbecomputed asfollows:\n(14)\nBecause thepower limit hastosatisfy both theVSNSandVPROG ,thegreater PLIM,MIN value isused asthebasis\nforsizing theresistive divider. Inthisdesign example itis50W.The maximum ratio oftheresistive divider can\nbecomputed asfollows:\n(15)\n\x0b \x0c \x0b \x0c\n\x0b \x0cSOA 1 SOA 2\n1 2 12 Alnln(I t / I t 2.4 Am 0.7\n1ms ln t / tln10 ms§ · \n¨ ¸ © ¹    \x10\n§ · \n¨ ¸ © ¹ \n\x0b \x0cm\nSOAI t a t u \nTIMER timer\nflt\ntimerC v 33 nF 4 Vt 5.28\xa0msi 25 Au u   P\nflt timer\nTIMER\ntimert i 5.11ms 25 AC 32 nFv 4 Vu u P    \n22OUT IN,MAX LIM,TYP\nstart 2 2LIM,TYPLIMV C P 330 F (30 V) 50 Wt 2.92 ms2 P 2 50 W (12.5 A) Iª º ª º P« »  u \x0e  u \x0e  « » « » « » ¬ ¼ ¬ ¼ \nOUT IN,MAX\nstart,max\nLIMC V \ntIu\n \n4 3 \n3\n41 1 R * R * 41.2 k 4.58 kR 9\nR  :  :\n22TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedInEquation 16R3ispicked as41.2 kΩ.R3must begreater than 4kΩ,butTIrecommends that10kΩorgreater\nbeused. Theresistive divider ratio isused tocalculate R4,andnext largest available resistor ischosen.\n(16)\nWechoose 4.64 kΩforourfinal value ofR4.\n8.2.2.4 SetFault Timer\nThe fault timer runs when thehotswap isinpower limit orcurrent limit, which isthecase during start-up. Thus\nthetimer hastobesized large enough toprevent atime-out during start-up. Ifthepart starts directly intocurrent\nlimit (ILIMxVDS<PLIM)themaximum start time canbecomputed with Equation 17:\n(17)\nFormost designs (including thisexample) ILIMxVDS>PLIMsothehotswap willstart inpower limit andtransition\nintocurrent limit. Inthatcase thestart time canbecomputed asfollows:\n(18)\nThe actual startup time isslightly longer, asthepower limit isafunction ofVDSand decreases astheoutput\nvoltage increases. Toensure thatthetimer never times outduring start-up, TIrecommends tosetthefault time\n(tflt)tobe1.75 xtstartor5.11ms. This accounts forthevariation inpower limit, timer current, and timer\ncapacitance. Thus CTIMER canbecomputed asfollows:\n(19)\nThe next largest available CTIMER ischosen as33nF.Once theCTIMER ischosen theactual programmed fault\ntime canbecomputed asfollows:\n(20)\n8.2.2.5 Check MOSFET SOA\nOnce thepower limit andfault timer arechosen, itiscritical tocheck thattheFET stays within itsSOA during all\ntestconditions. During aHot-Short thecircuit breaker trips and theTPS2490 restarts intopower limit until the\ntimer runs out.Intheworst case theMOSFET ’sVDSwillequal VIN,MAX ,IDSwillequal PLIM/VIN,MAX andthestress\nevent willlastfortflt.Forthisdesign example theMOSFET has30V,1.83 Aacross itfor5.28 ms.\nBased ontheSOA oftheCSD19532KTT, itcanhandle 30V,2.4Afor10msanditcanhandle 30V,11A for\n1ms. The SOA for5.28 mscanbeextrapolated byapproximating SOA vstime asapower function asshown in\nEquation 21through Equation 24:\n(21)\n(22)\nUVV 18R1 1 * R2 1 *10 k 123.3 k1.35 V 1.35 V§ · § ·  \x10  \x10 : :¨ ¸ ¨ ¸ ¨ ¸ © ¹ © ¹ \n175 C 78.5 C3.75 2.41\xa0A175 C 25 Cq \x10 q u  q \x10 q\n\x0b \x0c \x0b \x0cJ,ABSMAX C,MAX\nSOA C,MAX SOA\nJ,ABSMAXT T \nI 5.28\xa0ms,\xa0 T I 5.28\xa0ms,25 CT 25 C\x10\n q u\x10 q \n\x0b \x0c \x0b \x0c \x0b \x0c0.7 0.7\nSOAI 6.24\xa0ms 2.4 A 10 \xa0 ms 5.28 \xa0 ms 3.75 A\x10 u u  \n\x0b \x0c\n\x0b \x0c\x0b \x0cSOA 1 0.7\nm 0.7\n1I t 2.3 Aa 2.4 A 10\xa0ms\nt 10 ms\x10   u\n23TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated(23)\n(24)\nNote thattheSOA ofaMOSFET isspecified atacase temperature of25°C,while thecase temperature canbe\nmuch hotter during ahot-short. The SOA should bede-rated based onTC,MAX using Equation 25through\nEquation 26:\n(25)\n(26)\nBased onthiscalculation theMOSFET canhandle 2.41 A,30Vfor5.28 msatelevated case temperature, butis\nrequired tohandle 1.83 Aduring ahot-short. This means theMOSFET willnotbeatriskofgetting damaged\nduring ahot-short. Ingeneral, TIrecommends fortheMOSFET tobeable tohandle aminimum of1.3x more\npower than what isrequired during ahot-short inorder toprovide margin tocover thevariance ofthepower limit\nandfault time.\n8.2.2.6 SetUnder-Voltage Threshold\nForthisdesign example, thefollowing values aretargeted: VUVH=18V,VUVL=17V.First, pick R2tobea\ncommon value such as10kΩ.R1canbecomputed using theEquation 27:\n(27)\nNearest available 1%resistors should bechosen. SetR1=124kΩ,R2=10kΩ.\n8.2.2.7 Choose R5,andCIN\nR5isintended tosuppress high-frequency oscillations; aresistor of10Ωwillserve formost applications butif\nQ1hasaCISSbelow 200pF,then use33Ω.Applications with larger MOSFETs andshort wiring may notrequire\nR5.CINisabypass capacitor tohelp with control oftransient voltages, unitemissions, and local supply noise\nwhile inthedisabled state. Where acceptable, TIrecommends avalue intherange of0.001 µFto0.1µF.\n8.2.2.8 Input andOutput Protection\nProper operation oftheTPS2490 hotswap circuit requires avoltage clamping element present onthesupply\nside oftheconnector intowhich thehotswap circuit isplugged in.ATVS isideal, asdepicted in.The TVS is\nnecessary toabsorb thevoltage transient generated whenever thehotswap circuit shuts offtheload current.\nThis effect isthemost severe during ahot-short when alarge current issuddenly interrupted when theFET\nshuts off.TheTVS should bechosen tohave minimal leakage current atVIN,MAX andtoclamp thevoltage during\nhot-short events. Formany high power applications, SMBJ30A-13-F isagood choice.\n8.2.2.9 Final Schematic andComponent Values\nshows theschematic used toimplement therequirements described intheprevious section. Inaddition, Table 2\nprovides thefinal component values thatwere used tomeet thedesign requirements fora24-V, 10-A hotswap\ndesign. TheApplication Curves arebased onthecomponent values inTable 2.\nTable 2.Component Values\nCOMPONENT VALUE\nRSNS 4mΩ\nR1 124kΩ\n24TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedTable 2.Component Values (continued)\nCOMPONENT VALUE\nR2 10kΩ\nR3 41.2 kΩ\nR4 4.64 kΩ\nQ1 CSD19532KTT\nZ1 SMBJ30A-13-F\nCTIMER 33nF\n8.2.3 Application Curves\nFigure 20.Start-Up Figure 21.Start-Up intoShort Circuit\nFigure 22.Under-Voltage Figure 23.Gradual Over-Current\n25TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedFigure 24.Loadstep Figure 25.Hotshort onOutput\nFigure 26.Hotshort (Zoomed-In)\n26TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated9Power Supply Recommendations\nIngeneral, theTPS2490 behavior ismore reliable ifitissupplied from avery regulated power supply. However,\nhigh-frequency transients onabackplane arenotuncommon duetoadjacent card insertions orfaults. Ifthisis\nexpected intheendsystem, TIrecommends placing a1-µFceramic capacitor toground close tothedrain ofthe\nhotswap MOSFET. This reduces thecommon mode voltage seen byVCC andSENSE. Additional filtering may\nbenecessary toavoid nuisance trips.\n10Layout\n10.1 Layout Guidelines\n10.1.1 PCBoard Guidelines\nThefollowing guidelines must befollowed when designing thePCboard fortheTPS2490:\n•Place theTPS2490 close totheboard\'s input connector tominimize trace inductance from theconnector to\ntheFET.\n•Note thatspecial care must betaken when placing thebypass capacitor fortheVCC pin.During hotshorts,\nthere isavery large dV/dt oninput voltage after theMOSFET turns off.Ifthebypass capacitor isplaced right\nnext tothepinandthetrace from Rsns tothepinislong, anLCfilter isformed. Asaresult, alarge differential\nvoltage can develop between VCC and SENSE. Toavoid this, place thebypass capacitor close toRsns\ninstead oftheVCC pin.\n•Thesense resistor (RS)must beclose totheTPS2490, andconnected toitusing Kelvin techniques.\n•The high current path from theboard\'s input totheload (viaQ1), and thereturn path, must beparallel and\nclose toeach other tominimize loop inductance.\n•The ground connection forthevarious components around theTPS2490 must beconnected directly toeach\nother andtotheTPS2490\'s GND pin,andthen connected tothesystem ground atonepoint. Donotconnect\nthevarious component grounds toeach other through thehigh current ground line.\n•Provide adequate heat sinking fortheseries pass device (Q1) tohelp reduce stresses during turnon and\nturnoff.\n•The board\'s edge connector canbedesigned toshut offtheTPS2490 astheboard isremoved, before the\nsupply voltage isdisconnected from theTPS2490. Ashorter edge connector pincan beused fortheEN\nsignal going totheTPS2490. Inthiscase, when theboard isinserted intotheedge connector, thesystem\nvoltage isapplied totheTPS2490\'s VCC pinbefore theENvoltage istaken high.\n10.1.2 System Considerations\nA)Continued proper operation oftheLM5069 hotswap circuit requires capacitance bepresent onthesupply\nside oftheconnector intowhich thehotswap circuit isplugged in,asdepicted in.The capacitor intheLive\nBackplane section isnecessary toabsorb thetransient generated whenever thehotswap circuit shuts offthe\nload current. Ifthecapacitance isnotpresent, inductance inthesupply lines generate avoltage transient atshut-\noffwhich canexceed theabsolute maximum rating oftheTPS2490, resulting initsdestruction.\nB)Iftheload powered viatheTPS2490 hotswap circuit hasinductive characteristics, adiode isrequired across\ntheTPS2490 ’soutput. Thediode provides arecirculating path fortheload’scurrent when theTPS2490 shuts off\nthatcurrent. Adding thediode prevents possible damage totheTPS2490 astheOUT pinistaken below ground\nbytheinductive load atshutoff. See Figure 27.\nHot SwapR R\nC\nC CRsns\nOutput CapsSourceR\nR\nIC GND\nHigh Current GND\nTPS2490VCC\nGND\nGNDLIVE\nBACKPLANE\nOUTQ1\nPLUG-IN BOARDRS VSYS VOUT\n+48 V\nCL\nInductive\nLoad\nCopyright © 2017, Texas Instruments Incorporated\n27TPS2490 ,TPS2491\nwww.ti.com SLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 27.Output Diode Required forInductive Loads\n10.2 Layout Example\nFigure 28.TPS249x Quiet ICGround Layout\n28TPS2490 ,TPS2491\nSLVS503F –NOVEMBER 2003 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS2490 TPS2491Submit Documentation Feedback Copyright ©2003 –2020, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Development Support\nFortheTPS2490, TPS2491 Design Calculator Tool seeTPS2490/91 Design-in Calculator (SLVC033)\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\nRobust HotSwap Design ,(SLVA673)\n11.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 3.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS2490 Click here Click here Click here Click here Click here\nTPS2491 Click here Click here Click here Click here Click here\n11.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.5 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.6 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS2490DGS ACTIVE VSSOP DGS 1080RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 BIYSamples\nTPS2490DGSG4 ACTIVE VSSOP DGS 1080RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BIYSamples\nTPS2490DGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 BIYSamples\nTPS2490DGSRG4 ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BIYSamples\nTPS2491DGS ACTIVE VSSOP DGS 1080RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 BIXSamples\nTPS2491DGSG4 ACTIVE VSSOP DGS 1080RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BIXSamples\nTPS2491DGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 85 BIXSamples\nTPS2491DGSRG4 ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BIXSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS2490DGSR VSSOP DGS 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2491DGSR VSSOP DGS 102500 330.0 12.4 5.33.41.48.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS2490DGSR VSSOP DGS 102500 366.0 364.0 50.0\nTPS2491DGSR VSSOP DGS 102500 366.0 364.0 50.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS2490DGS DGS VSSOP 10 80 322 6.55 1000 3.01\nTPS2490DGS DGS VSSOP 10 80 330 6.55 500 2.88\nTPS2490DGSG4 DGS VSSOP 10 80 330 6.55 500 2.88\nTPS2490DGSG4 DGS VSSOP 10 80 322 6.55 1000 3.01\nTPS2491DGS DGS VSSOP 10 80 330 6.55 500 2.88\nTPS2491DGS DGS VSSOP 10 80 322 6.55 1000 3.01\nTPS2491DGSG4 DGS VSSOP 10 80 330 6.55 500 2.88\nTPS2491DGSG4 DGS VSSOP 10 80 322 6.55 1000 3.01PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS2490DGSR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VCC, SENSE, EN): -0.3V to 100V
  - Output Voltage (OUT): -1V to 100V
  - PROG Voltage: -0.3V to 6V
  - GATE, PG Output Voltage: -0.3V to 100V

- **Current Ratings:**
  - Sink Current (PG): 10 mA
  - Source Current (VREF): 0 to 2 mA
  - Sink Current (GATE): 1.8 mA (minimum), 250 mA (maximum)

- **Power Consumption:**
  - Supply Current (Enabled): 450 µA to 1 mA
  - Supply Current (Disabled): 90 µA to 250 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C
  - Ambient Temperature (TA): -40°C to 85°C

- **Package Type:**
  - VSSOP (10-pin)

- **Special Features:**
  - Programmable power limiting and current limiting
  - High-side drive for low R_DS(on) external N-channel MOSFET
  - Programmable fault timer
  - Power good open-drain output
  - Enable pin for undervoltage lockout or logic control
  - Latched operation (TPS2490) and automatic retry (TPS2491)

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS2490 is a positive high-voltage power-limiting HotSwap controller designed to manage the inrush current and protect against faults when inserting or removing circuit cards in live backplane systems. It operates by controlling an external N-channel MOSFET, ensuring that the device operates within a safe operating area (SOA) under various conditions. The TPS2490 features programmable power and current limits, allowing for flexible design configurations.

**Typical Applications:**
- **Server Backplanes:** To manage power distribution and protect against inrush currents during card insertion.
- **Storage Area Networks (SAN):** For reliable power management in high-availability environments.
- **Medical Systems:** Ensuring safe operation and protection of sensitive electronic components.
- **Plug-In Modules:** Facilitating safe hot-swapping of modules without disrupting system operation.
- **Base Stations:** Providing robust power management in telecommunications infrastructure.

The TPS2490 is particularly useful in applications where controlled load turn-on and protection against overcurrent conditions are critical, making it an essential component in modern electronic systems requiring high reliability and safety.