{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571442480744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571442480745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 20:48:00 2019 " "Processing started: Fri Oct 18 20:48:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571442480745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571442480745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RelogioDigital -c RelogioDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off RelogioDigital -c RelogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571442480746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571442481032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571442481032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl1.vhd " "Can't analyze file -- file Vhdl1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1571442490591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_Wbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_Wbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_Wbits.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/counter_Wbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571442491038 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_Wbits.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/counter_Wbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571442491038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571442491038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RelogioDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RelogioDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelogioDigital-structural " "Found design unit 1: RelogioDigital-structural" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571442491039 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelogioDigital " "Found entity 1: RelogioDigital" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571442491039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571442491039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorCounter-behavior " "Found design unit 1: controladorCounter-behavior" {  } { { "controladorCounter.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/controladorCounter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571442491039 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorCounter " "Found entity 1: controladorCounter" {  } { { "controladorCounter.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/controladorCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571442491039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571442491039 ""}
{ "Error" "EVRFX_VHDL_TYPE_ERROR_IN_QUALIFIED_EXPRESSION_EXPECTED_ANOTHER_TYPE" "To_StdLogicVector bit_vector RelogioDigital.vhd(67) " "VHDL Qualified Expression error at RelogioDigital.vhd(67): To_StdLogicVector type specified in Qualified Expression must match bit_vector type that is implied for expression by context" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 67 0 0 } }  } 0 10511 "VHDL Qualified Expression error at %3!s!: %1!s! type specified in Qualified Expression must match %2!s! type that is implied for expression by context" 0 0 "Analysis & Synthesis" 0 -1 1571442491040 ""}
{ "Error" "EVRFX_VHDL_ERROR_ZERO_OR_MULTIPLE_IDENTIFIERS_MATCH_INDEXED_OR_SIGNATURED_NAME" "to_bitvector 0 RelogioDigital.vhd(67) " "VHDL error at RelogioDigital.vhd(67): can't determine object and type associated with indexed name or signature name near text \"to_bitvector\" -- found 0 possible objects and types" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 67 0 0 } }  } 0 10404 "VHDL error at %3!s!: can't determine object and type associated with indexed name or signature name near text \"%1!s!\" -- found %2!d! possible objects and types" 0 0 "Analysis & Synthesis" 0 -1 1571442491040 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571442491124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 18 20:48:11 2019 " "Processing ended: Fri Oct 18 20:48:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571442491124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571442491124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571442491124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571442491124 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571442491256 ""}
