
*** Running vivado
    with args -log Dezign1_dist_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dezign1_dist_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Dezign1_dist_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 292.934 ; gain = 82.902
INFO: [Synth 8-638] synthesizing module 'Dezign1_dist_mem_gen_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/ip/Dezign1_dist_mem_gen_0_0/synth/Dezign1_dist_mem_gen_0_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Dezign1_dist_mem_gen_0_0' (4#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/ip/Dezign1_dist_mem_gen_0_0/synth/Dezign1_dist_mem_gen_0_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 331.973 ; gain = 121.941
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 331.973 ; gain = 121.941
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 599.527 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 599.527 ; gain = 389.496
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 599.527 ; gain = 389.496
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 599.527 ; gain = 389.496
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 599.527 ; gain = 389.496
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:17 . Memory (MB): peak = 599.527 ; gain = 389.496
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+-------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name          | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------+-------------------------------------------------------------+----------------+----------------------+--------------+
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg | User Attribute | 16 x 8               | RAM32M x 2   | 
+---------------------+-------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 599.527 ; gain = 389.496
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 599.527 ; gain = 389.496
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 599.695 ; gain = 389.664
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 599.695 ; gain = 389.664
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 599.695 ; gain = 389.664
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 599.695 ; gain = 389.664
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 599.695 ; gain = 389.664
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 599.695 ; gain = 389.664
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 599.695 ; gain = 389.664

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM32M |     2|
|2     |FDRE   |     8|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 599.695 ; gain = 389.664
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:18 . Memory (MB): peak = 615.066 ; gain = 399.660
