Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 11 15:21:27 2021
| Host         : DarkstarXII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HoloRiscV_timing_summary_routed.rpt -pb HoloRiscV_timing_summary_routed.pb -rpx HoloRiscV_timing_summary_routed.rpx -warn_on_violation
| Design       : HoloRiscV
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.116        0.000                      0                 4654        0.075        0.000                      0                 4654        3.000        0.000                       0                  1589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  core_clk_mmcm  {0.000 50.000}       100.000         10.000          
  mmcm_clkfb     {0.000 5.000}        10.000          100.000         
  uart_clk_mmcm  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  core_clk_mmcm       33.116        0.000                      0                 4386        0.075        0.000                      0                 4386       49.500        0.000                       0                  1452  
  mmcm_clkfb                                                                                                                                                       8.751        0.000                       0                     2  
  uart_clk_mmcm       94.168        0.000                      0                  236        0.139        0.000                      0                  236       49.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_mmcm  core_clk_mmcm       92.657        0.000                      0                  481        0.075        0.000                      0                  481  
core_clk_mmcm  uart_clk_mmcm       94.010        0.000                      0                   90        0.306        0.000                      0                   90  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_mmcm
  To Clock:  core_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       33.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.116ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        16.765ns  (logic 2.625ns (15.658%)  route 14.140ns (84.342%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 105.775 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.556    67.570    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152    67.722 r  core_dec/dest[19]_i_32/O
                         net (fo=2, routed)           0.796    68.518    core_dec/dest[19]_i_32_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.348    68.866 r  core_dec/dest[17]_i_18/O
                         net (fo=2, routed)           0.949    69.815    core_dec/dest[17]_i_18_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.939 r  core_dec/dest[17]_i_13/O
                         net (fo=1, routed)           0.000    69.939    core_dec/dest[17]_i_13_n_0
    SLICE_X43Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    70.156 r  core_dec/dest_reg[17]_i_8/O
                         net (fo=1, routed)           0.298    70.454    core_dec/dest_reg[17]_i_8_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.299    70.753 r  core_dec/dest[17]_i_4/O
                         net (fo=1, routed)           0.962    71.715    core_dec/dest[17]_i_4_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I2_O)        0.124    71.839 r  core_dec/dest[17]_i_2/O
                         net (fo=1, routed)           0.930    72.769    core_dec/dest[17]_i_2_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I2_O)        0.124    72.893 r  core_dec/dest[17]_i_1/O
                         net (fo=1, routed)           0.000    72.893    core_ex/D[17]
    SLICE_X35Y17         FDRE                                         r  core_ex/dest_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.439   105.775    core_ex/core_clk
    SLICE_X35Y17         FDRE                                         r  core_ex/dest_reg[17]/C
                         clock pessimism              0.311   106.086    
                         clock uncertainty           -0.106   105.980    
    SLICE_X35Y17         FDRE (Setup_fdre_C_D)        0.029   106.009    core_ex/dest_reg[17]
  -------------------------------------------------------------------
                         required time                        106.009    
                         arrival time                         -72.893    
  -------------------------------------------------------------------
                         slack                                 33.116    

Slack (MET) :             33.167ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        16.732ns  (logic 2.598ns (15.527%)  route 14.134ns (84.473%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 105.776 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.131    67.145    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.152    67.297 r  core_dec/dest[22]_i_29/O
                         net (fo=2, routed)           1.021    68.318    core_dec/dest[22]_i_29_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.326    68.644 r  core_dec/dest[20]_i_18/O
                         net (fo=2, routed)           1.007    69.651    core_dec/dest[20]_i_18_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    69.775 r  core_dec/dest[19]_i_15/O
                         net (fo=1, routed)           0.000    69.775    core_dec/dest[19]_i_15_n_0
    SLICE_X42Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    69.989 r  core_dec/dest_reg[19]_i_8/O
                         net (fo=1, routed)           0.732    70.721    core_dec/dest_reg[19]_i_8_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.297    71.018 r  core_dec/dest[19]_i_4/O
                         net (fo=1, routed)           0.581    71.599    core_dec/dest[19]_i_4_n_0
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124    71.723 r  core_dec/dest[19]_i_2/O
                         net (fo=1, routed)           1.013    72.736    core_dec/dest[19]_i_2_n_0
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    72.860 r  core_dec/dest[19]_i_1/O
                         net (fo=1, routed)           0.000    72.860    core_ex/D[19]
    SLICE_X32Y17         FDRE                                         r  core_ex/dest_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.440   105.776    core_ex/core_clk
    SLICE_X32Y17         FDRE                                         r  core_ex/dest_reg[19]/C
                         clock pessimism              0.326   106.102    
                         clock uncertainty           -0.106   105.996    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)        0.031   106.027    core_ex/dest_reg[19]
  -------------------------------------------------------------------
                         required time                        106.027    
                         arrival time                         -72.860    
  -------------------------------------------------------------------
                         slack                                 33.167    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        16.400ns  (logic 2.605ns (15.884%)  route 13.795ns (84.116%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 105.775 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.831    67.845    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    67.969 r  core_dec/dest[25]_i_19/O
                         net (fo=4, routed)           0.982    68.952    core_dec/dest[25]_i_19_n_0
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.153    69.105 r  core_dec/dest[22]_i_23/O
                         net (fo=1, routed)           0.711    69.816    core_dec/dest[22]_i_23_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.327    70.143 r  core_dec/dest[22]_i_18/O
                         net (fo=1, routed)           0.000    70.143    core_dec/dest[22]_i_18_n_0
    SLICE_X40Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    70.360 r  core_dec/dest_reg[22]_i_9/O
                         net (fo=1, routed)           0.612    70.971    core_dec/dest_reg[22]_i_9_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.299    71.270 r  core_dec/dest[22]_i_4/O
                         net (fo=1, routed)           0.263    71.533    core_dec/dest[22]_i_4_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I2_O)        0.124    71.657 r  core_dec/dest[22]_i_2/O
                         net (fo=1, routed)           0.747    72.404    core_dec/dest[22]_i_2_n_0
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    72.528 r  core_dec/dest[22]_i_1/O
                         net (fo=1, routed)           0.000    72.528    core_ex/D[22]
    SLICE_X41Y19         FDRE                                         r  core_ex/dest_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.439   105.775    core_ex/core_clk
    SLICE_X41Y19         FDRE                                         r  core_ex/dest_reg[22]/C
                         clock pessimism              0.239   106.014    
                         clock uncertainty           -0.106   105.908    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.031   105.939    core_ex/dest_reg[22]
  -------------------------------------------------------------------
                         required time                        105.939    
                         arrival time                         -72.528    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.414ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        16.481ns  (logic 2.599ns (15.770%)  route 13.882ns (84.230%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 105.774 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.564    67.578    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.146    67.724 r  core_dec/dest[21]_i_22/O
                         net (fo=2, routed)           0.855    68.579    core_dec/dest[21]_i_22_n_0
    SLICE_X42Y25         LUT5 (Prop_lut5_I2_O)        0.328    68.907 r  core_dec/dest[21]_i_18/O
                         net (fo=2, routed)           0.808    69.715    core_dec/dest[21]_i_18_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124    69.839 r  core_dec/dest[20]_i_13/O
                         net (fo=1, routed)           0.000    69.839    core_dec/dest[20]_i_13_n_0
    SLICE_X41Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    70.056 r  core_dec/dest_reg[20]_i_8/O
                         net (fo=1, routed)           0.485    70.541    core_dec/dest_reg[20]_i_8_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.299    70.840 r  core_dec/dest[20]_i_4/O
                         net (fo=1, routed)           0.757    71.597    core_dec/dest[20]_i_4_n_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I2_O)        0.124    71.721 r  core_dec/dest[20]_i_2/O
                         net (fo=1, routed)           0.764    72.484    core_dec/dest[20]_i_2_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I2_O)        0.124    72.608 r  core_dec/dest[20]_i_1/O
                         net (fo=1, routed)           0.000    72.608    core_ex/D[20]
    SLICE_X32Y18         FDRE                                         r  core_ex/dest_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.438   105.774    core_ex/core_clk
    SLICE_X32Y18         FDRE                                         r  core_ex/dest_reg[20]/C
                         clock pessimism              0.326   106.100    
                         clock uncertainty           -0.106   105.994    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.029   106.023    core_ex/dest_reg[20]
  -------------------------------------------------------------------
                         required time                        106.023    
                         arrival time                         -72.608    
  -------------------------------------------------------------------
                         slack                                 33.414    

Slack (MET) :             33.850ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.969ns  (logic 2.373ns (14.860%)  route 13.596ns (85.140%))
  Logic Levels:           10  (LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.564    67.578    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.124    67.702 r  core_dec/dest[11]_i_34/O
                         net (fo=4, routed)           0.831    68.533    core_dec/dest[11]_i_34_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I3_O)        0.124    68.657 r  core_dec/dest[13]_i_18/O
                         net (fo=2, routed)           0.677    69.334    core_dec/dest[13]_i_18_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    69.458 r  core_dec/dest[12]_i_13/O
                         net (fo=1, routed)           0.000    69.458    core_dec/dest[12]_i_13_n_0
    SLICE_X43Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    69.675 r  core_dec/dest_reg[12]_i_8/O
                         net (fo=1, routed)           0.588    70.263    core_dec/dest_reg[12]_i_8_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.299    70.562 r  core_dec/dest[12]_i_4/O
                         net (fo=1, routed)           0.159    70.721    core_dec/dest[12]_i_4_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.124    70.845 r  core_dec/dest[12]_i_2/O
                         net (fo=1, routed)           1.128    71.973    core_dec/dest[12]_i_2_n_0
    SLICE_X44Y12         LUT5 (Prop_lut5_I2_O)        0.124    72.097 r  core_dec/dest[12]_i_1/O
                         net (fo=1, routed)           0.000    72.097    core_ex/D[12]
    SLICE_X44Y12         FDRE                                         r  core_ex/dest_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.447   105.783    core_ex/core_clk
    SLICE_X44Y12         FDRE                                         r  core_ex/dest_reg[12]/C
                         clock pessimism              0.239   106.022    
                         clock uncertainty           -0.106   105.916    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.031   105.947    core_ex/dest_reg[12]
  -------------------------------------------------------------------
                         required time                        105.947    
                         arrival time                         -72.097    
  -------------------------------------------------------------------
                         slack                                 33.850    

Slack (MET) :             34.019ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.799ns  (logic 2.373ns (15.020%)  route 13.426ns (84.981%))
  Logic Levels:           10  (LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.782ns = ( 105.782 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          2.990    67.004    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.124    67.128 r  core_dec/dest[11]_i_32/O
                         net (fo=4, routed)           0.908    68.036    core_dec/dest[11]_i_32_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124    68.160 r  core_dec/dest[14]_i_22/O
                         net (fo=2, routed)           1.205    69.365    core_dec/dest[14]_i_22_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    69.489 r  core_dec/dest[13]_i_13/O
                         net (fo=1, routed)           0.000    69.489    core_dec/dest[13]_i_13_n_0
    SLICE_X40Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    69.706 r  core_dec/dest_reg[13]_i_8/O
                         net (fo=1, routed)           0.320    70.026    core_dec/dest_reg[13]_i_8_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.299    70.325 r  core_dec/dest[13]_i_4/O
                         net (fo=1, routed)           0.433    70.758    core_dec/dest[13]_i_4_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I2_O)        0.124    70.882 r  core_dec/dest[13]_i_2/O
                         net (fo=1, routed)           0.921    71.803    core_dec/dest[13]_i_2_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I2_O)        0.124    71.927 r  core_dec/dest[13]_i_1/O
                         net (fo=1, routed)           0.000    71.927    core_ex/D[13]
    SLICE_X44Y14         FDRE                                         r  core_ex/dest_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.446   105.782    core_ex/core_clk
    SLICE_X44Y14         FDRE                                         r  core_ex/dest_reg[13]/C
                         clock pessimism              0.239   106.021    
                         clock uncertainty           -0.106   105.915    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.031   105.946    core_ex/dest_reg[13]
  -------------------------------------------------------------------
                         required time                        105.946    
                         arrival time                         -71.927    
  -------------------------------------------------------------------
                         slack                                 34.019    

Slack (MET) :             34.025ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.856ns  (logic 2.249ns (14.184%)  route 13.607ns (85.816%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 105.773 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.831    67.845    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    67.969 r  core_dec/dest[25]_i_19/O
                         net (fo=4, routed)           1.218    69.187    core_dec/dest[25]_i_19_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I1_O)        0.124    69.311 r  core_dec/dest[24]_i_13/O
                         net (fo=1, routed)           0.000    69.311    core_dec/dest[24]_i_13_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    69.528 r  core_dec/dest_reg[24]_i_8/O
                         net (fo=1, routed)           0.630    70.158    core_dec/dest_reg[24]_i_8_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.299    70.457 r  core_dec/dest[24]_i_4/O
                         net (fo=1, routed)           0.426    70.883    core_dec/dest[24]_i_4_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I2_O)        0.124    71.007 r  core_dec/dest[24]_i_2/O
                         net (fo=1, routed)           0.853    71.860    core_dec/dest[24]_i_2_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I2_O)        0.124    71.984 r  core_dec/dest[24]_i_1/O
                         net (fo=1, routed)           0.000    71.984    core_ex/D[24]
    SLICE_X35Y18         FDRE                                         r  core_ex/dest_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.437   105.773    core_ex/core_clk
    SLICE_X35Y18         FDRE                                         r  core_ex/dest_reg[24]/C
                         clock pessimism              0.311   106.084    
                         clock uncertainty           -0.106   105.978    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)        0.031   106.009    core_ex/dest_reg[24]
  -------------------------------------------------------------------
                         required time                        106.009    
                         arrival time                         -71.984    
  -------------------------------------------------------------------
                         slack                                 34.025    

Slack (MET) :             34.027ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.870ns  (logic 2.599ns (16.377%)  route 13.271ns (83.623%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 105.776 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.564    67.578    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.146    67.724 r  core_dec/dest[21]_i_22/O
                         net (fo=2, routed)           0.468    68.191    core_dec/dest[21]_i_22_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.328    68.519 r  core_dec/dest[19]_i_28/O
                         net (fo=2, routed)           0.810    69.329    core_dec/dest[19]_i_28_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124    69.453 r  core_dec/dest[18]_i_18/O
                         net (fo=1, routed)           0.000    69.453    core_dec/dest[18]_i_18_n_0
    SLICE_X41Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    69.670 r  core_dec/dest_reg[18]_i_9/O
                         net (fo=1, routed)           0.444    70.115    core_dec/dest_reg[18]_i_9_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.299    70.414 r  core_dec/dest[18]_i_4/O
                         net (fo=1, routed)           0.575    70.988    core_dec/dest[18]_i_4_n_0
    SLICE_X34Y22         LUT5 (Prop_lut5_I2_O)        0.124    71.112 r  core_dec/dest[18]_i_2/O
                         net (fo=1, routed)           0.762    71.874    core_dec/dest[18]_i_2_n_0
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124    71.998 r  core_dec/dest[18]_i_1/O
                         net (fo=1, routed)           0.000    71.998    core_ex/D[18]
    SLICE_X32Y17         FDRE                                         r  core_ex/dest_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.440   105.776    core_ex/core_clk
    SLICE_X32Y17         FDRE                                         r  core_ex/dest_reg[18]/C
                         clock pessimism              0.326   106.102    
                         clock uncertainty           -0.106   105.996    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)        0.029   106.025    core_ex/dest_reg[18]
  -------------------------------------------------------------------
                         required time                        106.025    
                         arrival time                         -71.998    
  -------------------------------------------------------------------
                         slack                                 34.027    

Slack (MET) :             34.074ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_temp_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.509ns  (logic 2.109ns (13.598%)  route 13.400ns (86.402%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          2.938    66.952    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124    67.076 r  core_dec/pc_temp[31]_i_65/O
                         net (fo=1, routed)           0.000    67.076    core_dec/pc_temp[31]_i_65_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.452 r  core_dec/pc_temp_reg[31]_i_33/CO[3]
                         net (fo=2, routed)           1.170    68.622    core_dec/pc_temp_reg[31]_i_33_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I1_O)        0.124    68.746 r  core_dec/pc_temp[31]_i_13/O
                         net (fo=1, routed)           0.433    69.179    core_dec/pc_temp[31]_i_13_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.124    69.303 r  core_dec/pc_temp[31]_i_4/O
                         net (fo=2, routed)           0.961    70.265    core_dec/pc_temp[31]_i_4_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124    70.389 r  core_dec/pc_temp[31]_i_1/O
                         net (fo=31, routed)          1.248    71.637    core_ex/pc_temp_reg[30]_0
    SLICE_X41Y11         FDRE                                         r  core_ex/pc_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.447   105.783    core_ex/core_clk
    SLICE_X41Y11         FDRE                                         r  core_ex/pc_temp_reg[8]/C
                         clock pessimism              0.239   106.022    
                         clock uncertainty           -0.106   105.916    
    SLICE_X41Y11         FDRE (Setup_fdre_C_CE)      -0.205   105.711    core_ex/pc_temp_reg[8]
  -------------------------------------------------------------------
                         required time                        105.711    
                         arrival time                         -71.637    
  -------------------------------------------------------------------
                         slack                                 34.074    

Slack (MET) :             34.085ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm fall@50.000ns)
  Data Path Delay:        15.727ns  (logic 2.620ns (16.659%)  route 13.107ns (83.341%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 105.776 - 100.000 ) 
    Source Clock Delay      (SCD):    6.128ns = ( 56.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    51.489 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233    52.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    52.810 f  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    54.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    54.567 f  core/O
                         net (fo=1450, routed)        1.560    56.128    core_dec/core_clk
    SLICE_X32Y15         FDRE                                         r  core_dec/rs1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.422    56.550 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         5.648    62.198    core_dec/rs1[1]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.299    62.497 r  core_dec/pc_temp[31]_i_160/O
                         net (fo=1, routed)           0.000    62.497    core_dec/pc_temp[31]_i_160_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    62.714 r  core_dec/pc_temp_reg[31]_i_114/O
                         net (fo=2, routed)           1.001    63.715    core_dec/pc_temp_reg[31]_i_114_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.299    64.014 r  core_dec/pc_temp[31]_i_49/O
                         net (fo=81, routed)          3.556    67.570    core_dec/pc_temp[31]_i_49_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152    67.722 r  core_dec/dest[19]_i_32/O
                         net (fo=2, routed)           0.796    68.518    core_dec/dest[19]_i_32_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.348    68.866 r  core_dec/dest[17]_i_18/O
                         net (fo=2, routed)           0.745    69.611    core_dec/dest[17]_i_18_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I0_O)        0.124    69.735 r  core_dec/dest[16]_i_13/O
                         net (fo=1, routed)           0.000    69.735    core_dec/dest[16]_i_13_n_0
    SLICE_X42Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    69.949 r  core_dec/dest_reg[16]_i_8/O
                         net (fo=1, routed)           0.432    70.381    core_dec/dest_reg[16]_i_8_n_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.297    70.678 r  core_dec/dest[16]_i_4/O
                         net (fo=1, routed)           0.502    71.179    core_dec/dest[16]_i_4_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.124    71.303 r  core_dec/dest[16]_i_2/O
                         net (fo=1, routed)           0.427    71.731    core_dec/dest[16]_i_2_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.124    71.855 r  core_dec/dest[16]_i_1/O
                         net (fo=1, routed)           0.000    71.855    core_ex/D[16]
    SLICE_X43Y18         FDRE                                         r  core_ex/dest_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.440   105.776    core_ex/core_clk
    SLICE_X43Y18         FDRE                                         r  core_ex/dest_reg[16]/C
                         clock pessimism              0.239   106.015    
                         clock uncertainty           -0.106   105.909    
    SLICE_X43Y18         FDRE (Setup_fdre_C_D)        0.031   105.940    core_ex/dest_reg[16]
  -------------------------------------------------------------------
                         required time                        105.940    
                         arrival time                         -71.855    
  -------------------------------------------------------------------
                         slack                                 34.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_ex/pc_temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.252ns (56.642%)  route 0.193ns (43.358%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.559     1.817    core_ex/core_clk
    SLICE_X35Y16         FDRE                                         r  core_ex/pc_temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  core_ex/pc_temp_reg[26]/Q
                         net (fo=3, routed)           0.193     2.151    core_dec/pc_out_reg[31][1]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.045     2.196 r  core_dec/pc_out[27]_i_3/O
                         net (fo=1, routed)           0.000     2.196    core_dec/pc_out[27]_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.262 r  core_dec/pc_out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.262    core_ex/pc_out_reg[31]_2[26]
    SLICE_X37Y14         FDRE                                         r  core_ex/pc_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.829     2.365    core_ex/core_clk
    SLICE_X37Y14         FDRE                                         r  core_ex/pc_out_reg[26]/C
                         clock pessimism             -0.283     2.082    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.105     2.187    core_ex/pc_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.274%)  route 0.157ns (52.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.558     1.816    core_clk
    SLICE_X48Y21         FDRE                                         r  mem_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  mem_in_reg[9]/Q
                         net (fo=1, routed)           0.157     2.115    memory/din[9]
    RAMB36_X1Y4          RAMB36E1                                     r  memory/mem_reg_0_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.865     2.401    memory/core_clk
    RAMB36_X1Y4          RAMB36E1                                     r  memory/mem_reg_0_9/CLKARDCLK
                         clock pessimism             -0.532     1.870    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.025    memory/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mem_src2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.564     1.822    core_clk
    SLICE_X47Y11         FDRE                                         r  mem_src2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  mem_src2_reg[14]/Q
                         net (fo=1, routed)           0.054     2.017    core_dec/mem_in_reg[31][6]
    SLICE_X46Y11         LUT5 (Prop_lut5_I0_O)        0.045     2.062 r  core_dec/mem_in[14]_i_1/O
                         net (fo=1, routed)           0.000     2.062    core_dec_n_197
    SLICE_X46Y11         FDRE                                         r  mem_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.834     2.370    core_clk
    SLICE_X46Y11         FDRE                                         r  mem_in_reg[14]/C
                         clock pessimism             -0.535     1.835    
    SLICE_X46Y11         FDRE (Hold_fdre_C_D)         0.121     1.956    mem_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core_ex/pc_temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/pc_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.285ns (59.636%)  route 0.193ns (40.364%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.559     1.817    core_ex/core_clk
    SLICE_X35Y16         FDRE                                         r  core_ex/pc_temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  core_ex/pc_temp_reg[26]/Q
                         net (fo=3, routed)           0.193     2.151    core_dec/pc_out_reg[31][1]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.045     2.196 r  core_dec/pc_out[27]_i_3/O
                         net (fo=1, routed)           0.000     2.196    core_dec/pc_out[27]_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.295 r  core_dec/pc_out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.295    core_ex/pc_out_reg[31]_2[27]
    SLICE_X37Y14         FDRE                                         r  core_ex/pc_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.829     2.365    core_ex/core_clk
    SLICE_X37Y14         FDRE                                         r  core_ex/pc_out_reg[27]/C
                         clock pessimism             -0.283     2.082    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.105     2.187    core_ex/pc_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mem_temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.556     1.814    core_clk
    SLICE_X47Y27         FDRE                                         r  mem_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  mem_temp_reg[18]/Q
                         net (fo=1, routed)           0.087     2.042    core_dec/mem_in_reg[18]
    SLICE_X46Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.087 r  core_dec/mem_in[18]_i_1/O
                         net (fo=1, routed)           0.000     2.087    core_dec_n_193
    SLICE_X46Y27         FDRE                                         r  mem_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.823     2.359    core_clk
    SLICE_X46Y27         FDRE                                         r  mem_in_reg[18]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.120     1.947    mem_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mem_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_16/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.666%)  route 0.212ns (56.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.566     1.824    core_clk
    SLICE_X54Y11         FDRE                                         r  mem_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  mem_in_reg[16]/Q
                         net (fo=1, routed)           0.212     2.200    memory/din[16]
    RAMB36_X2Y2          RAMB36E1                                     r  memory/mem_reg_0_16/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.876     2.412    memory/core_clk
    RAMB36_X2Y2          RAMB36E1                                     r  memory/mem_reg_0_16/CLKARDCLK
                         clock pessimism             -0.512     1.901    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.056    memory/mem_reg_0_16
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mem_temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.564     1.822    core_clk
    SLICE_X45Y11         FDRE                                         r  mem_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  mem_temp_reg[12]/Q
                         net (fo=1, routed)           0.102     2.066    core_dec/mem_in_reg[12]
    SLICE_X46Y11         LUT5 (Prop_lut5_I3_O)        0.045     2.111 r  core_dec/mem_in[12]_i_1/O
                         net (fo=1, routed)           0.000     2.111    core_dec_n_199
    SLICE_X46Y11         FDRE                                         r  mem_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.834     2.370    core_clk
    SLICE_X46Y11         FDRE                                         r  mem_in_reg[12]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X46Y11         FDRE (Hold_fdre_C_D)         0.120     1.958    mem_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mem_temp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.556     1.814    core_clk
    SLICE_X37Y29         FDRE                                         r  mem_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  mem_temp_reg[19]/Q
                         net (fo=1, routed)           0.102     2.058    core_dec/mem_in_reg[19]
    SLICE_X38Y29         LUT4 (Prop_lut4_I2_O)        0.045     2.103 r  core_dec/mem_in[19]_i_1/O
                         net (fo=1, routed)           0.000     2.103    core_dec_n_192
    SLICE_X38Y29         FDRE                                         r  mem_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.823     2.359    core_clk
    SLICE_X38Y29         FDRE                                         r  mem_in_reg[19]/C
                         clock pessimism             -0.531     1.828    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.120     1.948    mem_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mem_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_10/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.880%)  route 0.252ns (64.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.554     1.812    core_clk
    SLICE_X45Y26         FDRE                                         r  mem_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.953 r  mem_in_reg[10]/Q
                         net (fo=1, routed)           0.252     2.205    memory/din[10]
    RAMB36_X1Y5          RAMB36E1                                     r  memory/mem_reg_0_10/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.868     2.404    memory/core_clk
    RAMB36_X1Y5          RAMB36E1                                     r  memory/mem_reg_0_10/CLKARDCLK
                         clock pessimism             -0.512     1.893    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.048    memory/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mem_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_8/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.880%)  route 0.252ns (64.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.561     1.819    core_clk
    SLICE_X45Y16         FDRE                                         r  mem_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  mem_in_reg[8]/Q
                         net (fo=1, routed)           0.252     2.212    memory/din[8]
    RAMB36_X1Y3          RAMB36E1                                     r  memory/mem_reg_0_8/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.871     2.407    memory/core_clk
    RAMB36_X1Y3          RAMB36E1                                     r  memory/mem_reg_0_8/CLKARDCLK
                         clock pessimism             -0.512     1.896    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.051    memory/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_mmcm
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y5      memory/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y1      memory/mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y0      memory/mem_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      memory/mem_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y5      memory/mem_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y6      memory/mem_reg_0_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8      memory/mem_reg_0_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y8      memory/mem_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9      memory/mem_reg_0_31/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y2      memory/mem_reg_0_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      reg_file_reg[6][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      reg_file_reg[6][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y8      reg_file_reg[7][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y7      reg_file_reg[8][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y8      reg_file_reg[18][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y8      reg_file_reg[19][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y7      reg_file_reg[22][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y8      reg_file_reg[23][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y7      reg_file_reg[25][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y20     mem_temp_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y20     core_dec/f7_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y20     core_dec/f7_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y20     core_dec/f7_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y20     core_dec/f7_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y20     core_dec/f7_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y20     core_dec/f7_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y20     core_dec/f7_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y13     core_dec/FSM_onehot_cycle_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y13     core_dec/FSM_onehot_cycle_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y13     core_dec/FSM_onehot_cycle_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_mmcm
  To Clock:  uart_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       94.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.168ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.828ns (16.057%)  route 4.329ns (83.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.768    10.454    dump/send
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.578 r  dump/send[39]_i_1/O
                         net (fo=4, routed)           0.701    11.279    dump/send[39]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[0]/C
                         clock pessimism              0.311   106.078    
                         clock uncertainty           -0.106   105.972    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524   105.448    dump/send_reg[0]
  -------------------------------------------------------------------
                         required time                        105.448    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 94.168    

Slack (MET) :             94.168ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.828ns (16.057%)  route 4.329ns (83.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.768    10.454    dump/send
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.578 r  dump/send[39]_i_1/O
                         net (fo=4, routed)           0.701    11.279    dump/send[39]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[26]/C
                         clock pessimism              0.311   106.078    
                         clock uncertainty           -0.106   105.972    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524   105.448    dump/send_reg[26]
  -------------------------------------------------------------------
                         required time                        105.448    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 94.168    

Slack (MET) :             94.168ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.828ns (16.057%)  route 4.329ns (83.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.768    10.454    dump/send
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.578 r  dump/send[39]_i_1/O
                         net (fo=4, routed)           0.701    11.279    dump/send[39]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[39]/C
                         clock pessimism              0.311   106.078    
                         clock uncertainty           -0.106   105.972    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524   105.448    dump/send_reg[39]
  -------------------------------------------------------------------
                         required time                        105.448    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 94.168    

Slack (MET) :             94.511ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.828ns (17.194%)  route 3.988ns (82.806%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 105.769 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.768    10.454    dump/send
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.578 r  dump/send[39]_i_1/O
                         net (fo=4, routed)           0.360    10.938    dump/send[39]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  dump/send_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.433   105.769    dump/ja_sck_OBUF
    SLICE_X30Y23         FDRE                                         r  dump/send_reg[13]/C
                         clock pessimism              0.311   106.080    
                         clock uncertainty           -0.106   105.974    
    SLICE_X30Y23         FDRE (Setup_fdre_C_R)       -0.524   105.450    dump/send_reg[13]
  -------------------------------------------------------------------
                         required time                        105.450    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 94.511    

Slack (MET) :             94.733ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.704ns (14.225%)  route 4.245ns (85.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 105.769 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          2.386    11.072    dump/send
    SLICE_X30Y23         FDRE                                         r  dump/send_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.433   105.769    dump/ja_sck_OBUF
    SLICE_X30Y23         FDRE                                         r  dump/send_reg[13]/C
                         clock pessimism              0.311   106.080    
                         clock uncertainty           -0.106   105.974    
    SLICE_X30Y23         FDRE (Setup_fdre_C_CE)      -0.169   105.805    dump/send_reg[13]
  -------------------------------------------------------------------
                         required time                        105.805    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                 94.733    

Slack (MET) :             94.871ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.704ns (14.639%)  route 4.105ns (85.361%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          2.246    10.932    dump/send
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[0]/C
                         clock pessimism              0.311   106.078    
                         clock uncertainty           -0.106   105.972    
    SLICE_X30Y24         FDRE (Setup_fdre_C_CE)      -0.169   105.803    dump/send_reg[0]
  -------------------------------------------------------------------
                         required time                        105.803    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                 94.871    

Slack (MET) :             94.871ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.704ns (14.639%)  route 4.105ns (85.361%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          2.246    10.932    dump/send
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[26]/C
                         clock pessimism              0.311   106.078    
                         clock uncertainty           -0.106   105.972    
    SLICE_X30Y24         FDRE (Setup_fdre_C_CE)      -0.169   105.803    dump/send_reg[26]
  -------------------------------------------------------------------
                         required time                        105.803    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                 94.871    

Slack (MET) :             94.871ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.704ns (14.639%)  route 4.105ns (85.361%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          2.246    10.932    dump/send
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[39]/C
                         clock pessimism              0.311   106.078    
                         clock uncertainty           -0.106   105.972    
    SLICE_X30Y24         FDRE (Setup_fdre_C_CE)      -0.169   105.803    dump/send_reg[39]
  -------------------------------------------------------------------
                         required time                        105.803    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                 94.871    

Slack (MET) :             95.201ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.704ns (15.710%)  route 3.777ns (84.290%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 105.769 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.918    10.604    dump/send
    SLICE_X30Y26         FDRE                                         r  dump/send_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.433   105.769    dump/ja_sck_OBUF
    SLICE_X30Y26         FDRE                                         r  dump/send_reg[37]/C
                         clock pessimism              0.311   106.080    
                         clock uncertainty           -0.106   105.974    
    SLICE_X30Y26         FDRE (Setup_fdre_C_CE)      -0.169   105.805    dump/send_reg[37]
  -------------------------------------------------------------------
                         required time                        105.805    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 95.201    

Slack (MET) :             95.201ns  (required time - arrival time)
  Source:                 dump/bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.704ns (15.710%)  route 3.777ns (84.290%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 105.769 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.555     6.123    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     6.579 f  dump/bit_reg[3]/Q
                         net (fo=7, routed)           0.913     7.492    dump/bit_reg[3]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.616 f  dump/FSM_sequential_cycle[0]_i_2/O
                         net (fo=6, routed)           0.946     8.562    dump/FSM_sequential_cycle[0]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.918    10.604    dump/send
    SLICE_X30Y26         FDRE                                         r  dump/send_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.433   105.769    dump/ja_sck_OBUF
    SLICE_X30Y26         FDRE                                         r  dump/send_reg[38]/C
                         clock pessimism              0.311   106.080    
                         clock uncertainty           -0.106   105.974    
    SLICE_X30Y26         FDRE (Setup_fdre_C_CE)      -0.169   105.805    dump/send_reg[38]
  -------------------------------------------------------------------
                         required time                        105.805    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 95.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dump/data_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.561     1.819    dump/ja_sck_OBUF
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  dump/data_buffer_reg[14]/Q
                         net (fo=1, routed)           0.058     2.019    dump/data_buffer_reg_n_0_[14]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.045     2.064 r  dump/send[20]_i_1/O
                         net (fo=1, routed)           0.000     2.064    dump/send[20]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.829     2.365    dump/ja_sck_OBUF
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[20]/C
                         clock pessimism             -0.533     1.832    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.092     1.924    dump/send_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dump/pause_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/pause_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.558     1.816    dump/ja_sck_OBUF
    SLICE_X29Y18         FDRE                                         r  dump/pause_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  dump/pause_reg[5]/Q
                         net (fo=3, routed)           0.081     2.038    dump/pause_reg_n_0_[5]
    SLICE_X28Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.083 r  dump/pause[6]_i_1/O
                         net (fo=1, routed)           0.000     2.083    dump/pause[6]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  dump/pause_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.826     2.362    dump/ja_sck_OBUF
    SLICE_X28Y18         FDRE                                         r  dump/pause_reg[6]/C
                         clock pessimism             -0.533     1.829    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.091     1.920    dump/pause_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dump/data_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.555     1.813    dump/ja_sck_OBUF
    SLICE_X28Y21         FDRE                                         r  dump/data_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.954 r  dump/data_buffer_reg[0]/Q
                         net (fo=1, routed)           0.086     2.040    dump/data_buffer_reg_n_0_[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.085 r  dump/send[1]_i_1/O
                         net (fo=1, routed)           0.000     2.085    dump/send[1]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  dump/send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.823     2.359    dump/ja_sck_OBUF
    SLICE_X29Y21         FDRE                                         r  dump/send_reg[1]/C
                         clock pessimism             -0.533     1.826    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.091     1.917    dump/send_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dump/data_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.746%)  route 0.144ns (43.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.553     1.811    dump/ja_sck_OBUF
    SLICE_X29Y26         FDRE                                         r  dump/data_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.952 r  dump/data_buffer_reg[27]/Q
                         net (fo=1, routed)           0.144     2.096    dump/data_buffer_reg_n_0_[27]
    SLICE_X30Y26         LUT4 (Prop_lut4_I3_O)        0.048     2.144 r  dump/send[43]_i_1/O
                         net (fo=1, routed)           0.000     2.144    dump/send[43]_i_1_n_0
    SLICE_X30Y26         FDRE                                         r  dump/send_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.819     2.355    dump/ja_sck_OBUF
    SLICE_X30Y26         FDRE                                         r  dump/send_reg[43]/C
                         clock pessimism             -0.512     1.843    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.131     1.974    dump/send_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dump/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X29Y11         FDRE                                         r  dump/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump/addr_reg[8]/Q
                         net (fo=2, routed)           0.119     2.081    dump/addr_reg[8]
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.833     2.369    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[8]/C
                         clock pessimism             -0.535     1.834    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.070     1.904    dump/addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dump/send_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.555     1.813    dump/ja_sck_OBUF
    SLICE_X29Y22         FDRE                                         r  dump/send_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.954 r  dump/send_reg[12]/Q
                         net (fo=1, routed)           0.098     2.052    dump/send_reg_n_0_[12]
    SLICE_X28Y22         LUT3 (Prop_lut3_I1_O)        0.045     2.097 r  dump/send[11]_i_1/O
                         net (fo=1, routed)           0.000     2.097    dump/send[11]_i_1_n_0
    SLICE_X28Y22         FDRE                                         r  dump/send_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.822     2.358    dump/ja_sck_OBUF
    SLICE_X28Y22         FDRE                                         r  dump/send_reg[11]/C
                         clock pessimism             -0.532     1.826    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.092     1.918    dump/send_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dump/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.561     1.819    dump/ja_sck_OBUF
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  dump/data_buffer_reg[10]/Q
                         net (fo=1, routed)           0.098     2.058    dump/data_buffer_reg_n_0_[10]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.045     2.103 r  dump/send[16]_i_1/O
                         net (fo=1, routed)           0.000     2.103    dump/send[16]_i_1_n_0
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.829     2.365    dump/ja_sck_OBUF
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[16]/C
                         clock pessimism             -0.533     1.832    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.092     1.924    dump/send_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dump/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X29Y11         FDRE                                         r  dump/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump/addr_reg[11]/Q
                         net (fo=2, routed)           0.121     2.083    dump/addr_reg[11]
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.833     2.369    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[11]/C
                         clock pessimism             -0.535     1.834    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.066     1.900    dump/addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dump/data_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.940%)  route 0.118ns (36.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.561     1.819    dump/ja_sck_OBUF
    SLICE_X30Y14         FDRE                                         r  dump/data_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.164     1.983 r  dump/data_buffer_reg[13]/Q
                         net (fo=1, routed)           0.118     2.101    dump/data_buffer_reg_n_0_[13]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.045     2.146 r  dump/send[19]_i_1/O
                         net (fo=1, routed)           0.000     2.146    dump/send[19]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  dump/send_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.830     2.366    dump/ja_sck_OBUF
    SLICE_X28Y14         FDRE                                         r  dump/send_reg[19]/C
                         clock pessimism             -0.512     1.854    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.092     1.946    dump/send_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dump/bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/bit_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.176%)  route 0.177ns (48.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.556     1.814    dump/ja_sck_OBUF
    SLICE_X28Y20         FDRE                                         r  dump/bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  dump/bit_reg[2]/Q
                         net (fo=7, routed)           0.177     2.133    dump/bit_reg[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.178 r  dump/bit[5]_i_1/O
                         net (fo=1, routed)           0.000     2.178    dump/bit[5]_i_1_n_0
    SLICE_X30Y20         FDRE                                         r  dump/bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.823     2.359    dump/ja_sck_OBUF
    SLICE_X30Y20         FDRE                                         r  dump/bit_reg[5]/C
                         clock pessimism             -0.512     1.847    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.120     1.967    dump/bit_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_mmcm
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   uart_clock/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y17     dump/FSM_sequential_cycle_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y17     dump/FSM_sequential_cycle_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y23     dump/FSM_sequential_cycle_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y9      dump/addr_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y11     dump/addr_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y11     dump/addr_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y12     dump/addr_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y12     dump/addr_out_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y20     dump/bit_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y20     dump/bit_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     dump/data_buffer_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     dump/data_buffer_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y25     dump/data_buffer_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     dump/data_buffer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     dump/data_buffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     dump/data_buffer_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     dump/data_buffer_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     dump/data_buffer_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y17     dump/FSM_sequential_cycle_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y17     dump/FSM_sequential_cycle_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y23     dump/FSM_sequential_cycle_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y9      dump/addr_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y11     dump/addr_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y11     dump/addr_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y12     dump/addr_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y12     dump/addr_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y12     dump/addr_out_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y9      dump/addr_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_mmcm
  To Clock:  core_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       92.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.657ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_30/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.666ns (10.749%)  route 5.530ns (89.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 105.835 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X30Y9          FDRE                                         r  dump/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     6.651 r  dump/addr_out_reg[0]/Q
                         net (fo=3, routed)           0.533     7.184    dump/addr_out[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.148     7.332 r  dump/mem_reg_0_7_i_15/O
                         net (fo=25, routed)          4.997    12.329    memory/mem_reg_0_31_0[0]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.500   105.835    memory/core_clk
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/CLKARDCLK
                         clock pessimism              0.147   105.982    
                         clock uncertainty           -0.226   105.756    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.770   104.986    memory/mem_reg_0_30
  -------------------------------------------------------------------
                         required time                        104.986    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                 92.657    

Slack (MET) :             92.994ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_26/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.666ns (11.369%)  route 5.192ns (88.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 105.834 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X30Y9          FDRE                                         r  dump/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     6.651 r  dump/addr_out_reg[0]/Q
                         net (fo=3, routed)           0.533     7.184    dump/addr_out[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.148     7.332 r  dump/mem_reg_0_7_i_15/O
                         net (fo=25, routed)          4.659    11.991    memory/mem_reg_0_31_0[0]
    RAMB36_X2Y8          RAMB36E1                                     r  memory/mem_reg_0_26/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.499   105.834    memory/core_clk
    RAMB36_X2Y8          RAMB36E1                                     r  memory/mem_reg_0_26/CLKARDCLK
                         clock pessimism              0.147   105.981    
                         clock uncertainty           -0.226   105.755    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.770   104.985    memory/mem_reg_0_26
  -------------------------------------------------------------------
                         required time                        104.985    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 92.994    

Slack (MET) :             93.042ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_30/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.608ns (10.470%)  route 5.199ns (89.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 105.835 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dump/addr_out_reg[11]/Q
                         net (fo=3, routed)           0.958     7.546    dump/addr_out[11]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152     7.698 r  dump/mem_reg_0_7_i_4/O
                         net (fo=25, routed)          4.242    11.940    memory/mem_reg_0_31_0[11]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.500   105.835    memory/core_clk
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/CLKARDCLK
                         clock pessimism              0.147   105.982    
                         clock uncertainty           -0.226   105.756    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774   104.982    memory/mem_reg_0_30
  -------------------------------------------------------------------
                         required time                        104.982    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                 93.042    

Slack (MET) :             93.206ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_30/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.608ns (10.760%)  route 5.043ns (89.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 105.835 - 100.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.564     6.132    dump/ja_sck_OBUF
    SLICE_X28Y12         FDRE                                         r  dump/addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     6.588 r  dump/addr_out_reg[13]/Q
                         net (fo=3, routed)           0.825     7.413    dump/addr_out[13]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.152     7.565 r  dump/mem_reg_0_7_i_2/O
                         net (fo=25, routed)          4.217    11.782    memory/mem_reg_0_31_0[13]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.500   105.835    memory/core_clk
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/CLKARDCLK
                         clock pessimism              0.147   105.982    
                         clock uncertainty           -0.226   105.756    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.768   104.988    memory/mem_reg_0_30
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 93.206    

Slack (MET) :             93.229ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_30/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.670ns (11.956%)  route 4.934ns (88.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 105.835 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X30Y9          FDRE                                         r  dump/addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     6.651 r  dump/addr_out_reg[1]/Q
                         net (fo=3, routed)           0.665     7.316    dump/addr_out[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.152     7.468 r  dump/mem_reg_0_7_i_14/O
                         net (fo=25, routed)          4.269    11.737    memory/mem_reg_0_31_0[1]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.500   105.835    memory/core_clk
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/CLKARDCLK
                         clock pessimism              0.147   105.982    
                         clock uncertainty           -0.226   105.756    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   104.966    memory/mem_reg_0_30
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                 93.229    

Slack (MET) :             93.266ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_30/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.606ns (10.844%)  route 4.983ns (89.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 105.835 - 100.000 ) 
    Source Clock Delay      (SCD):    6.134ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.566     6.134    dump/ja_sck_OBUF
    SLICE_X28Y9          FDRE                                         r  dump/addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.456     6.590 r  dump/addr_out_reg[2]/Q
                         net (fo=3, routed)           0.522     7.112    dump/addr_out[2]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.150     7.262 r  dump/mem_reg_0_7_i_13/O
                         net (fo=25, routed)          4.461    11.722    memory/mem_reg_0_31_0[2]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.500   105.835    memory/core_clk
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/CLKARDCLK
                         clock pessimism              0.147   105.982    
                         clock uncertainty           -0.226   105.756    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.768   104.988    memory/mem_reg_0_30
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 93.266    

Slack (MET) :             93.287ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_30/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.610ns (10.957%)  route 4.957ns (89.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 105.835 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dump/addr_out_reg[8]/Q
                         net (fo=3, routed)           0.833     7.421    dump/addr_out[8]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.154     7.575 r  dump/mem_reg_0_7_i_7/O
                         net (fo=25, routed)          4.125    11.700    memory/mem_reg_0_31_0[8]
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.500   105.835    memory/core_clk
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/CLKARDCLK
                         clock pessimism              0.147   105.982    
                         clock uncertainty           -0.226   105.756    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769   104.987    memory/mem_reg_0_30
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                 93.287    

Slack (MET) :             93.315ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.672ns (12.176%)  route 4.847ns (87.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 105.815 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X30Y10         FDRE                                         r  dump/addr_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     6.651 r  dump/addr_out_reg[7]/Q
                         net (fo=3, routed)           0.818     7.469    dump/addr_out[7]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.154     7.623 r  dump/mem_reg_0_7_i_8/O
                         net (fo=25, routed)          4.029    11.652    memory/mem_reg_0_31_0[7]
    RAMB36_X1Y10         RAMB36E1                                     r  memory/mem_reg_0_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.480   105.815    memory/core_clk
    RAMB36_X1Y10         RAMB36E1                                     r  memory/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.147   105.962    
                         clock uncertainty           -0.226   105.736    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769   104.967    memory/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                        104.967    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 93.315    

Slack (MET) :             93.320ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.605ns (10.981%)  route 4.904ns (89.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 105.815 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dump/addr_out_reg[9]/Q
                         net (fo=3, routed)           0.965     7.554    dump/addr_out[9]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.149     7.703 r  dump/mem_reg_0_7_i_6/O
                         net (fo=25, routed)          3.939    11.642    memory/mem_reg_0_31_0[9]
    RAMB36_X1Y10         RAMB36E1                                     r  memory/mem_reg_0_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.480   105.815    memory/core_clk
    RAMB36_X1Y10         RAMB36E1                                     r  memory/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.147   105.962    
                         clock uncertainty           -0.226   105.736    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774   104.962    memory/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                        104.962    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 93.320    

Slack (MET) :             93.322ns  (required time - arrival time)
  Source:                 dump/addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.608ns (11.039%)  route 4.900ns (88.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 105.815 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=133, routed)         1.565     6.133    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dump/addr_out_reg[11]/Q
                         net (fo=3, routed)           0.958     7.546    dump/addr_out[11]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.152     7.698 r  dump/mem_reg_0_7_i_4/O
                         net (fo=25, routed)          3.942    11.640    memory/mem_reg_0_31_0[11]
    RAMB36_X1Y10         RAMB36E1                                     r  memory/mem_reg_0_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1450, routed)        1.480   105.815    memory/core_clk
    RAMB36_X1Y10         RAMB36E1                                     r  memory/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.147   105.962    
                         clock uncertainty           -0.226   105.736    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774   104.962    memory/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                        104.962    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                 93.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_6/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.806%)  route 0.634ns (75.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.564     1.822    dump/ja_sck_OBUF
    SLICE_X30Y9          FDRE                                         r  dump/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  dump/addr_out_reg[0]/Q
                         net (fo=3, routed)           0.175     2.162    dump/addr_out[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.045     2.207 r  dump/mem_reg_0_0_i_15/O
                         net (fo=7, routed)           0.458     2.665    memory/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.875     2.411    memory/core_clk
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.226     2.407    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.590    memory/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.513%)  route 0.644ns (75.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X30Y10         FDRE                                         r  dump/addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dump/addr_out_reg[6]/Q
                         net (fo=3, routed)           0.156     2.141    dump/addr_out[6]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.045     2.186 r  dump/mem_reg_0_0_i_9/O
                         net (fo=7, routed)           0.488     2.674    memory/ADDRARDADDR[6]
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.875     2.411    memory/core_clk
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.226     2.407    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.590    memory/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.193%)  route 0.692ns (78.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.564     1.822    dump/ja_sck_OBUF
    SLICE_X28Y9          FDRE                                         r  dump/addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  dump/addr_out_reg[2]/Q
                         net (fo=3, routed)           0.185     2.148    dump/addr_out[2]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.045     2.193 r  dump/mem_reg_0_0_i_13/O
                         net (fo=7, routed)           0.507     2.700    memory/ADDRARDADDR[2]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/mem_reg_0_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.879     2.415    memory/core_clk
    RAMB36_X0Y1          RAMB36E1                                     r  memory/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.231     2.185    
                         clock uncertainty            0.226     2.411    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.594    memory/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_6/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.209ns (23.689%)  route 0.673ns (76.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X30Y10         FDRE                                         r  dump/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dump/addr_out_reg[4]/Q
                         net (fo=3, routed)           0.175     2.161    dump/addr_out[4]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.045     2.206 r  dump/mem_reg_0_0_i_11/O
                         net (fo=7, routed)           0.498     2.704    memory/ADDRARDADDR[4]
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.875     2.411    memory/core_clk
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.226     2.407    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.590    memory/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.607%)  route 0.676ns (76.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.564     1.822    dump/ja_sck_OBUF
    SLICE_X30Y9          FDRE                                         r  dump/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  dump/addr_out_reg[0]/Q
                         net (fo=3, routed)           0.175     2.162    dump/addr_out[0]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.045     2.207 r  dump/mem_reg_0_0_i_15/O
                         net (fo=7, routed)           0.501     2.708    memory/ADDRARDADDR[0]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/mem_reg_0_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.879     2.415    memory/core_clk
    RAMB36_X0Y1          RAMB36E1                                     r  memory/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.231     2.185    
                         clock uncertainty            0.226     2.411    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.594    memory/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.482%)  route 0.681ns (76.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.564     1.822    dump/ja_sck_OBUF
    SLICE_X30Y9          FDRE                                         r  dump/addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  dump/addr_out_reg[1]/Q
                         net (fo=3, routed)           0.233     2.220    dump/addr_out[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.045     2.265 r  dump/mem_reg_0_0_i_14/O
                         net (fo=7, routed)           0.448     2.712    memory/ADDRARDADDR[1]
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.875     2.411    memory/core_clk
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.226     2.407    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.590    memory/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.733%)  route 0.710ns (77.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X30Y10         FDRE                                         r  dump/addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dump/addr_out_reg[5]/Q
                         net (fo=3, routed)           0.233     2.219    dump/addr_out[5]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.045     2.264 r  dump/mem_reg_0_0_i_10/O
                         net (fo=7, routed)           0.477     2.741    memory/ADDRARDADDR[5]
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.875     2.411    memory/core_clk
    RAMB36_X0Y2          RAMB36E1                                     r  memory/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.226     2.407    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.590    memory/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_17/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.183ns (21.193%)  route 0.680ns (78.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump/addr_out_reg[10]/Q
                         net (fo=3, routed)           0.185     2.147    dump/addr_out[10]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.042     2.189 r  dump/mem_reg_0_7_i_5/O
                         net (fo=25, routed)          0.496     2.685    memory/mem_reg_0_31_0[10]
    RAMB36_X1Y2          RAMB36E1                                     r  memory/mem_reg_0_17/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.875     2.411    memory/core_clk
    RAMB36_X1Y2          RAMB36E1                                     r  memory/mem_reg_0_17/CLKARDCLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.226     2.407    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.121     2.528    memory/mem_reg_0_17
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_4/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.179%)  route 0.736ns (79.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X28Y11         FDRE                                         r  dump/addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump/addr_out_reg[10]/Q
                         net (fo=3, routed)           0.185     2.147    dump/addr_out[10]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.192 r  dump/mem_reg_0_0_i_5/O
                         net (fo=7, routed)           0.551     2.743    memory/ADDRARDADDR[10]
    RAMB36_X0Y3          RAMB36E1                                     r  memory/mem_reg_0_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.871     2.407    memory/core_clk
    RAMB36_X0Y3          RAMB36E1                                     r  memory/mem_reg_0_4/CLKARDCLK
                         clock pessimism             -0.231     2.177    
                         clock uncertainty            0.226     2.403    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.586    memory/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dump/addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem_reg_0_17/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.207ns (23.709%)  route 0.666ns (76.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=133, routed)         0.563     1.821    dump/ja_sck_OBUF
    SLICE_X30Y10         FDRE                                         r  dump/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dump/addr_out_reg[4]/Q
                         net (fo=3, routed)           0.175     2.161    dump/addr_out[4]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.043     2.204 r  dump/mem_reg_0_7_i_11/O
                         net (fo=25, routed)          0.491     2.694    memory/mem_reg_0_31_0[4]
    RAMB36_X1Y2          RAMB36E1                                     r  memory/mem_reg_0_17/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1450, routed)        0.875     2.411    memory/core_clk
    RAMB36_X1Y2          RAMB36E1                                     r  memory/mem_reg_0_17/CLKARDCLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.226     2.407    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.117     2.524    memory/mem_reg_0_17
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_mmcm
  To Clock:  uart_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       94.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.010ns  (required time - arrival time)
  Source:                 memory/mem_reg_0_31/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 2.454ns (45.138%)  route 2.983ns (54.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 105.771 - 100.000 ) 
    Source Clock Delay      (SCD):    6.183ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.616     6.183    memory/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  memory/mem_reg_0_31/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.637 r  memory/mem_reg_0_31/DOADO[0]
                         net (fo=4, routed)           2.983    11.620    dump/dout[31]
    SLICE_X29Y26         FDRE                                         r  dump/data_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.435   105.771    dump/ja_sck_OBUF
    SLICE_X29Y26         FDRE                                         r  dump/data_buffer_reg[31]/C
                         clock pessimism              0.147   105.918    
                         clock uncertainty           -0.226   105.692    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)       -0.062   105.630    dump/data_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                        105.630    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                 94.010    

Slack (MET) :             94.163ns  (required time - arrival time)
  Source:                 memory/mem_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.454ns (46.165%)  route 2.862ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 105.772 - 100.000 ) 
    Source Clock Delay      (SCD):    6.183ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.616     6.183    memory/core_clk
    RAMB36_X2Y0          RAMB36E1                                     r  memory/mem_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.637 r  memory/mem_reg_0_15/DOADO[0]
                         net (fo=20, routed)          2.862    11.499    dump/dout[15]
    SLICE_X30Y21         FDRE                                         r  dump/data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.436   105.772    dump/ja_sck_OBUF
    SLICE_X30Y21         FDRE                                         r  dump/data_buffer_reg[15]/C
                         clock pessimism              0.147   105.919    
                         clock uncertainty           -0.226   105.693    
    SLICE_X30Y21         FDRE (Setup_fdre_C_D)       -0.031   105.662    dump/data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                        105.662    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 94.163    

Slack (MET) :             94.238ns  (required time - arrival time)
  Source:                 memory/mem_reg_0_30/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 2.454ns (46.994%)  route 2.768ns (53.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 105.771 - 100.000 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.617     6.184    memory/core_clk
    RAMB36_X2Y9          RAMB36E1                                     r  memory/mem_reg_0_30/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.638 r  memory/mem_reg_0_30/DOADO[0]
                         net (fo=4, routed)           2.768    11.406    dump/dout[30]
    SLICE_X29Y26         FDRE                                         r  dump/data_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.435   105.771    dump/ja_sck_OBUF
    SLICE_X29Y26         FDRE                                         r  dump/data_buffer_reg[30]/C
                         clock pessimism              0.147   105.918    
                         clock uncertainty           -0.226   105.692    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)       -0.047   105.645    dump/data_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                        105.645    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                 94.238    

Slack (MET) :             94.271ns  (required time - arrival time)
  Source:                 memory/mem_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 2.454ns (47.046%)  route 2.762ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 105.780 - 100.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.598     6.166    memory/core_clk
    RAMB36_X1Y10         RAMB36E1                                     r  memory/mem_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.620 r  memory/mem_reg_0_7/DOADO[0]
                         net (fo=27, routed)          2.762    11.382    dump/dout[7]
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.444   105.780    dump/ja_sck_OBUF
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[7]/C
                         clock pessimism              0.147   105.927    
                         clock uncertainty           -0.226   105.701    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)       -0.047   105.654    dump/data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                        105.654    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 94.271    

Slack (MET) :             94.439ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.704ns (15.333%)  route 3.887ns (84.667%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.565     6.133    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dump_active_reg/Q
                         net (fo=40, routed)          1.417     8.006    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.130 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.768     9.899    dump/send
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.023 r  dump/send[39]_i_1/O
                         net (fo=4, routed)           0.701    10.724    dump/send[39]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[0]/C
                         clock pessimism              0.147   105.914    
                         clock uncertainty           -0.226   105.688    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524   105.164    dump/send_reg[0]
  -------------------------------------------------------------------
                         required time                        105.164    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 94.439    

Slack (MET) :             94.439ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.704ns (15.333%)  route 3.887ns (84.667%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.565     6.133    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dump_active_reg/Q
                         net (fo=40, routed)          1.417     8.006    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.130 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.768     9.899    dump/send
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.023 r  dump/send[39]_i_1/O
                         net (fo=4, routed)           0.701    10.724    dump/send[39]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[26]/C
                         clock pessimism              0.147   105.914    
                         clock uncertainty           -0.226   105.688    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524   105.164    dump/send_reg[26]
  -------------------------------------------------------------------
                         required time                        105.164    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 94.439    

Slack (MET) :             94.439ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.704ns (15.333%)  route 3.887ns (84.667%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.565     6.133    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dump_active_reg/Q
                         net (fo=40, routed)          1.417     8.006    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.130 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          1.768     9.899    dump/send
    SLICE_X30Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.023 r  dump/send[39]_i_1/O
                         net (fo=4, routed)           0.701    10.724    dump/send[39]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y24         FDRE                                         r  dump/send_reg[39]/C
                         clock pessimism              0.147   105.914    
                         clock uncertainty           -0.226   105.688    
    SLICE_X30Y24         FDRE (Setup_fdre_C_R)       -0.524   105.164    dump/send_reg[39]
  -------------------------------------------------------------------
                         required time                        105.164    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 94.439    

Slack (MET) :             94.471ns  (required time - arrival time)
  Source:                 memory/mem_reg_0_16/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 2.454ns (49.280%)  route 2.526ns (50.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 105.775 - 100.000 ) 
    Source Clock Delay      (SCD):    6.178ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.611     6.178    memory/core_clk
    RAMB36_X2Y2          RAMB36E1                                     r  memory/mem_reg_0_16/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.632 r  memory/mem_reg_0_16/DOADO[0]
                         net (fo=4, routed)           2.526    11.158    dump/dout[16]
    SLICE_X29Y20         FDRE                                         r  dump/data_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.439   105.775    dump/ja_sck_OBUF
    SLICE_X29Y20         FDRE                                         r  dump/data_buffer_reg[16]/C
                         clock pessimism              0.147   105.922    
                         clock uncertainty           -0.226   105.696    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.067   105.629    dump/data_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                        105.629    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                 94.471    

Slack (MET) :             94.474ns  (required time - arrival time)
  Source:                 memory/mem_reg_0_26/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 2.454ns (49.227%)  route 2.531ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.183ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.616     6.183    memory/core_clk
    RAMB36_X2Y8          RAMB36E1                                     r  memory/mem_reg_0_26/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.637 r  memory/mem_reg_0_26/DOADO[0]
                         net (fo=4, routed)           2.531    11.168    dump/dout[26]
    SLICE_X30Y25         FDRE                                         r  dump/data_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.431   105.767    dump/ja_sck_OBUF
    SLICE_X30Y25         FDRE                                         r  dump/data_buffer_reg[26]/C
                         clock pessimism              0.147   105.914    
                         clock uncertainty           -0.226   105.688    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.045   105.643    dump/data_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                        105.643    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 94.474    

Slack (MET) :             94.602ns  (required time - arrival time)
  Source:                 memory/mem_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 2.454ns (50.289%)  route 2.426ns (49.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 105.770 - 100.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1450, routed)        1.613     6.180    memory/core_clk
    RAMB36_X2Y7          RAMB36E1                                     r  memory/mem_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.634 r  memory/mem_reg_0_22/DOADO[0]
                         net (fo=4, routed)           2.426    11.060    dump/dout[22]
    SLICE_X30Y22         FDRE                                         r  dump/data_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=133, routed)         1.434   105.770    dump/ja_sck_OBUF
    SLICE_X30Y22         FDRE                                         r  dump/data_buffer_reg[22]/C
                         clock pessimism              0.147   105.917    
                         clock uncertainty           -0.226   105.691    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)       -0.028   105.663    dump/data_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                        105.663    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                 94.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.930%)  route 0.747ns (80.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump_active_reg/Q
                         net (fo=40, routed)          0.747     2.710    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I0_O)        0.045     2.755 r  dump/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.755    dump/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  dump/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.827     2.363    dump/ja_sck_OBUF
    SLICE_X29Y17         FDRE                                         r  dump/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.231     2.132    
                         clock uncertainty            0.226     2.358    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091     2.449    dump/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/FSM_sequential_cycle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.812%)  route 0.803ns (81.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 f  dump_active_reg/Q
                         net (fo=40, routed)          0.803     2.765    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.810 r  dump/FSM_sequential_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     2.810    dump/FSM_sequential_cycle[0]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  dump/FSM_sequential_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.827     2.363    dump/ja_sck_OBUF
    SLICE_X29Y17         FDRE                                         r  dump/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.231     2.132    
                         clock uncertainty            0.226     2.358    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.092     2.450    dump/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.023%)  route 0.792ns (80.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump_active_reg/Q
                         net (fo=40, routed)          0.605     2.568    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.613 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          0.186     2.799    dump/send
    SLICE_X28Y16         FDRE                                         r  dump/send_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.828     2.364    dump/ja_sck_OBUF
    SLICE_X28Y16         FDRE                                         r  dump/send_reg[6]/C
                         clock pessimism             -0.231     2.133    
                         clock uncertainty            0.226     2.359    
    SLICE_X28Y16         FDRE (Hold_fdre_C_CE)       -0.039     2.320    dump/send_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.023%)  route 0.792ns (80.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump_active_reg/Q
                         net (fo=40, routed)          0.605     2.568    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.613 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          0.186     2.799    dump/send
    SLICE_X28Y16         FDRE                                         r  dump/send_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.828     2.364    dump/ja_sck_OBUF
    SLICE_X28Y16         FDRE                                         r  dump/send_reg[7]/C
                         clock pessimism             -0.231     2.133    
                         clock uncertainty            0.226     2.359    
    SLICE_X28Y16         FDRE (Hold_fdre_C_CE)       -0.039     2.320    dump/send_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.023%)  route 0.792ns (80.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump_active_reg/Q
                         net (fo=40, routed)          0.605     2.568    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.613 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          0.186     2.799    dump/send
    SLICE_X28Y16         FDRE                                         r  dump/send_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.828     2.364    dump/ja_sck_OBUF
    SLICE_X28Y16         FDRE                                         r  dump/send_reg[8]/C
                         clock pessimism             -0.231     2.133    
                         clock uncertainty            0.226     2.359    
    SLICE_X28Y16         FDRE (Hold_fdre_C_CE)       -0.039     2.320    dump/send_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 memory/mem_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.585ns (55.935%)  route 0.461ns (44.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.603     1.862    memory/core_clk
    RAMB36_X0Y3          RAMB36E1                                     r  memory/mem_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.447 r  memory/mem_reg_0_4/DOADO[0]
                         net (fo=3, routed)           0.461     2.908    dump/dout[4]
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.829     2.365    dump/ja_sck_OBUF
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[4]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.047     2.407    dump/data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 memory/mem_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/data_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.585ns (52.826%)  route 0.522ns (47.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.603     1.862    memory/core_clk
    RAMB36_X1Y3          RAMB36E1                                     r  memory/mem_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.447 r  memory/mem_reg_0_8/DOADO[0]
                         net (fo=4, routed)           0.522     2.969    dump/dout[8]
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.829     2.365    dump/ja_sck_OBUF
    SLICE_X29Y15         FDRE                                         r  dump/data_buffer_reg[8]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.071     2.431    dump/data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.186ns (17.875%)  route 0.855ns (82.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump_active_reg/Q
                         net (fo=40, routed)          0.605     2.568    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.613 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          0.249     2.862    dump/send
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.829     2.365    dump/ja_sck_OBUF
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[14]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X28Y15         FDRE (Hold_fdre_C_CE)       -0.039     2.321    dump/send_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.186ns (17.875%)  route 0.855ns (82.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump_active_reg/Q
                         net (fo=40, routed)          0.605     2.568    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.613 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          0.249     2.862    dump/send
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.829     2.365    dump/ja_sck_OBUF
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[15]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X28Y15         FDRE (Hold_fdre_C_CE)       -0.039     2.321    dump/send_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dump/send_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.186ns (17.875%)  route 0.855ns (82.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1450, routed)        0.563     1.821    core_clk
    SLICE_X32Y10         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dump_active_reg/Q
                         net (fo=40, routed)          0.605     2.568    dump/FSM_sequential_cycle_reg[0]_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.613 r  dump/send[47]_i_1/O
                         net (fo=53, routed)          0.249     2.862    dump/send
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=133, routed)         0.829     2.365    dump/ja_sck_OBUF
    SLICE_X28Y15         FDRE                                         r  dump/send_reg[16]/C
                         clock pessimism             -0.231     2.134    
                         clock uncertainty            0.226     2.360    
    SLICE_X28Y15         FDRE (Hold_fdre_C_CE)       -0.039     2.321    dump/send_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.541    





