/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_revfct_a.c
* \brief This file contains the bodies of functions for reversing the semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "asmblutils.h"
#include "arm64_revmacros.h"
#include "arm64_revfct.h"
#ifdef INSN_OPCODE_3b00
int arm64_encoder_476(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_823 = NULL,*mcr_813 = NULL,*mcr_7d3 = NULL,*mcr_fffffff3 = NULL;
	/*template:	0101111101 IDXS2 Rm 0011 IDX1 0 RN RD  => INSN_OPCODE(I_SQDMLAL ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_32b 2RH )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_823, mcr_813, mcr_7d3, I_SQDMLAL, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_32b, 2RH);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_823, DATASZ_SWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(found, mcr_813, DATASZ_HWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d3, mcr_fffffff3, DATASZ_QWORD, READ, vals[BDFVar__Rm - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff3, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDXS2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_477(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_80d = NULL,*mcr_81f = NULL,*mcr_7d2 = NULL,*mcr_fffffff7 = NULL;
	/*template:	0101111110 IDX2 RM 0011 IDX1 0 RN RD  => INSN_OPCODE(I_SQDMLAL ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b 2RS )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_80d, mcr_81f, mcr_7d2, I_SQDMLAL, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, 2RS);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(found, mcr_80d, DATASZ_DWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81f, DATASZ_SWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d2, mcr_fffffff7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff7, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDX2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_478(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_823 = NULL,*mcr_813 = NULL,*mcr_7d3 = NULL,*mcr_fffffff3 = NULL;
	/*template:	0101111101 IDXS2 Rm 0111 IDX1 RN RD  => INSN_OPCODE(I_SQDMLSL ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_32b 2RH )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_823, mcr_813, mcr_7d3, I_SQDMLSL, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_32b, 2RH);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_823, DATASZ_SWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(found, mcr_813, DATASZ_HWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d3, mcr_fffffff3, DATASZ_QWORD, READ, vals[BDFVar__Rm - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff3, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDXS2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_479(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_80d = NULL,*mcr_81f = NULL,*mcr_7d2 = NULL,*mcr_fffffff7 = NULL;
	/*template:	0101111110 IDX2 RM 0111 IDX1 RN RD  => INSN_OPCODE(I_SQDMLSL ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_64b 2RS )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_80d, mcr_81f, mcr_7d2, I_SQDMLSL, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_64b, 2RS);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(found, mcr_80d, DATASZ_DWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81f, DATASZ_SWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d2, mcr_fffffff7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff7, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDX2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_47a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_812 = NULL,*mcr_813 = NULL,*mcr_7d3 = NULL,*mcr_fffffff3 = NULL;
	/*template:	0101111101 IDXS2 Rm 1100 IDX1 0 RN RD  => INSN_OPCODE(I_SQDMULH ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_16b 2RH )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_812, mcr_813, mcr_7d3, I_SQDMULH, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_16b, 2RH);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(found, mcr_812, DATASZ_HWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(found, mcr_813, DATASZ_HWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d3, mcr_fffffff3, DATASZ_QWORD, READ, vals[BDFVar__Rm - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff3, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDXS2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_47b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_81e = NULL,*mcr_81f = NULL,*mcr_7d2 = NULL,*mcr_fffffff7 = NULL;
	/*template:	0101111110 IDX2 RM 1100 IDX1 0 RN RD  => INSN_OPCODE(I_SQDMULH ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_32b 2RS )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_81e, mcr_81f, mcr_7d2, I_SQDMULH, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_32b, 2RS);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81e, DATASZ_SWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81f, DATASZ_SWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d2, mcr_fffffff7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff7, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDX2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_47c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_81e = NULL,*mcr_813 = NULL,*mcr_7d3 = NULL,*mcr_fffffff3 = NULL;
	/*template:	0101111101 IDXS2 Rm 1011 IDX1 0 RN RD  => INSN_OPCODE(I_SQDMULL ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_32b DATASZ_16b DATASZ_16b 2RH )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_81e, mcr_813, mcr_7d3, I_SQDMULL, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_32b, DATASZ_16b, DATASZ_16b, 2RH);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81e, DATASZ_SWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(found, mcr_813, DATASZ_HWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d3, mcr_fffffff3, DATASZ_QWORD, READ, vals[BDFVar__Rm - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff3, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDXS2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_47d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_808 = NULL,*mcr_81f = NULL,*mcr_7d2 = NULL,*mcr_fffffff7 = NULL;
	/*template:	0101111110 IDX2 RM 1011 IDX1 0 RN RD  => INSN_OPCODE(I_SQDMULL ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_64b DATASZ_32b DATASZ_32b 2RS )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_808, mcr_81f, mcr_7d2, I_SQDMULL, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_64b, DATASZ_32b, DATASZ_32b, 2RS);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_DWORD_0201(found, mcr_808, DATASZ_DWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81f, DATASZ_SWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d2, mcr_fffffff7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff7, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDX2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_47e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_812 = NULL,*mcr_813 = NULL,*mcr_7d3 = NULL,*mcr_fffffff3 = NULL;
	/*template:	0101111101 IDXS2 Rm 1101 IDX1 0 RN RD  => INSN_OPCODE(I_SQRDMULH ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_16b 2RH )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_812, mcr_813, mcr_7d3, I_SQRDMULH, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_16b, 2RH);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(found, mcr_812, DATASZ_HWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_HWORD_0201(found, mcr_813, DATASZ_HWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d3, mcr_fffffff3, DATASZ_QWORD, READ, vals[BDFVar__Rm - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff3, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDXS2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_47f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_81e = NULL,*mcr_81f = NULL,*mcr_7d2 = NULL,*mcr_fffffff7 = NULL;
	/*template:	0101111110 IDX2 RM 1101 IDX1 0 RN RD  => INSN_OPCODE(I_SQRDMULH ISET_ARM64 FM_MUL A_NA S_SCALAR T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_32b 2RS )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_81e, mcr_81f, mcr_7d2, I_SQRDMULH, ISET_ARM64, FM_MUL, A_NA, S_SCALAR, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_32b, 2RS);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81e, DATASZ_SWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_SCALAR_SWORD_0201(found, mcr_81f, DATASZ_SWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_INDEXED_SIMD_VECTOR_1201(found, mcr_7d2, mcr_fffffff7, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	if (found == TRUE) {
		if (found == TRUE) {CONCATENATE_0102(found, mcr_fffffff7, DATASZ_UNDEF, vals[BDFVar__IDX1 - BDFVar__VARNUMBER], vals[BDFVar__IDX2 - BDFVar__VARNUMBER]);}
	}
	}
	return found;
}
int arm64_encoder_480(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	01001110111 RM 010111 RN RD  => INSN_OPCODE(I_SQRSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_64b DATASZ_64b DATASZ_128b RW2D )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b00(found, input, mcr_826, mcr_827, mcr_828, I_SQRSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_64b, DATASZ_64b, DATASZ_128b, RW2D);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
#endif
#ifdef INSN_OPCODE_3b01
int arm64_encoder_481(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 000101 RN RD  => INSN_OPCODE(I_USRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_735, I_USRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_482(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 000101 RN RD  => INSN_OPCODE(I_USRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73e, I_USRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_483(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 000101 RN RD  => INSN_OPCODE(I_USRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73d, I_USRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_484(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 000001 RN RD  => INSN_OPCODE(I_USHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_USHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_485(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 000001 RN RD  => INSN_OPCODE(I_USHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_USHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_486(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 000001 RN RD  => INSN_OPCODE(I_USHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_USHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_487(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 001101 RN RD  => INSN_OPCODE(I_URSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_735, I_URSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_488(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 001101 RN RD  => INSN_OPCODE(I_URSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73e, I_URSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_489(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 001101 RN RD  => INSN_OPCODE(I_URSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73d, I_URSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_48a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 001001 RN RD  => INSN_OPCODE(I_URSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_URSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_48b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 001001 RN RD  => INSN_OPCODE(I_URSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_URSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_48c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 001001 RN RD  => INSN_OPCODE(I_URSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_URSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_48d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 011101 RN RD  => INSN_OPCODE(I_UQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_UQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_48e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 011101 RN RD  => INSN_OPCODE(I_UQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_UQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_48f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 011101 RN RD  => INSN_OPCODE(I_UQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_UQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_490(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 111001 RN RD  => INSN_OPCODE(I_UCVTF ISET_ARM64 FM_CVT A_NA S_SIMD T_FP T_UFXP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_UCVTF, ISET_ARM64, FM_CVT, A_NA, S_SIMD, T_FP, T_UFXP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_491(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 000101 RN RD  => INSN_OPCODE(I_SSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_735, I_SSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_492(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 0011110001 IMM4 000101 RN RD  => INSN_OPCODE(I_SSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73e, I_SSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_493(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 00111100001 IMM3 000101 RN RD  => INSN_OPCODE(I_SSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73d, I_SSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_494(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 000001 RN RD  => INSN_OPCODE(I_SSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_SSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_495(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 0011110001 IMM4 000001 RN RD  => INSN_OPCODE(I_SSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_SSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_496(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 00111100001 IMM3 000001 RN RD  => INSN_OPCODE(I_SSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_SSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_497(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 001101 RN RD  => INSN_OPCODE(I_SRSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_735, I_SRSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_498(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 0011110001 IMM4 001101 RN RD  => INSN_OPCODE(I_SRSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73e, I_SRSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_499(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 00111100001 IMM3 001101 RN RD  => INSN_OPCODE(I_SRSRA ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73d, I_SRSRA, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_49a(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 001001 RN RD  => INSN_OPCODE(I_SRSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_SRSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_49b(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 0011110001 IMM4 001001 RN RD  => INSN_OPCODE(I_SRSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_SRSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_49c(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 00111100001 IMM3 001001 RN RD  => INSN_OPCODE(I_SRSHR ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_SRSHR, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_49d(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 010001 RN RD  => INSN_OPCODE(I_SRI ISET_ARM64 FM_SHIFT A_NA S_SIMD T_BIT T_BIT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_735, I_SRI, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_49e(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 010001 RN RD  => INSN_OPCODE(I_SRI ISET_ARM64 FM_SHIFT A_NA S_SIMD T_BIT T_BIT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73e, I_SRI, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_49f(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 010001 RN RD  => INSN_OPCODE(I_SRI ISET_ARM64 FM_SHIFT A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_73d, I_SRI, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4a0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 011001 RN RD  => INSN_OPCODE(I_SQSHLU ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_32b DATASZ_32b DATASZ_32b RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_SQSHLU, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_32b, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4a1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 011001 RN RD  => INSN_OPCODE(I_SQSHLU ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_16b DATASZ_16b DATASZ_16b RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_SQSHLU, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_16b, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4a2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 011001 RN RD  => INSN_OPCODE(I_SQSHLU ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_SINT DATASZ_8b DATASZ_8b DATASZ_8b RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_SQSHLU, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_SINT, DATASZ_8b, DATASZ_8b, DATASZ_8b, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4a3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 011101 RN RD  => INSN_OPCODE(I_SQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_SQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4a4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 0011110001 IMM4 011101 RN RD  => INSN_OPCODE(I_SQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_SQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4a5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 00111100001 IMM3 011101 RN RD  => INSN_OPCODE(I_SQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_SINT T_SINT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_SQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4a6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 000111 RN RD  => INSN_OPCODE(I_AND ISET_ARM64 FM_AND A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_AND, ISET_ARM64, FM_AND, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4a7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110011 RM 000111 RN RD  => INSN_OPCODE(I_BIC ISET_ARM64 FM_CLR A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_BIC, ISET_ARM64, FM_CLR, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4a8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110111 RM 000111 RN RD  => INSN_OPCODE(I_BIF ISET_ARM64 FM_MOV A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_BIF, ISET_ARM64, FM_MOV, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4a9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110101 RM 000111 RN RD  => INSN_OPCODE(I_BIT ISET_ARM64 FM_MOV A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_BIT, ISET_ARM64, FM_MOV, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4aa(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110011 RM 000111 RN RD  => INSN_OPCODE(I_BSL ISET_ARM64 FM_MOV A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_BSL, ISET_ARM64, FM_MOV, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ab(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 000111 RN RD  => INSN_OPCODE(I_EOR ISET_ARM64 FM_XOR A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_EOR, ISET_ARM64, FM_XOR, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ac(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110101 RM 110101 RN RD  => INSN_OPCODE(I_FABD ISET_ARM64 FM_ABS A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FABD, ISET_ARM64, FM_ABS, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ad(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 111011 RN RD  => INSN_OPCODE(I_FACGE ISET_ARM64 FM_CMP A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FACGE, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ae(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110101 RM 111011 RN RD  => INSN_OPCODE(I_FACGT ISET_ARM64 FM_CMP A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FACGT, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4af(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 110101 RN RD  => INSN_OPCODE(I_FADD ISET_ARM64 FM_ADD A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4b0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 110101 RN RD  => INSN_OPCODE(I_FADDP ISET_ARM64 FM_ADD A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FADDP, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4b1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 111001 RN RD  => INSN_OPCODE(I_FCMEQ ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FCMEQ, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4b2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 00111010100000110110 RN RD  => INSN_OPCODE(I_FCMEQ ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_72e, I_FCMEQ, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4b3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 111001 RN RD  => INSN_OPCODE(I_FCMGE ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FCMGE, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4b4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 10111010100000110010 RN RD  => INSN_OPCODE(I_FCMGE ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_72e, I_FCMGE, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4b5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110101 RM 111001 RN RD  => INSN_OPCODE(I_FCMGT ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FCMGT, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4b6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 00111010100000110010 RN RD  => INSN_OPCODE(I_FCMGT ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_72e, I_FCMGT, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4b7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 10111010100000110110 RN RD  => INSN_OPCODE(I_FCMLE ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_72e, I_FCMLE, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4b8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_72e = NULL;
	/*template:	0 Q 00111010100000111010 RN RD  => INSN_OPCODE(I_FCMLT ISET_ARM64 FM_CMP A_NA S_SIMD T_BIT T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_72e, I_FCMLT, ISET_ARM64, FM_CMP, A_NA, S_SIMD, T_BIT, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_0300(found, mcr_72e, DATASZ_UNDEF, READ, ZERO);}
	}
	return found;
}
int arm64_encoder_4b9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 111111 RN RD  => INSN_OPCODE(I_FCVTZS ISET_ARM64 FM_CVT A_NA S_SIMD T_SFXP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_FCVTZS, ISET_ARM64, FM_CVT, A_NA, S_SIMD, T_SFXP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4ba(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 111111 RN RD  => INSN_OPCODE(I_FCVTZU ISET_ARM64 FM_CVT A_NA S_SIMD T_UFXP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_FCVTZU, ISET_ARM64, FM_CVT, A_NA, S_SIMD, T_UFXP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4bb(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 111111 RN RD  => INSN_OPCODE(I_FDIV ISET_ARM64 FM_DIV A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FDIV, ISET_ARM64, FM_DIV, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4bc(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 111101 RN RD  => INSN_OPCODE(I_FMAX ISET_ARM64 FM_MAX A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMAX, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4bd(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 110001 RN RD  => INSN_OPCODE(I_FMAXNM ISET_ARM64 FM_MAX A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMAXNM, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4be(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 110001 RN RD  => INSN_OPCODE(I_FMAXNMP ISET_ARM64 FM_MAX A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMAXNMP, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4bf(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 111101 RN RD  => INSN_OPCODE(I_FMAXP ISET_ARM64 FM_MAX A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMAXP, ISET_ARM64, FM_MAX, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 111101 RN RD  => INSN_OPCODE(I_FMIN ISET_ARM64 FM_MIN A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMIN, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 110001 RN RD  => INSN_OPCODE(I_FMINNM ISET_ARM64 FM_MIN A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMINNM, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110101 RM 110001 RN RD  => INSN_OPCODE(I_FMINNMP ISET_ARM64 FM_MIN A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMINNMP, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110101 RM 111101 RN RD  => INSN_OPCODE(I_FMINP ISET_ARM64 FM_MIN A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMINP, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 110011 RN RD  => INSN_OPCODE(I_FMLA ISET_ARM64 FM_FMA A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_828, I_FMLA, ISET_ARM64, FM_FMA, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_829 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 110011 RN RD  => INSN_OPCODE(I_FMLS ISET_ARM64 FM_FMS A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_829, mcr_827, mcr_828, I_FMLS, ISET_ARM64, FM_FMS, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_829, DATASZ_QWORD, READ_WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 110111 RN RD  => INSN_OPCODE(I_FMUL ISET_ARM64 FM_MUL A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMUL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 110111 RN RD  => INSN_OPCODE(I_FMULX ISET_ARM64 FM_MUL A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FMULX, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 111111 RN RD  => INSN_OPCODE(I_FRECPS ISET_ARM64 FM_RCP A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FRECPS, ISET_ARM64, FM_RCP, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4c9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 111111 RN RD  => INSN_OPCODE(I_FRSQRTS ISET_ARM64 FM_SQRT A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FRSQRTS, ISET_ARM64, FM_SQRT, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ca(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 110101 RN RD  => INSN_OPCODE(I_FSUB ISET_ARM64 FM_SUB A_NA S_SIMD T_FP T_FP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_FSUB, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_FP, T_FP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4cb(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110001 RM 100111 RN RD  => INSN_OPCODE(I_MUL ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_16b DATASZ_16b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_MUL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4cc(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110011 RM 100111 RN RD  => INSN_OPCODE(I_MUL ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_32b DATASZ_32b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_MUL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4cd(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 100111 RN RD  => INSN_OPCODE(I_MUL ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_64b DATASZ_64b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_MUL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_64b, DATASZ_64b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4ce(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110111 RM 000111 RN RD  => INSN_OPCODE(I_ORN ISET_ARM64 FM_OR A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_ORN, ISET_ARM64, FM_OR, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4cf(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 000111 RN RD  => INSN_OPCODE(I_ORR ISET_ARM64 FM_OR A_NA S_SIMD T_BIT T_BIT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_ORR, ISET_ARM64, FM_OR, A_NA, S_SIMD, T_BIT, T_BIT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4d0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110001 RM 100111 RN RD  => INSN_OPCODE(I_PMUL ISET_ARM64 FM_MUL A_NA S_SIMD T_INT T_INT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_PMUL, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_INT, T_INT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4d1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 111001 RN RD  => INSN_OPCODE(I_SCVTF ISET_ARM64 FM_CVT A_NA S_SIMD T_FP T_SFXP DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_SCVTF, ISET_ARM64, FM_CVT, A_NA, S_SIMD, T_FP, T_SFXP, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4d2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 00111100001 IMM3 010101 RN RD  => INSN_OPCODE(I_SHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_SHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4d3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 0011110001 IMM4 010101 RN RD  => INSN_OPCODE(I_SHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_SHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4d4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 001111001 IMM5 010101 RN RD  => INSN_OPCODE(I_SHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_SHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4d5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73d = NULL,*mcr_ffffffcc = NULL,*mcr_ffffffa2 = NULL;
	/*template:	0 Q 10111100001 IMM3 010101 RN RD  => INSN_OPCODE(I_SLI ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_8b DATASZ_8b DATASZ_VAR RW8Bto16B )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73d, I_SLI, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_8b, DATASZ_8b, DATASZ_VAR, RW8Bto16B, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73d, mcr_ffffffcc, DATASZ_3b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcc, mcr_ffffffa2, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa2, DATASZ_UNDEF, vals[BDFVar__IMM3 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4d6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_73e = NULL,*mcr_ffffffcb = NULL,*mcr_ffffffa1 = NULL;
	/*template:	0 Q 1011110001 IMM4 010101 RN RD  => INSN_OPCODE(I_SLI ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_73e, I_SLI, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_73e, mcr_ffffffcb, DATASZ_4b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffcb, mcr_ffffffa1, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa1, DATASZ_UNDEF, vals[BDFVar__IMM4 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4d7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_735 = NULL,*mcr_ffffffce = NULL,*mcr_ffffffa4 = NULL;
	/*template:	0 Q 101111001 IMM5 010101 RN RD  => INSN_OPCODE(I_SLI ISET_ARM64 FM_SHIFT A_NA S_SIMD T_INT T_INT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_735, I_SLI, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_INT, T_INT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_IMMEDIATE_1200(found, mcr_735, mcr_ffffffce, DATASZ_5b, READ);}
	if (found == TRUE) {
		if (found == TRUE) {INCREMENT_1100(found, mcr_ffffffce, mcr_ffffffa4, DATASZ_UNDEF);}
	if (found == TRUE) {
		if (found == TRUE) {ONE_COMPLEMENT_0101(found, mcr_ffffffa4, DATASZ_UNDEF, vals[BDFVar__IMM5 - BDFVar__VARNUMBER]);}
	}
	}
	}
	return found;
}
int arm64_encoder_4d8(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110011 RM 101101 RN RD  => INSN_OPCODE(I_SQDMULH ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_SQDMULH, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4d9(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110101 RM 101101 RN RD  => INSN_OPCODE(I_SQDMULH ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_SQDMULH, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4da(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110011 RM 101101 RN RD  => INSN_OPCODE(I_SQRDMULH ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_16b DATASZ_16b DATASZ_VAR RW4Hto8H )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_SQRDMULH, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_16b, DATASZ_16b, DATASZ_VAR, RW4Hto8H, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4db(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110101 RM 101101 RN RD  => INSN_OPCODE(I_SQRDMULH ISET_ARM64 FM_MUL A_NA S_SIMD T_SINT T_SINT DATASZ_32b DATASZ_32b DATASZ_VAR RW2Sto4S )*/
	(void)vars;
	int found = TRUE;
	INSN_OPCODE_3b01(found, input, mcr_826, mcr_827, mcr_828, I_SQRDMULH, ISET_ARM64, FM_MUL, A_NA, S_SIMD, T_SINT, T_SINT, DATASZ_32b, DATASZ_32b, DATASZ_VAR, RW2Sto4S, vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
#endif
#ifdef INSN_OPCODE_3b11
int arm64_encoder_4dc(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 0 RM 011110 RN RD  => INSN_OPCODE(I_ZIP2 ISET_ARM64 FM_CRYPTO A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_ZIP2, ISET_ARM64, FM_CRYPTO, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4dd(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 0 RM 001110 RN RD  => INSN_OPCODE(I_ZIP1 ISET_ARM64 FM_CRYPTO A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_ZIP1, ISET_ARM64, FM_CRYPTO, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4de(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 0 RM 010110 RN RD  => INSN_OPCODE(I_UZP2 ISET_ARM64 FM_CRYPTO A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UZP2, ISET_ARM64, FM_CRYPTO, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4df(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 001110 AS 0 RM 000110 RN RD  => INSN_OPCODE(I_UZP1 ISET_ARM64 FM_CRYPTO A_NA S_SIMD T_UNDEF T_UNDEF DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UZP1, ISET_ARM64, FM_CRYPTO, A_NA, S_SIMD, T_UNDEF, T_UNDEF, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e0(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 010001 RN RD  => INSN_OPCODE(I_USHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_USHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e1(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 010101 RN RD  => INSN_OPCODE(I_URSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_URSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e2(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 000101 RN RD  => INSN_OPCODE(I_URHADD ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_URHADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e3(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 001011 RN RD  => INSN_OPCODE(I_UQSUB ISET_ARM64 FM_SUB A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UQSUB, ISET_ARM64, FM_SUB, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e4(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 010011 RN RD  => INSN_OPCODE(I_UQSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UQSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e5(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 010111 RN RD  => INSN_OPCODE(I_UQRSHL ISET_ARM64 FM_SHIFT A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UQRSHL, ISET_ARM64, FM_SHIFT, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e6(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 000011 RN RD  => INSN_OPCODE(I_UQADD ISET_ARM64 FM_ADD A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UQADD, ISET_ARM64, FM_ADD, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
int arm64_encoder_4e7(void* input, void** vars, paramcoding_t* vals) {
	void *mcr_826 = NULL,*mcr_827 = NULL,*mcr_828 = NULL;
	/*template:	0 Q 101110 AS 1 RM 101011 RN RD  => INSN_OPCODE(I_UMINP ISET_ARM64 FM_MIN A_NA S_SIMD T_UINT T_UINT DATASZ_VAR DATASZ_VAR DATASZ_VAR RW8Bto4S )*/
	int found = TRUE;
	INSN_OPCODE_3b11(found, input, mcr_826, mcr_827, mcr_828, I_UMINP, ISET_ARM64, FM_MIN, A_NA, S_SIMD, T_UINT, T_UINT, DATASZ_VAR, DATASZ_VAR, DATASZ_VAR, RW8Bto4S, vars[BDFVar__AS], vals[BDFVar__Q - BDFVar__VARNUMBER]);
	if (found == TRUE) {
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_826, DATASZ_QWORD, WRITE, vals[BDFVar__RD - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_827, DATASZ_QWORD, READ, vals[BDFVar__RN - BDFVar__VARNUMBER]);}
		if (found == TRUE) {OPRN_REGISTER_SIMD_VECTOR_0201(found, mcr_828, DATASZ_QWORD, READ, vals[BDFVar__RM - BDFVar__VARNUMBER]);}
	}
	return found;
}
#endif
