{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670003721321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670003721331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:55:21 2022 " "Processing started: Fri Dec 02 11:55:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670003721331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003721331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROYECTO3 -c PROYECTO3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROYECTO3 -c PROYECTO3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003721331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670003722029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670003722030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfm-arqdivfm " "Found design unit 1: divfm-arqdivfm" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divfm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744672 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfm " "Found entity 1: divfm" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divfm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-arqen " "Found design unit 1: entrada-arqen" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/entrada.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744674 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/entrada.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-arqest " "Found design unit 1: estados-arqest" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/estados.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744676 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/estados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arqmov " "Found design unit 1: movimiento-arqmov" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/movimiento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744678 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/movimiento.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul2x1-arq " "Found design unit 1: mul2x1-arq" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mul2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744679 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul2x1 " "Found entity 1: mul2x1" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mul2x1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulsuma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mulsuma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul2x1sum-arq " "Found design unit 1: mul2x1sum-arq" {  } { { "mulsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mulsuma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744681 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul2x1sum " "Found entity 1: mul2x1sum" {  } { { "mulsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/mulsuma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma-arq " "Found design unit 1: suma-arq" {  } { { "suma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/suma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744684 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/suma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arq " "Found design unit 1: UL-arq" {  } { { "UL.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/UL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744685 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/UL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unionsuma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unionsuma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unionsuma-arq " "Found design unit 1: unionsuma-arq" {  } { { "unionsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744688 ""} { "Info" "ISGN_ENTITY_NAME" "1 unionSuma " "Found entity 1: unionSuma" {  } { { "unionsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yo-arq " "Found design unit 1: yo-arq" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744690 ""} { "Info" "ISGN_ENTITY_NAME" "1 yo " "Found entity 1: yo" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-arqtrigger " "Found design unit 1: trigger-arqtrigger" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744692 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arqsenal " "Found design unit 1: senal-arqsenal" {  } { { "senal.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/senal.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744695 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/senal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf3-arqdivf " "Found design unit 1: divf3-arqdivf" {  } { { "divf3.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divf3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744697 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf3 " "Found entity 1: divf3" {  } { { "divf3.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/divf3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arqcontador " "Found design unit 1: contador-arqcontador" {  } { { "contador.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744699 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670003744699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "yo " "Elaborating entity \"yo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670003744757 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Co yo.vhd(13) " "VHDL Signal Declaration warning at yo.vhd(13): used implicit default value for signal \"Co\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670003744759 "|yo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A yo.vhd(23) " "VHDL Signal Declaration warning at yo.vhd(23): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670003744759 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salalu yo.vhd(49) " "VHDL Process Statement warning at yo.vhd(49): signal \"salalu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "velocidad yo.vhd(51) " "VHDL Process Statement warning at yo.vhd(51): signal \"velocidad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stat yo.vhd(62) " "VHDL Process Statement warning at yo.vhd(62): signal \"stat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "velocidad yo.vhd(44) " "VHDL Process Statement warning at yo.vhd(44): inferring latch(es) for signal or variable \"velocidad\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stat yo.vhd(44) " "VHDL Process Statement warning at yo.vhd(44): inferring latch(es) for signal or variable \"stat\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salalu yo.vhd(72) " "VHDL Process Statement warning at yo.vhd(72): signal \"salalu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stat yo.vhd(75) " "VHDL Process Statement warning at yo.vhd(75): signal \"stat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stat yo.vhd(67) " "VHDL Process Statement warning at yo.vhd(67): inferring latch(es) for signal or variable \"stat\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[0\] yo.vhd(67) " "Inferred latch for \"stat\[0\]\" at yo.vhd(67)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[1\] yo.vhd(67) " "Inferred latch for \"stat\[1\]\" at yo.vhd(67)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[2\] yo.vhd(67) " "Inferred latch for \"stat\[2\]\" at yo.vhd(67)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[3\] yo.vhd(44) " "Inferred latch for \"stat\[3\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[0\] yo.vhd(44) " "Inferred latch for \"velocidad\[0\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[1\] yo.vhd(44) " "Inferred latch for \"velocidad\[1\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744760 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[2\] yo.vhd(44) " "Inferred latch for \"velocidad\[2\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[3\] yo.vhd(44) " "Inferred latch for \"velocidad\[3\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[4\] yo.vhd(44) " "Inferred latch for \"velocidad\[4\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[5\] yo.vhd(44) " "Inferred latch for \"velocidad\[5\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[6\] yo.vhd(44) " "Inferred latch for \"velocidad\[6\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[7\] yo.vhd(44) " "Inferred latch for \"velocidad\[7\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[8\] yo.vhd(44) " "Inferred latch for \"velocidad\[8\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[9\] yo.vhd(44) " "Inferred latch for \"velocidad\[9\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[10\] yo.vhd(44) " "Inferred latch for \"velocidad\[10\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[11\] yo.vhd(44) " "Inferred latch for \"velocidad\[11\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[12\] yo.vhd(44) " "Inferred latch for \"velocidad\[12\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[13\] yo.vhd(44) " "Inferred latch for \"velocidad\[13\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[14\] yo.vhd(44) " "Inferred latch for \"velocidad\[14\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[15\] yo.vhd(44) " "Inferred latch for \"velocidad\[15\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[16\] yo.vhd(44) " "Inferred latch for \"velocidad\[16\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[17\] yo.vhd(44) " "Inferred latch for \"velocidad\[17\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[18\] yo.vhd(44) " "Inferred latch for \"velocidad\[18\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744761 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[19\] yo.vhd(44) " "Inferred latch for \"velocidad\[19\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[20\] yo.vhd(44) " "Inferred latch for \"velocidad\[20\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[21\] yo.vhd(44) " "Inferred latch for \"velocidad\[21\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[22\] yo.vhd(44) " "Inferred latch for \"velocidad\[22\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[23\] yo.vhd(44) " "Inferred latch for \"velocidad\[23\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[24\] yo.vhd(44) " "Inferred latch for \"velocidad\[24\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[25\] yo.vhd(44) " "Inferred latch for \"velocidad\[25\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[26\] yo.vhd(44) " "Inferred latch for \"velocidad\[26\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[27\] yo.vhd(44) " "Inferred latch for \"velocidad\[27\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[28\] yo.vhd(44) " "Inferred latch for \"velocidad\[28\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[29\] yo.vhd(44) " "Inferred latch for \"velocidad\[29\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[30\] yo.vhd(44) " "Inferred latch for \"velocidad\[30\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[31\] yo.vhd(44) " "Inferred latch for \"velocidad\[31\]\" at yo.vhd(44)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744762 "|yo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "unionSuma unionSuma:u1 A:arq " "Elaborating entity \"unionSuma\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\"" {  } { { "yo.vhd" "u1" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mul2x1sum unionSuma:u1\|mul2x1sum:u1 A:arq " "Elaborating entity \"mul2x1sum\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\|mul2x1sum:u1\"" {  } { { "unionsuma.vhd" "u1" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "suma unionSuma:u1\|suma:u2 A:arq " "Elaborating entity \"suma\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\|suma:u2\"" {  } { { "unionsuma.vhd" "u2" { Text "C:/Users/miria/VLSI/PROYECTO3/unionsuma.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL UL:u2 A:arq " "Elaborating entity \"UL\" using architecture \"A:arq\" for hierarchy \"UL:u2\"" {  } { { "yo.vhd" "u2" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mul2x1 mul2x1:u3 A:arq " "Elaborating entity \"mul2x1\" using architecture \"A:arq\" for hierarchy \"mul2x1:u3\"" {  } { { "yo.vhd" "u3" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divfm divfm:u4 A:arqdivfm " "Elaborating entity \"divfm\" using architecture \"A:arqdivfm\" for hierarchy \"divfm:u4\"" {  } { { "yo.vhd" "u4" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divfm divfm:u5 A:arqdivfm " "Elaborating entity \"divfm\" using architecture \"A:arqdivfm\" for hierarchy \"divfm:u5\"" {  } { { "yo.vhd" "u5" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "entrada entrada:u6 A:arqen " "Elaborating entity \"entrada\" using architecture \"A:arqen\" for hierarchy \"entrada:u6\"" {  } { { "yo.vhd" "u6" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estados estados:u7 A:arqest " "Elaborating entity \"estados\" using architecture \"A:arqest\" for hierarchy \"estados:u7\"" {  } { { "yo.vhd" "u7" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744780 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir estados.vhd(33) " "VHDL Process Statement warning at estados.vhd(33): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/estados.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744781 "|yo|estados:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u8 A:arqmov " "Elaborating entity \"movimiento\" using architecture \"A:arqmov\" for hierarchy \"movimiento:u8\"" {  } { { "yo.vhd" "u8" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf3 divf3:u9 A:arqdivf " "Elaborating entity \"divf3\" using architecture \"A:arqdivf\" for hierarchy \"divf3:u9\"" {  } { { "yo.vhd" "u9" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u10 A:arqsenal " "Elaborating entity \"senal\" using architecture \"A:arqsenal\" for hierarchy \"senal:u10\"" {  } { { "yo.vhd" "u10" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "trigger trigger:u11 A:arqtrigger " "Elaborating entity \"trigger\" using architecture \"A:arqtrigger\" for hierarchy \"trigger:u11\"" {  } { { "yo.vhd" "u11" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744786 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst trigger.vhd(14) " "VHDL Process Statement warning at trigger.vhd(14): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744787 "|yo|trigger:u11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "echo trigger.vhd(16) " "VHDL Process Statement warning at trigger.vhd(16): signal \"echo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670003744787 "|yo|trigger:u11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida trigger.vhd(12) " "VHDL Process Statement warning at trigger.vhd(12): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670003744787 "|yo|trigger:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida trigger.vhd(12) " "Inferred latch for \"salida\" at trigger.vhd(12)" {  } { { "trigger.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/trigger.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003744787 "|yo|trigger:u11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador contador:u12 A:arqcontador " "Elaborating entity \"contador\" using architecture \"A:arqcontador\" for hierarchy \"contador:u12\"" {  } { { "yo.vhd" "u12" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003744788 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "entrada:u6\|Mux2 " "Found clock multiplexer entrada:u6\|Mux2" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/entrada.vhd" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670003745093 "|yo|entrada:u6|Mux2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670003745093 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[3\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[3\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[4\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[4\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[5\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[5\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[6\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[6\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[7\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[7\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[8\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[8\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[9\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[9\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[10\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[10\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[11\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[11\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[12\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[12\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[13\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[13\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[14\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[14\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[15\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[15\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[16\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[16\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[17\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[17\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[18\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[18\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[19\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[19\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[20\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[20\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[21\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[21\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[22\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[22\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[23\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[23\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[24\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[24\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[25\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[25\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[26\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[26\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[27\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[27\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[28\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[28\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[29\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[29\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[30\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[30\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670003745524 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670003745524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Co GND " "Pin \"Co\" is stuck at GND" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO3/yo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670003745578 "|yo|Co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670003745578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670003745661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670003746747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670003746747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670003746941 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670003746941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670003746941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670003746941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670003747005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:55:47 2022 " "Processing ended: Fri Dec 02 11:55:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670003747005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670003747005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670003747005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670003747005 ""}
