C:/riscv-project/Risc-v-Pipeline/design/mux2.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/mux2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux2

Top level modules:
	mux2

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/mux4.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/mux4.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux4

Top level modules:
	mux4

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/Memoria32Data.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/Memoria32Data.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Memoria32Data

Top level modules:
	Memoria32Data

} {} {}} C:/riscv-project/Risc-v-Pipeline/verif/tb_top.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/verif/tb_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/instructionmemory.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/instructionmemory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instructionmemory

Top level modules:
	instructionmemory

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/RegFile.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/RegFile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegFile

Top level modules:
	RegFile

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/Memoria32.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/Memoria32.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Memoria32

Top level modules:
	Memoria32

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/ramOnChipData.v {1 {vlog -work work -stats=none C:/riscv-project/Risc-v-Pipeline/design/ramOnChipData.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ramOnChipData

Top level modules:
	ramOnChipData

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/adder.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/HazardDetection.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/HazardDetection.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module HazardDetection

Top level modules:
	HazardDetection

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/ramOnChip32.v {1 {vlog -work work -stats=none C:/riscv-project/Risc-v-Pipeline/design/ramOnChip32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ramOnChip32

Top level modules:
	ramOnChip32

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/flopr.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/flopr.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module flopr

Top level modules:
	flopr

} {} {}} C:/riscv-project/Risc-v-Pipeline/design/ForwardingUnit.sv {1 {vlog -work work -sv -stats=none C:/riscv-project/Risc-v-Pipeline/design/ForwardingUnit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ForwardingUnit

Top level modules:
	ForwardingUnit

} {} {}}
