0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/asynchronous 3 bit up counter using struc. modelling/asyn_tb.v,1750494793,verilog,,,,asyn_tb,,,,,,,,
F:/Sillycon/Code/RTL/asynchronous 3 bit up counter using struc. modelling/asynchronous 3 bit up counter using struc. modelling.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/asynchronous 3 bit up counter using struc. modelling/design.v,1750494833,verilog,,F:/Sillycon/Code/RTL/asynchronous 3 bit up counter using struc. modelling/asyn_tb.v,,T_ff_str;asyn_cunt,,,,,,,,
