
TGR2019_DAY1_HW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a204  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  0800a398  0800a398  0001a398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a9b8  0800a9b8  0001a9b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a9c0  0800a9c0  0001a9c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a9c4  0800a9c4  0001a9c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006e8  20000000  0800a9c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000808  200006e8  0800b0b0  000206e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000ef0  0800b0b0  00020ef0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000206e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00037182  00000000  00000000  00020718  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000060c1  00000000  00000000  0005789a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0001d2cb  00000000  00000000  0005d95b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001e28  00000000  00000000  0007ac28  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000023d8  00000000  00000000  0007ca50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0001050e  00000000  00000000  0007ee28  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000c00c  00000000  00000000  0008f336  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0009b342  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006c40  00000000  00000000  0009b3c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  000a2000  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  000a209c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006e8 	.word	0x200006e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a37c 	.word	0x0800a37c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006ec 	.word	0x200006ec
 80001cc:	0800a37c 	.word	0x0800a37c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <I2Cx_Init.constprop.8>:
/**
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 8000eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
{
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
  i2c_handler->Init.OwnAddress1      = 0;
 8000eb2:	482a      	ldr	r0, [pc, #168]	; (8000f5c <I2Cx_Init.constprop.8+0xac>)
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000eb4:	4c2a      	ldr	r4, [pc, #168]	; (8000f60 <I2Cx_Init.constprop.8+0xb0>)
  i2c_handler->Init.OwnAddress1      = 0;
 8000eb6:	4b2b      	ldr	r3, [pc, #172]	; (8000f64 <I2Cx_Init.constprop.8+0xb4>)
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000eb8:	4d2b      	ldr	r5, [pc, #172]	; (8000f68 <I2Cx_Init.constprop.8+0xb8>)
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000eba:	4f2c      	ldr	r7, [pc, #176]	; (8000f6c <I2Cx_Init.constprop.8+0xbc>)
  i2c_handler->Init.OwnAddress1      = 0;
 8000ebc:	2600      	movs	r6, #0
 8000ebe:	e884 0049 	stmia.w	r4, {r0, r3, r6}
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	60e2      	str	r2, [r4, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000ec6:	6126      	str	r6, [r4, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000ec8:	6166      	str	r6, [r4, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000eca:	61e6      	str	r6, [r4, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000ecc:	6226      	str	r6, [r4, #32]
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000ece:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000ed6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 8000ed8:	b089      	sub	sp, #36	; 0x24
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000ee2:	9205      	str	r2, [sp, #20]
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000ee4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ee8:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000eea:	2312      	movs	r3, #18
 8000eec:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000ef2:	a903      	add	r1, sp, #12
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000ef4:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000ef6:	4638      	mov	r0, r7
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000ef8:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000efa:	f000 fdd1 	bl	8001aa0 <HAL_GPIO_Init>
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000efe:	a903      	add	r1, sp, #12
 8000f00:	4638      	mov	r0, r7
 8000f02:	f000 fdcd 	bl	8001aa0 <HAL_GPIO_Init>
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000f06:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f0c:	65ab      	str	r3, [r5, #88]	; 0x58
 8000f0e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f14:	9302      	str	r3, [sp, #8]
 8000f16:	9b02      	ldr	r3, [sp, #8]
  DISCOVERY_I2Cx_FORCE_RESET();
 8000f18:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000f1a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f1e:	63ab      	str	r3, [r5, #56]	; 0x38
  DISCOVERY_I2Cx_RELEASE_RESET();
 8000f20:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000f22:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000f26:	63ab      	str	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000f28:	4632      	mov	r2, r6
 8000f2a:	210f      	movs	r1, #15
 8000f2c:	2021      	movs	r0, #33	; 0x21
 8000f2e:	f000 fcc1 	bl	80018b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000f32:	2021      	movs	r0, #33	; 0x21
 8000f34:	f000 fcf2 	bl	800191c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000f38:	4632      	mov	r2, r6
 8000f3a:	210f      	movs	r1, #15
 8000f3c:	2022      	movs	r0, #34	; 0x22
 8000f3e:	f000 fcb9 	bl	80018b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000f42:	2022      	movs	r0, #34	; 0x22
 8000f44:	f000 fcea 	bl	800191c <HAL_NVIC_EnableIRQ>

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
  HAL_I2C_Init(i2c_handler);
 8000f48:	4620      	mov	r0, r4
 8000f4a:	f001 f8b5 	bl	80020b8 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8000f4e:	4631      	mov	r1, r6
 8000f50:	4620      	mov	r0, r4
 8000f52:	f001 fbbb 	bl	80026cc <HAL_I2CEx_ConfigAnalogFilter>
}
 8000f56:	b009      	add	sp, #36	; 0x24
 8000f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40005800 	.word	0x40005800
 8000f60:	200007cc 	.word	0x200007cc
 8000f64:	00702681 	.word	0x00702681
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	48000400 	.word	0x48000400

08000f70 <BSP_LED_Toggle>:
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000f70:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <BSP_LED_Toggle+0x10>)
 8000f72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f76:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000f7a:	f000 bf0c 	b.w	8001d96 <HAL_GPIO_TogglePin>
 8000f7e:	bf00      	nop
 8000f80:	20000004 	.word	0x20000004

08000f84 <BSP_PB_Init>:
{
 8000f84:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000f86:	4b1a      	ldr	r3, [pc, #104]	; (8000ff0 <BSP_PB_Init+0x6c>)
 8000f88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f8a:	f042 0204 	orr.w	r2, r2, #4
 8000f8e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f92:	f003 0304 	and.w	r3, r3, #4
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	9b00      	ldr	r3, [sp, #0]
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000f9a:	b981      	cbnz	r1, 8000fbe <BSP_PB_Init+0x3a>
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000f9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fa0:	9301      	str	r3, [sp, #4]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	9303      	str	r3, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000faa:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <BSP_PB_Init+0x70>)
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000fac:	9102      	str	r1, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000fae:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000fb2:	a901      	add	r1, sp, #4
 8000fb4:	f000 fd74 	bl	8001aa0 <HAL_GPIO_Init>
}
 8000fb8:	b007      	add	sp, #28
 8000fba:	f85d fb04 	ldr.w	pc, [sp], #4
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000fbe:	2901      	cmp	r1, #1
 8000fc0:	d1fa      	bne.n	8000fb8 <BSP_PB_Init+0x34>
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000fc2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fc6:	9301      	str	r3, [sp, #4]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	9304      	str	r3, [sp, #16]
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000fcc:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <BSP_PB_Init+0x74>)
 8000fce:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000fd0:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <BSP_PB_Init+0x70>)
    gpio_init_structure.Pull = GPIO_PULLUP;
 8000fd2:	9103      	str	r1, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000fd4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000fd8:	a901      	add	r1, sp, #4
 8000fda:	f000 fd61 	bl	8001aa0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	210f      	movs	r1, #15
 8000fe2:	2028      	movs	r0, #40	; 0x28
 8000fe4:	f000 fc66 	bl	80018b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000fe8:	2028      	movs	r0, #40	; 0x28
 8000fea:	f000 fc97 	bl	800191c <HAL_NVIC_EnableIRQ>
}
 8000fee:	e7e3      	b.n	8000fb8 <BSP_PB_Init+0x34>
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	20000000 	.word	0x20000000
 8000ff8:	10110000 	.word	0x10110000

08000ffc <SENSOR_IO_Init>:
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
  I2Cx_Init(&hI2cHandler);
 8000ffc:	f7ff bf58 	b.w	8000eb0 <I2Cx_Init.constprop.8>

08001000 <SENSOR_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001000:	b510      	push	{r4, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	ac06      	add	r4, sp, #24
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 800100a:	f804 2d01 	strb.w	r2, [r4, #-1]!
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800100e:	9302      	str	r3, [sp, #8]
 8001010:	2301      	movs	r3, #1
 8001012:	460a      	mov	r2, r1
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	4601      	mov	r1, r0
 8001018:	9400      	str	r4, [sp, #0]
 800101a:	4805      	ldr	r0, [pc, #20]	; (8001030 <SENSOR_IO_Write+0x30>)
 800101c:	f001 f9e0 	bl	80023e0 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8001020:	b120      	cbz	r0, 800102c <SENSOR_IO_Write+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 8001022:	4803      	ldr	r0, [pc, #12]	; (8001030 <SENSOR_IO_Write+0x30>)
 8001024:	f001 f899 	bl	800215a <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8001028:	f7ff ff42 	bl	8000eb0 <I2Cx_Init.constprop.8>
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
}
 800102c:	b006      	add	sp, #24
 800102e:	bd10      	pop	{r4, pc}
 8001030:	200007cc 	.word	0x200007cc

08001034 <SENSOR_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001034:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t read_value = 0;
 8001036:	aa06      	add	r2, sp, #24
 8001038:	2300      	movs	r3, #0
 800103a:	f802 3d01 	strb.w	r3, [r2, #-1]!
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800103e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001042:	9302      	str	r3, [sp, #8]
 8001044:	2301      	movs	r3, #1
 8001046:	e88d 000c 	stmia.w	sp, {r2, r3}
 800104a:	460a      	mov	r2, r1
 800104c:	4601      	mov	r1, r0
 800104e:	4807      	ldr	r0, [pc, #28]	; (800106c <SENSOR_IO_Read+0x38>)
 8001050:	f001 fa7e 	bl	8002550 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8001054:	b120      	cbz	r0, 8001060 <SENSOR_IO_Read+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <SENSOR_IO_Read+0x38>)
 8001058:	f001 f87f 	bl	800215a <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 800105c:	f7ff ff28 	bl	8000eb0 <I2Cx_Init.constprop.8>

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);

  return read_value;
}
 8001060:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8001064:	b007      	add	sp, #28
 8001066:	f85d fb04 	ldr.w	pc, [sp], #4
 800106a:	bf00      	nop
 800106c:	200007cc 	.word	0x200007cc

08001070 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001070:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001072:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8001076:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
 800107a:	460a      	mov	r2, r1
 800107c:	2301      	movs	r3, #1
 800107e:	4601      	mov	r1, r0
 8001080:	4806      	ldr	r0, [pc, #24]	; (800109c <SENSOR_IO_ReadMultiple+0x2c>)
 8001082:	f001 fa65 	bl	8002550 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8001086:	4604      	mov	r4, r0
 8001088:	b120      	cbz	r0, 8001094 <SENSOR_IO_ReadMultiple+0x24>
  HAL_I2C_DeInit(i2c_handler);
 800108a:	4804      	ldr	r0, [pc, #16]	; (800109c <SENSOR_IO_ReadMultiple+0x2c>)
 800108c:	f001 f865 	bl	800215a <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8001090:	f7ff ff0e 	bl	8000eb0 <I2Cx_Init.constprop.8>
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
}
 8001094:	4620      	mov	r0, r4
 8001096:	b004      	add	sp, #16
 8001098:	bd10      	pop	{r4, pc}
 800109a:	bf00      	nop
 800109c:	200007cc 	.word	0x200007cc

080010a0 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80010a0:	b510      	push	{r4, lr}
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80010a2:	4c07      	ldr	r4, [pc, #28]	; (80010c0 <BSP_ACCELERO_Init+0x20>)
 80010a4:	68a3      	ldr	r3, [r4, #8]
 80010a6:	4798      	blx	r3
 80010a8:	286a      	cmp	r0, #106	; 0x6a
 80010aa:	d107      	bne.n	80010bc <BSP_ACCELERO_Init+0x1c>
    ret = ACCELERO_ERROR;
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80010ac:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <BSP_ACCELERO_Init+0x24>)
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80010ae:	f244 4030 	movw	r0, #17456	; 0x4430
    AccelerometerDrv = &Lsm6dslAccDrv;
 80010b2:	601c      	str	r4, [r3, #0]
    AccelerometerDrv->Init(ctrl);
 80010b4:	6823      	ldr	r3, [r4, #0]
 80010b6:	4798      	blx	r3
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80010b8:	2000      	movs	r0, #0
 80010ba:	bd10      	pop	{r4, pc}
    ret = ACCELERO_ERROR;
 80010bc:	2001      	movs	r0, #1
  }  

  return ret;
}
 80010be:	bd10      	pop	{r4, pc}
 80010c0:	20000064 	.word	0x20000064
 80010c4:	20000704 	.word	0x20000704

080010c8 <BSP_ACCELERO_AccGetXYZ>:
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
  if(AccelerometerDrv != NULL)
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <BSP_ACCELERO_AccGetXYZ+0x10>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	b113      	cbz	r3, 80010d4 <BSP_ACCELERO_AccGetXYZ+0xc>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80010ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d0:	b103      	cbz	r3, 80010d4 <BSP_ACCELERO_AccGetXYZ+0xc>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80010d2:	4718      	bx	r3
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	20000704 	.word	0x20000704

080010dc <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 80010dc:	b510      	push	{r4, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80010de:	4c07      	ldr	r4, [pc, #28]	; (80010fc <BSP_GYRO_Init+0x20>)
 80010e0:	68a3      	ldr	r3, [r4, #8]
 80010e2:	4798      	blx	r3
 80010e4:	286a      	cmp	r0, #106	; 0x6a
 80010e6:	d107      	bne.n	80010f8 <BSP_GYRO_Init+0x1c>
    ret = GYRO_ERROR;
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 80010e8:	4b05      	ldr	r3, [pc, #20]	; (8001100 <BSP_GYRO_Init+0x24>)

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 80010ea:	f244 403c 	movw	r0, #17468	; 0x443c
    GyroscopeDrv = &Lsm6dslGyroDrv;
 80010ee:	601c      	str	r4, [r3, #0]
    GyroscopeDrv->Init(ctrl);
 80010f0:	6823      	ldr	r3, [r4, #0]
 80010f2:	4798      	blx	r3
    
    ret = GYRO_OK;
 80010f4:	2000      	movs	r0, #0
 80010f6:	bd10      	pop	{r4, pc}
    ret = GYRO_ERROR;
 80010f8:	2001      	movs	r0, #1
  }
  
  return ret;
}
 80010fa:	bd10      	pop	{r4, pc}
 80010fc:	20000098 	.word	0x20000098
 8001100:	20000708 	.word	0x20000708

08001104 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
  if(GyroscopeDrv != NULL)
 8001104:	4b03      	ldr	r3, [pc, #12]	; (8001114 <BSP_GYRO_GetXYZ+0x10>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	b113      	cbz	r3, 8001110 <BSP_GYRO_GetXYZ+0xc>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 800110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110c:	b103      	cbz	r3, 8001110 <BSP_GYRO_GetXYZ+0xc>
    {
      GyroscopeDrv->GetXYZ(pfData);
 800110e:	4718      	bx	r3
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	20000708 	.word	0x20000708

08001118 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001118:	b510      	push	{r4, lr}
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800111a:	4c07      	ldr	r4, [pc, #28]	; (8001138 <BSP_HSENSOR_Init+0x20>)
 800111c:	20be      	movs	r0, #190	; 0xbe
 800111e:	6863      	ldr	r3, [r4, #4]
 8001120:	4798      	blx	r3
 8001122:	28bc      	cmp	r0, #188	; 0xbc
 8001124:	d106      	bne.n	8001134 <BSP_HSENSOR_Init+0x1c>
  {
    ret = HSENSOR_ERROR;
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001126:	4b05      	ldr	r3, [pc, #20]	; (800113c <BSP_HSENSOR_Init+0x24>)
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001128:	20be      	movs	r0, #190	; 0xbe
    Hsensor_drv = &HTS221_H_Drv;
 800112a:	601c      	str	r4, [r3, #0]
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001130:	2000      	movs	r0, #0
 8001132:	bd10      	pop	{r4, pc}
    ret = HSENSOR_ERROR;
 8001134:	2001      	movs	r0, #1
  }
  
  return ret;
}
 8001136:	bd10      	pop	{r4, pc}
 8001138:	20000008 	.word	0x20000008
 800113c:	2000070c 	.word	0x2000070c

08001140 <BSP_HSENSOR_ReadHumidity>:
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001140:	4b02      	ldr	r3, [pc, #8]	; (800114c <BSP_HSENSOR_ReadHumidity+0xc>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	20be      	movs	r0, #190	; 0xbe
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	4718      	bx	r3
 800114a:	bf00      	nop
 800114c:	2000070c 	.word	0x2000070c

08001150 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8001150:	b537      	push	{r0, r1, r2, r4, r5, lr}
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8001152:	4d0f      	ldr	r5, [pc, #60]	; (8001190 <BSP_MAGNETO_Init+0x40>)
 8001154:	68ab      	ldr	r3, [r5, #8]
 8001156:	4798      	blx	r3
 8001158:	283d      	cmp	r0, #61	; 0x3d
 800115a:	d117      	bne.n	800118c <BSP_MAGNETO_Init+0x3c>
    ret = MAGNETO_ERROR;
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 800115c:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <BSP_MAGNETO_Init+0x44>)
 800115e:	601d      	str	r5, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001160:	2358      	movs	r3, #88	; 0x58
 8001162:	f88d 3000 	strb.w	r3, [sp]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8001166:	2308      	movs	r3, #8
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001168:	2400      	movs	r4, #0
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 800116a:	f88d 3003 	strb.w	r3, [sp, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 800116e:	2340      	movs	r3, #64	; 0x40
 8001170:	f88d 3004 	strb.w	r3, [sp, #4]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001174:	f88d 4001 	strb.w	r4, [sp, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8001178:	f88d 4002 	strb.w	r4, [sp, #2]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 800117c:	aa02      	add	r2, sp, #8
 800117e:	e912 0003 	ldmdb	r2, {r0, r1}
 8001182:	682b      	ldr	r3, [r5, #0]
 8001184:	4798      	blx	r3
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8001186:	4620      	mov	r0, r4
  } 

  return ret;  
}
 8001188:	b003      	add	sp, #12
 800118a:	bd30      	pop	{r4, r5, pc}
    ret = MAGNETO_ERROR;
 800118c:	2001      	movs	r0, #1
 800118e:	e7fb      	b.n	8001188 <BSP_MAGNETO_Init+0x38>
 8001190:	20000024 	.word	0x20000024
 8001194:	20000710 	.word	0x20000710

08001198 <BSP_MAGNETO_GetXYZ>:
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
  if(MagnetoDrv != NULL)
 8001198:	4b03      	ldr	r3, [pc, #12]	; (80011a8 <BSP_MAGNETO_GetXYZ+0x10>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	b113      	cbz	r3, 80011a4 <BSP_MAGNETO_GetXYZ+0xc>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a0:	b103      	cbz	r3, 80011a4 <BSP_MAGNETO_GetXYZ+0xc>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 80011a2:	4718      	bx	r3
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	20000710 	.word	0x20000710

080011ac <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 80011ac:	b510      	push	{r4, lr}
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 80011ae:	4c07      	ldr	r4, [pc, #28]	; (80011cc <BSP_PSENSOR_Init+0x20>)
 80011b0:	20ba      	movs	r0, #186	; 0xba
 80011b2:	6863      	ldr	r3, [r4, #4]
 80011b4:	4798      	blx	r3
 80011b6:	28b1      	cmp	r0, #177	; 0xb1
 80011b8:	d106      	bne.n	80011c8 <BSP_PSENSOR_Init+0x1c>
  {
    ret = PSENSOR_ERROR;
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 80011ba:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <BSP_PSENSOR_Init+0x24>)
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80011bc:	20ba      	movs	r0, #186	; 0xba
     Psensor_drv = &LPS22HB_P_Drv;
 80011be:	601c      	str	r4, [r3, #0]
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80011c0:	6823      	ldr	r3, [r4, #0]
 80011c2:	4798      	blx	r3
    ret = PSENSOR_OK;
 80011c4:	2000      	movs	r0, #0
 80011c6:	bd10      	pop	{r4, pc}
    ret = PSENSOR_ERROR;
 80011c8:	2001      	movs	r0, #1
  }
  
  return ret;
}
 80011ca:	bd10      	pop	{r4, pc}
 80011cc:	20000058 	.word	0x20000058
 80011d0:	20000714 	.word	0x20000714

080011d4 <BSP_PSENSOR_ReadPressure>:
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80011d4:	4b02      	ldr	r3, [pc, #8]	; (80011e0 <BSP_PSENSOR_ReadPressure+0xc>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	20ba      	movs	r0, #186	; 0xba
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	4718      	bx	r3
 80011de:	bf00      	nop
 80011e0:	20000714 	.word	0x20000714

080011e4 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 80011e4:	b510      	push	{r4, lr}
  uint8_t ret = TSENSOR_ERROR;

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 80011e6:	4c06      	ldr	r4, [pc, #24]	; (8001200 <BSP_TSENSOR_Init+0x1c>)
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <BSP_TSENSOR_Init+0x20>)
 80011ea:	6023      	str	r3, [r4, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 80011ec:	f7ff ff06 	bl	8000ffc <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 80011f0:	6823      	ldr	r3, [r4, #0]
 80011f2:	2100      	movs	r1, #0
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	20be      	movs	r0, #190	; 0xbe
 80011f8:	4798      	blx	r3

  ret = TSENSOR_OK;
  
  return ret;
}
 80011fa:	2000      	movs	r0, #0
 80011fc:	bd10      	pop	{r4, pc}
 80011fe:	bf00      	nop
 8001200:	20000718 	.word	0x20000718
 8001204:	20000014 	.word	0x20000014

08001208 <BSP_TSENSOR_ReadTemp>:
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001208:	4b02      	ldr	r3, [pc, #8]	; (8001214 <BSP_TSENSOR_ReadTemp+0xc>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	20be      	movs	r0, #190	; 0xbe
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	4718      	bx	r3
 8001212:	bf00      	nop
 8001214:	20000718 	.word	0x20000718

08001218 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8001218:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800121a:	b2c4      	uxtb	r4, r0
 800121c:	2120      	movs	r1, #32
 800121e:	4620      	mov	r0, r4
 8001220:	f7ff ff08 	bl	8001034 <SENSOR_IO_Read>
 8001224:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001228:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 800122c:	4620      	mov	r0, r4
 800122e:	2120      	movs	r1, #32
}
 8001230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001234:	f7ff bee4 	b.w	8001000 <SENSOR_IO_Write>

08001238 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8001238:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800123a:	b2c4      	uxtb	r4, r0
 800123c:	2120      	movs	r1, #32
 800123e:	4620      	mov	r0, r4
 8001240:	f7ff fef8 	bl	8001034 <SENSOR_IO_Read>
 8001244:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001248:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 800124c:	4620      	mov	r0, r4
 800124e:	2120      	movs	r1, #32
}
 8001250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001254:	f7ff bed4 	b.w	8001000 <SENSOR_IO_Write>

08001258 <HTS221_H_ReadID>:
{  
 8001258:	b510      	push	{r4, lr}
 800125a:	4604      	mov	r4, r0
  SENSOR_IO_Init(); 
 800125c:	f7ff fece 	bl	8000ffc <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8001260:	b2e0      	uxtb	r0, r4
 8001262:	210f      	movs	r1, #15
}
 8001264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8001268:	f7ff bee4 	b.w	8001034 <SENSOR_IO_Read>

0800126c <HTS221_H_ReadHumidity>:
{
 800126c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8001270:	fa5f f880 	uxtb.w	r8, r0
 8001274:	2302      	movs	r3, #2
 8001276:	aa01      	add	r2, sp, #4
 8001278:	21b0      	movs	r1, #176	; 0xb0
 800127a:	4640      	mov	r0, r8
 800127c:	f7ff fef8 	bl	8001070 <SENSOR_IO_ReadMultiple>
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001280:	2302      	movs	r3, #2
 8001282:	aa01      	add	r2, sp, #4
 8001284:	21b6      	movs	r1, #182	; 0xb6
 8001286:	4640      	mov	r0, r8
  H0_rh = buffer[0] >> 1;
 8001288:	f89d 6004 	ldrb.w	r6, [sp, #4]
  H1_rh = buffer[1] >> 1;
 800128c:	f89d 5005 	ldrb.w	r5, [sp, #5]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001290:	f7ff feee 	bl	8001070 <SENSOR_IO_ReadMultiple>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001294:	f89d 7005 	ldrb.w	r7, [sp, #5]
 8001298:	f89d 4004 	ldrb.w	r4, [sp, #4]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 800129c:	2302      	movs	r3, #2
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800129e:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80012a2:	aa01      	add	r2, sp, #4
 80012a4:	21ba      	movs	r1, #186	; 0xba
 80012a6:	4640      	mov	r0, r8
 80012a8:	f7ff fee2 	bl	8001070 <SENSOR_IO_ReadMultiple>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80012ac:	b227      	sxth	r7, r4
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80012ae:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80012b2:	f89d 4004 	ldrb.w	r4, [sp, #4]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80012b6:	aa01      	add	r2, sp, #4
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80012b8:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80012bc:	21a8      	movs	r1, #168	; 0xa8
 80012be:	2302      	movs	r3, #2
 80012c0:	4640      	mov	r0, r8
 80012c2:	f7ff fed5 	bl	8001070 <SENSOR_IO_ReadMultiple>
  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80012c6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80012ca:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80012ce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	1bdb      	subs	r3, r3, r7
 80012d6:	ee07 3a90 	vmov	s15, r3
  H0_rh = buffer[0] >> 1;
 80012da:	0876      	lsrs	r6, r6, #1
  H1_rh = buffer[1] >> 1;
 80012dc:	086d      	lsrs	r5, r5, #1
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80012de:	1bab      	subs	r3, r5, r6
 80012e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012e4:	ee07 3a90 	vmov	s15, r3
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80012e8:	b224      	sxth	r4, r4
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80012ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ee:	1be4      	subs	r4, r4, r7
 80012f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012f4:	ee07 4a10 	vmov	s14, r4
 80012f8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80012fc:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8001300:	ee07 6a90 	vmov	s15, r6
 8001304:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        : ( tmp_f <    0.0f ) ?    0.0f
 8001308:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001344 <HTS221_H_ReadHumidity+0xd8>
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800130c:	ee70 7a27 	vadd.f32	s15, s0, s15
  tmp_f *= 10.0f;
 8001310:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8001314:	ee67 7a80 	vmul.f32	s15, s15, s0
        : ( tmp_f <    0.0f ) ?    0.0f
 8001318:	eef4 7ac7 	vcmpe.f32	s15, s14
 800131c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001320:	dc0d      	bgt.n	800133e <HTS221_H_ReadHumidity+0xd2>
        : tmp_f;
 8001322:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001326:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001348 <HTS221_H_ReadHumidity+0xdc>
 800132a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132e:	bf48      	it	mi
 8001330:	eef0 7a47 	vmovmi.f32	s15, s14
}
 8001334:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8001338:	b002      	add	sp, #8
 800133a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        : ( tmp_f <    0.0f ) ?    0.0f
 800133e:	eef0 7a47 	vmov.f32	s15, s14
 8001342:	e7f7      	b.n	8001334 <HTS221_H_ReadHumidity+0xc8>
 8001344:	447a0000 	.word	0x447a0000
 8001348:	00000000 	.word	0x00000000

0800134c <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 800134c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8001350:	fa5f f880 	uxtb.w	r8, r0
 8001354:	aa01      	add	r2, sp, #4
 8001356:	2302      	movs	r3, #2
 8001358:	21b2      	movs	r1, #178	; 0xb2
 800135a:	4640      	mov	r0, r8
 800135c:	f7ff fe88 	bl	8001070 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8001360:	2135      	movs	r1, #53	; 0x35
 8001362:	4640      	mov	r0, r8
 8001364:	f7ff fe66 	bl	8001034 <SENSOR_IO_Read>

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8001368:	0206      	lsls	r6, r0, #8
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 800136a:	f89d 5005 	ldrb.w	r5, [sp, #5]
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800136e:	f406 7340 	and.w	r3, r6, #768	; 0x300
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8001372:	0180      	lsls	r0, r0, #6
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8001374:	f89d 6004 	ldrb.w	r6, [sp, #4]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8001378:	f400 7040 	and.w	r0, r0, #768	; 0x300
  T0_degC = T0_degC_x8_u16 >> 3;
 800137c:	431e      	orrs	r6, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 800137e:	4328      	orrs	r0, r5

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8001380:	2304      	movs	r3, #4
 8001382:	eb0d 0203 	add.w	r2, sp, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 8001386:	08c5      	lsrs	r5, r0, #3
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8001388:	21bc      	movs	r1, #188	; 0xbc
 800138a:	4640      	mov	r0, r8
 800138c:	f7ff fe70 	bl	8001070 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001390:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8001394:	f89d 7004 	ldrb.w	r7, [sp, #4]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8001398:	f89d 3007 	ldrb.w	r3, [sp, #7]
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800139c:	ea47 2704 	orr.w	r7, r7, r4, lsl #8
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80013a0:	f89d 4006 	ldrb.w	r4, [sp, #6]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80013a4:	aa01      	add	r2, sp, #4
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80013a6:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80013aa:	21aa      	movs	r1, #170	; 0xaa
 80013ac:	2302      	movs	r3, #2
 80013ae:	4640      	mov	r0, r8
 80013b0:	f7ff fe5e 	bl	8001070 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80013b4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80013b8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80013bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80013c0:	b23f      	sxth	r7, r7

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80013c2:	b21b      	sxth	r3, r3
 80013c4:	1bdb      	subs	r3, r3, r7
  T0_degC = T0_degC_x8_u16 >> 3;
 80013c6:	08f6      	lsrs	r6, r6, #3
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80013c8:	ee07 3a90 	vmov	s15, r3
 80013cc:	1bab      	subs	r3, r5, r6
 80013ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013d2:	ee07 3a90 	vmov	s15, r3
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80013d6:	b224      	sxth	r4, r4
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80013d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013dc:	1be4      	subs	r4, r4, r7
 80013de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e2:	ee07 4a10 	vmov	s14, r4
 80013e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80013ea:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80013ee:	ee07 6a90 	vmov	s15, r6
 80013f2:	eeb8 0ae7 	vcvt.f32.s32	s0, s15

  return tmp_f;
}
 80013f6:	ee36 0a80 	vadd.f32	s0, s13, s0
 80013fa:	b002      	add	sp, #8
 80013fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001400 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8001400:	b507      	push	{r0, r1, r2, lr}
 8001402:	ab02      	add	r3, sp, #8
 8001404:	e903 0003 	stmdb	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8001408:	2120      	movs	r1, #32
 800140a:	f89d 2000 	ldrb.w	r2, [sp]
 800140e:	203c      	movs	r0, #60	; 0x3c
 8001410:	f7ff fdf6 	bl	8001000 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8001414:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8001418:	2121      	movs	r1, #33	; 0x21
 800141a:	203c      	movs	r0, #60	; 0x3c
 800141c:	f7ff fdf0 	bl	8001000 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8001420:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8001424:	2122      	movs	r1, #34	; 0x22
 8001426:	203c      	movs	r0, #60	; 0x3c
 8001428:	f7ff fdea 	bl	8001000 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 800142c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001430:	2123      	movs	r1, #35	; 0x23
 8001432:	203c      	movs	r0, #60	; 0x3c
 8001434:	f7ff fde4 	bl	8001000 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8001438:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800143c:	2124      	movs	r1, #36	; 0x24
 800143e:	203c      	movs	r0, #60	; 0x3c
}
 8001440:	b003      	add	sp, #12
 8001442:	f85d eb04 	ldr.w	lr, [sp], #4
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8001446:	f7ff bddb 	b.w	8001000 <SENSOR_IO_Write>

0800144a <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 800144a:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800144c:	2122      	movs	r1, #34	; 0x22
 800144e:	203c      	movs	r0, #60	; 0x3c
 8001450:	f7ff fdf0 	bl	8001034 <SENSOR_IO_Read>

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8001454:	f000 02fc 	and.w	r2, r0, #252	; 0xfc

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001458:	f042 0203 	orr.w	r2, r2, #3
 800145c:	2122      	movs	r1, #34	; 0x22
 800145e:	203c      	movs	r0, #60	; 0x3c
}
 8001460:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001464:	f7ff bdcc 	b.w	8001000 <SENSOR_IO_Write>

08001468 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8001468:	b510      	push	{r4, lr}
  uint8_t ctrl = 0;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800146a:	2122      	movs	r1, #34	; 0x22
{  
 800146c:	4604      	mov	r4, r0
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800146e:	203c      	movs	r0, #60	; 0x3c
 8001470:	f7ff fde0 	bl	8001034 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8001474:	f000 02df 	and.w	r2, r0, #223	; 0xdf

  /* Set Low Power Mode */
  if(status)
 8001478:	b10c      	cbz	r4, 800147e <LIS3MDL_MagLowPower+0x16>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 800147a:	f042 0220 	orr.w	r2, r2, #32
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 800147e:	2122      	movs	r1, #34	; 0x22
 8001480:	203c      	movs	r0, #60	; 0x3c
}
 8001482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001486:	f7ff bdbb 	b.w	8001000 <SENSOR_IO_Write>

0800148a <LIS3MDL_MagReadID>:
{
 800148a:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 800148c:	f7ff fdb6 	bl	8000ffc <SENSOR_IO_Init>
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8001490:	210f      	movs	r1, #15
 8001492:	203c      	movs	r0, #60	; 0x3c
}
 8001494:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8001498:	f7ff bdcc 	b.w	8001034 <SENSOR_IO_Read>

0800149c <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 800149c:	b530      	push	{r4, r5, lr}
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 800149e:	2121      	movs	r1, #33	; 0x21
{
 80014a0:	b085      	sub	sp, #20
 80014a2:	4605      	mov	r5, r0
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 80014a4:	203c      	movs	r0, #60	; 0x3c
 80014a6:	f7ff fdc5 	bl	8001034 <SENSOR_IO_Read>
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 80014aa:	2306      	movs	r3, #6
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 80014ac:	4604      	mov	r4, r0
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 80014ae:	aa02      	add	r2, sp, #8
 80014b0:	21a8      	movs	r1, #168	; 0xa8
 80014b2:	203c      	movs	r0, #60	; 0x3c
 80014b4:	f7ff fddc 	bl	8001070 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80014b8:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80014bc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80014c0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80014c4:	f8ad 3000 	strh.w	r3, [sp]
 80014c8:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80014cc:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80014d0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80014d4:	f8ad 3002 	strh.w	r3, [sp, #2]
 80014d8:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80014dc:	f89d 300c 	ldrb.w	r3, [sp, #12]
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 80014e0:	f004 0460 	and.w	r4, r4, #96	; 0x60
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80014e4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  switch(ctrlm & 0x60)
 80014e8:	2c20      	cmp	r4, #32
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80014ea:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch(ctrlm & 0x60)
 80014ee:	d021      	beq.n	8001534 <LIS3MDL_MagReadXYZ+0x98>
 80014f0:	d803      	bhi.n	80014fa <LIS3MDL_MagReadXYZ+0x5e>
 80014f2:	b14c      	cbz	r4, 8001508 <LIS3MDL_MagReadXYZ+0x6c>
  float sensitivity = 0;
 80014f4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001540 <LIS3MDL_MagReadXYZ+0xa4>
 80014f8:	e008      	b.n	800150c <LIS3MDL_MagReadXYZ+0x70>
  switch(ctrlm & 0x60)
 80014fa:	2c40      	cmp	r4, #64	; 0x40
 80014fc:	d01d      	beq.n	800153a <LIS3MDL_MagReadXYZ+0x9e>
 80014fe:	2c60      	cmp	r4, #96	; 0x60
 8001500:	d1f8      	bne.n	80014f4 <LIS3MDL_MagReadXYZ+0x58>
    break;
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
    break;
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8001502:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001544 <LIS3MDL_MagReadXYZ+0xa8>
    break;    
 8001506:	e001      	b.n	800150c <LIS3MDL_MagReadXYZ+0x70>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 8001508:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001548 <LIS3MDL_MagReadXYZ+0xac>
 800150c:	2200      	movs	r2, #0
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800150e:	f93d 3012 	ldrsh.w	r3, [sp, r2, lsl #1]
 8001512:	ee07 3a90 	vmov	s15, r3
 8001516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800151a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800151e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001522:	ee17 3a90 	vmov	r3, s15
 8001526:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
 800152a:	3201      	adds	r2, #1
  for(i=0; i<3; i++)
 800152c:	2a03      	cmp	r2, #3
 800152e:	d1ee      	bne.n	800150e <LIS3MDL_MagReadXYZ+0x72>
  }
}
 8001530:	b005      	add	sp, #20
 8001532:	bd30      	pop	{r4, r5, pc}
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8001534:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800154c <LIS3MDL_MagReadXYZ+0xb0>
    break;
 8001538:	e7e8      	b.n	800150c <LIS3MDL_MagReadXYZ+0x70>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 800153a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001550 <LIS3MDL_MagReadXYZ+0xb4>
    break;
 800153e:	e7e5      	b.n	800150c <LIS3MDL_MagReadXYZ+0x70>
 8001540:	00000000 	.word	0x00000000
 8001544:	3f147ae1 	.word	0x3f147ae1
 8001548:	3e0f5c29 	.word	0x3e0f5c29
 800154c:	3e947ae1 	.word	0x3e947ae1
 8001550:	3edc28f6 	.word	0x3edc28f6

08001554 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8001554:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001556:	2400      	movs	r4, #0
  uint32_t tmp = 0;
  uint8_t i;

  for(i = 0; i < 3; i++)
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8001558:	b2c6      	uxtb	r6, r0
 800155a:	ad01      	add	r5, sp, #4
 800155c:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8001560:	b2c9      	uxtb	r1, r1
 8001562:	4630      	mov	r0, r6
 8001564:	f7ff fd66 	bl	8001034 <SENSOR_IO_Read>
 8001568:	5528      	strb	r0, [r5, r4]
 800156a:	3401      	adds	r4, #1
  for(i = 0; i < 3; i++)
 800156c:	2c03      	cmp	r4, #3
 800156e:	d1f5      	bne.n	800155c <LPS22HB_P_ReadPressure+0x8>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8001570:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001574:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8001578:	041b      	lsls	r3, r3, #16
 800157a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800157e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8001582:	4313      	orrs	r3, r2

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8001584:	021a      	lsls	r2, r3, #8
    tmp |= 0xFF000000;
 8001586:	bf48      	it	mi
 8001588:	f043 437f 	orrmi.w	r3, r3, #4278190080	; 0xff000000

  raw_press = ((int32_t)tmp);

  raw_press = (raw_press * 100) / 4096;
 800158c:	2264      	movs	r2, #100	; 0x64
 800158e:	4353      	muls	r3, r2
 8001590:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001594:	fb93 f3f2 	sdiv	r3, r3, r2

  return (float)((float)raw_press / 100.0f);
 8001598:	ee07 3a90 	vmov	s15, r3
 800159c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
}
 80015a0:	eddf 7a02 	vldr	s15, [pc, #8]	; 80015ac <LPS22HB_P_ReadPressure+0x58>
 80015a4:	ee80 0a27 	vdiv.f32	s0, s0, s15
 80015a8:	b002      	add	sp, #8
 80015aa:	bd70      	pop	{r4, r5, r6, pc}
 80015ac:	42c80000 	.word	0x42c80000

080015b0 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 80015b0:	b510      	push	{r4, lr}
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80015b2:	b2c4      	uxtb	r4, r0
 80015b4:	211a      	movs	r1, #26
 80015b6:	4620      	mov	r0, r4
 80015b8:	f7ff fd3c 	bl	8001034 <SENSOR_IO_Read>

  tmp &= ~LPS22HB_LCEN_MASK;
 80015bc:	f000 02fe 	and.w	r2, r0, #254	; 0xfe
  tmp |= (uint8_t)0x01; /* Set low current mode */

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80015c0:	f042 0201 	orr.w	r2, r2, #1
 80015c4:	4620      	mov	r0, r4
 80015c6:	211a      	movs	r1, #26
 80015c8:	f7ff fd1a 	bl	8001000 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80015cc:	2110      	movs	r1, #16
 80015ce:	4620      	mov	r0, r4
 80015d0:	f7ff fd30 	bl	8001034 <SENSOR_IO_Read>
 80015d4:	f000 028d 	and.w	r2, r0, #141	; 0x8d
  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
  tmp |= ((uint8_t)0x02);

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80015d8:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 80015dc:	4620      	mov	r0, r4
 80015de:	2110      	movs	r1, #16
}  
 80015e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80015e4:	f7ff bd0c 	b.w	8001000 <SENSOR_IO_Write>

080015e8 <LPS22HB_P_Init>:
  LPS22HB_Init(DeviceAddr);
 80015e8:	f7ff bfe2 	b.w	80015b0 <LPS22HB_Init>

080015ec <LPS22HB_P_ReadID>:
{  
 80015ec:	b510      	push	{r4, lr}
 80015ee:	4604      	mov	r4, r0
  SENSOR_IO_Init();  
 80015f0:	f7ff fd04 	bl	8000ffc <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80015f4:	b2e0      	uxtb	r0, r4
 80015f6:	210f      	movs	r1, #15
}
 80015f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80015fc:	f7ff bd1a 	b.w	8001034 <SENSOR_IO_Read>

08001600 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8001600:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001602:	2110      	movs	r1, #16
{  
 8001604:	4604      	mov	r4, r0
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001606:	20d4      	movs	r0, #212	; 0xd4
 8001608:	f7ff fd14 	bl	8001034 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
  tmp &= ~(0xFC);
 800160c:	f000 0203 	and.w	r2, r0, #3
  tmp |= ctrl;
 8001610:	4322      	orrs	r2, r4
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	2110      	movs	r1, #16
 8001616:	20d4      	movs	r0, #212	; 0xd4
 8001618:	f7ff fcf2 	bl	8001000 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800161c:	2112      	movs	r1, #18
 800161e:	20d4      	movs	r0, #212	; 0xd4
 8001620:	f7ff fd08 	bl	8001034 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 8001624:	f000 02bb 	and.w	r2, r0, #187	; 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001628:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 800162c:	2112      	movs	r1, #18
 800162e:	20d4      	movs	r0, #212	; 0xd4
}
 8001630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001634:	f7ff bce4 	b.w	8001000 <SENSOR_IO_Write>

08001638 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8001638:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800163a:	2110      	movs	r1, #16
 800163c:	20d4      	movs	r0, #212	; 0xd4
 800163e:	f7ff fcf9 	bl	8001034 <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8001642:	2110      	movs	r1, #16
 8001644:	f000 020f 	and.w	r2, r0, #15
}
 8001648:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 800164c:	20d4      	movs	r0, #212	; 0xd4
 800164e:	f7ff bcd7 	b.w	8001000 <SENSOR_IO_Write>

08001652 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8001652:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8001654:	2115      	movs	r1, #21
{
 8001656:	4604      	mov	r4, r0
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8001658:	20d4      	movs	r0, #212	; 0xd4
 800165a:	f7ff fceb 	bl	8001034 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 800165e:	f000 02ef 	and.w	r2, r0, #239	; 0xef

  /* Set Low Power Mode */
  if(status)
 8001662:	b10c      	cbz	r4, 8001668 <LSM6DSL_AccLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8001664:	f042 0210 	orr.w	r2, r2, #16
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8001668:	2115      	movs	r1, #21
 800166a:	20d4      	movs	r0, #212	; 0xd4
}
 800166c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8001670:	f7ff bcc6 	b.w	8001000 <SENSOR_IO_Write>

08001674 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8001674:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001676:	2111      	movs	r1, #17
{  
 8001678:	4604      	mov	r4, r0
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800167a:	20d4      	movs	r0, #212	; 0xd4
 800167c:	f7ff fcda 	bl	8001034 <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
  tmp &= ~(0xFC);
 8001680:	f000 0203 	and.w	r2, r0, #3
  tmp |= ctrl;
 8001684:	4322      	orrs	r2, r4
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	2111      	movs	r1, #17
 800168a:	20d4      	movs	r0, #212	; 0xd4
 800168c:	f7ff fcb8 	bl	8001000 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001690:	2112      	movs	r1, #18
 8001692:	20d4      	movs	r0, #212	; 0xd4
 8001694:	f7ff fcce 	bl	8001034 <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 8001698:	f000 02bb 	and.w	r2, r0, #187	; 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800169c:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 80016a0:	2112      	movs	r1, #18
 80016a2:	20d4      	movs	r0, #212	; 0xd4
}
 80016a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80016a8:	f7ff bcaa 	b.w	8001000 <SENSOR_IO_Write>

080016ac <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 80016ac:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80016ae:	2111      	movs	r1, #17
 80016b0:	20d4      	movs	r0, #212	; 0xd4
 80016b2:	f7ff fcbf 	bl	8001034 <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 80016b6:	2111      	movs	r1, #17
 80016b8:	f000 020f 	and.w	r2, r0, #15
}
 80016bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 80016c0:	20d4      	movs	r0, #212	; 0xd4
 80016c2:	f7ff bc9d 	b.w	8001000 <SENSOR_IO_Write>

080016c6 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 80016c6:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 80016c8:	2116      	movs	r1, #22
{  
 80016ca:	4604      	mov	r4, r0
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 80016cc:	20d4      	movs	r0, #212	; 0xd4
 80016ce:	f7ff fcb1 	bl	8001034 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 80016d2:	f000 027f 	and.w	r2, r0, #127	; 0x7f

  /* Set Low Power Mode */
  if(status)
 80016d6:	b10c      	cbz	r4, 80016dc <LSM6DSL_GyroLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 80016d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 80016dc:	2116      	movs	r1, #22
 80016de:	20d4      	movs	r0, #212	; 0xd4
}
 80016e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 80016e4:	f7ff bc8c 	b.w	8001000 <SENSOR_IO_Write>

080016e8 <LSM6DSL_GyroReadID>:
{
 80016e8:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 80016ea:	f7ff fc87 	bl	8000ffc <SENSOR_IO_Init>
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80016ee:	210f      	movs	r1, #15
 80016f0:	20d4      	movs	r0, #212	; 0xd4
}
 80016f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80016f6:	f7ff bc9d 	b.w	8001034 <SENSOR_IO_Read>

080016fa <LSM6DSL_AccReadID>:
 80016fa:	f7ff bff5 	b.w	80016e8 <LSM6DSL_GyroReadID>
	...

08001700 <LSM6DSL_AccReadXYZ>:
{
 8001700:	b530      	push	{r4, r5, lr}
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001702:	2110      	movs	r1, #16
{
 8001704:	b085      	sub	sp, #20
 8001706:	4605      	mov	r5, r0
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001708:	20d4      	movs	r0, #212	; 0xd4
 800170a:	f7ff fc93 	bl	8001034 <SENSOR_IO_Read>
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800170e:	2306      	movs	r3, #6
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001710:	4604      	mov	r4, r0
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8001712:	aa02      	add	r2, sp, #8
 8001714:	2128      	movs	r1, #40	; 0x28
 8001716:	20d4      	movs	r0, #212	; 0xd4
 8001718:	f7ff fcaa 	bl	8001070 <SENSOR_IO_ReadMultiple>
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800171c:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8001720:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001724:	4817      	ldr	r0, [pc, #92]	; (8001784 <LSM6DSL_AccReadXYZ+0x84>)
 8001726:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800172a:	f8ad 3000 	strh.w	r3, [sp]
 800172e:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8001732:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8001736:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800173a:	f8ad 3002 	strh.w	r3, [sp, #2]
 800173e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001742:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001746:	f004 040c 	and.w	r4, r4, #12
 800174a:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 800174e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8001752:	ed90 7a00 	vldr	s14, [r0]
 8001756:	f8ad 3004 	strh.w	r3, [sp, #4]
 800175a:	2200      	movs	r2, #0
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800175c:	f93d 3012 	ldrsh.w	r3, [sp, r2, lsl #1]
 8001760:	ee07 3a90 	vmov	s15, r3
 8001764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001768:	ee67 7a87 	vmul.f32	s15, s15, s14
 800176c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001770:	ee17 3a90 	vmov	r3, s15
 8001774:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
 8001778:	3201      	adds	r2, #1
  for(i=0; i<3; i++)
 800177a:	2a03      	cmp	r2, #3
 800177c:	d1ee      	bne.n	800175c <LSM6DSL_AccReadXYZ+0x5c>
}
 800177e:	b005      	add	sp, #20
 8001780:	bd30      	pop	{r4, r5, pc}
 8001782:	bf00      	nop
 8001784:	0800a398 	.word	0x0800a398

08001788 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8001788:	b530      	push	{r4, r5, lr}
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800178a:	2111      	movs	r1, #17
{
 800178c:	b085      	sub	sp, #20
 800178e:	4604      	mov	r4, r0
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001790:	20d4      	movs	r0, #212	; 0xd4
 8001792:	f7ff fc4f 	bl	8001034 <SENSOR_IO_Read>
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8001796:	2306      	movs	r3, #6
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001798:	4605      	mov	r5, r0
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 800179a:	aa02      	add	r2, sp, #8
 800179c:	2122      	movs	r1, #34	; 0x22
 800179e:	20d4      	movs	r0, #212	; 0xd4
 80017a0:	f7ff fc66 	bl	8001070 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80017a4:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80017a8:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80017ac:	4815      	ldr	r0, [pc, #84]	; (8001804 <LSM6DSL_GyroReadXYZAngRate+0x7c>)
 80017ae:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80017b2:	f8ad 3000 	strh.w	r3, [sp]
 80017b6:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80017ba:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80017be:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80017c2:	f8ad 3002 	strh.w	r3, [sp, #2]
 80017c6:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80017ca:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80017ce:	f005 050c 	and.w	r5, r5, #12
 80017d2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80017d6:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 80017da:	f8ad 3004 	strh.w	r3, [sp, #4]
 80017de:	ed90 7a00 	vldr	s14, [r0]
 80017e2:	2300      	movs	r3, #0
 80017e4:	4620      	mov	r0, r4
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80017e6:	f93d 2013 	ldrsh.w	r2, [sp, r3, lsl #1]
 80017ea:	ee07 2a90 	vmov	s15, r2
 80017ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f2:	3301      	adds	r3, #1
 80017f4:	ee67 7a87 	vmul.f32	s15, s15, s14
  for(i=0; i<3; i++)
 80017f8:	2b03      	cmp	r3, #3
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80017fa:	ece0 7a01 	vstmia	r0!, {s15}
  for(i=0; i<3; i++)
 80017fe:	d1f2      	bne.n	80017e6 <LSM6DSL_GyroReadXYZAngRate+0x5e>
  }
}
 8001800:	b005      	add	sp, #20
 8001802:	bd30      	pop	{r4, r5, pc}
 8001804:	0800a3cc 	.word	0x0800a3cc

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_InitTick+0x2c>)
{
 800180c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800180e:	6818      	ldr	r0, [r3, #0]
 8001810:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001814:	fbb0 f0f3 	udiv	r0, r0, r3
 8001818:	f000 f88c 	bl	8001934 <HAL_SYSTICK_Config>
 800181c:	4604      	mov	r4, r0
 800181e:	b938      	cbnz	r0, 8001830 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001820:	4602      	mov	r2, r0
 8001822:	4629      	mov	r1, r5
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
 8001828:	f000 f844 	bl	80018b4 <HAL_NVIC_SetPriority>
 800182c:	4620      	mov	r0, r4
 800182e:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8001830:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001832:	bd38      	pop	{r3, r4, r5, pc}
 8001834:	20000514 	.word	0x20000514

08001838 <HAL_Init>:
{
 8001838:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183a:	2003      	movs	r0, #3
 800183c:	f000 f828 	bl	8001890 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001840:	2000      	movs	r0, #0
 8001842:	f7ff ffe1 	bl	8001808 <HAL_InitTick>
 8001846:	4604      	mov	r4, r0
 8001848:	b918      	cbnz	r0, 8001852 <HAL_Init+0x1a>
    HAL_MspInit();
 800184a:	f005 fbcf 	bl	8006fec <HAL_MspInit>
}
 800184e:	4620      	mov	r0, r4
 8001850:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001852:	2401      	movs	r4, #1
 8001854:	e7fb      	b.n	800184e <HAL_Init+0x16>
	...

08001858 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001858:	4a02      	ldr	r2, [pc, #8]	; (8001864 <HAL_IncTick+0xc>)
 800185a:	6813      	ldr	r3, [r2, #0]
 800185c:	3301      	adds	r3, #1
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	20000818 	.word	0x20000818

08001868 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001868:	4b01      	ldr	r3, [pc, #4]	; (8001870 <HAL_GetTick+0x8>)
 800186a:	6818      	ldr	r0, [r3, #0]
}
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	20000818 	.word	0x20000818

08001874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001874:	b538      	push	{r3, r4, r5, lr}
 8001876:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001878:	f7ff fff6 	bl	8001868 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800187c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800187e:	4605      	mov	r5, r0
  {
    wait++;
 8001880:	bf18      	it	ne
 8001882:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001884:	f7ff fff0 	bl	8001868 <HAL_GetTick>
 8001888:	1b40      	subs	r0, r0, r5
 800188a:	4284      	cmp	r4, r0
 800188c:	d8fa      	bhi.n	8001884 <HAL_Delay+0x10>
  {
  }
}
 800188e:	bd38      	pop	{r3, r4, r5, pc}

08001890 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001890:	4a07      	ldr	r2, [pc, #28]	; (80018b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001892:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001894:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001898:	041b      	lsls	r3, r3, #16
 800189a:	0c1b      	lsrs	r3, r3, #16
 800189c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80018a0:	0200      	lsls	r0, r0, #8
 80018a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80018aa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80018ac:	60d3      	str	r3, [r2, #12]
 80018ae:	4770      	bx	lr
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b4:	4b17      	ldr	r3, [pc, #92]	; (8001914 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b6:	b530      	push	{r4, r5, lr}
 80018b8:	68dc      	ldr	r4, [r3, #12]
 80018ba:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018be:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018c2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c4:	2b04      	cmp	r3, #4
 80018c6:	bf28      	it	cs
 80018c8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ca:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018cc:	f04f 0501 	mov.w	r5, #1
 80018d0:	fa05 f303 	lsl.w	r3, r5, r3
 80018d4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d8:	bf8c      	ite	hi
 80018da:	3c03      	subhi	r4, #3
 80018dc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018de:	4019      	ands	r1, r3
 80018e0:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018e2:	fa05 f404 	lsl.w	r4, r5, r4
 80018e6:	3c01      	subs	r4, #1
 80018e8:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80018ea:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ec:	ea42 0201 	orr.w	r2, r2, r1
 80018f0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f4:	bfaf      	iteee	ge
 80018f6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fa:	f000 000f 	andlt.w	r0, r0, #15
 80018fe:	4b06      	ldrlt	r3, [pc, #24]	; (8001918 <HAL_NVIC_SetPriority+0x64>)
 8001900:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001902:	bfa5      	ittet	ge
 8001904:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001908:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001910:	bd30      	pop	{r4, r5, pc}
 8001912:	bf00      	nop
 8001914:	e000ed00 	.word	0xe000ed00
 8001918:	e000ed14 	.word	0xe000ed14

0800191c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800191c:	0942      	lsrs	r2, r0, #5
 800191e:	2301      	movs	r3, #1
 8001920:	f000 001f 	and.w	r0, r0, #31
 8001924:	fa03 f000 	lsl.w	r0, r3, r0
 8001928:	4b01      	ldr	r3, [pc, #4]	; (8001930 <HAL_NVIC_EnableIRQ+0x14>)
 800192a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800192e:	4770      	bx	lr
 8001930:	e000e100 	.word	0xe000e100

08001934 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001934:	3801      	subs	r0, #1
 8001936:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800193a:	d20a      	bcs.n	8001952 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193e:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001940:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001942:	21f0      	movs	r1, #240	; 0xf0
 8001944:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001948:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800194a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800194c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001952:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e010 	.word	0xe000e010
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <DFSDM_GetChannelFromInstance>:
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001960:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <DFSDM_GetChannelFromInstance+0x54>)
 8001962:	4298      	cmp	r0, r3
 8001964:	d017      	beq.n	8001996 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 0;
  }
  else if (Instance == DFSDM1_Channel1)
 8001966:	3320      	adds	r3, #32
 8001968:	4298      	cmp	r0, r3
 800196a:	d016      	beq.n	800199a <DFSDM_GetChannelFromInstance+0x3a>
  {
    channel = 1;
  }
  else if (Instance == DFSDM1_Channel2)
 800196c:	3320      	adds	r3, #32
 800196e:	4298      	cmp	r0, r3
 8001970:	d015      	beq.n	800199e <DFSDM_GetChannelFromInstance+0x3e>
  {
    channel = 2;
  }
  else if (Instance == DFSDM1_Channel3)
 8001972:	3320      	adds	r3, #32
 8001974:	4298      	cmp	r0, r3
 8001976:	d014      	beq.n	80019a2 <DFSDM_GetChannelFromInstance+0x42>
    channel = 3;
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001978:	3320      	adds	r3, #32
 800197a:	4298      	cmp	r0, r3
 800197c:	d013      	beq.n	80019a6 <DFSDM_GetChannelFromInstance+0x46>
  {
    channel = 4;
  }
  else if (Instance == DFSDM1_Channel5)
 800197e:	3320      	adds	r3, #32
 8001980:	4298      	cmp	r0, r3
 8001982:	d012      	beq.n	80019aa <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 5;
  }
  else if (Instance == DFSDM1_Channel6)
 8001984:	3320      	adds	r3, #32
 8001986:	4298      	cmp	r0, r3
 8001988:	d011      	beq.n	80019ae <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 6;
  }
  else if (Instance == DFSDM1_Channel7)
  {
    channel = 7;
 800198a:	3320      	adds	r3, #32
 800198c:	4298      	cmp	r0, r3
 800198e:	bf0c      	ite	eq
 8001990:	2007      	moveq	r0, #7
 8001992:	2000      	movne	r0, #0
 8001994:	4770      	bx	lr
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    channel = 0;
 8001996:	2000      	movs	r0, #0
 8001998:	4770      	bx	lr
    channel = 1;
 800199a:	2001      	movs	r0, #1
 800199c:	4770      	bx	lr
    channel = 2;
 800199e:	2002      	movs	r0, #2
 80019a0:	4770      	bx	lr
    channel = 3;
 80019a2:	2003      	movs	r0, #3
 80019a4:	4770      	bx	lr
    channel = 4;
 80019a6:	2004      	movs	r0, #4
 80019a8:	4770      	bx	lr
    channel = 5;
 80019aa:	2005      	movs	r0, #5
 80019ac:	4770      	bx	lr
    channel = 6;
 80019ae:	2006      	movs	r0, #6
  }

  return channel;
}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40016000 	.word	0x40016000

080019b8 <HAL_DFSDM_ChannelInit>:
{
 80019b8:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 80019ba:	4604      	mov	r4, r0
 80019bc:	2800      	cmp	r0, #0
 80019be:	d067      	beq.n	8001a90 <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80019c0:	6800      	ldr	r0, [r0, #0]
 80019c2:	4d34      	ldr	r5, [pc, #208]	; (8001a94 <HAL_DFSDM_ChannelInit+0xdc>)
 80019c4:	f7ff ffcc 	bl	8001960 <DFSDM_GetChannelFromInstance>
 80019c8:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d15f      	bne.n	8001a90 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80019d0:	4620      	mov	r0, r4
 80019d2:	f005 fb23 	bl	800701c <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 80019d6:	4b30      	ldr	r3, [pc, #192]	; (8001a98 <HAL_DFSDM_ChannelInit+0xe0>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	3201      	adds	r2, #1
 80019dc:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d119      	bne.n	8001a18 <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80019e4:	4b2d      	ldr	r3, [pc, #180]	; (8001a9c <HAL_DFSDM_ChannelInit+0xe4>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80019ec:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	68a1      	ldr	r1, [r4, #8]
 80019f2:	430a      	orrs	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80019fc:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80019fe:	7922      	ldrb	r2, [r4, #4]
 8001a00:	2a01      	cmp	r2, #1
 8001a02:	d105      	bne.n	8001a10 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001a04:	68e1      	ldr	r1, [r4, #12]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	3901      	subs	r1, #1
 8001a0a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001a0e:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001a16:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001a18:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001a1a:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001a1c:	6803      	ldr	r3, [r0, #0]
 8001a1e:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 8001a22:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001a24:	6923      	ldr	r3, [r4, #16]
 8001a26:	6802      	ldr	r2, [r0, #0]
 8001a28:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001a2a:	69a1      	ldr	r1, [r4, #24]
 8001a2c:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001a32:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001a34:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001a36:	f023 030f 	bic.w	r3, r3, #15
 8001a3a:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001a3c:	69e3      	ldr	r3, [r4, #28]
 8001a3e:	6802      	ldr	r2, [r0, #0]
 8001a40:	430b      	orrs	r3, r1
 8001a42:	4313      	orrs	r3, r2
 8001a44:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001a46:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001a48:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001a4a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001a4c:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 8001a50:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001a52:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001a54:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001a56:	430b      	orrs	r3, r1
 8001a58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001a5c:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001a5e:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001a60:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001a68:	6843      	ldr	r3, [r0, #4]
 8001a6a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a6e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001a74:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001a76:	6803      	ldr	r3, [r0, #0]
 8001a78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a7c:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001a84:	f7ff ff6c 	bl	8001960 <DFSDM_GetChannelFromInstance>
 8001a88:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 8001a8c:	2000      	movs	r0, #0
 8001a8e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001a90:	2001      	movs	r0, #1
}
 8001a92:	bd38      	pop	{r3, r4, r5, pc}
 8001a94:	2000071c 	.word	0x2000071c
 8001a98:	2000073c 	.word	0x2000073c
 8001a9c:	40016000 	.word	0x40016000

08001aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001aa4:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa8:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001c54 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001aac:	4c67      	ldr	r4, [pc, #412]	; (8001c4c <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aae:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001ab0:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab2:	9a01      	ldr	r2, [sp, #4]
 8001ab4:	40da      	lsrs	r2, r3
 8001ab6:	d102      	bne.n	8001abe <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001ab8:	b005      	add	sp, #20
 8001aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001abe:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001ac0:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ac2:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001ac4:	ea12 0e06 	ands.w	lr, r2, r6
 8001ac8:	f000 80b1 	beq.w	8001c2e <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001acc:	684a      	ldr	r2, [r1, #4]
 8001ace:	f022 0710 	bic.w	r7, r2, #16
 8001ad2:	2f02      	cmp	r7, #2
 8001ad4:	d116      	bne.n	8001b04 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8001ad6:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001ada:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ade:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001ae2:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ae6:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001aea:	f04f 0c0f 	mov.w	ip, #15
 8001aee:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001af2:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001af6:	690d      	ldr	r5, [r1, #16]
 8001af8:	fa05 f50a 	lsl.w	r5, r5, sl
 8001afc:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001b00:	f8c9 5020 	str.w	r5, [r9, #32]
 8001b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b08:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001b0a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b0e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001b12:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b14:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b18:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b1c:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b20:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b22:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b26:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001b28:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b2c:	d811      	bhi.n	8001b52 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001b2e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b30:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b34:	68cf      	ldr	r7, [r1, #12]
 8001b36:	fa07 f70c 	lsl.w	r7, r7, ip
 8001b3a:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001b3e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001b40:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b42:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001b46:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001b4a:	409f      	lsls	r7, r3
 8001b4c:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001b50:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b52:	f1ba 0f03 	cmp.w	sl, #3
 8001b56:	d107      	bne.n	8001b68 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001b58:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b5a:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001b5e:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001b62:	409f      	lsls	r7, r3
 8001b64:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001b66:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001b68:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b6a:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b6c:	688e      	ldr	r6, [r1, #8]
 8001b6e:	fa06 f60c 	lsl.w	r6, r6, ip
 8001b72:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001b74:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b76:	00d5      	lsls	r5, r2, #3
 8001b78:	d559      	bpl.n	8001c2e <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001b7e:	f045 0501 	orr.w	r5, r5, #1
 8001b82:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001b86:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001b8a:	f023 0603 	bic.w	r6, r3, #3
 8001b8e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001b92:	f005 0501 	and.w	r5, r5, #1
 8001b96:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001b9a:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b9c:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ba0:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001ba2:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ba4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001ba8:	270f      	movs	r7, #15
 8001baa:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bae:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001bb2:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bb6:	d03c      	beq.n	8001c32 <HAL_GPIO_Init+0x192>
 8001bb8:	4d25      	ldr	r5, [pc, #148]	; (8001c50 <HAL_GPIO_Init+0x1b0>)
 8001bba:	42a8      	cmp	r0, r5
 8001bbc:	d03b      	beq.n	8001c36 <HAL_GPIO_Init+0x196>
 8001bbe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001bc2:	42a8      	cmp	r0, r5
 8001bc4:	d039      	beq.n	8001c3a <HAL_GPIO_Init+0x19a>
 8001bc6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001bca:	42a8      	cmp	r0, r5
 8001bcc:	d037      	beq.n	8001c3e <HAL_GPIO_Init+0x19e>
 8001bce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001bd2:	42a8      	cmp	r0, r5
 8001bd4:	d035      	beq.n	8001c42 <HAL_GPIO_Init+0x1a2>
 8001bd6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001bda:	42a8      	cmp	r0, r5
 8001bdc:	d033      	beq.n	8001c46 <HAL_GPIO_Init+0x1a6>
 8001bde:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001be2:	42a8      	cmp	r0, r5
 8001be4:	bf14      	ite	ne
 8001be6:	2507      	movne	r5, #7
 8001be8:	2506      	moveq	r5, #6
 8001bea:	fa05 f50c 	lsl.w	r5, r5, ip
 8001bee:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bf0:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001bf2:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001bf4:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bf8:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001bfa:	bf54      	ite	pl
 8001bfc:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001bfe:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8001c02:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001c04:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c06:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001c08:	bf54      	ite	pl
 8001c0a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c0c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001c10:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001c12:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c14:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001c16:	bf54      	ite	pl
 8001c18:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c1a:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001c1e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001c20:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c22:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001c24:	bf54      	ite	pl
 8001c26:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c28:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001c2c:	60e5      	str	r5, [r4, #12]
    position++;
 8001c2e:	3301      	adds	r3, #1
 8001c30:	e73f      	b.n	8001ab2 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c32:	2500      	movs	r5, #0
 8001c34:	e7d9      	b.n	8001bea <HAL_GPIO_Init+0x14a>
 8001c36:	2501      	movs	r5, #1
 8001c38:	e7d7      	b.n	8001bea <HAL_GPIO_Init+0x14a>
 8001c3a:	2502      	movs	r5, #2
 8001c3c:	e7d5      	b.n	8001bea <HAL_GPIO_Init+0x14a>
 8001c3e:	2503      	movs	r5, #3
 8001c40:	e7d3      	b.n	8001bea <HAL_GPIO_Init+0x14a>
 8001c42:	2504      	movs	r5, #4
 8001c44:	e7d1      	b.n	8001bea <HAL_GPIO_Init+0x14a>
 8001c46:	2505      	movs	r5, #5
 8001c48:	e7cf      	b.n	8001bea <HAL_GPIO_Init+0x14a>
 8001c4a:	bf00      	nop
 8001c4c:	40010400 	.word	0x40010400
 8001c50:	48000400 	.word	0x48000400
 8001c54:	40021000 	.word	0x40021000

08001c58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001c5c:	4c47      	ldr	r4, [pc, #284]	; (8001d7c <HAL_GPIO_DeInit+0x124>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001c5e:	f8df a124 	ldr.w	sl, [pc, #292]	; 8001d84 <HAL_GPIO_DeInit+0x12c>
 8001c62:	f8df b124 	ldr.w	fp, [pc, #292]	; 8001d88 <HAL_GPIO_DeInit+0x130>
  uint32_t position = 0x00u;
 8001c66:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001c68:	f04f 0801 	mov.w	r8, #1
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001c6c:	f04f 0903 	mov.w	r9, #3
  while ((GPIO_Pin >> position) != 0x00u)
 8001c70:	fa31 f203 	lsrs.w	r2, r1, r3
 8001c74:	d102      	bne.n	8001c7c <HAL_GPIO_DeInit+0x24>
      }
    }

    position++;
  }
}
 8001c76:	b003      	add	sp, #12
 8001c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001c7c:	fa08 f603 	lsl.w	r6, r8, r3
    if (iocurrent != 0x00u)
 8001c80:	ea11 0206 	ands.w	r2, r1, r6
 8001c84:	9201      	str	r2, [sp, #4]
 8001c86:	d06a      	beq.n	8001d5e <HAL_GPIO_DeInit+0x106>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001c88:	6807      	ldr	r7, [r0, #0]
 8001c8a:	005a      	lsls	r2, r3, #1
 8001c8c:	fa09 f202 	lsl.w	r2, r9, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001c90:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001c94:	4317      	orrs	r7, r2
 8001c96:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8001c9a:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001c9c:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8001ca0:	f003 0e07 	and.w	lr, r3, #7
 8001ca4:	463d      	mov	r5, r7
 8001ca6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001caa:	270f      	movs	r7, #15
 8001cac:	fa07 fe0e 	lsl.w	lr, r7, lr
 8001cb0:	ea25 0e0e 	bic.w	lr, r5, lr
 8001cb4:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cb8:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8001cbc:	43d2      	mvns	r2, r2
 8001cbe:	ea0e 0e02 	and.w	lr, lr, r2
 8001cc2:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cc6:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8001cca:	43f6      	mvns	r6, r6
 8001ccc:	ea0e 0e06 	and.w	lr, lr, r6
 8001cd0:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001cd4:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8001cd8:	ea02 020e 	and.w	r2, r2, lr
 8001cdc:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001cde:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001ce0:	4016      	ands	r6, r2
 8001ce2:	62c6      	str	r6, [r0, #44]	; 0x2c
 8001ce4:	f023 0603 	bic.w	r6, r3, #3
 8001ce8:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001cec:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001cf0:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 8001cf4:	68b2      	ldr	r2, [r6, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001cf6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001cfa:	fa07 f70e 	lsl.w	r7, r7, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001cfe:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001d02:	ea02 0c07 	and.w	ip, r2, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001d06:	d02c      	beq.n	8001d62 <HAL_GPIO_DeInit+0x10a>
 8001d08:	4a1d      	ldr	r2, [pc, #116]	; (8001d80 <HAL_GPIO_DeInit+0x128>)
 8001d0a:	4290      	cmp	r0, r2
 8001d0c:	d02b      	beq.n	8001d66 <HAL_GPIO_DeInit+0x10e>
 8001d0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d12:	4290      	cmp	r0, r2
 8001d14:	d029      	beq.n	8001d6a <HAL_GPIO_DeInit+0x112>
 8001d16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d1a:	4290      	cmp	r0, r2
 8001d1c:	d027      	beq.n	8001d6e <HAL_GPIO_DeInit+0x116>
 8001d1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d22:	4290      	cmp	r0, r2
 8001d24:	d025      	beq.n	8001d72 <HAL_GPIO_DeInit+0x11a>
 8001d26:	4550      	cmp	r0, sl
 8001d28:	d025      	beq.n	8001d76 <HAL_GPIO_DeInit+0x11e>
 8001d2a:	4558      	cmp	r0, fp
 8001d2c:	bf0c      	ite	eq
 8001d2e:	2206      	moveq	r2, #6
 8001d30:	2207      	movne	r2, #7
 8001d32:	fa02 f20e 	lsl.w	r2, r2, lr
 8001d36:	4594      	cmp	ip, r2
 8001d38:	d111      	bne.n	8001d5e <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001d3a:	68b2      	ldr	r2, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001d3c:	9d01      	ldr	r5, [sp, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001d3e:	ea22 0707 	bic.w	r7, r2, r7
 8001d42:	60b7      	str	r7, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001d44:	6822      	ldr	r2, [r4, #0]
 8001d46:	43ed      	mvns	r5, r5
 8001d48:	402a      	ands	r2, r5
 8001d4a:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001d4c:	6862      	ldr	r2, [r4, #4]
 8001d4e:	402a      	ands	r2, r5
 8001d50:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001d52:	68a2      	ldr	r2, [r4, #8]
 8001d54:	402a      	ands	r2, r5
 8001d56:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8001d58:	68e2      	ldr	r2, [r4, #12]
 8001d5a:	4015      	ands	r5, r2
 8001d5c:	60e5      	str	r5, [r4, #12]
    position++;
 8001d5e:	3301      	adds	r3, #1
 8001d60:	e786      	b.n	8001c70 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001d62:	2200      	movs	r2, #0
 8001d64:	e7e5      	b.n	8001d32 <HAL_GPIO_DeInit+0xda>
 8001d66:	2201      	movs	r2, #1
 8001d68:	e7e3      	b.n	8001d32 <HAL_GPIO_DeInit+0xda>
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	e7e1      	b.n	8001d32 <HAL_GPIO_DeInit+0xda>
 8001d6e:	2203      	movs	r2, #3
 8001d70:	e7df      	b.n	8001d32 <HAL_GPIO_DeInit+0xda>
 8001d72:	2204      	movs	r2, #4
 8001d74:	e7dd      	b.n	8001d32 <HAL_GPIO_DeInit+0xda>
 8001d76:	2205      	movs	r2, #5
 8001d78:	e7db      	b.n	8001d32 <HAL_GPIO_DeInit+0xda>
 8001d7a:	bf00      	nop
 8001d7c:	40010400 	.word	0x40010400
 8001d80:	48000400 	.word	0x48000400
 8001d84:	48001400 	.word	0x48001400
 8001d88:	48001800 	.word	0x48001800

08001d8c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d8c:	b10a      	cbz	r2, 8001d92 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d8e:	6181      	str	r1, [r0, #24]
 8001d90:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d92:	6281      	str	r1, [r0, #40]	; 0x28
 8001d94:	4770      	bx	lr

08001d96 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001d96:	6943      	ldr	r3, [r0, #20]
 8001d98:	4059      	eors	r1, r3
 8001d9a:	6141      	str	r1, [r0, #20]
 8001d9c:	4770      	bx	lr

08001d9e <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d9e:	4770      	bx	lr

08001da0 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001da0:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001da4:	6959      	ldr	r1, [r3, #20]
 8001da6:	4201      	tst	r1, r0
 8001da8:	d002      	beq.n	8001db0 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001daa:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001dac:	f7ff fff7 	bl	8001d9e <HAL_GPIO_EXTI_Callback>
 8001db0:	bd08      	pop	{r3, pc}
 8001db2:	bf00      	nop
 8001db4:	40010400 	.word	0x40010400

08001db8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001db8:	6803      	ldr	r3, [r0, #0]
 8001dba:	699a      	ldr	r2, [r3, #24]
 8001dbc:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001dbe:	bf44      	itt	mi
 8001dc0:	2200      	movmi	r2, #0
 8001dc2:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001dc8:	bf5e      	ittt	pl
 8001dca:	699a      	ldrpl	r2, [r3, #24]
 8001dcc:	f042 0201 	orrpl.w	r2, r2, #1
 8001dd0:	619a      	strpl	r2, [r3, #24]
 8001dd2:	4770      	bx	lr

08001dd4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001dd4:	b530      	push	{r4, r5, lr}
 8001dd6:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001dd8:	6805      	ldr	r5, [r0, #0]
 8001dda:	4323      	orrs	r3, r4
 8001ddc:	0d64      	lsrs	r4, r4, #21
 8001dde:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001de2:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001de6:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001dea:	6868      	ldr	r0, [r5, #4]
 8001dec:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001df0:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001df4:	4319      	orrs	r1, r3
 8001df6:	f044 0403 	orr.w	r4, r4, #3
 8001dfa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001dfe:	ea20 0404 	bic.w	r4, r0, r4
 8001e02:	4321      	orrs	r1, r4
 8001e04:	6069      	str	r1, [r5, #4]
 8001e06:	bd30      	pop	{r4, r5, pc}

08001e08 <I2C_WaitOnFlagUntilTimeout>:
{
 8001e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e0c:	9f06      	ldr	r7, [sp, #24]
 8001e0e:	4604      	mov	r4, r0
 8001e10:	4688      	mov	r8, r1
 8001e12:	4616      	mov	r6, r2
 8001e14:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e16:	6822      	ldr	r2, [r4, #0]
 8001e18:	6993      	ldr	r3, [r2, #24]
 8001e1a:	ea38 0303 	bics.w	r3, r8, r3
 8001e1e:	bf0c      	ite	eq
 8001e20:	2301      	moveq	r3, #1
 8001e22:	2300      	movne	r3, #0
 8001e24:	42b3      	cmp	r3, r6
 8001e26:	d002      	beq.n	8001e2e <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001e28:	2000      	movs	r0, #0
}
 8001e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001e2e:	1c6b      	adds	r3, r5, #1
 8001e30:	d0f2      	beq.n	8001e18 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e32:	f7ff fd19 	bl	8001868 <HAL_GetTick>
 8001e36:	1bc0      	subs	r0, r0, r7
 8001e38:	4285      	cmp	r5, r0
 8001e3a:	d301      	bcc.n	8001e40 <I2C_WaitOnFlagUntilTimeout+0x38>
 8001e3c:	2d00      	cmp	r5, #0
 8001e3e:	d1ea      	bne.n	8001e16 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e40:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e42:	f043 0320 	orr.w	r3, r3, #32
 8001e46:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e48:	2320      	movs	r3, #32
 8001e4a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001e54:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001e58:	2001      	movs	r0, #1
 8001e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001e5e <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e5e:	6803      	ldr	r3, [r0, #0]
{
 8001e60:	b570      	push	{r4, r5, r6, lr}
 8001e62:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e64:	6998      	ldr	r0, [r3, #24]
 8001e66:	f010 0010 	ands.w	r0, r0, #16
{
 8001e6a:	460d      	mov	r5, r1
 8001e6c:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e6e:	d116      	bne.n	8001e9e <I2C_IsAcknowledgeFailed+0x40>
 8001e70:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001e72:	1c69      	adds	r1, r5, #1
 8001e74:	d014      	beq.n	8001ea0 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e76:	f7ff fcf7 	bl	8001868 <HAL_GetTick>
 8001e7a:	1b80      	subs	r0, r0, r6
 8001e7c:	4285      	cmp	r5, r0
 8001e7e:	d300      	bcc.n	8001e82 <I2C_IsAcknowledgeFailed+0x24>
 8001e80:	b96d      	cbnz	r5, 8001e9e <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e82:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e84:	f043 0320 	orr.w	r3, r3, #32
 8001e88:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e8a:	2320      	movs	r3, #32
 8001e8c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001e96:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001e9a:	2001      	movs	r0, #1
}
 8001e9c:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e9e:	6823      	ldr	r3, [r4, #0]
 8001ea0:	6999      	ldr	r1, [r3, #24]
 8001ea2:	068a      	lsls	r2, r1, #26
 8001ea4:	d5e5      	bpl.n	8001e72 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ea6:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ea8:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001eaa:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001eac:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eae:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001eb0:	f7ff ff82 	bl	8001db8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001eb4:	6822      	ldr	r2, [r4, #0]
 8001eb6:	6853      	ldr	r3, [r2, #4]
 8001eb8:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001ebc:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001ec0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001ec4:	f023 0301 	bic.w	r3, r3, #1
 8001ec8:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001eca:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ecc:	f043 0304 	orr.w	r3, r3, #4
 8001ed0:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001ed2:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8001ed6:	e7db      	b.n	8001e90 <I2C_IsAcknowledgeFailed+0x32>

08001ed8 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001ed8:	b570      	push	{r4, r5, r6, lr}
 8001eda:	4604      	mov	r4, r0
 8001edc:	460d      	mov	r5, r1
 8001ede:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ee0:	6823      	ldr	r3, [r4, #0]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	079b      	lsls	r3, r3, #30
 8001ee6:	d501      	bpl.n	8001eec <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001ee8:	2000      	movs	r0, #0
 8001eea:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001eec:	4632      	mov	r2, r6
 8001eee:	4629      	mov	r1, r5
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	f7ff ffb4 	bl	8001e5e <I2C_IsAcknowledgeFailed>
 8001ef6:	b9a0      	cbnz	r0, 8001f22 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8001ef8:	1c6a      	adds	r2, r5, #1
 8001efa:	d0f1      	beq.n	8001ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001efc:	f7ff fcb4 	bl	8001868 <HAL_GetTick>
 8001f00:	1b80      	subs	r0, r0, r6
 8001f02:	4285      	cmp	r5, r0
 8001f04:	d301      	bcc.n	8001f0a <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8001f06:	2d00      	cmp	r5, #0
 8001f08:	d1ea      	bne.n	8001ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f0a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001f0c:	f043 0320 	orr.w	r3, r3, #32
 8001f10:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001f12:	2320      	movs	r3, #32
 8001f14:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001f1e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001f22:	2001      	movs	r0, #1
}
 8001f24:	bd70      	pop	{r4, r5, r6, pc}
	...

08001f28 <I2C_RequestMemoryWrite>:
{
 8001f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f2a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001f2c:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001f2e:	4b16      	ldr	r3, [pc, #88]	; (8001f88 <I2C_RequestMemoryWrite+0x60>)
 8001f30:	9300      	str	r3, [sp, #0]
{
 8001f32:	4605      	mov	r5, r0
 8001f34:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001f36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f3a:	b2fa      	uxtb	r2, r7
 8001f3c:	f7ff ff4a 	bl	8001dd4 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f40:	4632      	mov	r2, r6
 8001f42:	9908      	ldr	r1, [sp, #32]
 8001f44:	4628      	mov	r0, r5
 8001f46:	f7ff ffc7 	bl	8001ed8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f4a:	b110      	cbz	r0, 8001f52 <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8001f4c:	2001      	movs	r0, #1
}
 8001f4e:	b003      	add	sp, #12
 8001f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f52:	2f01      	cmp	r7, #1
 8001f54:	682b      	ldr	r3, [r5, #0]
 8001f56:	d10c      	bne.n	8001f72 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f58:	b2e4      	uxtb	r4, r4
 8001f5a:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001f5c:	9b08      	ldr	r3, [sp, #32]
 8001f5e:	9600      	str	r6, [sp, #0]
 8001f60:	2200      	movs	r2, #0
 8001f62:	2180      	movs	r1, #128	; 0x80
 8001f64:	4628      	mov	r0, r5
 8001f66:	f7ff ff4f 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001f6a:	3000      	adds	r0, #0
 8001f6c:	bf18      	it	ne
 8001f6e:	2001      	movne	r0, #1
 8001f70:	e7ed      	b.n	8001f4e <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f72:	0a22      	lsrs	r2, r4, #8
 8001f74:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f76:	9908      	ldr	r1, [sp, #32]
 8001f78:	4632      	mov	r2, r6
 8001f7a:	4628      	mov	r0, r5
 8001f7c:	f7ff ffac 	bl	8001ed8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f80:	2800      	cmp	r0, #0
 8001f82:	d1e3      	bne.n	8001f4c <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f84:	682b      	ldr	r3, [r5, #0]
 8001f86:	e7e7      	b.n	8001f58 <I2C_RequestMemoryWrite+0x30>
 8001f88:	80002000 	.word	0x80002000

08001f8c <I2C_RequestMemoryRead>:
{
 8001f8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f8e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001f90:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f92:	4b16      	ldr	r3, [pc, #88]	; (8001fec <I2C_RequestMemoryRead+0x60>)
 8001f94:	9300      	str	r3, [sp, #0]
{
 8001f96:	4605      	mov	r5, r0
 8001f98:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	b2fa      	uxtb	r2, r7
 8001f9e:	f7ff ff19 	bl	8001dd4 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fa2:	4632      	mov	r2, r6
 8001fa4:	9908      	ldr	r1, [sp, #32]
 8001fa6:	4628      	mov	r0, r5
 8001fa8:	f7ff ff96 	bl	8001ed8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fac:	b110      	cbz	r0, 8001fb4 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001fae:	2001      	movs	r0, #1
}
 8001fb0:	b003      	add	sp, #12
 8001fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001fb4:	2f01      	cmp	r7, #1
 8001fb6:	682b      	ldr	r3, [r5, #0]
 8001fb8:	d10c      	bne.n	8001fd4 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fba:	b2e4      	uxtb	r4, r4
 8001fbc:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001fbe:	9b08      	ldr	r3, [sp, #32]
 8001fc0:	9600      	str	r6, [sp, #0]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2140      	movs	r1, #64	; 0x40
 8001fc6:	4628      	mov	r0, r5
 8001fc8:	f7ff ff1e 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001fcc:	3000      	adds	r0, #0
 8001fce:	bf18      	it	ne
 8001fd0:	2001      	movne	r0, #1
 8001fd2:	e7ed      	b.n	8001fb0 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001fd4:	0a22      	lsrs	r2, r4, #8
 8001fd6:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fd8:	9908      	ldr	r1, [sp, #32]
 8001fda:	4632      	mov	r2, r6
 8001fdc:	4628      	mov	r0, r5
 8001fde:	f7ff ff7b 	bl	8001ed8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fe2:	2800      	cmp	r0, #0
 8001fe4:	d1e3      	bne.n	8001fae <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fe6:	682b      	ldr	r3, [r5, #0]
 8001fe8:	e7e7      	b.n	8001fba <I2C_RequestMemoryRead+0x2e>
 8001fea:	bf00      	nop
 8001fec:	80002000 	.word	0x80002000

08001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001ff0:	b570      	push	{r4, r5, r6, lr}
 8001ff2:	4604      	mov	r4, r0
 8001ff4:	460d      	mov	r5, r1
 8001ff6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	069b      	lsls	r3, r3, #26
 8001ffe:	d501      	bpl.n	8002004 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8002000:	2000      	movs	r0, #0
 8002002:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002004:	4632      	mov	r2, r6
 8002006:	4629      	mov	r1, r5
 8002008:	4620      	mov	r0, r4
 800200a:	f7ff ff28 	bl	8001e5e <I2C_IsAcknowledgeFailed>
 800200e:	b990      	cbnz	r0, 8002036 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002010:	f7ff fc2a 	bl	8001868 <HAL_GetTick>
 8002014:	1b80      	subs	r0, r0, r6
 8002016:	4285      	cmp	r5, r0
 8002018:	d301      	bcc.n	800201e <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800201a:	2d00      	cmp	r5, #0
 800201c:	d1ec      	bne.n	8001ff8 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800201e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002020:	f043 0320 	orr.w	r3, r3, #32
 8002024:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002026:	2320      	movs	r3, #32
 8002028:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800202c:	2300      	movs	r3, #0
 800202e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002032:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002036:	2001      	movs	r0, #1
}
 8002038:	bd70      	pop	{r4, r5, r6, pc}

0800203a <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800203a:	b570      	push	{r4, r5, r6, lr}
 800203c:	4604      	mov	r4, r0
 800203e:	460d      	mov	r5, r1
 8002040:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	075b      	lsls	r3, r3, #29
 8002048:	d40e      	bmi.n	8002068 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800204a:	4632      	mov	r2, r6
 800204c:	4629      	mov	r1, r5
 800204e:	4620      	mov	r0, r4
 8002050:	f7ff ff05 	bl	8001e5e <I2C_IsAcknowledgeFailed>
 8002054:	b9f0      	cbnz	r0, 8002094 <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002056:	6823      	ldr	r3, [r4, #0]
 8002058:	699a      	ldr	r2, [r3, #24]
 800205a:	0691      	lsls	r1, r2, #26
 800205c:	d51c      	bpl.n	8002098 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800205e:	699a      	ldr	r2, [r3, #24]
 8002060:	0752      	lsls	r2, r2, #29
 8002062:	d503      	bpl.n	800206c <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
 8002064:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002066:	b10a      	cbz	r2, 800206c <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        return HAL_OK;
 8002068:	2000      	movs	r0, #0
 800206a:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800206c:	2120      	movs	r1, #32
 800206e:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8002076:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800207a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800207e:	f022 0201 	bic.w	r2, r2, #1
 8002082:	605a      	str	r2, [r3, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002084:	2300      	movs	r3, #0
 8002086:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002088:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800208c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002090:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002094:	2001      	movs	r0, #1
}
 8002096:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002098:	f7ff fbe6 	bl	8001868 <HAL_GetTick>
 800209c:	1b80      	subs	r0, r0, r6
 800209e:	4285      	cmp	r5, r0
 80020a0:	d301      	bcc.n	80020a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 80020a2:	2d00      	cmp	r5, #0
 80020a4:	d1cd      	bne.n	8002042 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80020a8:	f043 0320 	orr.w	r3, r3, #32
 80020ac:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80020ae:	2320      	movs	r3, #32
 80020b0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 80020b4:	2300      	movs	r3, #0
 80020b6:	e7eb      	b.n	8002090 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>

080020b8 <HAL_I2C_Init>:
{
 80020b8:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 80020ba:	4604      	mov	r4, r0
 80020bc:	2800      	cmp	r0, #0
 80020be:	d04a      	beq.n	8002156 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020c0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80020c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020c8:	b91b      	cbnz	r3, 80020d2 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80020ca:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80020ce:	f004 ffd7 	bl	8007080 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80020d2:	2324      	movs	r3, #36	; 0x24
 80020d4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80020d8:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020da:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	f022 0201 	bic.w	r2, r2, #1
 80020e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020e4:	6862      	ldr	r2, [r4, #4]
 80020e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020ea:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020ec:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020ee:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020f4:	609a      	str	r2, [r3, #8]
 80020f6:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020f8:	d124      	bne.n	8002144 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020fe:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002100:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002102:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002104:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002108:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800210c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002114:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002116:	6922      	ldr	r2, [r4, #16]
 8002118:	430a      	orrs	r2, r1
 800211a:	69a1      	ldr	r1, [r4, #24]
 800211c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002120:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002122:	6a21      	ldr	r1, [r4, #32]
 8002124:	69e2      	ldr	r2, [r4, #28]
 8002126:	430a      	orrs	r2, r1
 8002128:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	f042 0201 	orr.w	r2, r2, #1
 8002130:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002132:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002134:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002136:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002138:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800213c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800213e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8002142:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002144:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002148:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800214a:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800214c:	bf04      	itt	eq
 800214e:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8002152:	605a      	streq	r2, [r3, #4]
 8002154:	e7d4      	b.n	8002100 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8002156:	2001      	movs	r0, #1
}
 8002158:	bd10      	pop	{r4, pc}

0800215a <HAL_I2C_DeInit>:
{
 800215a:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 800215c:	4604      	mov	r4, r0
 800215e:	b198      	cbz	r0, 8002188 <HAL_I2C_DeInit+0x2e>
  __HAL_I2C_DISABLE(hi2c);
 8002160:	6802      	ldr	r2, [r0, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002162:	2324      	movs	r3, #36	; 0x24
 8002164:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002168:	6813      	ldr	r3, [r2, #0]
 800216a:	f023 0301 	bic.w	r3, r3, #1
 800216e:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8002170:	f004 ffbc 	bl	80070ec <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002174:	2000      	movs	r0, #0
 8002176:	6460      	str	r0, [r4, #68]	; 0x44
  __HAL_UNLOCK(hi2c);
 8002178:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_RESET;
 800217c:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002180:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002182:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8002186:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002188:	2001      	movs	r0, #1
}
 800218a:	bd10      	pop	{r4, pc}

0800218c <HAL_I2C_Master_Transmit>:
{
 800218c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002190:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002192:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002196:	2b20      	cmp	r3, #32
{
 8002198:	4604      	mov	r4, r0
 800219a:	460e      	mov	r6, r1
 800219c:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800219e:	f040 8084 	bne.w	80022aa <HAL_I2C_Master_Transmit+0x11e>
    __HAL_LOCK(hi2c);
 80021a2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d07f      	beq.n	80022aa <HAL_I2C_Master_Transmit+0x11e>
 80021aa:	2701      	movs	r7, #1
 80021ac:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80021b0:	f7ff fb5a 	bl	8001868 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021b4:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80021b6:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021b8:	9000      	str	r0, [sp, #0]
 80021ba:	463a      	mov	r2, r7
 80021bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c0:	4620      	mov	r0, r4
 80021c2:	f7ff fe21 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 80021c6:	b118      	cbz	r0, 80021d0 <HAL_I2C_Master_Transmit+0x44>
      return HAL_ERROR;
 80021c8:	2001      	movs	r0, #1
}
 80021ca:	b003      	add	sp, #12
 80021cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80021d0:	2321      	movs	r3, #33	; 0x21
 80021d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80021d6:	2310      	movs	r3, #16
 80021d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021dc:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80021de:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80021e4:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80021ec:	6360      	str	r0, [r4, #52]	; 0x34
 80021ee:	4b30      	ldr	r3, [pc, #192]	; (80022b0 <HAL_I2C_Master_Transmit+0x124>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021f0:	d926      	bls.n	8002240 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021f2:	22ff      	movs	r2, #255	; 0xff
 80021f4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80021f6:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021fc:	4631      	mov	r1, r6
 80021fe:	4620      	mov	r0, r4
 8002200:	f7ff fde8 	bl	8001dd4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002204:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002206:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 8002208:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800220a:	462a      	mov	r2, r5
 800220c:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800220e:	b9fb      	cbnz	r3, 8002250 <HAL_I2C_Master_Transmit+0xc4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002210:	f7ff feee 	bl	8001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002214:	2800      	cmp	r0, #0
 8002216:	d1d7      	bne.n	80021c8 <HAL_I2C_Master_Transmit+0x3c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	2120      	movs	r1, #32
 800221c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8002224:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002228:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800222c:	f022 0201 	bic.w	r2, r2, #1
 8002230:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002232:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002236:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800223a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800223e:	e7c4      	b.n	80021ca <HAL_I2C_Master_Transmit+0x3e>
      hi2c->XferSize = hi2c->XferCount;
 8002240:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002242:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8002244:	b292      	uxth	r2, r2
 8002246:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002248:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	e7d5      	b.n	80021fc <HAL_I2C_Master_Transmit+0x70>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002250:	f7ff fe42 	bl	8001ed8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002254:	2800      	cmp	r0, #0
 8002256:	d1b7      	bne.n	80021c8 <HAL_I2C_Master_Transmit+0x3c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002258:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800225a:	6822      	ldr	r2, [r4, #0]
 800225c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8002260:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002262:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002264:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002266:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002268:	3b01      	subs	r3, #1
 800226a:	b29b      	uxth	r3, r3
 800226c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800226e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002270:	3a01      	subs	r2, #1
 8002272:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002274:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002276:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0c3      	beq.n	8002204 <HAL_I2C_Master_Transmit+0x78>
 800227c:	2a00      	cmp	r2, #0
 800227e:	d1c1      	bne.n	8002204 <HAL_I2C_Master_Transmit+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002280:	9500      	str	r5, [sp, #0]
 8002282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002284:	2180      	movs	r1, #128	; 0x80
 8002286:	4620      	mov	r0, r4
 8002288:	f7ff fdbe 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 800228c:	2800      	cmp	r0, #0
 800228e:	d19b      	bne.n	80021c8 <HAL_I2C_Master_Transmit+0x3c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002290:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002292:	b29b      	uxth	r3, r3
 8002294:	2bff      	cmp	r3, #255	; 0xff
 8002296:	d903      	bls.n	80022a0 <HAL_I2C_Master_Transmit+0x114>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002298:	22ff      	movs	r2, #255	; 0xff
 800229a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800229c:	9000      	str	r0, [sp, #0]
 800229e:	e7ab      	b.n	80021f8 <HAL_I2C_Master_Transmit+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 80022a0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80022a2:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80022a4:	b292      	uxth	r2, r2
 80022a6:	8522      	strh	r2, [r4, #40]	; 0x28
 80022a8:	e7ce      	b.n	8002248 <HAL_I2C_Master_Transmit+0xbc>
    return HAL_BUSY;
 80022aa:	2002      	movs	r0, #2
 80022ac:	e78d      	b.n	80021ca <HAL_I2C_Master_Transmit+0x3e>
 80022ae:	bf00      	nop
 80022b0:	80002000 	.word	0x80002000

080022b4 <HAL_I2C_Master_Receive>:
{
 80022b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80022b8:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ba:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80022be:	2b20      	cmp	r3, #32
{
 80022c0:	4604      	mov	r4, r0
 80022c2:	460e      	mov	r6, r1
 80022c4:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c6:	f040 8086 	bne.w	80023d6 <HAL_I2C_Master_Receive+0x122>
    __HAL_LOCK(hi2c);
 80022ca:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	f000 8081 	beq.w	80023d6 <HAL_I2C_Master_Receive+0x122>
 80022d4:	2701      	movs	r7, #1
 80022d6:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80022da:	f7ff fac5 	bl	8001868 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022de:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80022e0:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022e2:	9000      	str	r0, [sp, #0]
 80022e4:	463a      	mov	r2, r7
 80022e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022ea:	4620      	mov	r0, r4
 80022ec:	f7ff fd8c 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 80022f0:	b118      	cbz	r0, 80022fa <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 80022f2:	2001      	movs	r0, #1
}
 80022f4:	b003      	add	sp, #12
 80022f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022fa:	2322      	movs	r3, #34	; 0x22
 80022fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002300:	2310      	movs	r3, #16
 8002302:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002306:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8002308:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800230c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 800230e:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002312:	b29b      	uxth	r3, r3
 8002314:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8002316:	6360      	str	r0, [r4, #52]	; 0x34
 8002318:	4b30      	ldr	r3, [pc, #192]	; (80023dc <HAL_I2C_Master_Receive+0x128>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800231a:	d926      	bls.n	800236a <HAL_I2C_Master_Receive+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800231c:	22ff      	movs	r2, #255	; 0xff
 800231e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002320:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002322:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002326:	4631      	mov	r1, r6
 8002328:	4620      	mov	r0, r4
 800232a:	f7ff fd53 	bl	8001dd4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800232e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002330:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 8002332:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002334:	462a      	mov	r2, r5
 8002336:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8002338:	b9fb      	cbnz	r3, 800237a <HAL_I2C_Master_Receive+0xc6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800233a:	f7ff fe59 	bl	8001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800233e:	2800      	cmp	r0, #0
 8002340:	d1d7      	bne.n	80022f2 <HAL_I2C_Master_Receive+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002342:	6823      	ldr	r3, [r4, #0]
 8002344:	2120      	movs	r1, #32
 8002346:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800234e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002352:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002356:	f022 0201 	bic.w	r2, r2, #1
 800235a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800235c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002360:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002364:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002368:	e7c4      	b.n	80022f4 <HAL_I2C_Master_Receive+0x40>
      hi2c->XferSize = hi2c->XferCount;
 800236a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800236c:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800236e:	b292      	uxth	r2, r2
 8002370:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002372:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	e7d5      	b.n	8002326 <HAL_I2C_Master_Receive+0x72>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800237a:	f7ff fe5e 	bl	800203a <I2C_WaitOnRXNEFlagUntilTimeout>
 800237e:	2800      	cmp	r0, #0
 8002380:	d1b7      	bne.n	80022f2 <HAL_I2C_Master_Receive+0x3e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002382:	6822      	ldr	r2, [r4, #0]
 8002384:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002386:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002388:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800238a:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800238c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 800238e:	3301      	adds	r3, #1
 8002390:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002392:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002394:	3b01      	subs	r3, #1
 8002396:	b29b      	uxth	r3, r3
 8002398:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800239a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800239c:	3a01      	subs	r2, #1
 800239e:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023a0:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80023a2:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0c2      	beq.n	800232e <HAL_I2C_Master_Receive+0x7a>
 80023a8:	2a00      	cmp	r2, #0
 80023aa:	d1c0      	bne.n	800232e <HAL_I2C_Master_Receive+0x7a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023ac:	9500      	str	r5, [sp, #0]
 80023ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80023b0:	2180      	movs	r1, #128	; 0x80
 80023b2:	4620      	mov	r0, r4
 80023b4:	f7ff fd28 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 80023b8:	2800      	cmp	r0, #0
 80023ba:	d19a      	bne.n	80022f2 <HAL_I2C_Master_Receive+0x3e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80023be:	b29b      	uxth	r3, r3
 80023c0:	2bff      	cmp	r3, #255	; 0xff
 80023c2:	d903      	bls.n	80023cc <HAL_I2C_Master_Receive+0x118>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023c4:	22ff      	movs	r2, #255	; 0xff
 80023c6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80023c8:	9000      	str	r0, [sp, #0]
 80023ca:	e7aa      	b.n	8002322 <HAL_I2C_Master_Receive+0x6e>
          hi2c->XferSize = hi2c->XferCount;
 80023cc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80023ce:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80023d0:	b292      	uxth	r2, r2
 80023d2:	8522      	strh	r2, [r4, #40]	; 0x28
 80023d4:	e7cd      	b.n	8002372 <HAL_I2C_Master_Receive+0xbe>
    return HAL_BUSY;
 80023d6:	2002      	movs	r0, #2
 80023d8:	e78c      	b.n	80022f4 <HAL_I2C_Master_Receive+0x40>
 80023da:	bf00      	nop
 80023dc:	80002400 	.word	0x80002400

080023e0 <HAL_I2C_Mem_Write>:
{
 80023e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023e4:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80023e6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80023ea:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ec:	2b20      	cmp	r3, #32
{
 80023ee:	4604      	mov	r4, r0
 80023f0:	460f      	mov	r7, r1
 80023f2:	9203      	str	r2, [sp, #12]
 80023f4:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80023f8:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80023fc:	f040 80a5 	bne.w	800254a <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8002400:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002402:	b113      	cbz	r3, 800240a <HAL_I2C_Mem_Write+0x2a>
 8002404:	f1ba 0f00 	cmp.w	sl, #0
 8002408:	d106      	bne.n	8002418 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800240a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800240e:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8002410:	2001      	movs	r0, #1
}
 8002412:	b005      	add	sp, #20
 8002414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8002418:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800241c:	2b01      	cmp	r3, #1
 800241e:	f000 8094 	beq.w	800254a <HAL_I2C_Mem_Write+0x16a>
 8002422:	2501      	movs	r5, #1
 8002424:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002428:	f7ff fa1e 	bl	8001868 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800242c:	2319      	movs	r3, #25
 800242e:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8002430:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002432:	462a      	mov	r2, r5
 8002434:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002438:	4620      	mov	r0, r4
 800243a:	f7ff fce5 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 800243e:	4681      	mov	r9, r0
 8002440:	2800      	cmp	r0, #0
 8002442:	d1e5      	bne.n	8002410 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002444:	2321      	movs	r3, #33	; 0x21
 8002446:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800244a:	2340      	movs	r3, #64	; 0x40
 800244c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8002450:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002452:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002454:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8002456:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002458:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800245c:	9601      	str	r6, [sp, #4]
 800245e:	f8cd 8000 	str.w	r8, [sp]
 8002462:	465b      	mov	r3, fp
 8002464:	9a03      	ldr	r2, [sp, #12]
 8002466:	4639      	mov	r1, r7
 8002468:	4620      	mov	r0, r4
 800246a:	f7ff fd5d 	bl	8001f28 <I2C_RequestMemoryWrite>
 800246e:	b110      	cbz	r0, 8002476 <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8002470:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8002474:	e7cc      	b.n	8002410 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002476:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002478:	b29b      	uxth	r3, r3
 800247a:	2bff      	cmp	r3, #255	; 0xff
 800247c:	d955      	bls.n	800252a <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800247e:	22ff      	movs	r2, #255	; 0xff
 8002480:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002482:	9000      	str	r0, [sp, #0]
 8002484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002488:	4639      	mov	r1, r7
 800248a:	4620      	mov	r0, r4
 800248c:	f7ff fca2 	bl	8001dd4 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002490:	4632      	mov	r2, r6
 8002492:	4641      	mov	r1, r8
 8002494:	4620      	mov	r0, r4
 8002496:	f7ff fd1f 	bl	8001ed8 <I2C_WaitOnTXISFlagUntilTimeout>
 800249a:	2800      	cmp	r0, #0
 800249c:	d1b8      	bne.n	8002410 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800249e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024a0:	6822      	ldr	r2, [r4, #0]
 80024a2:	f813 1b01 	ldrb.w	r1, [r3], #1
 80024a6:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80024a8:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80024aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80024ac:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80024ae:	3b01      	subs	r3, #1
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024b4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80024b6:	3a01      	subs	r2, #1
 80024b8:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024ba:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80024bc:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024be:	b1ab      	cbz	r3, 80024ec <HAL_I2C_Mem_Write+0x10c>
 80024c0:	b9a2      	cbnz	r2, 80024ec <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024c2:	9600      	str	r6, [sp, #0]
 80024c4:	4643      	mov	r3, r8
 80024c6:	2180      	movs	r1, #128	; 0x80
 80024c8:	4620      	mov	r0, r4
 80024ca:	f7ff fc9d 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 80024ce:	2800      	cmp	r0, #0
 80024d0:	d19e      	bne.n	8002410 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	2bff      	cmp	r3, #255	; 0xff
 80024d8:	d92f      	bls.n	800253a <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024da:	22ff      	movs	r2, #255	; 0xff
 80024dc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80024de:	9000      	str	r0, [sp, #0]
 80024e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024e4:	4639      	mov	r1, r7
 80024e6:	4620      	mov	r0, r4
 80024e8:	f7ff fc74 	bl	8001dd4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80024ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1cd      	bne.n	8002490 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024f4:	4632      	mov	r2, r6
 80024f6:	4641      	mov	r1, r8
 80024f8:	4620      	mov	r0, r4
 80024fa:	f7ff fd79 	bl	8001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024fe:	2800      	cmp	r0, #0
 8002500:	d186      	bne.n	8002410 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002502:	6823      	ldr	r3, [r4, #0]
 8002504:	2120      	movs	r1, #32
 8002506:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800250e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002512:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002516:	f022 0201 	bic.w	r2, r2, #1
 800251a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800251c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002520:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002524:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002528:	e773      	b.n	8002412 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800252a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800252c:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800252e:	b292      	uxth	r2, r2
 8002530:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	e7a6      	b.n	8002488 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 800253a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800253c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800253e:	b292      	uxth	r2, r2
 8002540:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002542:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	e7cc      	b.n	80024e4 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 800254a:	2002      	movs	r0, #2
 800254c:	e761      	b.n	8002412 <HAL_I2C_Mem_Write+0x32>
	...

08002550 <HAL_I2C_Mem_Read>:
{
 8002550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002554:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002556:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800255a:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 800255c:	2b20      	cmp	r3, #32
{
 800255e:	4604      	mov	r4, r0
 8002560:	460f      	mov	r7, r1
 8002562:	9203      	str	r2, [sp, #12]
 8002564:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8002568:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 800256c:	f040 80a9 	bne.w	80026c2 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8002570:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002572:	b113      	cbz	r3, 800257a <HAL_I2C_Mem_Read+0x2a>
 8002574:	f1ba 0f00 	cmp.w	sl, #0
 8002578:	d106      	bne.n	8002588 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800257a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800257e:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8002580:	2001      	movs	r0, #1
}
 8002582:	b005      	add	sp, #20
 8002584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8002588:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800258c:	2b01      	cmp	r3, #1
 800258e:	f000 8098 	beq.w	80026c2 <HAL_I2C_Mem_Read+0x172>
 8002592:	2501      	movs	r5, #1
 8002594:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002598:	f7ff f966 	bl	8001868 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800259c:	2319      	movs	r3, #25
 800259e:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80025a0:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025a2:	462a      	mov	r2, r5
 80025a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025a8:	4620      	mov	r0, r4
 80025aa:	f7ff fc2d 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 80025ae:	4681      	mov	r9, r0
 80025b0:	2800      	cmp	r0, #0
 80025b2:	d1e5      	bne.n	8002580 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025b4:	2322      	movs	r3, #34	; 0x22
 80025b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80025ba:	2340      	movs	r3, #64	; 0x40
 80025bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80025c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025c2:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80025c4:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80025c6:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80025c8:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025cc:	9601      	str	r6, [sp, #4]
 80025ce:	f8cd 8000 	str.w	r8, [sp]
 80025d2:	465b      	mov	r3, fp
 80025d4:	9a03      	ldr	r2, [sp, #12]
 80025d6:	4639      	mov	r1, r7
 80025d8:	4620      	mov	r0, r4
 80025da:	f7ff fcd7 	bl	8001f8c <I2C_RequestMemoryRead>
 80025de:	b110      	cbz	r0, 80025e6 <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 80025e0:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 80025e4:	e7cc      	b.n	8002580 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	2bff      	cmp	r3, #255	; 0xff
 80025ec:	4b36      	ldr	r3, [pc, #216]	; (80026c8 <HAL_I2C_Mem_Read+0x178>)
 80025ee:	d958      	bls.n	80026a2 <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025f0:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80025f2:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025f4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80025f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80025fa:	4639      	mov	r1, r7
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7ff fbe9 	bl	8001dd4 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002602:	9600      	str	r6, [sp, #0]
 8002604:	4643      	mov	r3, r8
 8002606:	2200      	movs	r2, #0
 8002608:	2104      	movs	r1, #4
 800260a:	4620      	mov	r0, r4
 800260c:	f7ff fbfc 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 8002610:	2800      	cmp	r0, #0
 8002612:	d1b5      	bne.n	8002580 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002614:	6822      	ldr	r2, [r4, #0]
 8002616:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002618:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800261a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800261c:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800261e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002620:	3301      	adds	r3, #1
 8002622:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002624:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002626:	3b01      	subs	r3, #1
 8002628:	b29b      	uxth	r3, r3
 800262a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800262c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800262e:	3a01      	subs	r2, #1
 8002630:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002632:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002634:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002636:	b1ab      	cbz	r3, 8002664 <HAL_I2C_Mem_Read+0x114>
 8002638:	b9a2      	cbnz	r2, 8002664 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800263a:	9600      	str	r6, [sp, #0]
 800263c:	4643      	mov	r3, r8
 800263e:	2180      	movs	r1, #128	; 0x80
 8002640:	4620      	mov	r0, r4
 8002642:	f7ff fbe1 	bl	8001e08 <I2C_WaitOnFlagUntilTimeout>
 8002646:	2800      	cmp	r0, #0
 8002648:	d19a      	bne.n	8002580 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800264a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800264c:	b29b      	uxth	r3, r3
 800264e:	2bff      	cmp	r3, #255	; 0xff
 8002650:	d92f      	bls.n	80026b2 <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002652:	22ff      	movs	r2, #255	; 0xff
 8002654:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002656:	9000      	str	r0, [sp, #0]
 8002658:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800265c:	4639      	mov	r1, r7
 800265e:	4620      	mov	r0, r4
 8002660:	f7ff fbb8 	bl	8001dd4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8002664:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002666:	b29b      	uxth	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1ca      	bne.n	8002602 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800266c:	4632      	mov	r2, r6
 800266e:	4641      	mov	r1, r8
 8002670:	4620      	mov	r0, r4
 8002672:	f7ff fcbd 	bl	8001ff0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002676:	2800      	cmp	r0, #0
 8002678:	d182      	bne.n	8002580 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800267a:	6823      	ldr	r3, [r4, #0]
 800267c:	2120      	movs	r1, #32
 800267e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8002686:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800268a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800268e:	f022 0201 	bic.w	r2, r2, #1
 8002692:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002694:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002698:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800269c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80026a0:	e76f      	b.n	8002582 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 80026a2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80026a4:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80026a6:	b292      	uxth	r2, r2
 80026a8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80026aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	e7a3      	b.n	80025fa <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 80026b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80026b4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80026b6:	b292      	uxth	r2, r2
 80026b8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80026ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	e7cc      	b.n	800265c <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 80026c2:	2002      	movs	r0, #2
 80026c4:	e75d      	b.n	8002582 <HAL_I2C_Mem_Read+0x32>
 80026c6:	bf00      	nop
 80026c8:	80002400 	.word	0x80002400

080026cc <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026cc:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	2a20      	cmp	r2, #32
{
 80026d4:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80026d6:	d11d      	bne.n	8002714 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026d8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d019      	beq.n	8002714 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026e0:	2324      	movs	r3, #36	; 0x24
 80026e2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026e6:	6803      	ldr	r3, [r0, #0]
 80026e8:	681c      	ldr	r4, [r3, #0]
 80026ea:	f024 0401 	bic.w	r4, r4, #1
 80026ee:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026f0:	681c      	ldr	r4, [r3, #0]
 80026f2:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80026f6:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026f8:	681c      	ldr	r4, [r3, #0]
 80026fa:	4321      	orrs	r1, r4
 80026fc:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026fe:	6819      	ldr	r1, [r3, #0]
 8002700:	f041 0101 	orr.w	r1, r1, #1
 8002704:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002706:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002708:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800270c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002710:	4618      	mov	r0, r3
 8002712:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8002714:	2002      	movs	r0, #2
  }
}
 8002716:	bd10      	pop	{r4, pc}

08002718 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002718:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800271a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 800271e:	b2e4      	uxtb	r4, r4
 8002720:	2c20      	cmp	r4, #32
 8002722:	d11c      	bne.n	800275e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002724:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002728:	2b01      	cmp	r3, #1
 800272a:	d018      	beq.n	800275e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800272c:	2324      	movs	r3, #36	; 0x24
 800272e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002732:	6803      	ldr	r3, [r0, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800273c:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800273e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002742:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002746:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	f042 0201 	orr.w	r2, r2, #1
 800274e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002750:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002752:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002756:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800275a:	4618      	mov	r0, r3
 800275c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 800275e:	2002      	movs	r0, #2
  }
}
 8002760:	bd10      	pop	{r4, pc}

08002762 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002766:	4604      	mov	r4, r0
{
 8002768:	b08a      	sub	sp, #40	; 0x28
  if (hpcd == NULL)
 800276a:	2800      	cmp	r0, #0
 800276c:	d074      	beq.n	8002858 <HAL_PCD_Init+0xf6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800276e:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8002772:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002776:	b91b      	cbnz	r3, 8002780 <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002778:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800277c:	f004 fdb8 	bl	80072f0 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002780:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8002782:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 8002784:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8002788:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  __HAL_PCD_DISABLE(hpcd);
 800278c:	f001 fcab 	bl	80040e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  (void)USB_CoreInit(hpcd->Instance, hpcd->Init);
 8002790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002792:	466e      	mov	r6, sp
 8002794:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002796:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002798:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800279a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800279e:	e886 0003 	stmia.w	r6, {r0, r1}
 80027a2:	f104 0804 	add.w	r8, r4, #4
 80027a6:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 80027aa:	6820      	ldr	r0, [r4, #0]
 80027ac:	f001 fc6c 	bl	8004088 <USB_CoreInit>

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80027b0:	2100      	movs	r1, #0
 80027b2:	6820      	ldr	r0, [r4, #0]
 80027b4:	f001 fc9d 	bl	80040f2 <USB_SetCurrentMode>
 80027b8:	2100      	movs	r1, #0
 80027ba:	4622      	mov	r2, r4
 80027bc:	4623      	mov	r3, r4
 80027be:	f104 0510 	add.w	r5, r4, #16

  /* Init endpoints structures */
  for (i = 0U; i < 15U; i++)
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80027c2:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80027c4:	4608      	mov	r0, r1
    hpcd->IN_ep[i].num = i;
 80027c6:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80027ca:	f8a3 1042 	strh.w	r1, [r3, #66]	; 0x42
 80027ce:	3101      	adds	r1, #1
  for (i = 0U; i < 15U; i++)
 80027d0:	290f      	cmp	r1, #15
    hpcd->IN_ep[i].is_in = 1U;
 80027d2:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80027d6:	f883 003f 	strb.w	r0, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 80027da:	6458      	str	r0, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 80027dc:	6498      	str	r0, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 80027de:	6518      	str	r0, [r3, #80]	; 0x50
 80027e0:	f103 031c 	add.w	r3, r3, #28
  for (i = 0U; i < 15U; i++)
 80027e4:	d1ef      	bne.n	80027c6 <HAL_PCD_Init+0x64>
 80027e6:	2300      	movs	r3, #0
  }

  for (i = 0U; i < 15U; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027e8:	461f      	mov	r7, r3
    hpcd->OUT_ep[i].num = i;
 80027ea:	f882 31fc 	strb.w	r3, [r2, #508]	; 0x1fc
 80027ee:	3301      	adds	r3, #1
  for (i = 0U; i < 15U; i++)
 80027f0:	2b0f      	cmp	r3, #15
    hpcd->OUT_ep[i].is_in = 0U;
 80027f2:	f882 71fd 	strb.w	r7, [r2, #509]	; 0x1fd
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027f6:	f882 71ff 	strb.w	r7, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027fa:	f8c2 7204 	str.w	r7, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027fe:	f8c2 7208 	str.w	r7, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002802:	f8c2 7210 	str.w	r7, [r2, #528]	; 0x210
 8002806:	f102 021c 	add.w	r2, r2, #28
  for (i = 0U; i < 15U; i++)
 800280a:	d1ee      	bne.n	80027ea <HAL_PCD_Init+0x88>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800280c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800280e:	466e      	mov	r6, sp
 8002810:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002812:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002814:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002816:	e895 0003 	ldmia.w	r5, {r0, r1}
 800281a:	e886 0003 	stmia.w	r6, {r0, r1}
 800281e:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8002822:	6820      	ldr	r0, [r4, #0]
 8002824:	f001 fca6 	bl	8004174 <USB_DevInit>

  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
 8002828:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 800282a:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800282e:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002832:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002834:	2b01      	cmp	r3, #1
 8002836:	d102      	bne.n	800283e <HAL_PCD_Init+0xdc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002838:	4620      	mov	r0, r4
 800283a:	f000 f80f 	bl	800285c <HAL_PCDEx_ActivateLPM>
  }

  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 800283e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002840:	2b01      	cmp	r3, #1
 8002842:	d102      	bne.n	800284a <HAL_PCD_Init+0xe8>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 8002844:	4620      	mov	r0, r4
 8002846:	f000 f81c 	bl	8002882 <HAL_PCDEx_ActivateBCD>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800284a:	6820      	ldr	r0, [r4, #0]
 800284c:	f001 fd2e 	bl	80042ac <USB_DevDisconnect>

  return HAL_OK;
 8002850:	2000      	movs	r0, #0
}
 8002852:	b00a      	add	sp, #40	; 0x28
 8002854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002858:	2001      	movs	r0, #1
 800285a:	e7fa      	b.n	8002852 <HAL_PCD_Init+0xf0>

0800285c <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800285c:	6802      	ldr	r2, [r0, #0]
{
 800285e:	4603      	mov	r3, r0

  hpcd->lpm_active = 1U;
 8002860:	2101      	movs	r1, #1
 8002862:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002866:	2000      	movs	r0, #0
 8002868:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800286c:	6993      	ldr	r3, [r2, #24]
 800286e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002872:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002874:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002876:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800287a:	f043 0303 	orr.w	r3, r3, #3
 800287e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8002880:	4770      	bx	lr

08002882 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002882:	6802      	ldr	r2, [r0, #0]

  hpcd->battery_charging_active = 1U;
 8002884:	2301      	movs	r3, #1
 8002886:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 800288a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	6393      	str	r3, [r2, #56]	; 0x38

  return HAL_OK;
}
 8002892:	2000      	movs	r0, #0
 8002894:	4770      	bx	lr
	...

08002898 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002898:	4a02      	ldr	r2, [pc, #8]	; (80028a4 <HAL_PWR_EnableBkUpAccess+0xc>)
 800289a:	6813      	ldr	r3, [r2, #0]
 800289c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	4770      	bx	lr
 80028a4:	40007000 	.word	0x40007000

080028a8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80028a8:	4b02      	ldr	r3, [pc, #8]	; (80028b4 <HAL_PWREx_GetVoltageRange+0xc>)
 80028aa:	6818      	ldr	r0, [r3, #0]
#endif
}
 80028ac:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	40007000 	.word	0x40007000

080028b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028b8:	4b17      	ldr	r3, [pc, #92]	; (8002918 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ba:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028bc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028c0:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028c4:	d11c      	bne.n	8002900 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028c6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80028ca:	d015      	beq.n	80028f8 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80028d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028d6:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028d8:	4a10      	ldr	r2, [pc, #64]	; (800291c <HAL_PWREx_ControlVoltageScaling+0x64>)
 80028da:	6811      	ldr	r1, [r2, #0]
 80028dc:	2232      	movs	r2, #50	; 0x32
 80028de:	434a      	muls	r2, r1
 80028e0:	490f      	ldr	r1, [pc, #60]	; (8002920 <HAL_PWREx_ControlVoltageScaling+0x68>)
 80028e2:	fbb2 f2f1 	udiv	r2, r2, r1
 80028e6:	4619      	mov	r1, r3
 80028e8:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028ea:	6958      	ldr	r0, [r3, #20]
 80028ec:	0540      	lsls	r0, r0, #21
 80028ee:	d500      	bpl.n	80028f2 <HAL_PWREx_ControlVoltageScaling+0x3a>
 80028f0:	b922      	cbnz	r2, 80028fc <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028f2:	694b      	ldr	r3, [r1, #20]
 80028f4:	055b      	lsls	r3, r3, #21
 80028f6:	d40d      	bmi.n	8002914 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028f8:	2000      	movs	r0, #0
 80028fa:	4770      	bx	lr
        wait_loop_index--;
 80028fc:	3a01      	subs	r2, #1
 80028fe:	e7f4      	b.n	80028ea <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002900:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002904:	bf1f      	itttt	ne
 8002906:	681a      	ldrne	r2, [r3, #0]
 8002908:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 800290c:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8002910:	601a      	strne	r2, [r3, #0]
 8002912:	e7f1      	b.n	80028f8 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8002914:	2003      	movs	r0, #3
}
 8002916:	4770      	bx	lr
 8002918:	40007000 	.word	0x40007000
 800291c:	20000514 	.word	0x20000514
 8002920:	000f4240 	.word	0x000f4240

08002924 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002924:	4a02      	ldr	r2, [pc, #8]	; (8002930 <HAL_PWREx_EnableVddUSB+0xc>)
 8002926:	6853      	ldr	r3, [r2, #4]
 8002928:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800292c:	6053      	str	r3, [r2, #4]
 800292e:	4770      	bx	lr
 8002930:	40007000 	.word	0x40007000

08002934 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002938:	9d06      	ldr	r5, [sp, #24]
 800293a:	4604      	mov	r4, r0
 800293c:	460f      	mov	r7, r1
 800293e:	4616      	mov	r6, r2
 8002940:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002942:	6821      	ldr	r1, [r4, #0]
 8002944:	688a      	ldr	r2, [r1, #8]
 8002946:	423a      	tst	r2, r7
 8002948:	bf14      	ite	ne
 800294a:	2201      	movne	r2, #1
 800294c:	2200      	moveq	r2, #0
 800294e:	42b2      	cmp	r2, r6
 8002950:	d102      	bne.n	8002958 <QSPI_WaitFlagStateUntilTimeout+0x24>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8002952:	2000      	movs	r0, #0
}
 8002954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002958:	1c6b      	adds	r3, r5, #1
 800295a:	d0f3      	beq.n	8002944 <QSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295c:	f7fe ff84 	bl	8001868 <HAL_GetTick>
 8002960:	eba0 0008 	sub.w	r0, r0, r8
 8002964:	4285      	cmp	r5, r0
 8002966:	d301      	bcc.n	800296c <QSPI_WaitFlagStateUntilTimeout+0x38>
 8002968:	2d00      	cmp	r5, #0
 800296a:	d1ea      	bne.n	8002942 <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800296c:	2304      	movs	r3, #4
 800296e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002972:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	63e3      	str	r3, [r4, #60]	; 0x3c
 800297a:	2001      	movs	r0, #1
 800297c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002980 <HAL_QSPI_Init>:
{
 8002980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002982:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002984:	f7fe ff70 	bl	8001868 <HAL_GetTick>
 8002988:	4605      	mov	r5, r0
  if(hqspi == NULL)
 800298a:	2c00      	cmp	r4, #0
 800298c:	d049      	beq.n	8002a22 <HAL_QSPI_Init+0xa2>
  __HAL_LOCK(hqspi);
 800298e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002992:	2b01      	cmp	r3, #1
 8002994:	d047      	beq.n	8002a26 <HAL_QSPI_Init+0xa6>
 8002996:	2301      	movs	r3, #1
 8002998:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800299c:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80029a0:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 80029a4:	b93a      	cbnz	r2, 80029b6 <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 80029a6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 80029aa:	4620      	mov	r0, r4
 80029ac:	f004 fbb4 	bl	8007118 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 80029b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80029b4:	6423      	str	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80029b6:	6820      	ldr	r0, [r4, #0]
 80029b8:	68a1      	ldr	r1, [r4, #8]
 80029ba:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80029bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80029be:	3901      	subs	r1, #1
 80029c0:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80029c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80029c8:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80029ca:	2120      	movs	r1, #32
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	2200      	movs	r2, #0
 80029d0:	462b      	mov	r3, r5
 80029d2:	4620      	mov	r0, r4
 80029d4:	f7ff ffae 	bl	8002934 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 80029d8:	b9f0      	cbnz	r0, 8002a18 <HAL_QSPI_Init+0x98>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80029da:	6822      	ldr	r2, [r4, #0]
 80029dc:	6865      	ldr	r5, [r4, #4]
 80029de:	6811      	ldr	r1, [r2, #0]
 80029e0:	68e3      	ldr	r3, [r4, #12]
 80029e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80029e6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80029ea:	f021 0110 	bic.w	r1, r1, #16
 80029ee:	430b      	orrs	r3, r1
 80029f0:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80029f2:	69a1      	ldr	r1, [r4, #24]
 80029f4:	6963      	ldr	r3, [r4, #20]
 80029f6:	6855      	ldr	r5, [r2, #4]
 80029f8:	430b      	orrs	r3, r1
 80029fa:	6921      	ldr	r1, [r4, #16]
 80029fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002a00:	490a      	ldr	r1, [pc, #40]	; (8002a2c <HAL_QSPI_Init+0xac>)
 8002a02:	4029      	ands	r1, r5
 8002a04:	430b      	orrs	r3, r1
 8002a06:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8002a08:	6813      	ldr	r3, [r2, #0]
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8002a10:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002a12:	63e0      	str	r0, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 8002a14:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8002a1e:	b003      	add	sp, #12
 8002a20:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002a22:	2001      	movs	r0, #1
 8002a24:	e7fb      	b.n	8002a1e <HAL_QSPI_Init+0x9e>
  __HAL_LOCK(hqspi);
 8002a26:	2002      	movs	r0, #2
 8002a28:	e7f9      	b.n	8002a1e <HAL_QSPI_Init+0x9e>
 8002a2a:	bf00      	nop
 8002a2c:	ffe0f8fe 	.word	0xffe0f8fe

08002a30 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a30:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a32:	4d1e      	ldr	r5, [pc, #120]	; (8002aac <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002a34:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002a36:	00da      	lsls	r2, r3, #3
{
 8002a38:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a3a:	d518      	bpl.n	8002a6e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a3c:	f7ff ff34 	bl	80028a8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a40:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002a44:	d123      	bne.n	8002a8e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a46:	2c80      	cmp	r4, #128	; 0x80
 8002a48:	d929      	bls.n	8002a9e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a4a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a4c:	bf8c      	ite	hi
 8002a4e:	2002      	movhi	r0, #2
 8002a50:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a52:	4a17      	ldr	r2, [pc, #92]	; (8002ab0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002a54:	6813      	ldr	r3, [r2, #0]
 8002a56:	f023 0307 	bic.w	r3, r3, #7
 8002a5a:	4303      	orrs	r3, r0
 8002a5c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a5e:	6813      	ldr	r3, [r2, #0]
 8002a60:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002a64:	1a18      	subs	r0, r3, r0
 8002a66:	bf18      	it	ne
 8002a68:	2001      	movne	r0, #1
 8002a6a:	b003      	add	sp, #12
 8002a6c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a6e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a74:	65ab      	str	r3, [r5, #88]	; 0x58
 8002a76:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7c:	9301      	str	r3, [sp, #4]
 8002a7e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002a80:	f7ff ff12 	bl	80028a8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a84:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002a86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a8a:	65ab      	str	r3, [r5, #88]	; 0x58
 8002a8c:	e7d8      	b.n	8002a40 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8002a8e:	2c80      	cmp	r4, #128	; 0x80
 8002a90:	d807      	bhi.n	8002aa2 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002a92:	d008      	beq.n	8002aa6 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002a94:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002a98:	4258      	negs	r0, r3
 8002a9a:	4158      	adcs	r0, r3
 8002a9c:	e7d9      	b.n	8002a52 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	e7d7      	b.n	8002a52 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002aa2:	2003      	movs	r0, #3
 8002aa4:	e7d5      	b.n	8002a52 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002aa6:	2002      	movs	r0, #2
 8002aa8:	e7d3      	b.n	8002a52 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8002aaa:	bf00      	nop
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	40022000 	.word	0x40022000

08002ab4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ab4:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ab6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ab8:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002aba:	f012 020c 	ands.w	r2, r2, #12
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_GetSysClockFreq+0x18>
 8002ac0:	2a0c      	cmp	r2, #12
 8002ac2:	d115      	bne.n	8002af0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ac4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ac8:	2901      	cmp	r1, #1
 8002aca:	d118      	bne.n	8002afe <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002acc:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8002ace:	4820      	ldr	r0, [pc, #128]	; (8002b50 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ad0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ad2:	bf55      	itete	pl
 8002ad4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ad8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ada:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ade:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8002ae2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ae6:	b382      	cbz	r2, 8002b4a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ae8:	2a0c      	cmp	r2, #12
 8002aea:	d009      	beq.n	8002b00 <HAL_RCC_GetSysClockFreq+0x4c>
 8002aec:	2000      	movs	r0, #0
  return sysclockfreq;
 8002aee:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002af0:	2a04      	cmp	r2, #4
 8002af2:	d029      	beq.n	8002b48 <HAL_RCC_GetSysClockFreq+0x94>
 8002af4:	2a08      	cmp	r2, #8
 8002af6:	4817      	ldr	r0, [pc, #92]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002af8:	bf18      	it	ne
 8002afa:	2000      	movne	r0, #0
 8002afc:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002afe:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b00:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b02:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b04:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b08:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8002b0c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b0e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8002b12:	d005      	beq.n	8002b20 <HAL_RCC_GetSysClockFreq+0x6c>
 8002b14:	2903      	cmp	r1, #3
 8002b16:	d012      	beq.n	8002b3e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b18:	68d9      	ldr	r1, [r3, #12]
 8002b1a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8002b1e:	e003      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b20:	68d9      	ldr	r1, [r3, #12]
 8002b22:	480d      	ldr	r0, [pc, #52]	; (8002b58 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b24:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b28:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b2a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b2e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8002b32:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b34:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b36:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8002b38:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b3c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b3e:	68d9      	ldr	r1, [r3, #12]
 8002b40:	4804      	ldr	r0, [pc, #16]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b42:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8002b46:	e7ef      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8002b48:	4803      	ldr	r0, [pc, #12]	; (8002b58 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8002b4a:	4770      	bx	lr
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	0800a6c8 	.word	0x0800a6c8
 8002b54:	007a1200 	.word	0x007a1200
 8002b58:	00f42400 	.word	0x00f42400

08002b5c <HAL_RCC_OscConfig>:
{
 8002b5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002b60:	4605      	mov	r5, r0
 8002b62:	b918      	cbnz	r0, 8002b6c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002b64:	2001      	movs	r0, #1
}
 8002b66:	b003      	add	sp, #12
 8002b68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b6c:	4ca5      	ldr	r4, [pc, #660]	; (8002e04 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b6e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b70:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b72:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b74:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b76:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b7a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b7e:	d53c      	bpl.n	8002bfa <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b80:	b11e      	cbz	r6, 8002b8a <HAL_RCC_OscConfig+0x2e>
 8002b82:	2e0c      	cmp	r6, #12
 8002b84:	d163      	bne.n	8002c4e <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b86:	2f01      	cmp	r7, #1
 8002b88:	d161      	bne.n	8002c4e <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	0798      	lsls	r0, r3, #30
 8002b8e:	d502      	bpl.n	8002b96 <HAL_RCC_OscConfig+0x3a>
 8002b90:	69ab      	ldr	r3, [r5, #24]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0e6      	beq.n	8002b64 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b96:	6823      	ldr	r3, [r4, #0]
 8002b98:	6a28      	ldr	r0, [r5, #32]
 8002b9a:	0719      	lsls	r1, r3, #28
 8002b9c:	bf56      	itet	pl
 8002b9e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8002ba2:	6823      	ldrmi	r3, [r4, #0]
 8002ba4:	091b      	lsrpl	r3, r3, #4
 8002ba6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002baa:	4283      	cmp	r3, r0
 8002bac:	d23a      	bcs.n	8002c24 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bae:	f7ff ff3f 	bl	8002a30 <RCC_SetFlashLatencyFromMSIRange>
 8002bb2:	2800      	cmp	r0, #0
 8002bb4:	d1d6      	bne.n	8002b64 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	f043 0308 	orr.w	r3, r3, #8
 8002bbc:	6023      	str	r3, [r4, #0]
 8002bbe:	6823      	ldr	r3, [r4, #0]
 8002bc0:	6a2a      	ldr	r2, [r5, #32]
 8002bc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bca:	6863      	ldr	r3, [r4, #4]
 8002bcc:	69ea      	ldr	r2, [r5, #28]
 8002bce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bd2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002bd6:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bd8:	f7ff ff6c 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8002bdc:	68a3      	ldr	r3, [r4, #8]
 8002bde:	4a8a      	ldr	r2, [pc, #552]	; (8002e08 <HAL_RCC_OscConfig+0x2ac>)
 8002be0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002be4:	5cd3      	ldrb	r3, [r2, r3]
 8002be6:	f003 031f 	and.w	r3, r3, #31
 8002bea:	40d8      	lsrs	r0, r3
 8002bec:	4b87      	ldr	r3, [pc, #540]	; (8002e0c <HAL_RCC_OscConfig+0x2b0>)
 8002bee:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	f7fe fe09 	bl	8001808 <HAL_InitTick>
        if(status != HAL_OK)
 8002bf6:	2800      	cmp	r0, #0
 8002bf8:	d1b5      	bne.n	8002b66 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bfa:	682b      	ldr	r3, [r5, #0]
 8002bfc:	07d8      	lsls	r0, r3, #31
 8002bfe:	d45d      	bmi.n	8002cbc <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	0799      	lsls	r1, r3, #30
 8002c04:	f100 809c 	bmi.w	8002d40 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	0718      	lsls	r0, r3, #28
 8002c0c:	f100 80d0 	bmi.w	8002db0 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c10:	682b      	ldr	r3, [r5, #0]
 8002c12:	0759      	lsls	r1, r3, #29
 8002c14:	f100 80fc 	bmi.w	8002e10 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c18:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f040 8165 	bne.w	8002eea <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8002c20:	2000      	movs	r0, #0
 8002c22:	e7a0      	b.n	8002b66 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	f043 0308 	orr.w	r3, r3, #8
 8002c2a:	6023      	str	r3, [r4, #0]
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c32:	4303      	orrs	r3, r0
 8002c34:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c36:	6863      	ldr	r3, [r4, #4]
 8002c38:	69ea      	ldr	r2, [r5, #28]
 8002c3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c3e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002c42:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c44:	f7ff fef4 	bl	8002a30 <RCC_SetFlashLatencyFromMSIRange>
 8002c48:	2800      	cmp	r0, #0
 8002c4a:	d0c5      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x7c>
 8002c4c:	e78a      	b.n	8002b64 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c4e:	69ab      	ldr	r3, [r5, #24]
 8002c50:	b31b      	cbz	r3, 8002c9a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c5a:	f7fe fe05 	bl	8001868 <HAL_GetTick>
 8002c5e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c60:	6823      	ldr	r3, [r4, #0]
 8002c62:	079a      	lsls	r2, r3, #30
 8002c64:	d511      	bpl.n	8002c8a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	f043 0308 	orr.w	r3, r3, #8
 8002c6c:	6023      	str	r3, [r4, #0]
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	6a2a      	ldr	r2, [r5, #32]
 8002c72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c76:	4313      	orrs	r3, r2
 8002c78:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c7a:	6863      	ldr	r3, [r4, #4]
 8002c7c:	69ea      	ldr	r2, [r5, #28]
 8002c7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c82:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002c86:	6063      	str	r3, [r4, #4]
 8002c88:	e7b7      	b.n	8002bfa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c8a:	f7fe fded 	bl	8001868 <HAL_GetTick>
 8002c8e:	eba0 0008 	sub.w	r0, r0, r8
 8002c92:	2802      	cmp	r0, #2
 8002c94:	d9e4      	bls.n	8002c60 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8002c96:	2003      	movs	r0, #3
 8002c98:	e765      	b.n	8002b66 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8002c9a:	6823      	ldr	r3, [r4, #0]
 8002c9c:	f023 0301 	bic.w	r3, r3, #1
 8002ca0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002ca2:	f7fe fde1 	bl	8001868 <HAL_GetTick>
 8002ca6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	079b      	lsls	r3, r3, #30
 8002cac:	d5a5      	bpl.n	8002bfa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cae:	f7fe fddb 	bl	8001868 <HAL_GetTick>
 8002cb2:	eba0 0008 	sub.w	r0, r0, r8
 8002cb6:	2802      	cmp	r0, #2
 8002cb8:	d9f6      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x14c>
 8002cba:	e7ec      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cbc:	2e08      	cmp	r6, #8
 8002cbe:	d003      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x16c>
 8002cc0:	2e0c      	cmp	r6, #12
 8002cc2:	d108      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8002cc4:	2f03      	cmp	r7, #3
 8002cc6:	d106      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	039a      	lsls	r2, r3, #14
 8002ccc:	d598      	bpl.n	8002c00 <HAL_RCC_OscConfig+0xa4>
 8002cce:	686b      	ldr	r3, [r5, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d195      	bne.n	8002c00 <HAL_RCC_OscConfig+0xa4>
 8002cd4:	e746      	b.n	8002b64 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd6:	686b      	ldr	r3, [r5, #4]
 8002cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cdc:	d110      	bne.n	8002d00 <HAL_RCC_OscConfig+0x1a4>
 8002cde:	6823      	ldr	r3, [r4, #0]
 8002ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ce4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002ce6:	f7fe fdbf 	bl	8001868 <HAL_GetTick>
 8002cea:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	039b      	lsls	r3, r3, #14
 8002cf0:	d486      	bmi.n	8002c00 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf2:	f7fe fdb9 	bl	8001868 <HAL_GetTick>
 8002cf6:	eba0 0008 	sub.w	r0, r0, r8
 8002cfa:	2864      	cmp	r0, #100	; 0x64
 8002cfc:	d9f6      	bls.n	8002cec <HAL_RCC_OscConfig+0x190>
 8002cfe:	e7ca      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d04:	d104      	bne.n	8002d10 <HAL_RCC_OscConfig+0x1b4>
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d0c:	6023      	str	r3, [r4, #0]
 8002d0e:	e7e6      	b.n	8002cde <HAL_RCC_OscConfig+0x182>
 8002d10:	6822      	ldr	r2, [r4, #0]
 8002d12:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d16:	6022      	str	r2, [r4, #0]
 8002d18:	6822      	ldr	r2, [r4, #0]
 8002d1a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d1e:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1e0      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8002d24:	f7fe fda0 	bl	8001868 <HAL_GetTick>
 8002d28:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	0398      	lsls	r0, r3, #14
 8002d2e:	f57f af67 	bpl.w	8002c00 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d32:	f7fe fd99 	bl	8001868 <HAL_GetTick>
 8002d36:	eba0 0008 	sub.w	r0, r0, r8
 8002d3a:	2864      	cmp	r0, #100	; 0x64
 8002d3c:	d9f5      	bls.n	8002d2a <HAL_RCC_OscConfig+0x1ce>
 8002d3e:	e7aa      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d40:	2e04      	cmp	r6, #4
 8002d42:	d003      	beq.n	8002d4c <HAL_RCC_OscConfig+0x1f0>
 8002d44:	2e0c      	cmp	r6, #12
 8002d46:	d110      	bne.n	8002d6a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8002d48:	2f02      	cmp	r7, #2
 8002d4a:	d10e      	bne.n	8002d6a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d4c:	6823      	ldr	r3, [r4, #0]
 8002d4e:	0559      	lsls	r1, r3, #21
 8002d50:	d503      	bpl.n	8002d5a <HAL_RCC_OscConfig+0x1fe>
 8002d52:	68eb      	ldr	r3, [r5, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f43f af05 	beq.w	8002b64 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5a:	6863      	ldr	r3, [r4, #4]
 8002d5c:	692a      	ldr	r2, [r5, #16]
 8002d5e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002d62:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002d66:	6063      	str	r3, [r4, #4]
 8002d68:	e74e      	b.n	8002c08 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d6a:	68eb      	ldr	r3, [r5, #12]
 8002d6c:	b17b      	cbz	r3, 8002d8e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d74:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002d76:	f7fe fd77 	bl	8001868 <HAL_GetTick>
 8002d7a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d7c:	6823      	ldr	r3, [r4, #0]
 8002d7e:	055a      	lsls	r2, r3, #21
 8002d80:	d4eb      	bmi.n	8002d5a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d82:	f7fe fd71 	bl	8001868 <HAL_GetTick>
 8002d86:	1bc0      	subs	r0, r0, r7
 8002d88:	2802      	cmp	r0, #2
 8002d8a:	d9f7      	bls.n	8002d7c <HAL_RCC_OscConfig+0x220>
 8002d8c:	e783      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8002d8e:	6823      	ldr	r3, [r4, #0]
 8002d90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d94:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002d96:	f7fe fd67 	bl	8001868 <HAL_GetTick>
 8002d9a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	055b      	lsls	r3, r3, #21
 8002da0:	f57f af32 	bpl.w	8002c08 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002da4:	f7fe fd60 	bl	8001868 <HAL_GetTick>
 8002da8:	1bc0      	subs	r0, r0, r7
 8002daa:	2802      	cmp	r0, #2
 8002dac:	d9f6      	bls.n	8002d9c <HAL_RCC_OscConfig+0x240>
 8002dae:	e772      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002db0:	696b      	ldr	r3, [r5, #20]
 8002db2:	b19b      	cbz	r3, 8002ddc <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8002db4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002dc0:	f7fe fd52 	bl	8001868 <HAL_GetTick>
 8002dc4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dc6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002dca:	079a      	lsls	r2, r3, #30
 8002dcc:	f53f af20 	bmi.w	8002c10 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd0:	f7fe fd4a 	bl	8001868 <HAL_GetTick>
 8002dd4:	1bc0      	subs	r0, r0, r7
 8002dd6:	2802      	cmp	r0, #2
 8002dd8:	d9f5      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x26a>
 8002dda:	e75c      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8002ddc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002de0:	f023 0301 	bic.w	r3, r3, #1
 8002de4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002de8:	f7fe fd3e 	bl	8001868 <HAL_GetTick>
 8002dec:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dee:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002df2:	079b      	lsls	r3, r3, #30
 8002df4:	f57f af0c 	bpl.w	8002c10 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df8:	f7fe fd36 	bl	8001868 <HAL_GetTick>
 8002dfc:	1bc0      	subs	r0, r0, r7
 8002dfe:	2802      	cmp	r0, #2
 8002e00:	d9f5      	bls.n	8002dee <HAL_RCC_OscConfig+0x292>
 8002e02:	e748      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
 8002e04:	40021000 	.word	0x40021000
 8002e08:	0800a6b0 	.word	0x0800a6b0
 8002e0c:	20000514 	.word	0x20000514
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e12:	00d8      	lsls	r0, r3, #3
 8002e14:	d429      	bmi.n	8002e6a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e1c:	65a3      	str	r3, [r4, #88]	; 0x58
 8002e1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e24:	9301      	str	r3, [sp, #4]
 8002e26:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002e28:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e2c:	4f5d      	ldr	r7, [pc, #372]	; (8002fa4 <HAL_RCC_OscConfig+0x448>)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	05d9      	lsls	r1, r3, #23
 8002e32:	d51d      	bpl.n	8002e70 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e34:	68ab      	ldr	r3, [r5, #8]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d12b      	bne.n	8002e92 <HAL_RCC_OscConfig+0x336>
 8002e3a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002e3e:	f043 0301 	orr.w	r3, r3, #1
 8002e42:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002e46:	f7fe fd0f 	bl	8001868 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e4a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e4e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e50:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002e54:	079b      	lsls	r3, r3, #30
 8002e56:	d542      	bpl.n	8002ede <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8002e58:	f1b8 0f00 	cmp.w	r8, #0
 8002e5c:	f43f aedc 	beq.w	8002c18 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e66:	65a3      	str	r3, [r4, #88]	; 0x58
 8002e68:	e6d6      	b.n	8002c18 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8002e6a:	f04f 0800 	mov.w	r8, #0
 8002e6e:	e7dd      	b.n	8002e2c <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e76:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002e78:	f7fe fcf6 	bl	8001868 <HAL_GetTick>
 8002e7c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	05da      	lsls	r2, r3, #23
 8002e82:	d4d7      	bmi.n	8002e34 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e84:	f7fe fcf0 	bl	8001868 <HAL_GetTick>
 8002e88:	eba0 0009 	sub.w	r0, r0, r9
 8002e8c:	2802      	cmp	r0, #2
 8002e8e:	d9f6      	bls.n	8002e7e <HAL_RCC_OscConfig+0x322>
 8002e90:	e701      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e92:	2b05      	cmp	r3, #5
 8002e94:	d106      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x348>
 8002e96:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002e9a:	f043 0304 	orr.w	r3, r3, #4
 8002e9e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002ea2:	e7ca      	b.n	8002e3a <HAL_RCC_OscConfig+0x2de>
 8002ea4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002ea8:	f022 0201 	bic.w	r2, r2, #1
 8002eac:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002eb0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002eb4:	f022 0204 	bic.w	r2, r2, #4
 8002eb8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1c2      	bne.n	8002e46 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8002ec0:	f7fe fcd2 	bl	8001868 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002ec8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002eca:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002ece:	0798      	lsls	r0, r3, #30
 8002ed0:	d5c2      	bpl.n	8002e58 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ed2:	f7fe fcc9 	bl	8001868 <HAL_GetTick>
 8002ed6:	1bc0      	subs	r0, r0, r7
 8002ed8:	4548      	cmp	r0, r9
 8002eda:	d9f6      	bls.n	8002eca <HAL_RCC_OscConfig+0x36e>
 8002edc:	e6db      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ede:	f7fe fcc3 	bl	8001868 <HAL_GetTick>
 8002ee2:	1bc0      	subs	r0, r0, r7
 8002ee4:	4548      	cmp	r0, r9
 8002ee6:	d9b3      	bls.n	8002e50 <HAL_RCC_OscConfig+0x2f4>
 8002ee8:	e6d5      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eea:	2e0c      	cmp	r6, #12
 8002eec:	f43f ae3a 	beq.w	8002b64 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ef0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ef8:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002efa:	d137      	bne.n	8002f6c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8002efc:	f7fe fcb4 	bl	8001868 <HAL_GetTick>
 8002f00:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f02:	6823      	ldr	r3, [r4, #0]
 8002f04:	0199      	lsls	r1, r3, #6
 8002f06:	d42b      	bmi.n	8002f60 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f08:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002f0a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002f0c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002f10:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002f12:	3a01      	subs	r2, #1
 8002f14:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002f18:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002f1a:	0912      	lsrs	r2, r2, #4
 8002f1c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002f20:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002f22:	0852      	lsrs	r2, r2, #1
 8002f24:	3a01      	subs	r2, #1
 8002f26:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002f2a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002f2c:	0852      	lsrs	r2, r2, #1
 8002f2e:	3a01      	subs	r2, #1
 8002f30:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002f34:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8002f36:	6823      	ldr	r3, [r4, #0]
 8002f38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f3c:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f3e:	68e3      	ldr	r3, [r4, #12]
 8002f40:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f44:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002f46:	f7fe fc8f 	bl	8001868 <HAL_GetTick>
 8002f4a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f4c:	6823      	ldr	r3, [r4, #0]
 8002f4e:	019a      	lsls	r2, r3, #6
 8002f50:	f53f ae66 	bmi.w	8002c20 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f54:	f7fe fc88 	bl	8001868 <HAL_GetTick>
 8002f58:	1b40      	subs	r0, r0, r5
 8002f5a:	2802      	cmp	r0, #2
 8002f5c:	d9f6      	bls.n	8002f4c <HAL_RCC_OscConfig+0x3f0>
 8002f5e:	e69a      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f60:	f7fe fc82 	bl	8001868 <HAL_GetTick>
 8002f64:	1b80      	subs	r0, r0, r6
 8002f66:	2802      	cmp	r0, #2
 8002f68:	d9cb      	bls.n	8002f02 <HAL_RCC_OscConfig+0x3a6>
 8002f6a:	e694      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002f72:	bf02      	ittt	eq
 8002f74:	68e3      	ldreq	r3, [r4, #12]
 8002f76:	f023 0303 	biceq.w	r3, r3, #3
 8002f7a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f7c:	68e3      	ldr	r3, [r4, #12]
 8002f7e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002f82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f86:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002f88:	f7fe fc6e 	bl	8001868 <HAL_GetTick>
 8002f8c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f8e:	6823      	ldr	r3, [r4, #0]
 8002f90:	019b      	lsls	r3, r3, #6
 8002f92:	f57f ae45 	bpl.w	8002c20 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f96:	f7fe fc67 	bl	8001868 <HAL_GetTick>
 8002f9a:	1b40      	subs	r0, r0, r5
 8002f9c:	2802      	cmp	r0, #2
 8002f9e:	d9f6      	bls.n	8002f8e <HAL_RCC_OscConfig+0x432>
 8002fa0:	e679      	b.n	8002c96 <HAL_RCC_OscConfig+0x13a>
 8002fa2:	bf00      	nop
 8002fa4:	40007000 	.word	0x40007000

08002fa8 <HAL_RCC_ClockConfig>:
{
 8002fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fac:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002fae:	4604      	mov	r4, r0
 8002fb0:	b910      	cbnz	r0, 8002fb8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002fb2:	2001      	movs	r0, #1
 8002fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb8:	4a40      	ldr	r2, [pc, #256]	; (80030bc <HAL_RCC_ClockConfig+0x114>)
 8002fba:	6813      	ldr	r3, [r2, #0]
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	428b      	cmp	r3, r1
 8002fc2:	d329      	bcc.n	8003018 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	07d9      	lsls	r1, r3, #31
 8002fc8:	d431      	bmi.n	800302e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fca:	6821      	ldr	r1, [r4, #0]
 8002fcc:	078a      	lsls	r2, r1, #30
 8002fce:	d45b      	bmi.n	8003088 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fd0:	4a3a      	ldr	r2, [pc, #232]	; (80030bc <HAL_RCC_ClockConfig+0x114>)
 8002fd2:	6813      	ldr	r3, [r2, #0]
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	429e      	cmp	r6, r3
 8002fda:	d35d      	bcc.n	8003098 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fdc:	f011 0f04 	tst.w	r1, #4
 8002fe0:	4d37      	ldr	r5, [pc, #220]	; (80030c0 <HAL_RCC_ClockConfig+0x118>)
 8002fe2:	d164      	bne.n	80030ae <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe4:	070b      	lsls	r3, r1, #28
 8002fe6:	d506      	bpl.n	8002ff6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fe8:	68ab      	ldr	r3, [r5, #8]
 8002fea:	6922      	ldr	r2, [r4, #16]
 8002fec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002ff0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002ff4:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ff6:	f7ff fd5d 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8002ffa:	68ab      	ldr	r3, [r5, #8]
 8002ffc:	4a31      	ldr	r2, [pc, #196]	; (80030c4 <HAL_RCC_ClockConfig+0x11c>)
 8002ffe:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8003002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003006:	5cd3      	ldrb	r3, [r2, r3]
 8003008:	f003 031f 	and.w	r3, r3, #31
 800300c:	40d8      	lsrs	r0, r3
 800300e:	4b2e      	ldr	r3, [pc, #184]	; (80030c8 <HAL_RCC_ClockConfig+0x120>)
 8003010:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8003012:	2000      	movs	r0, #0
 8003014:	f7fe bbf8 	b.w	8001808 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003018:	6813      	ldr	r3, [r2, #0]
 800301a:	f023 0307 	bic.w	r3, r3, #7
 800301e:	430b      	orrs	r3, r1
 8003020:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003022:	6813      	ldr	r3, [r2, #0]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	4299      	cmp	r1, r3
 800302a:	d1c2      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xa>
 800302c:	e7ca      	b.n	8002fc4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800302e:	6862      	ldr	r2, [r4, #4]
 8003030:	4d23      	ldr	r5, [pc, #140]	; (80030c0 <HAL_RCC_ClockConfig+0x118>)
 8003032:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003034:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003036:	d11b      	bne.n	8003070 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003038:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800303c:	d0b9      	beq.n	8002fb2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800303e:	68ab      	ldr	r3, [r5, #8]
 8003040:	f023 0303 	bic.w	r3, r3, #3
 8003044:	4313      	orrs	r3, r2
 8003046:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8003048:	f7fe fc0e 	bl	8001868 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800304c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003050:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003052:	68ab      	ldr	r3, [r5, #8]
 8003054:	6862      	ldr	r2, [r4, #4]
 8003056:	f003 030c 	and.w	r3, r3, #12
 800305a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800305e:	d0b4      	beq.n	8002fca <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003060:	f7fe fc02 	bl	8001868 <HAL_GetTick>
 8003064:	1bc0      	subs	r0, r0, r7
 8003066:	4540      	cmp	r0, r8
 8003068:	d9f3      	bls.n	8003052 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 800306a:	2003      	movs	r0, #3
}
 800306c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003070:	2a02      	cmp	r2, #2
 8003072:	d102      	bne.n	800307a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003074:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003078:	e7e0      	b.n	800303c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800307a:	b912      	cbnz	r2, 8003082 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800307c:	f013 0f02 	tst.w	r3, #2
 8003080:	e7dc      	b.n	800303c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003082:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003086:	e7d9      	b.n	800303c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	4a0d      	ldr	r2, [pc, #52]	; (80030c0 <HAL_RCC_ClockConfig+0x118>)
 800308a:	68a0      	ldr	r0, [r4, #8]
 800308c:	6893      	ldr	r3, [r2, #8]
 800308e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003092:	4303      	orrs	r3, r0
 8003094:	6093      	str	r3, [r2, #8]
 8003096:	e79b      	b.n	8002fd0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003098:	6813      	ldr	r3, [r2, #0]
 800309a:	f023 0307 	bic.w	r3, r3, #7
 800309e:	4333      	orrs	r3, r6
 80030a0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a2:	6813      	ldr	r3, [r2, #0]
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	429e      	cmp	r6, r3
 80030aa:	d182      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xa>
 80030ac:	e796      	b.n	8002fdc <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030ae:	68ab      	ldr	r3, [r5, #8]
 80030b0:	68e2      	ldr	r2, [r4, #12]
 80030b2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80030b6:	4313      	orrs	r3, r2
 80030b8:	60ab      	str	r3, [r5, #8]
 80030ba:	e793      	b.n	8002fe4 <HAL_RCC_ClockConfig+0x3c>
 80030bc:	40022000 	.word	0x40022000
 80030c0:	40021000 	.word	0x40021000
 80030c4:	0800a6b0 	.word	0x0800a6b0
 80030c8:	20000514 	.word	0x20000514

080030cc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030cc:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80030ce:	4a06      	ldr	r2, [pc, #24]	; (80030e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80030d6:	5cd3      	ldrb	r3, [r2, r3]
 80030d8:	4a04      	ldr	r2, [pc, #16]	; (80030ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80030da:	6810      	ldr	r0, [r2, #0]
 80030dc:	f003 031f 	and.w	r3, r3, #31
}
 80030e0:	40d8      	lsrs	r0, r3
 80030e2:	4770      	bx	lr
 80030e4:	40021000 	.word	0x40021000
 80030e8:	0800a6c0 	.word	0x0800a6c0
 80030ec:	20000514 	.word	0x20000514

080030f0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030f0:	4b05      	ldr	r3, [pc, #20]	; (8003108 <HAL_RCC_GetPCLK2Freq+0x18>)
 80030f2:	4a06      	ldr	r2, [pc, #24]	; (800310c <HAL_RCC_GetPCLK2Freq+0x1c>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80030fa:	5cd3      	ldrb	r3, [r2, r3]
 80030fc:	4a04      	ldr	r2, [pc, #16]	; (8003110 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030fe:	6810      	ldr	r0, [r2, #0]
 8003100:	f003 031f 	and.w	r3, r3, #31
}
 8003104:	40d8      	lsrs	r0, r3
 8003106:	4770      	bx	lr
 8003108:	40021000 	.word	0x40021000
 800310c:	0800a6c0 	.word	0x0800a6c0
 8003110:	20000514 	.word	0x20000514

08003114 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003116:	4b45      	ldr	r3, [pc, #276]	; (800322c <RCCEx_PLLSAI1_Config+0x118>)
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	f012 0f03 	tst.w	r2, #3
{
 800311e:	4605      	mov	r5, r0
 8003120:	460e      	mov	r6, r1
 8003122:	461c      	mov	r4, r3
 8003124:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003126:	d02a      	beq.n	800317e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003128:	68da      	ldr	r2, [r3, #12]
 800312a:	f002 0203 	and.w	r2, r2, #3
 800312e:	4282      	cmp	r2, r0
 8003130:	d13c      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x98>
       ||
 8003132:	2a00      	cmp	r2, #0
 8003134:	d03a      	beq.n	80031ac <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003136:	68db      	ldr	r3, [r3, #12]
       ||
 8003138:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800313a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800313e:	3301      	adds	r3, #1
       ||
 8003140:	4293      	cmp	r3, r2
 8003142:	d133      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800314a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800314c:	f7fe fb8c 	bl	8001868 <HAL_GetTick>
 8003150:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003152:	6823      	ldr	r3, [r4, #0]
 8003154:	011a      	lsls	r2, r3, #4
 8003156:	d432      	bmi.n	80031be <RCCEx_PLLSAI1_Config+0xaa>
 8003158:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800315a:	2e00      	cmp	r6, #0
 800315c:	d036      	beq.n	80031cc <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800315e:	2e01      	cmp	r6, #1
 8003160:	d150      	bne.n	8003204 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003162:	6922      	ldr	r2, [r4, #16]
 8003164:	6928      	ldr	r0, [r5, #16]
 8003166:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800316a:	0840      	lsrs	r0, r0, #1
 800316c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003170:	3801      	subs	r0, #1
 8003172:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8003176:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800317a:	6122      	str	r2, [r4, #16]
 800317c:	e032      	b.n	80031e4 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800317e:	2802      	cmp	r0, #2
 8003180:	d010      	beq.n	80031a4 <RCCEx_PLLSAI1_Config+0x90>
 8003182:	2803      	cmp	r0, #3
 8003184:	d014      	beq.n	80031b0 <RCCEx_PLLSAI1_Config+0x9c>
 8003186:	2801      	cmp	r0, #1
 8003188:	d110      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	079f      	lsls	r7, r3, #30
 800318e:	d538      	bpl.n	8003202 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003190:	68e3      	ldr	r3, [r4, #12]
 8003192:	686a      	ldr	r2, [r5, #4]
 8003194:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003198:	3a01      	subs	r2, #1
 800319a:	4318      	orrs	r0, r3
 800319c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80031a0:	60e0      	str	r0, [r4, #12]
 80031a2:	e7cf      	b.n	8003144 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031aa:	d1f1      	bne.n	8003190 <RCCEx_PLLSAI1_Config+0x7c>
 80031ac:	2001      	movs	r0, #1
 80031ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	0391      	lsls	r1, r2, #14
 80031b4:	d4ec      	bmi.n	8003190 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80031bc:	e7f5      	b.n	80031aa <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031be:	f7fe fb53 	bl	8001868 <HAL_GetTick>
 80031c2:	1bc0      	subs	r0, r0, r7
 80031c4:	2802      	cmp	r0, #2
 80031c6:	d9c4      	bls.n	8003152 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80031c8:	2003      	movs	r0, #3
 80031ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031cc:	6921      	ldr	r1, [r4, #16]
 80031ce:	68eb      	ldr	r3, [r5, #12]
 80031d0:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80031d4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80031d8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80031e2:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80031e4:	6823      	ldr	r3, [r4, #0]
 80031e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031ea:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ec:	f7fe fb3c 	bl	8001868 <HAL_GetTick>
 80031f0:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031f2:	6823      	ldr	r3, [r4, #0]
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	d513      	bpl.n	8003220 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80031f8:	6923      	ldr	r3, [r4, #16]
 80031fa:	69aa      	ldr	r2, [r5, #24]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	6123      	str	r3, [r4, #16]
 8003200:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8003202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003204:	6923      	ldr	r3, [r4, #16]
 8003206:	6968      	ldr	r0, [r5, #20]
 8003208:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800320c:	0840      	lsrs	r0, r0, #1
 800320e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003212:	3801      	subs	r0, #1
 8003214:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8003218:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800321c:	6123      	str	r3, [r4, #16]
 800321e:	e7e1      	b.n	80031e4 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003220:	f7fe fb22 	bl	8001868 <HAL_GetTick>
 8003224:	1b80      	subs	r0, r0, r6
 8003226:	2802      	cmp	r0, #2
 8003228:	d9e3      	bls.n	80031f2 <RCCEx_PLLSAI1_Config+0xde>
 800322a:	e7cd      	b.n	80031c8 <RCCEx_PLLSAI1_Config+0xb4>
 800322c:	40021000 	.word	0x40021000

08003230 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003232:	4b3d      	ldr	r3, [pc, #244]	; (8003328 <RCCEx_PLLSAI2_Config+0xf8>)
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	f012 0f03 	tst.w	r2, #3
{
 800323a:	4605      	mov	r5, r0
 800323c:	460e      	mov	r6, r1
 800323e:	461c      	mov	r4, r3
 8003240:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003242:	d028      	beq.n	8003296 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	f002 0203 	and.w	r2, r2, #3
 800324a:	4282      	cmp	r2, r0
 800324c:	d13a      	bne.n	80032c4 <RCCEx_PLLSAI2_Config+0x94>
       ||
 800324e:	2a00      	cmp	r2, #0
 8003250:	d038      	beq.n	80032c4 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003252:	68db      	ldr	r3, [r3, #12]
       ||
 8003254:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003256:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800325a:	3301      	adds	r3, #1
       ||
 800325c:	4293      	cmp	r3, r2
 800325e:	d131      	bne.n	80032c4 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003260:	6823      	ldr	r3, [r4, #0]
 8003262:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003266:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003268:	f7fe fafe 	bl	8001868 <HAL_GetTick>
 800326c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	009a      	lsls	r2, r3, #2
 8003272:	d430      	bmi.n	80032d6 <RCCEx_PLLSAI2_Config+0xa6>
 8003274:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003276:	2e00      	cmp	r6, #0
 8003278:	d034      	beq.n	80032e4 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800327a:	6963      	ldr	r3, [r4, #20]
 800327c:	6929      	ldr	r1, [r5, #16]
 800327e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003282:	0849      	lsrs	r1, r1, #1
 8003284:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003288:	3901      	subs	r1, #1
 800328a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800328e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8003292:	6163      	str	r3, [r4, #20]
 8003294:	e032      	b.n	80032fc <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8003296:	2802      	cmp	r0, #2
 8003298:	d010      	beq.n	80032bc <RCCEx_PLLSAI2_Config+0x8c>
 800329a:	2803      	cmp	r0, #3
 800329c:	d014      	beq.n	80032c8 <RCCEx_PLLSAI2_Config+0x98>
 800329e:	2801      	cmp	r0, #1
 80032a0:	d110      	bne.n	80032c4 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	079f      	lsls	r7, r3, #30
 80032a6:	d538      	bpl.n	800331a <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80032a8:	68e3      	ldr	r3, [r4, #12]
 80032aa:	686a      	ldr	r2, [r5, #4]
 80032ac:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80032b0:	3a01      	subs	r2, #1
 80032b2:	4318      	orrs	r0, r3
 80032b4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80032b8:	60e0      	str	r0, [r4, #12]
 80032ba:	e7d1      	b.n	8003260 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032c2:	d1f1      	bne.n	80032a8 <RCCEx_PLLSAI2_Config+0x78>
 80032c4:	2001      	movs	r0, #1
 80032c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	0391      	lsls	r1, r2, #14
 80032cc:	d4ec      	bmi.n	80032a8 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80032d4:	e7f5      	b.n	80032c2 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032d6:	f7fe fac7 	bl	8001868 <HAL_GetTick>
 80032da:	1bc0      	subs	r0, r0, r7
 80032dc:	2802      	cmp	r0, #2
 80032de:	d9c6      	bls.n	800326e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80032e0:	2003      	movs	r0, #3
 80032e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032e4:	6962      	ldr	r2, [r4, #20]
 80032e6:	68eb      	ldr	r3, [r5, #12]
 80032e8:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80032ec:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80032f0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80032fa:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003302:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003304:	f7fe fab0 	bl	8001868 <HAL_GetTick>
 8003308:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800330a:	6823      	ldr	r3, [r4, #0]
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	d505      	bpl.n	800331c <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003310:	6963      	ldr	r3, [r4, #20]
 8003312:	696a      	ldr	r2, [r5, #20]
 8003314:	4313      	orrs	r3, r2
 8003316:	6163      	str	r3, [r4, #20]
 8003318:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800331a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800331c:	f7fe faa4 	bl	8001868 <HAL_GetTick>
 8003320:	1b80      	subs	r0, r0, r6
 8003322:	2802      	cmp	r0, #2
 8003324:	d9f1      	bls.n	800330a <RCCEx_PLLSAI2_Config+0xda>
 8003326:	e7db      	b.n	80032e0 <RCCEx_PLLSAI2_Config+0xb0>
 8003328:	40021000 	.word	0x40021000

0800332c <HAL_RCCEx_PeriphCLKConfig>:
{
 800332c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003330:	6806      	ldr	r6, [r0, #0]
 8003332:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8003336:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003338:	d024      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800333a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800333c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8003340:	d02c      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003342:	d802      	bhi.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003344:	b1c1      	cbz	r1, 8003378 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8003346:	2601      	movs	r6, #1
 8003348:	e01c      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800334a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800334e:	d00d      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003350:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8003354:	d1f7      	bne.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003356:	4a4d      	ldr	r2, [pc, #308]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003358:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800335a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800335e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003362:	430b      	orrs	r3, r1
 8003364:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003368:	2600      	movs	r6, #0
 800336a:	e00b      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800336c:	4a47      	ldr	r2, [pc, #284]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800336e:	68d3      	ldr	r3, [r2, #12]
 8003370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003374:	60d3      	str	r3, [r2, #12]
      break;
 8003376:	e7ee      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003378:	3004      	adds	r0, #4
 800337a:	f7ff fecb 	bl	8003114 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800337e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8003380:	2800      	cmp	r0, #0
 8003382:	d0e8      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003384:	6823      	ldr	r3, [r4, #0]
 8003386:	04d8      	lsls	r0, r3, #19
 8003388:	d506      	bpl.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800338a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800338c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8003390:	d074      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8003392:	d808      	bhi.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003394:	b1a9      	cbz	r1, 80033c2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8003396:	2601      	movs	r6, #1
 8003398:	4635      	mov	r5, r6
 800339a:	e021      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800339c:	2100      	movs	r1, #0
 800339e:	3020      	adds	r0, #32
 80033a0:	f7ff ff46 	bl	8003230 <RCCEx_PLLSAI2_Config>
 80033a4:	e7eb      	b.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80033a6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80033aa:	d004      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80033ac:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80033b0:	d1f1      	bne.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80033b2:	4635      	mov	r5, r6
 80033b4:	e009      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033b6:	4a35      	ldr	r2, [pc, #212]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b8:	68d3      	ldr	r3, [r2, #12]
 80033ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033be:	60d3      	str	r3, [r2, #12]
 80033c0:	e7f7      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033c2:	1d20      	adds	r0, r4, #4
 80033c4:	f7ff fea6 	bl	8003114 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033c8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80033ca:	2d00      	cmp	r5, #0
 80033cc:	d15c      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033ce:	4a2f      	ldr	r2, [pc, #188]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033d0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80033d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80033d6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80033da:	430b      	orrs	r3, r1
 80033dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033e0:	6823      	ldr	r3, [r4, #0]
 80033e2:	0399      	lsls	r1, r3, #14
 80033e4:	f140 814f 	bpl.w	8003686 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033e8:	4f28      	ldr	r7, [pc, #160]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033ec:	00da      	lsls	r2, r3, #3
 80033ee:	f140 8176 	bpl.w	80036de <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80033f2:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033f6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8003490 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80033fa:	f8d9 3000 	ldr.w	r3, [r9]
 80033fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003402:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8003406:	f7fe fa2f 	bl	8001868 <HAL_GetTick>
 800340a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800340c:	f8d9 3000 	ldr.w	r3, [r9]
 8003410:	05db      	lsls	r3, r3, #23
 8003412:	d53f      	bpl.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8003414:	2d00      	cmp	r5, #0
 8003416:	d144      	bne.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003418:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800341c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003420:	d015      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x122>
 8003422:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8003426:	4293      	cmp	r3, r2
 8003428:	d011      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800342a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800342e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003432:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003436:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800343a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800343e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003442:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003446:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800344a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800344e:	07d8      	lsls	r0, r3, #31
 8003450:	d509      	bpl.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8003452:	f7fe fa09 	bl	8001868 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003456:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800345a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800345c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003460:	0799      	lsls	r1, r3, #30
 8003462:	f140 8109 	bpl.w	8003678 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003466:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800346a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800346e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003478:	4635      	mov	r5, r6
 800347a:	e012      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800347c:	2100      	movs	r1, #0
 800347e:	f104 0020 	add.w	r0, r4, #32
 8003482:	f7ff fed5 	bl	8003230 <RCCEx_PLLSAI2_Config>
 8003486:	e79f      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8003488:	462e      	mov	r6, r5
 800348a:	e7a9      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800348c:	40021000 	.word	0x40021000
 8003490:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003494:	f7fe f9e8 	bl	8001868 <HAL_GetTick>
 8003498:	eba0 000a 	sub.w	r0, r0, sl
 800349c:	2802      	cmp	r0, #2
 800349e:	d9b5      	bls.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 80034a0:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80034a2:	f1b8 0f00 	cmp.w	r8, #0
 80034a6:	d003      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 80034a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034ae:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	07da      	lsls	r2, r3, #31
 80034b4:	d508      	bpl.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034b6:	4990      	ldr	r1, [pc, #576]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034b8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80034ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034be:	f022 0203 	bic.w	r2, r2, #3
 80034c2:	4302      	orrs	r2, r0
 80034c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034c8:	079f      	lsls	r7, r3, #30
 80034ca:	d508      	bpl.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034cc:	498a      	ldr	r1, [pc, #552]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034ce:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80034d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034d4:	f022 020c 	bic.w	r2, r2, #12
 80034d8:	4302      	orrs	r2, r0
 80034da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034de:	075e      	lsls	r6, r3, #29
 80034e0:	d508      	bpl.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034e2:	4985      	ldr	r1, [pc, #532]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034e4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80034e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034ea:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80034ee:	4302      	orrs	r2, r0
 80034f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034f4:	0718      	lsls	r0, r3, #28
 80034f6:	d508      	bpl.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034f8:	497f      	ldr	r1, [pc, #508]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034fa:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80034fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003500:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003504:	4302      	orrs	r2, r0
 8003506:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800350a:	06d9      	lsls	r1, r3, #27
 800350c:	d508      	bpl.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800350e:	497a      	ldr	r1, [pc, #488]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003510:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003512:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003516:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800351a:	4302      	orrs	r2, r0
 800351c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003520:	069a      	lsls	r2, r3, #26
 8003522:	d508      	bpl.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003524:	4974      	ldr	r1, [pc, #464]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003526:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003528:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800352c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003530:	4302      	orrs	r2, r0
 8003532:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003536:	059f      	lsls	r7, r3, #22
 8003538:	d508      	bpl.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800353a:	496f      	ldr	r1, [pc, #444]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800353c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800353e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003542:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003546:	4302      	orrs	r2, r0
 8003548:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800354c:	055e      	lsls	r6, r3, #21
 800354e:	d508      	bpl.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003550:	4969      	ldr	r1, [pc, #420]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003552:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003554:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003558:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800355c:	4302      	orrs	r2, r0
 800355e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003562:	0658      	lsls	r0, r3, #25
 8003564:	d508      	bpl.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003566:	4964      	ldr	r1, [pc, #400]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003568:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800356a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800356e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003572:	4302      	orrs	r2, r0
 8003574:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003578:	0619      	lsls	r1, r3, #24
 800357a:	d508      	bpl.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800357c:	495e      	ldr	r1, [pc, #376]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800357e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003580:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003584:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003588:	4302      	orrs	r2, r0
 800358a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800358e:	05da      	lsls	r2, r3, #23
 8003590:	d508      	bpl.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003592:	4959      	ldr	r1, [pc, #356]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003594:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003596:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800359a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800359e:	4302      	orrs	r2, r0
 80035a0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035a4:	049b      	lsls	r3, r3, #18
 80035a6:	d50f      	bpl.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035a8:	4a53      	ldr	r2, [pc, #332]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80035aa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80035ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80035b0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80035b4:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035b6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035be:	d164      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035c0:	68d3      	ldr	r3, [r2, #12]
 80035c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035c6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	031f      	lsls	r7, r3, #12
 80035cc:	d50f      	bpl.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035ce:	4a4a      	ldr	r2, [pc, #296]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80035d0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80035d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80035d6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80035da:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80035dc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80035e4:	d15c      	bne.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e6:	68d3      	ldr	r3, [r2, #12]
 80035e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035ec:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80035ee:	6823      	ldr	r3, [r4, #0]
 80035f0:	035e      	lsls	r6, r3, #13
 80035f2:	d50f      	bpl.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035f4:	4a40      	ldr	r2, [pc, #256]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80035f6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80035f8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80035fc:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003600:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003602:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003606:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800360a:	d154      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800360c:	68d3      	ldr	r3, [r2, #12]
 800360e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003612:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003614:	6823      	ldr	r3, [r4, #0]
 8003616:	0458      	lsls	r0, r3, #17
 8003618:	d512      	bpl.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800361a:	4937      	ldr	r1, [pc, #220]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800361c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800361e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003622:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003626:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003628:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800362c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003630:	d14c      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003632:	2102      	movs	r1, #2
 8003634:	1d20      	adds	r0, r4, #4
 8003636:	f7ff fd6d 	bl	8003114 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800363a:	2800      	cmp	r0, #0
 800363c:	bf18      	it	ne
 800363e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003640:	6822      	ldr	r2, [r4, #0]
 8003642:	0411      	lsls	r1, r2, #16
 8003644:	d508      	bpl.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003646:	492c      	ldr	r1, [pc, #176]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003648:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800364a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800364e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003652:	4303      	orrs	r3, r0
 8003654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003658:	03d3      	lsls	r3, r2, #15
 800365a:	d509      	bpl.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800365c:	4a26      	ldr	r2, [pc, #152]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800365e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003662:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003666:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800366a:	430b      	orrs	r3, r1
 800366c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8003670:	4628      	mov	r0, r5
 8003672:	b002      	add	sp, #8
 8003674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003678:	f7fe f8f6 	bl	8001868 <HAL_GetTick>
 800367c:	1b40      	subs	r0, r0, r5
 800367e:	4548      	cmp	r0, r9
 8003680:	f67f aeec 	bls.w	800345c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003684:	e70c      	b.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8003686:	4635      	mov	r5, r6
 8003688:	e712      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800368a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800368e:	d19b      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003690:	2101      	movs	r1, #1
 8003692:	1d20      	adds	r0, r4, #4
 8003694:	f7ff fd3e 	bl	8003114 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8003698:	2800      	cmp	r0, #0
 800369a:	bf18      	it	ne
 800369c:	4605      	movne	r5, r0
 800369e:	e793      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80036a0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80036a4:	d1a3      	bne.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036a6:	2101      	movs	r1, #1
 80036a8:	1d20      	adds	r0, r4, #4
 80036aa:	f7ff fd33 	bl	8003114 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80036ae:	2800      	cmp	r0, #0
 80036b0:	bf18      	it	ne
 80036b2:	4605      	movne	r5, r0
 80036b4:	e79b      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036b6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80036ba:	d1ab      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036bc:	2101      	movs	r1, #1
 80036be:	1d20      	adds	r0, r4, #4
 80036c0:	f7ff fd28 	bl	8003114 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80036c4:	2800      	cmp	r0, #0
 80036c6:	bf18      	it	ne
 80036c8:	4605      	movne	r5, r0
 80036ca:	e7a3      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80036cc:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80036d0:	d1b6      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80036d2:	2102      	movs	r1, #2
 80036d4:	f104 0020 	add.w	r0, r4, #32
 80036d8:	f7ff fdaa 	bl	8003230 <RCCEx_PLLSAI2_Config>
 80036dc:	e7ad      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80036de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80036e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ec:	9301      	str	r3, [sp, #4]
 80036ee:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80036f0:	f04f 0801 	mov.w	r8, #1
 80036f4:	e67f      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xca>
 80036f6:	bf00      	nop
 80036f8:	40021000 	.word	0x40021000

080036fc <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80036fc:	4a02      	ldr	r2, [pc, #8]	; (8003708 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 80036fe:	6813      	ldr	r3, [r2, #0]
 8003700:	f043 0304 	orr.w	r3, r3, #4
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	4770      	bx	lr
 8003708:	40021000 	.word	0x40021000

0800370c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800370c:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800370e:	4604      	mov	r4, r0
 8003710:	2800      	cmp	r0, #0
 8003712:	d04a      	beq.n	80037aa <HAL_SPI_Init+0x9e>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003714:	2300      	movs	r3, #0
 8003716:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003718:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800371c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003720:	b91b      	cbnz	r3, 800372a <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003722:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003726:	f003 fd2d 	bl	8007184 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800372a:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800372c:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800372e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8003732:	680b      	ldr	r3, [r1, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003734:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8003736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800373a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800373e:	600b      	str	r3, [r1, #0]
 8003740:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003744:	d92e      	bls.n	80037a4 <HAL_SPI_Init+0x98>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003746:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003748:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800374c:	bf18      	it	ne
 800374e:	62a3      	strne	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003750:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003752:	b92b      	cbnz	r3, 8003760 <HAL_SPI_Init+0x54>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003754:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003758:	bf8c      	ite	hi
 800375a:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800375c:	2301      	movls	r3, #1
 800375e:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003760:	68a6      	ldr	r6, [r4, #8]
 8003762:	6863      	ldr	r3, [r4, #4]
 8003764:	69a5      	ldr	r5, [r4, #24]
 8003766:	4333      	orrs	r3, r6
 8003768:	6926      	ldr	r6, [r4, #16]
 800376a:	4333      	orrs	r3, r6
 800376c:	6966      	ldr	r6, [r4, #20]
 800376e:	4333      	orrs	r3, r6
 8003770:	69e6      	ldr	r6, [r4, #28]
 8003772:	4333      	orrs	r3, r6
 8003774:	6a26      	ldr	r6, [r4, #32]
 8003776:	4333      	orrs	r3, r6
 8003778:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800377a:	4333      	orrs	r3, r6
 800377c:	f405 7600 	and.w	r6, r5, #512	; 0x200
 8003780:	4333      	orrs	r3, r6
 8003782:	600b      	str	r3, [r1, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003784:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003786:	431a      	orrs	r2, r3
 8003788:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800378a:	0c2d      	lsrs	r5, r5, #16
 800378c:	431a      	orrs	r2, r3
 800378e:	f005 0504 	and.w	r5, r5, #4
 8003792:	432a      	orrs	r2, r5
 8003794:	4302      	orrs	r2, r0
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 8003796:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003798:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800379a:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800379c:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800379e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
 80037a2:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80037a4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80037a8:	e7d0      	b.n	800374c <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 80037aa:	2001      	movs	r0, #1
}
 80037ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080037b0 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037b0:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80037b2:	480a      	ldr	r0, [pc, #40]	; (80037dc <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80037bc:	6899      	ldr	r1, [r3, #8]
 80037be:	4001      	ands	r1, r0
 80037c0:	2906      	cmp	r1, #6
 80037c2:	d008      	beq.n	80037d6 <HAL_TIM_Base_Start_IT+0x26>
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	4002      	ands	r2, r0
 80037c8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 80037cc:	bf1e      	ittt	ne
 80037ce:	681a      	ldrne	r2, [r3, #0]
 80037d0:	f042 0201 	orrne.w	r2, r2, #1
 80037d4:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80037d6:	2000      	movs	r0, #0
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	00010007 	.word	0x00010007

080037e0 <HAL_TIM_OC_DelayElapsedCallback>:
 80037e0:	4770      	bx	lr

080037e2 <HAL_TIM_IC_CaptureCallback>:
 80037e2:	4770      	bx	lr

080037e4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80037e4:	4770      	bx	lr

080037e6 <HAL_TIM_TriggerCallback>:
 80037e6:	4770      	bx	lr

080037e8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037e8:	6803      	ldr	r3, [r0, #0]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	0791      	lsls	r1, r2, #30
{
 80037ee:	b510      	push	{r4, lr}
 80037f0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037f2:	d50f      	bpl.n	8003814 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037f4:	68da      	ldr	r2, [r3, #12]
 80037f6:	0792      	lsls	r2, r2, #30
 80037f8:	d50c      	bpl.n	8003814 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037fa:	f06f 0202 	mvn.w	r2, #2
 80037fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003800:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003802:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003804:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003806:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003808:	f000 8085 	beq.w	8003916 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800380c:	f7ff ffe9 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003810:	2300      	movs	r3, #0
 8003812:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	691a      	ldr	r2, [r3, #16]
 8003818:	0752      	lsls	r2, r2, #29
 800381a:	d510      	bpl.n	800383e <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	0750      	lsls	r0, r2, #29
 8003820:	d50d      	bpl.n	800383e <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003822:	f06f 0204 	mvn.w	r2, #4
 8003826:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003828:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800382a:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800382c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003830:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003832:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003834:	d075      	beq.n	8003922 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003836:	f7ff ffd4 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800383a:	2300      	movs	r3, #0
 800383c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800383e:	6823      	ldr	r3, [r4, #0]
 8003840:	691a      	ldr	r2, [r3, #16]
 8003842:	0711      	lsls	r1, r2, #28
 8003844:	d50f      	bpl.n	8003866 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003846:	68da      	ldr	r2, [r3, #12]
 8003848:	0712      	lsls	r2, r2, #28
 800384a:	d50c      	bpl.n	8003866 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800384c:	f06f 0208 	mvn.w	r2, #8
 8003850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003852:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003854:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003856:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003858:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800385a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800385c:	d067      	beq.n	800392e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800385e:	f7ff ffc0 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003862:	2300      	movs	r3, #0
 8003864:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003866:	6823      	ldr	r3, [r4, #0]
 8003868:	691a      	ldr	r2, [r3, #16]
 800386a:	06d0      	lsls	r0, r2, #27
 800386c:	d510      	bpl.n	8003890 <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800386e:	68da      	ldr	r2, [r3, #12]
 8003870:	06d1      	lsls	r1, r2, #27
 8003872:	d50d      	bpl.n	8003890 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003874:	f06f 0210 	mvn.w	r2, #16
 8003878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800387a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800387c:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800387e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003882:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003884:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003886:	d058      	beq.n	800393a <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8003888:	f7ff ffab 	bl	80037e2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800388c:	2300      	movs	r3, #0
 800388e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003890:	6823      	ldr	r3, [r4, #0]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	07d2      	lsls	r2, r2, #31
 8003896:	d508      	bpl.n	80038aa <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	07d0      	lsls	r0, r2, #31
 800389c:	d505      	bpl.n	80038aa <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800389e:	f06f 0201 	mvn.w	r2, #1
 80038a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038a4:	4620      	mov	r0, r4
 80038a6:	f003 fb9d 	bl	8006fe4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	691a      	ldr	r2, [r3, #16]
 80038ae:	0611      	lsls	r1, r2, #24
 80038b0:	d508      	bpl.n	80038c4 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	0612      	lsls	r2, r2, #24
 80038b6:	d505      	bpl.n	80038c4 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038be:	4620      	mov	r0, r4
 80038c0:	f000 f8ef 	bl	8003aa2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80038c4:	6823      	ldr	r3, [r4, #0]
 80038c6:	691a      	ldr	r2, [r3, #16]
 80038c8:	05d0      	lsls	r0, r2, #23
 80038ca:	d508      	bpl.n	80038de <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	0611      	lsls	r1, r2, #24
 80038d0:	d505      	bpl.n	80038de <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80038d2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80038d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80038d8:	4620      	mov	r0, r4
 80038da:	f000 f8e3 	bl	8003aa4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038de:	6823      	ldr	r3, [r4, #0]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	0652      	lsls	r2, r2, #25
 80038e4:	d508      	bpl.n	80038f8 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	0650      	lsls	r0, r2, #25
 80038ea:	d505      	bpl.n	80038f8 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038f2:	4620      	mov	r0, r4
 80038f4:	f7ff ff77 	bl	80037e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	691a      	ldr	r2, [r3, #16]
 80038fc:	0691      	lsls	r1, r2, #26
 80038fe:	d522      	bpl.n	8003946 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	0692      	lsls	r2, r2, #26
 8003904:	d51f      	bpl.n	8003946 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003906:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 800390a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800390c:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800390e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8003912:	f000 b8c5 	b.w	8003aa0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003916:	f7ff ff63 	bl	80037e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800391a:	4620      	mov	r0, r4
 800391c:	f7ff ff62 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003920:	e776      	b.n	8003810 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003922:	f7ff ff5d 	bl	80037e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003926:	4620      	mov	r0, r4
 8003928:	f7ff ff5c 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
 800392c:	e785      	b.n	800383a <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800392e:	f7ff ff57 	bl	80037e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003932:	4620      	mov	r0, r4
 8003934:	f7ff ff56 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003938:	e793      	b.n	8003862 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800393a:	f7ff ff51 	bl	80037e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800393e:	4620      	mov	r0, r4
 8003940:	f7ff ff50 	bl	80037e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003944:	e7a2      	b.n	800388c <HAL_TIM_IRQHandler+0xa4>
 8003946:	bd10      	pop	{r4, pc}

08003948 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003948:	4a30      	ldr	r2, [pc, #192]	; (8003a0c <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800394a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800394c:	4290      	cmp	r0, r2
 800394e:	d012      	beq.n	8003976 <TIM_Base_SetConfig+0x2e>
 8003950:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003954:	d00f      	beq.n	8003976 <TIM_Base_SetConfig+0x2e>
 8003956:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800395a:	4290      	cmp	r0, r2
 800395c:	d00b      	beq.n	8003976 <TIM_Base_SetConfig+0x2e>
 800395e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003962:	4290      	cmp	r0, r2
 8003964:	d007      	beq.n	8003976 <TIM_Base_SetConfig+0x2e>
 8003966:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800396a:	4290      	cmp	r0, r2
 800396c:	d003      	beq.n	8003976 <TIM_Base_SetConfig+0x2e>
 800396e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003972:	4290      	cmp	r0, r2
 8003974:	d119      	bne.n	80039aa <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003976:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800397c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800397e:	4a23      	ldr	r2, [pc, #140]	; (8003a0c <TIM_Base_SetConfig+0xc4>)
 8003980:	4290      	cmp	r0, r2
 8003982:	d01d      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 8003984:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003988:	d01a      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 800398a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800398e:	4290      	cmp	r0, r2
 8003990:	d016      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 8003992:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003996:	4290      	cmp	r0, r2
 8003998:	d012      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 800399a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800399e:	4290      	cmp	r0, r2
 80039a0:	d00e      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 80039a2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80039a6:	4290      	cmp	r0, r2
 80039a8:	d00a      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 80039aa:	4a19      	ldr	r2, [pc, #100]	; (8003a10 <TIM_Base_SetConfig+0xc8>)
 80039ac:	4290      	cmp	r0, r2
 80039ae:	d007      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 80039b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039b4:	4290      	cmp	r0, r2
 80039b6:	d003      	beq.n	80039c0 <TIM_Base_SetConfig+0x78>
 80039b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039bc:	4290      	cmp	r0, r2
 80039be:	d103      	bne.n	80039c8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039c0:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80039c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039c6:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039c8:	694a      	ldr	r2, [r1, #20]
 80039ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039ce:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80039d0:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039d2:	688b      	ldr	r3, [r1, #8]
 80039d4:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039d6:	680b      	ldr	r3, [r1, #0]
 80039d8:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039da:	4b0c      	ldr	r3, [pc, #48]	; (8003a0c <TIM_Base_SetConfig+0xc4>)
 80039dc:	4298      	cmp	r0, r3
 80039de:	d00f      	beq.n	8003a00 <TIM_Base_SetConfig+0xb8>
 80039e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039e4:	4298      	cmp	r0, r3
 80039e6:	d00b      	beq.n	8003a00 <TIM_Base_SetConfig+0xb8>
 80039e8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80039ec:	4298      	cmp	r0, r3
 80039ee:	d007      	beq.n	8003a00 <TIM_Base_SetConfig+0xb8>
 80039f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f4:	4298      	cmp	r0, r3
 80039f6:	d003      	beq.n	8003a00 <TIM_Base_SetConfig+0xb8>
 80039f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039fc:	4298      	cmp	r0, r3
 80039fe:	d101      	bne.n	8003a04 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a00:	690b      	ldr	r3, [r1, #16]
 8003a02:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a04:	2301      	movs	r3, #1
 8003a06:	6143      	str	r3, [r0, #20]
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40012c00 	.word	0x40012c00
 8003a10:	40014000 	.word	0x40014000

08003a14 <HAL_TIM_Base_Init>:
{
 8003a14:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003a16:	4604      	mov	r4, r0
 8003a18:	b1a0      	cbz	r0, 8003a44 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003a1a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003a22:	b91b      	cbnz	r3, 8003a2c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003a24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003a28:	f003 fbe0 	bl	80071ec <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a32:	6820      	ldr	r0, [r4, #0]
 8003a34:	1d21      	adds	r1, r4, #4
 8003a36:	f7ff ff87 	bl	8003948 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003a40:	2000      	movs	r0, #0
 8003a42:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003a44:	2001      	movs	r0, #1
}
 8003a46:	bd10      	pop	{r4, pc}

08003a48 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003a4c:	2b01      	cmp	r3, #1
{
 8003a4e:	b530      	push	{r4, r5, lr}
 8003a50:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003a54:	d01f      	beq.n	8003a96 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a56:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a58:	4d10      	ldr	r5, [pc, #64]	; (8003a9c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003a5a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a5e:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8003a60:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003a62:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a64:	d003      	beq.n	8003a6e <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8003a66:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003a6a:	42aa      	cmp	r2, r5
 8003a6c:	d103      	bne.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a6e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a70:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a74:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a76:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a78:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a7e:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003a80:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a84:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a86:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a88:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8003a8a:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003a8c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a90:	2300      	movs	r3, #0
 8003a92:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003a96:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003a98:	bd30      	pop	{r4, r5, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40012c00 	.word	0x40012c00

08003aa0 <HAL_TIMEx_CommutationCallback>:
 8003aa0:	4770      	bx	lr

08003aa2 <HAL_TIMEx_BreakCallback>:
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003aa4:	4770      	bx	lr
	...

08003aa8 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003aa8:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003aaa:	69c1      	ldr	r1, [r0, #28]
{
 8003aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aae:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ab0:	6883      	ldr	r3, [r0, #8]
 8003ab2:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ab4:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ab6:	4303      	orrs	r3, r0
 8003ab8:	6960      	ldr	r0, [r4, #20]
 8003aba:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003abc:	48ba      	ldr	r0, [pc, #744]	; (8003da8 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003abe:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ac0:	4028      	ands	r0, r5
 8003ac2:	4303      	orrs	r3, r0
 8003ac4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ac6:	6853      	ldr	r3, [r2, #4]
 8003ac8:	68e0      	ldr	r0, [r4, #12]
 8003aca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ace:	4303      	orrs	r3, r0
 8003ad0:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ad2:	4bb6      	ldr	r3, [pc, #728]	; (8003dac <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ad4:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ad6:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ad8:	bf1c      	itt	ne
 8003ada:	6a23      	ldrne	r3, [r4, #32]
 8003adc:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ade:	6893      	ldr	r3, [r2, #8]
 8003ae0:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003ae4:	4303      	orrs	r3, r0
 8003ae6:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ae8:	4bb1      	ldr	r3, [pc, #708]	; (8003db0 <UART_SetConfig+0x308>)
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d119      	bne.n	8003b22 <UART_SetConfig+0x7a>
 8003aee:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003af2:	4ab0      	ldr	r2, [pc, #704]	; (8003db4 <UART_SetConfig+0x30c>)
 8003af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af8:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003afc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003b00:	5cd3      	ldrb	r3, [r2, r3]
 8003b02:	f040 8138 	bne.w	8003d76 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8003b06:	2b08      	cmp	r3, #8
 8003b08:	f200 808f 	bhi.w	8003c2a <UART_SetConfig+0x182>
 8003b0c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003b10:	00ca011a 	.word	0x00ca011a
 8003b14:	008d00f9 	.word	0x008d00f9
 8003b18:	008d0114 	.word	0x008d0114
 8003b1c:	008d008d 	.word	0x008d008d
 8003b20:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b22:	4ba5      	ldr	r3, [pc, #660]	; (8003db8 <UART_SetConfig+0x310>)
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d107      	bne.n	8003b38 <UART_SetConfig+0x90>
 8003b28:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003b2c:	4aa3      	ldr	r2, [pc, #652]	; (8003dbc <UART_SetConfig+0x314>)
 8003b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b32:	f003 030c 	and.w	r3, r3, #12
 8003b36:	e7e1      	b.n	8003afc <UART_SetConfig+0x54>
 8003b38:	4ba1      	ldr	r3, [pc, #644]	; (8003dc0 <UART_SetConfig+0x318>)
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d123      	bne.n	8003b86 <UART_SetConfig+0xde>
 8003b3e:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b46:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b4a:	2b10      	cmp	r3, #16
 8003b4c:	f000 80f1 	beq.w	8003d32 <UART_SetConfig+0x28a>
 8003b50:	d80b      	bhi.n	8003b6a <UART_SetConfig+0xc2>
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	f000 80f3 	beq.w	8003d3e <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b58:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003b5c:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003b60:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b64:	f000 80f8 	beq.w	8003d58 <UART_SetConfig+0x2b0>
 8003b68:	e0a8      	b.n	8003cbc <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	f000 80c6 	beq.w	8003cfc <UART_SetConfig+0x254>
 8003b70:	2b30      	cmp	r3, #48	; 0x30
 8003b72:	d1f1      	bne.n	8003b58 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b74:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003b78:	f040 80b8 	bne.w	8003cec <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003b7c:	6860      	ldr	r0, [r4, #4]
 8003b7e:	0843      	lsrs	r3, r0, #1
 8003b80:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003b84:	e0c3      	b.n	8003d0e <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b86:	4b8f      	ldr	r3, [pc, #572]	; (8003dc4 <UART_SetConfig+0x31c>)
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d11e      	bne.n	8003bca <UART_SetConfig+0x122>
 8003b8c:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b94:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003b98:	2b40      	cmp	r3, #64	; 0x40
 8003b9a:	f000 80bb 	beq.w	8003d14 <UART_SetConfig+0x26c>
 8003b9e:	d80a      	bhi.n	8003bb6 <UART_SetConfig+0x10e>
 8003ba0:	b97b      	cbnz	r3, 8003bc2 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ba2:	4b82      	ldr	r3, [pc, #520]	; (8003dac <UART_SetConfig+0x304>)
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	f040 80ca 	bne.w	8003d3e <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003baa:	f7ff fa8f 	bl	80030cc <HAL_RCC_GetPCLK1Freq>
        break;
 8003bae:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003bb0:	bbb0      	cbnz	r0, 8003c20 <UART_SetConfig+0x178>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	e03a      	b.n	8003c2c <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bb6:	2b80      	cmp	r3, #128	; 0x80
 8003bb8:	f000 809d 	beq.w	8003cf6 <UART_SetConfig+0x24e>
 8003bbc:	2bc0      	cmp	r3, #192	; 0xc0
 8003bbe:	f000 80b0 	beq.w	8003d22 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bc2:	4b7a      	ldr	r3, [pc, #488]	; (8003dac <UART_SetConfig+0x304>)
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d1c7      	bne.n	8003b58 <UART_SetConfig+0xb0>
 8003bc8:	e02f      	b.n	8003c2a <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bca:	4b7f      	ldr	r3, [pc, #508]	; (8003dc8 <UART_SetConfig+0x320>)
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d111      	bne.n	8003bf4 <UART_SetConfig+0x14c>
 8003bd0:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8003bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003be0:	f000 8098 	beq.w	8003d14 <UART_SetConfig+0x26c>
 8003be4:	d9dc      	bls.n	8003ba0 <UART_SetConfig+0xf8>
 8003be6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bea:	f000 8084 	beq.w	8003cf6 <UART_SetConfig+0x24e>
 8003bee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bf2:	e7e4      	b.n	8003bbe <UART_SetConfig+0x116>
 8003bf4:	4b6d      	ldr	r3, [pc, #436]	; (8003dac <UART_SetConfig+0x304>)
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d1ae      	bne.n	8003b58 <UART_SetConfig+0xb0>
 8003bfa:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8003bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c02:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c0a:	f000 8083 	beq.w	8003d14 <UART_SetConfig+0x26c>
 8003c0e:	d9c7      	bls.n	8003ba0 <UART_SetConfig+0xf8>
 8003c10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c14:	d06f      	beq.n	8003cf6 <UART_SetConfig+0x24e>
 8003c16:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c1a:	e7d0      	b.n	8003bbe <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003c1c:	486b      	ldr	r0, [pc, #428]	; (8003dcc <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c1e:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003c20:	6862      	ldr	r2, [r4, #4]
 8003c22:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8003c26:	4281      	cmp	r1, r0
 8003c28:	d905      	bls.n	8003c36 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8003c2a:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003c30:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8003c32:	4610      	mov	r0, r2
 8003c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003c36:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003c3a:	d8f6      	bhi.n	8003c2a <UART_SetConfig+0x182>
        switch (clocksource)
 8003c3c:	2b08      	cmp	r3, #8
 8003c3e:	d82e      	bhi.n	8003c9e <UART_SetConfig+0x1f6>
 8003c40:	e8df f003 	tbb	[pc, r3]
 8003c44:	2d1c2d05 	.word	0x2d1c2d05
 8003c48:	2d2d2d24 	.word	0x2d2d2d24
 8003c4c:	27          	.byte	0x27
 8003c4d:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003c4e:	f7ff fa3d 	bl	80030cc <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003c52:	6862      	ldr	r2, [r4, #4]
 8003c54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c58:	0856      	lsrs	r6, r2, #1
 8003c5a:	2700      	movs	r7, #0
 8003c5c:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003c60:	2300      	movs	r3, #0
 8003c62:	4630      	mov	r0, r6
 8003c64:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003c66:	f7fc ff9b 	bl	8000ba0 <__aeabi_uldivmod>
            break;
 8003c6a:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c6c:	4b58      	ldr	r3, [pc, #352]	; (8003dd0 <UART_SetConfig+0x328>)
 8003c6e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003c72:	4299      	cmp	r1, r3
 8003c74:	d8d9      	bhi.n	8003c2a <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	60d8      	str	r0, [r3, #12]
 8003c7a:	e7d7      	b.n	8003c2c <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003c7c:	4855      	ldr	r0, [pc, #340]	; (8003dd4 <UART_SetConfig+0x32c>)
 8003c7e:	0855      	lsrs	r5, r2, #1
 8003c80:	2300      	movs	r3, #0
 8003c82:	2100      	movs	r1, #0
 8003c84:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003c86:	f141 0100 	adc.w	r1, r1, #0
 8003c8a:	e7ec      	b.n	8003c66 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003c8c:	f7fe ff12 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8003c90:	e7df      	b.n	8003c52 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003c92:	0850      	lsrs	r0, r2, #1
 8003c94:	2100      	movs	r1, #0
 8003c96:	2300      	movs	r3, #0
 8003c98:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003c9c:	e7f3      	b.n	8003c86 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8003c9e:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	e7e3      	b.n	8003c6c <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003ca4:	f7ff fa24 	bl	80030f0 <HAL_RCC_GetPCLK2Freq>
 8003ca8:	e04e      	b.n	8003d48 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003caa:	f7ff fa0f 	bl	80030cc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003cae:	6862      	ldr	r2, [r4, #4]
 8003cb0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003cb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cb8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cba:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cbc:	f1a3 0010 	sub.w	r0, r3, #16
 8003cc0:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003cc4:	4288      	cmp	r0, r1
 8003cc6:	d8b0      	bhi.n	8003c2a <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003cc8:	6821      	ldr	r1, [r4, #0]
 8003cca:	60cb      	str	r3, [r1, #12]
 8003ccc:	e7ae      	b.n	8003c2c <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003cce:	f7ff fa0f 	bl	80030f0 <HAL_RCC_GetPCLK2Freq>
 8003cd2:	e7ec      	b.n	8003cae <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003cd4:	6860      	ldr	r0, [r4, #4]
 8003cd6:	0843      	lsrs	r3, r0, #1
 8003cd8:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003cdc:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003ce0:	fbb3 f3f0 	udiv	r3, r3, r0
 8003ce4:	e7e8      	b.n	8003cb8 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003ce6:	f7fe fee5 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8003cea:	e7e0      	b.n	8003cae <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003cec:	6860      	ldr	r0, [r4, #4]
 8003cee:	0843      	lsrs	r3, r0, #1
 8003cf0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003cf4:	e7f4      	b.n	8003ce0 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cf6:	4b2d      	ldr	r3, [pc, #180]	; (8003dac <UART_SetConfig+0x304>)
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d08f      	beq.n	8003c1c <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cfc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003d00:	d1e8      	bne.n	8003cd4 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003d02:	6860      	ldr	r0, [r4, #4]
 8003d04:	0843      	lsrs	r3, r0, #1
 8003d06:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003d0a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003d0e:	fbb3 f3f0 	udiv	r3, r3, r0
 8003d12:	e01f      	b.n	8003d54 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d14:	4b25      	ldr	r3, [pc, #148]	; (8003dac <UART_SetConfig+0x304>)
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d10b      	bne.n	8003d32 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003d1a:	f7fe fecb 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
        break;
 8003d1e:	2304      	movs	r3, #4
 8003d20:	e746      	b.n	8003bb0 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d22:	4b22      	ldr	r3, [pc, #136]	; (8003dac <UART_SetConfig+0x304>)
 8003d24:	429a      	cmp	r2, r3
 8003d26:	f47f af25 	bne.w	8003b74 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003d2a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d2e:	2308      	movs	r3, #8
 8003d30:	e776      	b.n	8003c20 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d32:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003d36:	d1d6      	bne.n	8003ce6 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003d38:	f7fe febc 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8003d3c:	e004      	b.n	8003d48 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d3e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003d42:	d1b2      	bne.n	8003caa <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003d44:	f7ff f9c2 	bl	80030cc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003d48:	6861      	ldr	r1, [r4, #4]
 8003d4a:	084a      	lsrs	r2, r1, #1
 8003d4c:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003d50:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d54:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d56:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d58:	f1a3 0010 	sub.w	r0, r3, #16
 8003d5c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003d60:	4288      	cmp	r0, r1
 8003d62:	f63f af62 	bhi.w	8003c2a <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8003d66:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003d6a:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d6c:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003d70:	430b      	orrs	r3, r1
 8003d72:	60c3      	str	r3, [r0, #12]
 8003d74:	e75a      	b.n	8003c2c <UART_SetConfig+0x184>
    switch (clocksource)
 8003d76:	2b08      	cmp	r3, #8
 8003d78:	f63f af57 	bhi.w	8003c2a <UART_SetConfig+0x182>
 8003d7c:	a201      	add	r2, pc, #4	; (adr r2, 8003d84 <UART_SetConfig+0x2dc>)
 8003d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d82:	bf00      	nop
 8003d84:	08003cab 	.word	0x08003cab
 8003d88:	08003ccf 	.word	0x08003ccf
 8003d8c:	08003cd5 	.word	0x08003cd5
 8003d90:	08003c2b 	.word	0x08003c2b
 8003d94:	08003ce7 	.word	0x08003ce7
 8003d98:	08003c2b 	.word	0x08003c2b
 8003d9c:	08003c2b 	.word	0x08003c2b
 8003da0:	08003c2b 	.word	0x08003c2b
 8003da4:	08003ced 	.word	0x08003ced
 8003da8:	efff69f3 	.word	0xefff69f3
 8003dac:	40008000 	.word	0x40008000
 8003db0:	40013800 	.word	0x40013800
 8003db4:	0800a400 	.word	0x0800a400
 8003db8:	40004400 	.word	0x40004400
 8003dbc:	0800a404 	.word	0x0800a404
 8003dc0:	40004800 	.word	0x40004800
 8003dc4:	40004c00 	.word	0x40004c00
 8003dc8:	40005000 	.word	0x40005000
 8003dcc:	00f42400 	.word	0x00f42400
 8003dd0:	000ffcff 	.word	0x000ffcff
 8003dd4:	f4240000 	.word	0xf4240000

08003dd8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dd8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003dda:	07da      	lsls	r2, r3, #31
{
 8003ddc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dde:	d506      	bpl.n	8003dee <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003de0:	6801      	ldr	r1, [r0, #0]
 8003de2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003de4:	684a      	ldr	r2, [r1, #4]
 8003de6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003dea:	4322      	orrs	r2, r4
 8003dec:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dee:	079c      	lsls	r4, r3, #30
 8003df0:	d506      	bpl.n	8003e00 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003df2:	6801      	ldr	r1, [r0, #0]
 8003df4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003df6:	684a      	ldr	r2, [r1, #4]
 8003df8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003dfc:	4322      	orrs	r2, r4
 8003dfe:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e00:	0759      	lsls	r1, r3, #29
 8003e02:	d506      	bpl.n	8003e12 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e04:	6801      	ldr	r1, [r0, #0]
 8003e06:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003e08:	684a      	ldr	r2, [r1, #4]
 8003e0a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e0e:	4322      	orrs	r2, r4
 8003e10:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e12:	071a      	lsls	r2, r3, #28
 8003e14:	d506      	bpl.n	8003e24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e16:	6801      	ldr	r1, [r0, #0]
 8003e18:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003e1a:	684a      	ldr	r2, [r1, #4]
 8003e1c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e20:	4322      	orrs	r2, r4
 8003e22:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e24:	06dc      	lsls	r4, r3, #27
 8003e26:	d506      	bpl.n	8003e36 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e28:	6801      	ldr	r1, [r0, #0]
 8003e2a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003e2c:	688a      	ldr	r2, [r1, #8]
 8003e2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e32:	4322      	orrs	r2, r4
 8003e34:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e36:	0699      	lsls	r1, r3, #26
 8003e38:	d506      	bpl.n	8003e48 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e3a:	6801      	ldr	r1, [r0, #0]
 8003e3c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003e3e:	688a      	ldr	r2, [r1, #8]
 8003e40:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e44:	4322      	orrs	r2, r4
 8003e46:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e48:	065a      	lsls	r2, r3, #25
 8003e4a:	d50f      	bpl.n	8003e6c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e4c:	6801      	ldr	r1, [r0, #0]
 8003e4e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003e50:	684a      	ldr	r2, [r1, #4]
 8003e52:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003e56:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e58:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e5c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e5e:	d105      	bne.n	8003e6c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e60:	684a      	ldr	r2, [r1, #4]
 8003e62:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003e64:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003e68:	4322      	orrs	r2, r4
 8003e6a:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e6c:	061b      	lsls	r3, r3, #24
 8003e6e:	d506      	bpl.n	8003e7e <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e70:	6802      	ldr	r2, [r0, #0]
 8003e72:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003e74:	6853      	ldr	r3, [r2, #4]
 8003e76:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003e7a:	430b      	orrs	r3, r1
 8003e7c:	6053      	str	r3, [r2, #4]
 8003e7e:	bd10      	pop	{r4, pc}

08003e80 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e84:	9d06      	ldr	r5, [sp, #24]
 8003e86:	4604      	mov	r4, r0
 8003e88:	460f      	mov	r7, r1
 8003e8a:	4616      	mov	r6, r2
 8003e8c:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e8e:	6821      	ldr	r1, [r4, #0]
 8003e90:	69ca      	ldr	r2, [r1, #28]
 8003e92:	ea37 0302 	bics.w	r3, r7, r2
 8003e96:	bf0c      	ite	eq
 8003e98:	2201      	moveq	r2, #1
 8003e9a:	2200      	movne	r2, #0
 8003e9c:	42b2      	cmp	r2, r6
 8003e9e:	d002      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003ea0:	2000      	movs	r0, #0
}
 8003ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003ea6:	1c6b      	adds	r3, r5, #1
 8003ea8:	d0f2      	beq.n	8003e90 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003eaa:	b99d      	cbnz	r5, 8003ed4 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003eac:	6823      	ldr	r3, [r4, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003eb4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	f022 0201 	bic.w	r2, r2, #1
 8003ebc:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003ebe:	2320      	movs	r3, #32
 8003ec0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003ec4:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003ece:	2003      	movs	r0, #3
 8003ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ed4:	f7fd fcc8 	bl	8001868 <HAL_GetTick>
 8003ed8:	eba0 0008 	sub.w	r0, r0, r8
 8003edc:	4285      	cmp	r5, r0
 8003ede:	d2d6      	bcs.n	8003e8e <UART_WaitOnFlagUntilTimeout+0xe>
 8003ee0:	e7e4      	b.n	8003eac <UART_WaitOnFlagUntilTimeout+0x2c>

08003ee2 <HAL_UART_Transmit>:
{
 8003ee2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003ee6:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003ee8:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003eec:	2b20      	cmp	r3, #32
{
 8003eee:	4604      	mov	r4, r0
 8003ef0:	460d      	mov	r5, r1
 8003ef2:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003ef4:	d14a      	bne.n	8003f8c <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003ef6:	2900      	cmp	r1, #0
 8003ef8:	d046      	beq.n	8003f88 <HAL_UART_Transmit+0xa6>
 8003efa:	2a00      	cmp	r2, #0
 8003efc:	d044      	beq.n	8003f88 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8003efe:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d042      	beq.n	8003f8c <HAL_UART_Transmit+0xaa>
 8003f06:	2301      	movs	r3, #1
 8003f08:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f10:	2321      	movs	r3, #33	; 0x21
 8003f12:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8003f16:	f7fd fca7 	bl	8001868 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003f1a:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8003f1e:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8003f20:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f24:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f28:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8003f2a:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f2c:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8003f2e:	b952      	cbnz	r2, 8003f46 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f30:	2140      	movs	r1, #64	; 0x40
 8003f32:	4620      	mov	r0, r4
 8003f34:	f7ff ffa4 	bl	8003e80 <UART_WaitOnFlagUntilTimeout>
 8003f38:	b958      	cbnz	r0, 8003f52 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8003f3a:	2320      	movs	r3, #32
 8003f3c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8003f40:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8003f44:	e006      	b.n	8003f54 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f46:	2200      	movs	r2, #0
 8003f48:	2180      	movs	r1, #128	; 0x80
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f7ff ff98 	bl	8003e80 <UART_WaitOnFlagUntilTimeout>
 8003f50:	b118      	cbz	r0, 8003f5a <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8003f52:	2003      	movs	r0, #3
}
 8003f54:	b002      	add	sp, #8
 8003f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f5a:	68a3      	ldr	r3, [r4, #8]
 8003f5c:	6822      	ldr	r2, [r4, #0]
 8003f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f62:	d10d      	bne.n	8003f80 <HAL_UART_Transmit+0x9e>
 8003f64:	6923      	ldr	r3, [r4, #16]
 8003f66:	b95b      	cbnz	r3, 8003f80 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003f68:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f70:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003f72:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003f76:	3b01      	subs	r3, #1
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003f7e:	e7d1      	b.n	8003f24 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003f80:	782b      	ldrb	r3, [r5, #0]
 8003f82:	8513      	strh	r3, [r2, #40]	; 0x28
 8003f84:	3501      	adds	r5, #1
 8003f86:	e7f4      	b.n	8003f72 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003f88:	2001      	movs	r0, #1
 8003f8a:	e7e3      	b.n	8003f54 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8003f8c:	2002      	movs	r0, #2
 8003f8e:	e7e1      	b.n	8003f54 <HAL_UART_Transmit+0x72>

08003f90 <UART_CheckIdleState>:
{
 8003f90:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003f92:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f94:	2600      	movs	r6, #0
 8003f96:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8003f98:	f7fd fc66 	bl	8001868 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003fa2:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fa4:	d417      	bmi.n	8003fd6 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fa6:	6823      	ldr	r3, [r4, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	075b      	lsls	r3, r3, #29
 8003fac:	d50a      	bpl.n	8003fc4 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	462b      	mov	r3, r5
 8003fb8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003fbc:	4620      	mov	r0, r4
 8003fbe:	f7ff ff5f 	bl	8003e80 <UART_WaitOnFlagUntilTimeout>
 8003fc2:	b9a0      	cbnz	r0, 8003fee <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003fc4:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003fc6:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003fc8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003fcc:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003fd0:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8003fd4:	e00c      	b.n	8003ff0 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fd6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	4632      	mov	r2, r6
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	f7ff ff4b 	bl	8003e80 <UART_WaitOnFlagUntilTimeout>
 8003fea:	2800      	cmp	r0, #0
 8003fec:	d0db      	beq.n	8003fa6 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003fee:	2003      	movs	r0, #3
}
 8003ff0:	b002      	add	sp, #8
 8003ff2:	bd70      	pop	{r4, r5, r6, pc}

08003ff4 <HAL_UART_Init>:
{
 8003ff4:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003ff6:	4604      	mov	r4, r0
 8003ff8:	b360      	cbz	r0, 8004054 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003ffa:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003ffe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004002:	b91b      	cbnz	r3, 800400c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8004004:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8004008:	f003 f90e 	bl	8007228 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800400c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800400e:	2324      	movs	r3, #36	; 0x24
 8004010:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8004014:	6813      	ldr	r3, [r2, #0]
 8004016:	f023 0301 	bic.w	r3, r3, #1
 800401a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800401c:	4620      	mov	r0, r4
 800401e:	f7ff fd43 	bl	8003aa8 <UART_SetConfig>
 8004022:	2801      	cmp	r0, #1
 8004024:	d016      	beq.n	8004054 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004026:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004028:	b113      	cbz	r3, 8004030 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800402a:	4620      	mov	r0, r4
 800402c:	f7ff fed4 	bl	8003dd8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004030:	6823      	ldr	r3, [r4, #0]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004038:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800403a:	689a      	ldr	r2, [r3, #8]
 800403c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004040:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004048:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800404a:	601a      	str	r2, [r3, #0]
}
 800404c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8004050:	f7ff bf9e 	b.w	8003f90 <UART_CheckIdleState>
}
 8004054:	2001      	movs	r0, #1
 8004056:	bd10      	pop	{r4, pc}

08004058 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004058:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800405a:	3b01      	subs	r3, #1
 800405c:	d101      	bne.n	8004062 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800405e:	2003      	movs	r0, #3
 8004060:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004062:	6902      	ldr	r2, [r0, #16]
 8004064:	2a00      	cmp	r2, #0
 8004066:	daf8      	bge.n	800405a <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004068:	6903      	ldr	r3, [r0, #16]
 800406a:	4a06      	ldr	r2, [pc, #24]	; (8004084 <USB_CoreReset+0x2c>)
 800406c:	f043 0301 	orr.w	r3, r3, #1
 8004070:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8004072:	3a01      	subs	r2, #1
 8004074:	d0f3      	beq.n	800405e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004076:	6903      	ldr	r3, [r0, #16]
 8004078:	f013 0301 	ands.w	r3, r3, #1
 800407c:	d1f9      	bne.n	8004072 <USB_CoreReset+0x1a>

  return HAL_OK;
 800407e:	4618      	mov	r0, r3
}
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	00030d41 	.word	0x00030d41

08004088 <USB_CoreInit>:
{
 8004088:	b084      	sub	sp, #16
 800408a:	b538      	push	{r3, r4, r5, lr}
 800408c:	ad05      	add	r5, sp, #20
 800408e:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004094:	2b01      	cmp	r3, #1
{
 8004096:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004098:	d11b      	bne.n	80040d2 <USB_CoreInit+0x4a>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800409a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800409c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040a0:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80040a2:	68c3      	ldr	r3, [r0, #12]
 80040a4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80040a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ac:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80040ae:	68c3      	ldr	r3, [r0, #12]
 80040b0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80040b4:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80040b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80040b8:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80040ba:	bf02      	ittt	eq
 80040bc:	68c3      	ldreq	r3, [r0, #12]
 80040be:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80040c2:	60c3      	streq	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 80040c4:	f7ff ffc8 	bl	8004058 <USB_CoreReset>
}
 80040c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040cc:	2000      	movs	r0, #0
 80040ce:	b004      	add	sp, #16
 80040d0:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80040d2:	68c3      	ldr	r3, [r0, #12]
 80040d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040d8:	60c3      	str	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 80040da:	f7ff ffbd 	bl	8004058 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80040de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040e2:	63a3      	str	r3, [r4, #56]	; 0x38
 80040e4:	e7f0      	b.n	80040c8 <USB_CoreInit+0x40>

080040e6 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80040e6:	6883      	ldr	r3, [r0, #8]
 80040e8:	f023 0301 	bic.w	r3, r3, #1
 80040ec:	6083      	str	r3, [r0, #8]
}
 80040ee:	2000      	movs	r0, #0
 80040f0:	4770      	bx	lr

080040f2 <USB_SetCurrentMode>:
{
 80040f2:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80040f4:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80040f6:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80040f8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80040fc:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80040fe:	d108      	bne.n	8004112 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004100:	68c3      	ldr	r3, [r0, #12]
 8004102:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004106:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8004108:	2032      	movs	r0, #50	; 0x32
 800410a:	f7fd fbb3 	bl	8001874 <HAL_Delay>
  return HAL_OK;
 800410e:	2000      	movs	r0, #0
 8004110:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 8004112:	b919      	cbnz	r1, 800411c <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004114:	68c3      	ldr	r3, [r0, #12]
 8004116:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800411a:	e7f4      	b.n	8004106 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 800411c:	2001      	movs	r0, #1
}
 800411e:	bd08      	pop	{r3, pc}

08004120 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004120:	0189      	lsls	r1, r1, #6
 8004122:	f041 0120 	orr.w	r1, r1, #32
 8004126:	4a06      	ldr	r2, [pc, #24]	; (8004140 <USB_FlushTxFifo+0x20>)
 8004128:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800412a:	3a01      	subs	r2, #1
 800412c:	d005      	beq.n	800413a <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800412e:	6903      	ldr	r3, [r0, #16]
 8004130:	f013 0320 	ands.w	r3, r3, #32
 8004134:	d1f9      	bne.n	800412a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 8004136:	4618      	mov	r0, r3
 8004138:	4770      	bx	lr
      return HAL_TIMEOUT;
 800413a:	2003      	movs	r0, #3
}
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	00030d41 	.word	0x00030d41

08004144 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004144:	2310      	movs	r3, #16
 8004146:	4a06      	ldr	r2, [pc, #24]	; (8004160 <USB_FlushRxFifo+0x1c>)
 8004148:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 800414a:	3a01      	subs	r2, #1
 800414c:	d005      	beq.n	800415a <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800414e:	6903      	ldr	r3, [r0, #16]
 8004150:	f013 0310 	ands.w	r3, r3, #16
 8004154:	d1f9      	bne.n	800414a <USB_FlushRxFifo+0x6>
  return HAL_OK;
 8004156:	4618      	mov	r0, r3
 8004158:	4770      	bx	lr
      return HAL_TIMEOUT;
 800415a:	2003      	movs	r0, #3
}
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	00030d41 	.word	0x00030d41

08004164 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8004164:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8004168:	4319      	orrs	r1, r3
 800416a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800416e:	2000      	movs	r0, #0
 8004170:	4770      	bx	lr
	...

08004174 <USB_DevInit>:
{
 8004174:	b084      	sub	sp, #16
 8004176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800417a:	4604      	mov	r4, r0
 800417c:	a807      	add	r0, sp, #28
 800417e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8004182:	2300      	movs	r3, #0
 8004184:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8004186:	4688      	mov	r8, r1
    USBx->DIEPTXF[i] = 0U;
 8004188:	4619      	mov	r1, r3
 800418a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800418e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 8004192:	3301      	adds	r3, #1
 8004194:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 8004196:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8004198:	d1f7      	bne.n	800418a <USB_DevInit+0x16>
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800419a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800419c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80041a0:	63a3      	str	r3, [r4, #56]	; 0x38
  if (cfg.vbus_sensing_enable == 0U)
 80041a2:	b95f      	cbnz	r7, 80041bc <USB_DevInit+0x48>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80041a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80041a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80041aa:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80041ac:	6823      	ldr	r3, [r4, #0]
 80041ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041b2:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80041b4:	6823      	ldr	r3, [r4, #0]
 80041b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041ba:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80041bc:	2500      	movs	r5, #0
 80041be:	f8c4 5e00 	str.w	r5, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80041c2:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80041c6:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80041ca:	2103      	movs	r1, #3
 80041cc:	4620      	mov	r0, r4
 80041ce:	f7ff ffc9 	bl	8004164 <USB_SetDevSpeed>
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80041d2:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80041d6:	2110      	movs	r1, #16
 80041d8:	4620      	mov	r0, r4
 80041da:	f7ff ffa1 	bl	8004120 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80041de:	4620      	mov	r0, r4
 80041e0:	f7ff ffb0 	bl	8004144 <USB_FlushRxFifo>
  USBx_DEVICE->DIEPMSK = 0U;
 80041e4:	6135      	str	r5, [r6, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041e6:	462b      	mov	r3, r5
  USBx_DEVICE->DOEPMSK = 0U;
 80041e8:	6175      	str	r5, [r6, #20]
      USBx_INEP(i)->DIEPCTL = 0U;
 80041ea:	4629      	mov	r1, r5
  USBx_DEVICE->DAINTMSK = 0U;
 80041ec:	61f5      	str	r5, [r6, #28]
 80041ee:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80041f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80041f6:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80041fa:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041fe:	4543      	cmp	r3, r8
 8004200:	d12f      	bne.n	8004262 <USB_DevInit+0xee>
 8004202:	2100      	movs	r1, #0
 8004204:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004208:	4608      	mov	r0, r1
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800420a:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800420e:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004212:	f64f 3c7f 	movw	ip, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004216:	428b      	cmp	r3, r1
 8004218:	d134      	bne.n	8004284 <USB_DevInit+0x110>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800421a:	6933      	ldr	r3, [r6, #16]
 800421c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004220:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004226:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800422a:	6163      	str	r3, [r4, #20]
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800422c:	69a3      	ldr	r3, [r4, #24]
 800422e:	f043 0310 	orr.w	r3, r3, #16
 8004232:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004234:	69a2      	ldr	r2, [r4, #24]
 8004236:	4b1c      	ldr	r3, [pc, #112]	; (80042a8 <USB_DevInit+0x134>)
 8004238:	4313      	orrs	r3, r2
 800423a:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800423c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800423e:	b11b      	cbz	r3, 8004248 <USB_DevInit+0xd4>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004240:	69a3      	ldr	r3, [r4, #24]
 8004242:	f043 0308 	orr.w	r3, r3, #8
 8004246:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8004248:	2f01      	cmp	r7, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800424a:	bf01      	itttt	eq
 800424c:	69a3      	ldreq	r3, [r4, #24]
 800424e:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8004252:	f043 0304 	orreq.w	r3, r3, #4
 8004256:	61a3      	streq	r3, [r4, #24]
}
 8004258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800425c:	2000      	movs	r0, #0
 800425e:	b004      	add	sp, #16
 8004260:	4770      	bx	lr
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004262:	f8d2 c000 	ldr.w	ip, [r2]
 8004266:	f1bc 0f00 	cmp.w	ip, #0
 800426a:	da09      	bge.n	8004280 <USB_DevInit+0x10c>
      if (i == 0U)
 800426c:	b933      	cbnz	r3, 800427c <USB_DevInit+0x108>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800426e:	6015      	str	r5, [r2, #0]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004270:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004272:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004274:	f8c2 e008 	str.w	lr, [r2, #8]
 8004278:	3220      	adds	r2, #32
 800427a:	e7c0      	b.n	80041fe <USB_DevInit+0x8a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800427c:	6010      	str	r0, [r2, #0]
 800427e:	e7f7      	b.n	8004270 <USB_DevInit+0xfc>
      USBx_INEP(i)->DIEPCTL = 0U;
 8004280:	6011      	str	r1, [r2, #0]
 8004282:	e7f5      	b.n	8004270 <USB_DevInit+0xfc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004284:	f8d2 8000 	ldr.w	r8, [r2]
 8004288:	f1b8 0f00 	cmp.w	r8, #0
 800428c:	da0a      	bge.n	80042a4 <USB_DevInit+0x130>
      if (i == 0U)
 800428e:	b939      	cbnz	r1, 80042a0 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004290:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004294:	6110      	str	r0, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004296:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004298:	f8c2 c008 	str.w	ip, [r2, #8]
 800429c:	3220      	adds	r2, #32
 800429e:	e7ba      	b.n	8004216 <USB_DevInit+0xa2>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80042a0:	6015      	str	r5, [r2, #0]
 80042a2:	e7f7      	b.n	8004294 <USB_DevInit+0x120>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80042a4:	6010      	str	r0, [r2, #0]
 80042a6:	e7f5      	b.n	8004294 <USB_DevInit+0x120>
 80042a8:	803c3800 	.word	0x803c3800

080042ac <USB_DevDisconnect>:
{
 80042ac:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80042ae:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80042b2:	f043 0302 	orr.w	r3, r3, #2
 80042b6:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80042ba:	2003      	movs	r0, #3
 80042bc:	f7fd fada 	bl	8001874 <HAL_Delay>
}
 80042c0:	2000      	movs	r0, #0
 80042c2:	bd08      	pop	{r3, pc}

080042c4 <VL53L0X_GetDeviceInfo>:
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 80042c4:	f002 ba46 	b.w	8006754 <VL53L0X_get_device_info>

080042c8 <VL53L0X_SetDeviceMode>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80042c8:	2915      	cmp	r1, #21
 80042ca:	d807      	bhi.n	80042dc <VL53L0X_SetDeviceMode+0x14>
 80042cc:	2201      	movs	r2, #1
 80042ce:	4b05      	ldr	r3, [pc, #20]	; (80042e4 <VL53L0X_SetDeviceMode+0x1c>)
 80042d0:	408a      	lsls	r2, r1
 80042d2:	4013      	ands	r3, r2
 80042d4:	b113      	cbz	r3, 80042dc <VL53L0X_SetDeviceMode+0x14>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80042d6:	7401      	strb	r1, [r0, #16]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80042d8:	2000      	movs	r0, #0
		break;
 80042da:	4770      	bx	lr
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80042dc:	f06f 0007 	mvn.w	r0, #7
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	0030000b 	.word	0x0030000b

080042e8 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80042e8:	b510      	push	{r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80042ea:	460a      	mov	r2, r1
{
 80042ec:	460c      	mov	r4, r1
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80042ee:	2109      	movs	r1, #9
 80042f0:	f002 fa91 	bl	8006816 <VL53L0X_RdByte>

	if (Status == VL53L0X_ERROR_NONE)
 80042f4:	b918      	cbnz	r0, 80042fe <VL53L0X_GetFractionEnable+0x16>
		*pEnabled = (*pEnabled & 1);
 80042f6:	7823      	ldrb	r3, [r4, #0]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	7023      	strb	r3, [r4, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 80042fe:	bd10      	pop	{r4, pc}

08004300 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8004300:	f001 be7a 	b.w	8005ff8 <VL53L0X_set_measurement_timing_budget_micro_seconds>

08004304 <VL53L0X_SetVcselPulsePeriod>:
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8004304:	f001 bd54 	b.w	8005db0 <VL53L0X_set_vcsel_pulse_period>

08004308 <VL53L0X_GetVcselPulsePeriod>:
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8004308:	f001 be5d 	b.w	8005fc6 <VL53L0X_get_vcsel_pulse_period>

0800430c <VL53L0X_SetSequenceStepEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800430c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800430e:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 8004310:	aa02      	add	r2, sp, #8
 8004312:	2300      	movs	r3, #0
{
 8004314:	460c      	mov	r4, r1
	uint8_t SequenceConfig = 0;
 8004316:	f802 3d01 	strb.w	r3, [r2, #-1]!
	uint8_t SequenceConfigNew = 0;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800431a:	2101      	movs	r1, #1
{
 800431c:	4606      	mov	r6, r0
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800431e:	f002 fa7a 	bl	8006816 <VL53L0X_RdByte>
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;

	if (Status == VL53L0X_ERROR_NONE) {
 8004322:	4605      	mov	r5, r0
 8004324:	b9d8      	cbnz	r0, 800435e <VL53L0X_SetSequenceStepEnable+0x52>
		if (SequenceStepEnabled == 1) {
 8004326:	2f01      	cmp	r7, #1
	SequenceConfigNew = SequenceConfig;
 8004328:	f89d 3007 	ldrb.w	r3, [sp, #7]
		if (SequenceStepEnabled == 1) {
 800432c:	d126      	bne.n	800437c <VL53L0X_SetSequenceStepEnable+0x70>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800432e:	2c04      	cmp	r4, #4
 8004330:	d83a      	bhi.n	80043a8 <VL53L0X_SetSequenceStepEnable+0x9c>
 8004332:	e8df f004 	tbb	[pc, r4]
 8004336:	1703      	.short	0x1703
 8004338:	1d1a      	.short	0x1d1a
 800433a:	20          	.byte	0x20
 800433b:	00          	.byte	0x00
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800433c:	f043 0410 	orr.w	r4, r3, #16
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8004340:	42a3      	cmp	r3, r4
 8004342:	d00c      	beq.n	800435e <VL53L0X_SetSequenceStepEnable+0x52>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_WrByte(Dev,
 8004344:	4622      	mov	r2, r4
 8004346:	2101      	movs	r1, #1
 8004348:	4630      	mov	r0, r6
 800434a:	f002 faf3 	bl	8006934 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800434e:	4605      	mov	r5, r0
 8004350:	b928      	cbnz	r0, 800435e <VL53L0X_SetSequenceStepEnable+0x52>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8004352:	f886 4130 	strb.w	r4, [r6, #304]	; 0x130
		if (Status == VL53L0X_ERROR_NONE) {
			VL53L0X_GETPARAMETERFIELD(Dev,
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8004356:	6971      	ldr	r1, [r6, #20]
 8004358:	4630      	mov	r0, r6
 800435a:	f7ff ffd1 	bl	8004300 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 800435e:	4628      	mov	r0, r5
 8004360:	b003      	add	sp, #12
 8004362:	bdf0      	pop	{r4, r5, r6, r7, pc}
				SequenceConfigNew |= 0x28;
 8004364:	f043 0428 	orr.w	r4, r3, #40	; 0x28
				break;
 8004368:	e7ea      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew |= 0x04;
 800436a:	f043 0404 	orr.w	r4, r3, #4
				break;
 800436e:	e7e7      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew |= 0x40;
 8004370:	f043 0440 	orr.w	r4, r3, #64	; 0x40
				break;
 8004374:	e7e4      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew |= 0x80;
 8004376:	f043 0480 	orr.w	r4, r3, #128	; 0x80
				break;
 800437a:	e7e1      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
			switch (SequenceStepId) {
 800437c:	2c04      	cmp	r4, #4
 800437e:	d813      	bhi.n	80043a8 <VL53L0X_SetSequenceStepEnable+0x9c>
 8004380:	e8df f004 	tbb	[pc, r4]
 8004384:	0c090603 	.word	0x0c090603
 8004388:	0f          	.byte	0x0f
 8004389:	00          	.byte	0x00
				SequenceConfigNew &= 0xef;
 800438a:	f003 04ef 	and.w	r4, r3, #239	; 0xef
				break;
 800438e:	e7d7      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0xd7;
 8004390:	f003 04d7 	and.w	r4, r3, #215	; 0xd7
				break;
 8004394:	e7d4      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0xfb;
 8004396:	f003 04fb 	and.w	r4, r3, #251	; 0xfb
				break;
 800439a:	e7d1      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0xbf;
 800439c:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
				break;
 80043a0:	e7ce      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0x7f;
 80043a2:	f003 047f 	and.w	r4, r3, #127	; 0x7f
				break;
 80043a6:	e7cb      	b.n	8004340 <VL53L0X_SetSequenceStepEnable+0x34>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80043a8:	f06f 0503 	mvn.w	r5, #3
 80043ac:	e7d7      	b.n	800435e <VL53L0X_SetSequenceStepEnable+0x52>

080043ae <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80043ae:	b513      	push	{r0, r1, r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 80043b0:	aa02      	add	r2, sp, #8
 80043b2:	2300      	movs	r3, #0
{
 80043b4:	460c      	mov	r4, r1
	uint8_t SequenceConfig = 0;
 80043b6:	f802 3d01 	strb.w	r3, [r2, #-1]!
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80043ba:	2101      	movs	r1, #1
 80043bc:	f002 fa2b 	bl	8006816 <VL53L0X_RdByte>
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80043c0:	b978      	cbnz	r0, 80043e2 <VL53L0X_GetSequenceStepEnables+0x34>
		Status = sequence_step_enabled(Dev,
 80043c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80043c6:	f3c3 1200 	ubfx	r2, r3, #4, #1
 80043ca:	7022      	strb	r2, [r4, #0]
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80043cc:	f3c3 02c0 	ubfx	r2, r3, #3, #1
 80043d0:	70a2      	strb	r2, [r4, #2]
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80043d2:	f3c3 0280 	ubfx	r2, r3, #2, #1
 80043d6:	7062      	strb	r2, [r4, #1]
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80043d8:	f3c3 1280 	ubfx	r2, r3, #6, #1
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80043dc:	09db      	lsrs	r3, r3, #7
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80043de:	70e2      	strb	r2, [r4, #3]
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80043e0:	7123      	strb	r3, [r4, #4]
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80043e2:	b002      	add	sp, #8
 80043e4:	bd10      	pop	{r4, pc}

080043e6 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 80043e6:	b513      	push	{r0, r1, r4, lr}
 80043e8:	4614      	mov	r4, r2
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
	uint32_t Fraction_ms = 0;
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 80043ea:	aa01      	add	r2, sp, #4
 80043ec:	f001 fbd4 	bl	8005b98 <get_sequence_step_timeout>
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 80043f0:	b978      	cbnz	r0, 8004412 <VL53L0X_GetSequenceStepTimeout+0x2c>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 80043f2:	9b01      	ldr	r3, [sp, #4]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 80043f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80043fc:	fb02 3311 	mls	r3, r2, r1, r3
 8004400:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8004404:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004408:	fbb3 f3f2 	udiv	r3, r3, r2
 800440c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8004410:	6023      	str	r3, [r4, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004412:	b002      	add	sp, #8
 8004414:	bd10      	pop	{r4, pc}

08004416 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004416:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004418:	460d      	mov	r5, r1
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800441a:	f10d 0202 	add.w	r2, sp, #2
 800441e:	21f8      	movs	r1, #248	; 0xf8
{
 8004420:	4604      	mov	r4, r0
	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8004422:	f002 fa41 	bl	80068a8 <VL53L0X_RdWord>
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8004426:	b970      	cbnz	r0, 8004446 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		Status = VL53L0X_RdDWord(Dev,
 8004428:	aa01      	add	r2, sp, #4
 800442a:	2104      	movs	r1, #4
 800442c:	4620      	mov	r0, r4
 800442e:	f002 fa5b 	bl	80068e8 <VL53L0X_RdDWord>
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004432:	b940      	cbnz	r0, 8004446 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		if (osc_calibrate_val != 0) {
 8004434:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8004438:	b11a      	cbz	r2, 8004442 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x2c>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800443a:	9b01      	ldr	r3, [sp, #4]
 800443c:	fbb3 f3f2 	udiv	r3, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8004440:	602b      	str	r3, [r5, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8004442:	682b      	ldr	r3, [r5, #0]
 8004444:	61a3      	str	r3, [r4, #24]
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004446:	b003      	add	sp, #12
 8004448:	bd30      	pop	{r4, r5, pc}

0800444a <VL53L0X_GetXTalkCompensationEnable>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800444a:	7f03      	ldrb	r3, [r0, #28]
	*pXTalkCompensationEnable = Temp8;
 800444c:	700b      	strb	r3, [r1, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 800444e:	2000      	movs	r0, #0
 8004450:	4770      	bx	lr

08004452 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8004452:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004454:	460d      	mov	r5, r1
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8004456:	f10d 0206 	add.w	r2, sp, #6
 800445a:	2120      	movs	r1, #32
{
 800445c:	4604      	mov	r4, r0
	Status = VL53L0X_RdWord(Dev,
 800445e:	f002 fa23 	bl	80068a8 <VL53L0X_RdWord>
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8004462:	b928      	cbnz	r0, 8004470 <VL53L0X_GetXTalkCompensationRateMegaCps+0x1e>
		if (Value == 0) {
 8004464:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004468:	b923      	cbnz	r3, 8004474 <VL53L0X_GetXTalkCompensationRateMegaCps+0x22>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800446a:	6a23      	ldr	r3, [r4, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800446c:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800446e:	7720      	strb	r0, [r4, #28]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004470:	b003      	add	sp, #12
 8004472:	bd30      	pop	{r4, r5, pc}
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004474:	00db      	lsls	r3, r3, #3
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004476:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004478:	6223      	str	r3, [r4, #32]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800447a:	2301      	movs	r3, #1
 800447c:	7723      	strb	r3, [r4, #28]
 800447e:	e7f7      	b.n	8004470 <VL53L0X_GetXTalkCompensationRateMegaCps+0x1e>

08004480 <VL53L0X_SetLimitCheckEnable>:
	uint8_t LimitCheckDisable = 0;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004480:	2905      	cmp	r1, #5
{
 8004482:	b570      	push	{r4, r5, r6, lr}
 8004484:	4604      	mov	r4, r0
 8004486:	460d      	mov	r5, r1
 8004488:	4616      	mov	r6, r2
	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800448a:	d832      	bhi.n	80044f2 <VL53L0X_SetLimitCheckEnable+0x72>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else {
		if (LimitCheckEnable == 0) {
 800448c:	b3a2      	cbz	r2, 80044f8 <VL53L0X_SetLimitCheckEnable+0x78>
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
			LimitCheckDisable = 1;

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800448e:	eb00 0381 	add.w	r3, r0, r1, lsl #2
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8004492:	2101      	movs	r1, #1
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004494:	6b5a      	ldr	r2, [r3, #52]	; 0x34
			LimitCheckDisable = 0;
 8004496:	2300      	movs	r3, #0
		}

		switch (LimitCheckId) {
 8004498:	1e68      	subs	r0, r5, #1
 800449a:	2804      	cmp	r0, #4
 800449c:	d804      	bhi.n	80044a8 <VL53L0X_SetLimitCheckEnable+0x28>
 800449e:	e8df f000 	tbb	[pc, r0]
 80044a2:	140b      	.short	0x140b
 80044a4:	1a17      	.short	0x1a17
 80044a6:	21          	.byte	0x21
 80044a7:	00          	.byte	0x00

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044a8:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 80044ac:	442c      	add	r4, r5
		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (LimitCheckEnable == 0) {
 80044ae:	b9e6      	cbnz	r6, 80044ea <VL53L0X_SetLimitCheckEnable+0x6a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044b0:	f884 6028 	strb.w	r6, [r4, #40]	; 0x28
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044b4:	2000      	movs	r0, #0
 80044b6:	bd70      	pop	{r4, r5, r6, pc}
			Status = VL53L0X_WrWord(Dev,
 80044b8:	f3c2 224f 	ubfx	r2, r2, #9, #16
 80044bc:	2144      	movs	r1, #68	; 0x44
 80044be:	4620      	mov	r0, r4
 80044c0:	f002 fa48 	bl	8006954 <VL53L0X_WrWord>
	if (Status == VL53L0X_ERROR_NONE) {
 80044c4:	2800      	cmp	r0, #0
 80044c6:	d0f1      	beq.n	80044ac <VL53L0X_SetLimitCheckEnable+0x2c>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80044c8:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044ca:	f884 102a 	strb.w	r1, [r4, #42]	; 0x2a
			break;
 80044ce:	e7ed      	b.n	80044ac <VL53L0X_SetLimitCheckEnable+0x2c>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044d0:	f884 102b 	strb.w	r1, [r4, #43]	; 0x2b
			break;
 80044d4:	e7ea      	b.n	80044ac <VL53L0X_SetLimitCheckEnable+0x2c>
			Status = VL53L0X_UpdateByte(Dev,
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	22fe      	movs	r2, #254	; 0xfe
			Status = VL53L0X_UpdateByte(Dev,
 80044da:	2160      	movs	r1, #96	; 0x60
 80044dc:	4620      	mov	r0, r4
 80044de:	f002 fa4b 	bl	8006978 <VL53L0X_UpdateByte>
			break;
 80044e2:	e7ef      	b.n	80044c4 <VL53L0X_SetLimitCheckEnable+0x44>
			Status = VL53L0X_UpdateByte(Dev,
 80044e4:	011b      	lsls	r3, r3, #4
 80044e6:	22ef      	movs	r2, #239	; 0xef
 80044e8:	e7f7      	b.n	80044da <VL53L0X_SetLimitCheckEnable+0x5a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044ea:	2301      	movs	r3, #1
 80044ec:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 80044f0:	e7e0      	b.n	80044b4 <VL53L0X_SetLimitCheckEnable+0x34>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80044f2:	f06f 0003 	mvn.w	r0, #3
	return Status;
 80044f6:	bd70      	pop	{r4, r5, r6, pc}
			LimitCheckEnableInt = 0;
 80044f8:	4611      	mov	r1, r2
			LimitCheckDisable = 1;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e7cc      	b.n	8004498 <VL53L0X_SetLimitCheckEnable+0x18>

080044fe <VL53L0X_GetLimitCheckEnable>:
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80044fe:	2905      	cmp	r1, #5
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004500:	bf8c      	ite	hi
 8004502:	f06f 0003 	mvnhi.w	r0, #3
		*pLimitCheckEnable = 0;
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004506:	1840      	addls	r0, r0, r1
 8004508:	f04f 0300 	mov.w	r3, #0
 800450c:	bf97      	itett	ls
 800450e:	f890 1028 	ldrbls.w	r1, [r0, #40]	; 0x28
		*pLimitCheckEnable = 0;
 8004512:	7013      	strbhi	r3, [r2, #0]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004514:	7011      	strbls	r1, [r2, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004516:	4618      	movls	r0, r3
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004518:	4770      	bx	lr

0800451a <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800451a:	b570      	push	{r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800451c:	1843      	adds	r3, r0, r1
{
 800451e:	4604      	mov	r4, r0
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8004520:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
{
 8004524:	460e      	mov	r6, r1
 8004526:	4615      	mov	r5, r2
	if (Temp8 == 0) { /* disabled write only internal value */
 8004528:	b918      	cbnz	r0, 8004532 <VL53L0X_SetLimitCheckValue+0x18>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800452a:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800452e:	6362      	str	r2, [r4, #52]	; 0x34
 8004530:	bd70      	pop	{r4, r5, r6, pc}
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8004532:	2905      	cmp	r1, #5
 8004534:	d81b      	bhi.n	800456e <VL53L0X_SetLimitCheckValue+0x54>
 8004536:	e8df f001 	tbb	[pc, r1]
 800453a:	0903      	.short	0x0903
 800453c:	16161412 	.word	0x16161412

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004540:	6362      	str	r2, [r4, #52]	; 0x34
			Status = VL53L0X_ERROR_INVALID_PARAMS;

		}

		if (Status == VL53L0X_ERROR_NONE) {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004542:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 8004546:	2000      	movs	r0, #0
 8004548:	6365      	str	r5, [r4, #52]	; 0x34
 800454a:	bd70      	pop	{r4, r5, r6, pc}
			Status = VL53L0X_WrWord(Dev,
 800454c:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8004550:	2144      	movs	r1, #68	; 0x44
			Status = VL53L0X_WrWord(Dev,
 8004552:	4620      	mov	r0, r4
 8004554:	f002 f9fe 	bl	8006954 <VL53L0X_WrWord>
		if (Status == VL53L0X_ERROR_NONE) {
 8004558:	2800      	cmp	r0, #0
 800455a:	d0f2      	beq.n	8004542 <VL53L0X_SetLimitCheckValue+0x28>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800455c:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800455e:	63e2      	str	r2, [r4, #60]	; 0x3c
			break;
 8004560:	e7ef      	b.n	8004542 <VL53L0X_SetLimitCheckValue+0x28>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004562:	6422      	str	r2, [r4, #64]	; 0x40
			break;
 8004564:	e7ed      	b.n	8004542 <VL53L0X_SetLimitCheckValue+0x28>
			Status = VL53L0X_WrWord(Dev,
 8004566:	f3c2 224f 	ubfx	r2, r2, #9, #16
 800456a:	2164      	movs	r1, #100	; 0x64
 800456c:	e7f1      	b.n	8004552 <VL53L0X_SetLimitCheckValue+0x38>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800456e:	f06f 0003 	mvn.w	r0, #3
 8004572:	e7f3      	b.n	800455c <VL53L0X_SetLimitCheckValue+0x42>

08004574 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004574:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004576:	4604      	mov	r4, r0
 8004578:	4615      	mov	r5, r2
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800457a:	2905      	cmp	r1, #5
 800457c:	d82c      	bhi.n	80045d8 <VL53L0X_GetLimitCheckValue+0x64>
 800457e:	e8df f001 	tbb	[pc, r1]
 8004582:	0703      	.short	0x0703
 8004584:	1b1b1917 	.word	0x1b1b1917

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004588:	6b43      	ldr	r3, [r0, #52]	; 0x34
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800458a:	602b      	str	r3, [r5, #0]
 800458c:	2000      	movs	r0, #0
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800458e:	e021      	b.n	80045d4 <VL53L0X_GetLimitCheckValue+0x60>
		Status = VL53L0X_RdWord(Dev,
 8004590:	f10d 0206 	add.w	r2, sp, #6
 8004594:	2144      	movs	r1, #68	; 0x44
 8004596:	f002 f987 	bl	80068a8 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 800459a:	b9d8      	cbnz	r0, 80045d4 <VL53L0X_GetLimitCheckValue+0x60>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800459c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
			if (TempFix1616 == 0) {
 80045a0:	0253      	lsls	r3, r2, #9
 80045a2:	b19a      	cbz	r2, 80045cc <VL53L0X_GetLimitCheckValue+0x58>
				*pLimitCheckValue = TempFix1616;
 80045a4:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80045a6:	63a3      	str	r3, [r4, #56]	; 0x38
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80045a8:	2301      	movs	r3, #1
 80045aa:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
 80045ae:	e011      	b.n	80045d4 <VL53L0X_GetLimitCheckValue+0x60>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80045b0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
		break;
 80045b2:	e7ea      	b.n	800458a <VL53L0X_GetLimitCheckValue+0x16>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80045b4:	6c03      	ldr	r3, [r0, #64]	; 0x40
		break;
 80045b6:	e7e8      	b.n	800458a <VL53L0X_GetLimitCheckValue+0x16>
		Status = VL53L0X_RdWord(Dev,
 80045b8:	f10d 0206 	add.w	r2, sp, #6
 80045bc:	2164      	movs	r1, #100	; 0x64
 80045be:	f002 f973 	bl	80068a8 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 80045c2:	b938      	cbnz	r0, 80045d4 <VL53L0X_GetLimitCheckValue+0x60>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80045c4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80045c8:	025b      	lsls	r3, r3, #9
 80045ca:	e7de      	b.n	800458a <VL53L0X_GetLimitCheckValue+0x16>
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80045cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
				*pLimitCheckValue = TempFix1616;
 80045ce:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80045d0:	f884 0029 	strb.w	r0, [r4, #41]	; 0x29

}
 80045d4:	b003      	add	sp, #12
 80045d6:	bd30      	pop	{r4, r5, pc}
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80045d8:	f06f 0003 	mvn.w	r0, #3
 80045dc:	e7fa      	b.n	80045d4 <VL53L0X_GetLimitCheckValue+0x60>

080045de <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80045de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045e0:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80045e2:	f10d 0207 	add.w	r2, sp, #7
 80045e6:	2101      	movs	r1, #1
{
 80045e8:	4605      	mov	r5, r0
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80045ea:	f002 f914 	bl	8006816 <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
 80045ee:	b958      	cbnz	r0, 8004608 <VL53L0X_GetWrapAroundCheckEnable+0x2a>
		PALDevDataSet(Dev, SequenceConfig, data);
 80045f0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80045f4:	f885 3130 	strb.w	r3, [r5, #304]	; 0x130
		if (data & (0x01 << 7))
 80045f8:	061b      	lsls	r3, r3, #24
			*pWrapAroundCheckEnable = 0x01;
 80045fa:	bf46      	itte	mi
 80045fc:	2301      	movmi	r3, #1
 80045fe:	7023      	strbmi	r3, [r4, #0]
		else
			*pWrapAroundCheckEnable = 0x00;
 8004600:	7020      	strbpl	r0, [r4, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8004602:	7823      	ldrb	r3, [r4, #0]
 8004604:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004608:	b003      	add	sp, #12
 800460a:	bd30      	pop	{r4, r5, pc}

0800460c <VL53L0X_GetDeviceParameters>:
{
 800460c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8004610:	7c03      	ldrb	r3, [r0, #16]
{
 8004612:	460c      	mov	r4, r1
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8004614:	f801 3b08 	strb.w	r3, [r1], #8
{
 8004618:	4605      	mov	r5, r0
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800461a:	f7ff fefc 	bl	8004416 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
	if (Status == VL53L0X_ERROR_NONE)
 800461e:	bb40      	cbnz	r0, 8004672 <VL53L0X_GetDeviceParameters+0x66>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8004620:	7320      	strb	r0, [r4, #12]
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8004622:	f104 0110 	add.w	r1, r4, #16
 8004626:	4628      	mov	r0, r5
 8004628:	f7ff ff13 	bl	8004452 <VL53L0X_GetXTalkCompensationRateMegaCps>
	if (Status == VL53L0X_ERROR_NONE)
 800462c:	bb08      	cbnz	r0, 8004672 <VL53L0X_GetDeviceParameters+0x66>
	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800462e:	f104 0114 	add.w	r1, r4, #20
 8004632:	4628      	mov	r0, r5
 8004634:	f000 fc03 	bl	8004e3e <VL53L0X_get_offset_calibration_data_micro_meter>
	if (Status == VL53L0X_ERROR_NONE) {
 8004638:	b9d8      	cbnz	r0, 8004672 <VL53L0X_GetDeviceParameters+0x66>
 800463a:	f104 0724 	add.w	r7, r4, #36	; 0x24
 800463e:	f105 0928 	add.w	r9, r5, #40	; 0x28
 8004642:	f104 0818 	add.w	r8, r4, #24
 8004646:	4606      	mov	r6, r0
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8004648:	463a      	mov	r2, r7
 800464a:	b2b1      	uxth	r1, r6
 800464c:	4628      	mov	r0, r5
 800464e:	f7ff ff91 	bl	8004574 <VL53L0X_GetLimitCheckValue>
			if (Status == VL53L0X_ERROR_NONE) {
 8004652:	b970      	cbnz	r0, 8004672 <VL53L0X_GetDeviceParameters+0x66>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004654:	3601      	adds	r6, #1
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004656:	f819 3b01 	ldrb.w	r3, [r9], #1
		*pLimitCheckEnable = Temp8;
 800465a:	f808 3b01 	strb.w	r3, [r8], #1
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800465e:	2e06      	cmp	r6, #6
 8004660:	f107 0704 	add.w	r7, r7, #4
 8004664:	d1f0      	bne.n	8004648 <VL53L0X_GetDeviceParameters+0x3c>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8004666:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 800466a:	4628      	mov	r0, r5
 800466c:	f7ff ffb7 	bl	80045de <VL53L0X_GetWrapAroundCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 8004670:	b108      	cbz	r0, 8004676 <VL53L0X_GetDeviceParameters+0x6a>
}
 8004672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8004676:	1d21      	adds	r1, r4, #4
 8004678:	4628      	mov	r0, r5
}
 800467a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800467e:	f001 bd1c 	b.w	80060ba <VL53L0X_get_measurement_timing_budget_micro_seconds>
	...

08004684 <VL53L0X_DataInit>:
{
 8004684:	b5f0      	push	{r4, r5, r6, r7, lr}
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8004686:	2200      	movs	r2, #0
{
 8004688:	4605      	mov	r5, r0
 800468a:	b091      	sub	sp, #68	; 0x44
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800468c:	2188      	movs	r1, #136	; 0x88
 800468e:	f002 f951 	bl	8006934 <VL53L0X_WrByte>
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8004692:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004696:	f8a5 214e 	strh.w	r2, [r5, #334]	; 0x14e
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800469a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800469e:	f8a5 2150 	strh.w	r2, [r5, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 80046a2:	4a41      	ldr	r2, [pc, #260]	; (80047a8 <VL53L0X_DataInit+0x124>)
 80046a4:	f8c5 2154 	str.w	r2, [r5, #340]	; 0x154
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 80046a8:	2300      	movs	r3, #0
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80046aa:	4a40      	ldr	r2, [pc, #256]	; (80047ac <VL53L0X_DataInit+0x128>)
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 80046ac:	f885 30f0 	strb.w	r3, [r5, #240]	; 0xf0
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80046b0:	f8c5 20d4 	str.w	r2, [r5, #212]	; 0xd4
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80046b4:	622b      	str	r3, [r5, #32]
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80046b6:	4669      	mov	r1, sp
 80046b8:	4628      	mov	r0, r5
 80046ba:	f7ff ffa7 	bl	800460c <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 80046be:	4604      	mov	r4, r0
 80046c0:	b980      	cbnz	r0, 80046e4 <VL53L0X_DataInit+0x60>
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80046c2:	f88d 0000 	strb.w	r0, [sp]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80046c6:	f88d 0001 	strb.w	r0, [sp, #1]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80046ca:	466e      	mov	r6, sp
 80046cc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80046ce:	f105 0710 	add.w	r7, r5, #16
 80046d2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80046d4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80046d6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80046d8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80046da:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80046dc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80046e0:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80046e4:	2364      	movs	r3, #100	; 0x64
 80046e6:	f8a5 3134 	strh.w	r3, [r5, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80046ea:	f44f 7361 	mov.w	r3, #900	; 0x384
 80046ee:	f8a5 3136 	strh.w	r3, [r5, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80046f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80046f6:	f8a5 3138 	strh.w	r3, [r5, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80046fa:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80046fe:	f8a5 313a 	strh.w	r3, [r5, #314]	; 0x13a
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8004702:	2301      	movs	r3, #1
 8004704:	f885 314c 	strb.w	r3, [r5, #332]	; 0x14c
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004708:	2600      	movs	r6, #0
		if (Status == VL53L0X_ERROR_NONE)
 800470a:	2c00      	cmp	r4, #0
 800470c:	d149      	bne.n	80047a2 <VL53L0X_DataInit+0x11e>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800470e:	b2b1      	uxth	r1, r6
 8004710:	2201      	movs	r2, #1
 8004712:	4628      	mov	r0, r5
 8004714:	f7ff feb4 	bl	8004480 <VL53L0X_SetLimitCheckEnable>
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004718:	3601      	adds	r6, #1
 800471a:	2e06      	cmp	r6, #6
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800471c:	4604      	mov	r4, r0
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800471e:	d1f4      	bne.n	800470a <VL53L0X_DataInit+0x86>
	if (Status == VL53L0X_ERROR_NONE)
 8004720:	bbf8      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004722:	f885 002a 	strb.w	r0, [r5, #42]	; 0x2a
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004726:	f885 002b 	strb.w	r0, [r5, #43]	; 0x2b
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800472a:	4602      	mov	r2, r0
 800472c:	2104      	movs	r1, #4
 800472e:	4628      	mov	r0, r5
 8004730:	f7ff fea6 	bl	8004480 <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE)
 8004734:	4604      	mov	r4, r0
 8004736:	bba0      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004738:	4602      	mov	r2, r0
 800473a:	2105      	movs	r1, #5
 800473c:	4628      	mov	r0, r5
 800473e:	f7ff fe9f 	bl	8004480 <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 8004742:	4604      	mov	r4, r0
 8004744:	bb68      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004746:	4601      	mov	r1, r0
 8004748:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800474c:	4628      	mov	r0, r5
 800474e:	f7ff fee4 	bl	800451a <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 8004752:	4604      	mov	r4, r0
 8004754:	bb28      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004756:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800475a:	2101      	movs	r1, #1
 800475c:	4628      	mov	r0, r5
 800475e:	f7ff fedc 	bl	800451a <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 8004762:	4604      	mov	r4, r0
 8004764:	b9e8      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004766:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800476a:	2102      	movs	r1, #2
 800476c:	4628      	mov	r0, r5
 800476e:	f7ff fed4 	bl	800451a <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 8004772:	4604      	mov	r4, r0
 8004774:	b9a8      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004776:	4602      	mov	r2, r0
 8004778:	2103      	movs	r1, #3
 800477a:	4628      	mov	r0, r5
 800477c:	f7ff fecd 	bl	800451a <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 8004780:	4604      	mov	r4, r0
 8004782:	b970      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8004784:	22ff      	movs	r2, #255	; 0xff
 8004786:	f885 2130 	strb.w	r2, [r5, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800478a:	2101      	movs	r1, #1
 800478c:	4628      	mov	r0, r5
 800478e:	f002 f8d1 	bl	8006934 <VL53L0X_WrByte>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8004792:	2301      	movs	r3, #1
 8004794:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
	if (Status == VL53L0X_ERROR_NONE)
 8004798:	4604      	mov	r4, r0
 800479a:	b910      	cbnz	r0, 80047a2 <VL53L0X_DataInit+0x11e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800479c:	2300      	movs	r3, #0
 800479e:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
}
 80047a2:	4620      	mov	r0, r4
 80047a4:	b011      	add	sp, #68	; 0x44
 80047a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047a8:	00016b85 	.word	0x00016b85
 80047ac:	000970a4 	.word	0x000970a4

080047b0 <VL53L0X_PerformRefCalibration>:
	uint8_t *pPhaseCal)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 80047b0:	2301      	movs	r3, #1
 80047b2:	f000 bd66 	b.w	8005282 <VL53L0X_perform_ref_calibration>

080047b6 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80047b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047ba:	b08e      	sub	sp, #56	; 0x38
 80047bc:	460c      	mov	r4, r1
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80047be:	230c      	movs	r3, #12
 80047c0:	aa04      	add	r2, sp, #16
 80047c2:	2114      	movs	r1, #20
{
 80047c4:	4606      	mov	r6, r0
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80047c6:	f002 f859 	bl	800687c <VL53L0X_ReadMulti>
 80047ca:	4686      	mov	lr, r0

	if (Status == VL53L0X_ERROR_NONE) {
 80047cc:	2800      	cmp	r0, #0
 80047ce:	d175      	bne.n	80048bc <VL53L0X_GetRangingMeasurementData+0x106>
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80047d0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80047d4:	f89d 2017 	ldrb.w	r2, [sp, #23]
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80047d8:	f89d 1018 	ldrb.w	r1, [sp, #24]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80047dc:	f89d 501a 	ldrb.w	r5, [sp, #26]
 80047e0:	f89d 701b 	ldrb.w	r7, [sp, #27]
		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80047e4:	75a0      	strb	r0, [r4, #22]
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80047e6:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80047ea:	f89d 3019 	ldrb.w	r3, [sp, #25]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80047ee:	6020      	str	r0, [r4, #0]
		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80047f0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	025b      	lsls	r3, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80047f8:	6123      	str	r3, [r4, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80047fa:	f89d 1012 	ldrb.w	r1, [sp, #18]
 80047fe:	f89d 3013 	ldrb.w	r3, [sp, #19]
		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8004802:	6060      	str	r0, [r4, #4]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8004804:	eb07 2705 	add.w	r7, r7, r5, lsl #8
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8004808:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800480c:	b292      	uxth	r2, r2
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800480e:	f8b6 514e 	ldrh.w	r5, [r6, #334]	; 0x14e
		DeviceRangeStatus = localBuffer[0];
 8004812:	f89d 1010 	ldrb.w	r1, [sp, #16]
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004816:	0252      	lsls	r2, r2, #9
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8004818:	b29b      	uxth	r3, r3
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800481a:	60e2      	str	r2, [r4, #12]
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800481c:	82a3      	strh	r3, [r4, #20]

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800481e:	f5b5 7f7a 	cmp.w	r5, #1000	; 0x3e8
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8004822:	b2bf      	uxth	r7, r7
		RangeFractionalEnable = PALDevDataGet(Dev,
 8004824:	f896 e131 	ldrb.w	lr, [r6, #305]	; 0x131
		if (LinearityCorrectiveGain != 1000) {
 8004828:	d00c      	beq.n	8004844 <VL53L0X_GetRangingMeasurementData+0x8e>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800482a:	fb07 f005 	mul.w	r0, r7, r5
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800482e:	7f37      	ldrb	r7, [r6, #28]
				* tmpuint16 + 500) / 1000);
 8004830:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004834:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
 8004838:	fb90 f0f5 	sdiv	r0, r0, r5
			VL53L0X_GETPARAMETERFIELD(Dev,
 800483c:	6a35      	ldr	r5, [r6, #32]
			if (XTalkCompensationEnable) {
 800483e:	2f00      	cmp	r7, #0
 8004840:	d140      	bne.n	80048c4 <VL53L0X_GetRangingMeasurementData+0x10e>
						XtalkRangeMilliMeter = 8888;
					else
						XtalkRangeMilliMeter = 8888
							<< 2;
				} else {
					XtalkRangeMilliMeter =
 8004842:	b287      	uxth	r7, r0
				tmpuint16 = XtalkRangeMilliMeter;
			}

		}

		if (RangeFractionalEnable) {
 8004844:	f1be 0f00 	cmp.w	lr, #0
 8004848:	d046      	beq.n	80048d8 <VL53L0X_GetRangingMeasurementData+0x122>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800484a:	08b8      	lsrs	r0, r7, #2
			pRangingMeasurementData->RangeMilliMeter =
 800484c:	8120      	strh	r0, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800484e:	01b8      	lsls	r0, r7, #6
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
			pRangingMeasurementData->RangeFractionalPart = 0;
 8004850:	75e0      	strb	r0, [r4, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8004852:	f10d 000f 	add.w	r0, sp, #15
 8004856:	9001      	str	r0, [sp, #4]
 8004858:	9400      	str	r4, [sp, #0]
 800485a:	4630      	mov	r0, r6
 800485c:	f001 fe5c 	bl	8006518 <VL53L0X_get_pal_range_status>
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8004860:	4686      	mov	lr, r0
 8004862:	bb58      	cbnz	r0, 80048bc <VL53L0X_GetRangingMeasurementData+0x106>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8004864:	f89d c00f 	ldrb.w	ip, [sp, #15]
 8004868:	f884 c018 	strb.w	ip, [r4, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800486c:	f106 0550 	add.w	r5, r6, #80	; 0x50
 8004870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004872:	af07      	add	r7, sp, #28
 8004874:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8004876:	e895 0007 	ldmia.w	r5, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800487a:	f8b4 a008 	ldrh.w	sl, [r4, #8]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800487e:	7de3      	ldrb	r3, [r4, #23]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8004880:	f8b4 900a 	ldrh.w	r9, [r4, #10]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8004884:	f8b4 8014 	ldrh.w	r8, [r4, #20]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8004888:	f8ad a024 	strh.w	sl, [sp, #36]	; 0x24
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800488c:	e887 0007 	stmia.w	r7, {r0, r1, r2}
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8004890:	68e1      	ldr	r1, [r4, #12]
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8004892:	6922      	ldr	r2, [r4, #16]
		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8004894:	6860      	ldr	r0, [r4, #4]
 8004896:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
 800489a:	910a      	str	r1, [sp, #40]	; 0x28
 800489c:	920b      	str	r2, [sp, #44]	; 0x2c
 800489e:	f8ad 8030 	strh.w	r8, [sp, #48]	; 0x30
 80048a2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80048a6:	f88d c034 	strb.w	ip, [sp, #52]	; 0x34
 80048aa:	ac07      	add	r4, sp, #28
 80048ac:	9008      	str	r0, [sp, #32]
 80048ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048b0:	3650      	adds	r6, #80	; 0x50
 80048b2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80048b4:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80048b8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80048bc:	4670      	mov	r0, lr
 80048be:	b00e      	add	sp, #56	; 0x38
 80048c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					* EffectiveSpadRtnCount) >> 8))
 80048c4:	b2ad      	uxth	r5, r5
 80048c6:	435d      	muls	r5, r3
 80048c8:	122d      	asrs	r5, r5, #8
				if ((SignalRate
 80048ca:	42aa      	cmp	r2, r5
 80048cc:	d107      	bne.n	80048de <VL53L0X_GetRangingMeasurementData+0x128>
					if (RangeFractionalEnable)
 80048ce:	f1be 0f00 	cmp.w	lr, #0
 80048d2:	d10a      	bne.n	80048ea <VL53L0X_GetRangingMeasurementData+0x134>
						XtalkRangeMilliMeter = 8888
 80048d4:	f648 27e0 	movw	r7, #35552	; 0x8ae0
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80048d8:	8127      	strh	r7, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80048da:	2000      	movs	r0, #0
 80048dc:	e7b8      	b.n	8004850 <VL53L0X_GetRangingMeasurementData+0x9a>
					(tmpuint16 * SignalRate)
 80048de:	b280      	uxth	r0, r0
 80048e0:	4350      	muls	r0, r2
						- ((XTalkCompensationRateMegaCps
 80048e2:	1b55      	subs	r5, r2, r5
						/ (SignalRate
 80048e4:	fbb0 f0f5 	udiv	r0, r0, r5
 80048e8:	e7ab      	b.n	8004842 <VL53L0X_GetRangingMeasurementData+0x8c>
						XtalkRangeMilliMeter = 8888;
 80048ea:	f242 27b8 	movw	r7, #8888	; 0x22b8
 80048ee:	e7ac      	b.n	800484a <VL53L0X_GetRangingMeasurementData+0x94>

080048f0 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80048f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f2:	4617      	mov	r7, r2
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80048f4:	210e      	movs	r1, #14
 80048f6:	f10d 0206 	add.w	r2, sp, #6
{
 80048fa:	461d      	mov	r5, r3
 80048fc:	4606      	mov	r6, r0
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80048fe:	4c0b      	ldr	r4, [pc, #44]	; (800492c <VL53L0X_GetInterruptThresholds+0x3c>)
	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8004900:	f001 ffd2 	bl	80068a8 <VL53L0X_RdWord>
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8004904:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004908:	ea04 4343 	and.w	r3, r4, r3, lsl #17
 800490c:	603b      	str	r3, [r7, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800490e:	b950      	cbnz	r0, 8004926 <VL53L0X_GetInterruptThresholds+0x36>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8004910:	f10d 0206 	add.w	r2, sp, #6
 8004914:	210c      	movs	r1, #12
 8004916:	4630      	mov	r0, r6
 8004918:	f001 ffc6 	bl	80068a8 <VL53L0X_RdWord>
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800491c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004920:	ea04 4443 	and.w	r4, r4, r3, lsl #17
		*pThresholdHigh =
 8004924:	602c      	str	r4, [r5, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004926:	b003      	add	sp, #12
 8004928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800492a:	bf00      	nop
 800492c:	1ffe0000 	.word	0x1ffe0000

08004930 <VL53L0X_CheckAndLoadInterruptSettings>:
{
 8004930:	b573      	push	{r0, r1, r4, r5, r6, lr}
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8004932:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
	if ((InterruptConfig ==
 8004936:	3b01      	subs	r3, #1
 8004938:	2b02      	cmp	r3, #2
{
 800493a:	4606      	mov	r6, r0
 800493c:	460c      	mov	r4, r1
	if ((InterruptConfig ==
 800493e:	d833      	bhi.n	80049a8 <VL53L0X_CheckAndLoadInterruptSettings+0x78>
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8004940:	ab01      	add	r3, sp, #4
 8004942:	466a      	mov	r2, sp
 8004944:	2101      	movs	r1, #1
 8004946:	f7ff ffd3 	bl	80048f0 <VL53L0X_GetInterruptThresholds>
		if (((ThresholdLow > 255*65536) ||
 800494a:	9b00      	ldr	r3, [sp, #0]
 800494c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8004950:	4605      	mov	r5, r0
		if (((ThresholdLow > 255*65536) ||
 8004952:	d803      	bhi.n	800495c <VL53L0X_CheckAndLoadInterruptSettings+0x2c>
 8004954:	9b01      	ldr	r3, [sp, #4]
 8004956:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800495a:	d906      	bls.n	800496a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
			(ThresholdHigh > 255*65536)) &&
 800495c:	b92d      	cbnz	r5, 800496a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
			if (StartNotStopFlag != 0) {
 800495e:	b13c      	cbz	r4, 8004970 <VL53L0X_CheckAndLoadInterruptSettings+0x40>
				Status = VL53L0X_load_tuning_settings(Dev,
 8004960:	4912      	ldr	r1, [pc, #72]	; (80049ac <VL53L0X_CheckAndLoadInterruptSettings+0x7c>)
 8004962:	4630      	mov	r0, r6
 8004964:	f001 fc0e 	bl	8006184 <VL53L0X_load_tuning_settings>
 8004968:	4605      	mov	r5, r0
}
 800496a:	4628      	mov	r0, r5
 800496c:	b002      	add	sp, #8
 800496e:	bd70      	pop	{r4, r5, r6, pc}
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004970:	2204      	movs	r2, #4
 8004972:	21ff      	movs	r1, #255	; 0xff
 8004974:	4630      	mov	r0, r6
 8004976:	f001 ffdd 	bl	8006934 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800497a:	462a      	mov	r2, r5
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800497c:	4604      	mov	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800497e:	2170      	movs	r1, #112	; 0x70
 8004980:	4630      	mov	r0, r6
 8004982:	f001 ffd7 	bl	8006934 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004986:	462a      	mov	r2, r5
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004988:	4304      	orrs	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800498a:	21ff      	movs	r1, #255	; 0xff
 800498c:	4630      	mov	r0, r6
 800498e:	f001 ffd1 	bl	8006934 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004992:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004994:	4304      	orrs	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004996:	462a      	mov	r2, r5
 8004998:	2180      	movs	r1, #128	; 0x80
 800499a:	4630      	mov	r0, r6
 800499c:	f001 ffca 	bl	8006934 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80049a0:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80049a2:	4320      	orrs	r0, r4
 80049a4:	b245      	sxtb	r5, r0
 80049a6:	e7e0      	b.n	800496a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80049a8:	2500      	movs	r5, #0
 80049aa:	e7de      	b.n	800496a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
 80049ac:	200001bf 	.word	0x200001bf

080049b0 <VL53L0X_StartMeasurement>:
{
 80049b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
	switch (DeviceMode) {
 80049b2:	7c01      	ldrb	r1, [r0, #16]
 80049b4:	2901      	cmp	r1, #1
{
 80049b6:	4604      	mov	r4, r0
	switch (DeviceMode) {
 80049b8:	d027      	beq.n	8004a0a <VL53L0X_StartMeasurement+0x5a>
 80049ba:	d304      	bcc.n	80049c6 <VL53L0X_StartMeasurement+0x16>
 80049bc:	2903      	cmp	r1, #3
 80049be:	d031      	beq.n	8004a24 <VL53L0X_StartMeasurement+0x74>
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80049c0:	f06f 0007 	mvn.w	r0, #7
 80049c4:	e013      	b.n	80049ee <VL53L0X_StartMeasurement+0x3e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80049c6:	2201      	movs	r2, #1
 80049c8:	2100      	movs	r1, #0
 80049ca:	f001 ffb3 	bl	8006934 <VL53L0X_WrByte>
		Byte = StartStopByte;
 80049ce:	2301      	movs	r3, #1
 80049d0:	f88d 3007 	strb.w	r3, [sp, #7]
		if (Status == VL53L0X_ERROR_NONE) {
 80049d4:	b958      	cbnz	r0, 80049ee <VL53L0X_StartMeasurement+0x3e>
 80049d6:	4605      	mov	r5, r0
			} while (((Byte & StartStopByte) == StartStopByte)
 80049d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80049dc:	07db      	lsls	r3, r3, #31
				LoopNb = LoopNb + 1;
 80049de:	f105 0501 	add.w	r5, r5, #1
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80049e2:	d50d      	bpl.n	8004a00 <VL53L0X_StartMeasurement+0x50>
				&& (Status == VL53L0X_ERROR_NONE)
 80049e4:	b960      	cbnz	r0, 8004a00 <VL53L0X_StartMeasurement+0x50>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80049e6:	2dc8      	cmp	r5, #200	; 0xc8
 80049e8:	d103      	bne.n	80049f2 <VL53L0X_StartMeasurement+0x42>
				Status = VL53L0X_ERROR_TIME_OUT;
 80049ea:	f06f 0006 	mvn.w	r0, #6
}
 80049ee:	b003      	add	sp, #12
 80049f0:	bd30      	pop	{r4, r5, pc}
					Status = VL53L0X_RdByte(Dev,
 80049f2:	4601      	mov	r1, r0
 80049f4:	f10d 0207 	add.w	r2, sp, #7
 80049f8:	4620      	mov	r0, r4
 80049fa:	f001 ff0c 	bl	8006816 <VL53L0X_RdByte>
 80049fe:	e7eb      	b.n	80049d8 <VL53L0X_StartMeasurement+0x28>
				Status = VL53L0X_ERROR_TIME_OUT;
 8004a00:	2dc8      	cmp	r5, #200	; 0xc8
 8004a02:	bf08      	it	eq
 8004a04:	f06f 0006 	mvneq.w	r0, #6
 8004a08:	e7f1      	b.n	80049ee <VL53L0X_StartMeasurement+0x3e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8004a0a:	f7ff ff91 	bl	8004930 <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
 8004a0e:	2202      	movs	r2, #2
		Status = VL53L0X_WrByte(Dev,
 8004a10:	2100      	movs	r1, #0
 8004a12:	4620      	mov	r0, r4
 8004a14:	f001 ff8e 	bl	8006934 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 8004a18:	2800      	cmp	r0, #0
 8004a1a:	d1e8      	bne.n	80049ee <VL53L0X_StartMeasurement+0x3e>
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
 8004a22:	e7e4      	b.n	80049ee <VL53L0X_StartMeasurement+0x3e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8004a24:	2101      	movs	r1, #1
 8004a26:	f7ff ff83 	bl	8004930 <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
 8004a2a:	2204      	movs	r2, #4
 8004a2c:	e7f0      	b.n	8004a10 <VL53L0X_StartMeasurement+0x60>

08004a2e <VL53L0X_PerformSingleMeasurement>:
{
 8004a2e:	b538      	push	{r3, r4, r5, lr}
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8004a30:	7c05      	ldrb	r5, [r0, #16]
{
 8004a32:	4604      	mov	r4, r0
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004a34:	b125      	cbz	r5, 8004a40 <VL53L0X_PerformSingleMeasurement+0x12>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004a36:	4620      	mov	r0, r4
 8004a38:	f000 fd76 	bl	8005528 <VL53L0X_measurement_poll_for_completion>
	if (Status == VL53L0X_ERROR_NONE
 8004a3c:	b128      	cbz	r0, 8004a4a <VL53L0X_PerformSingleMeasurement+0x1c>
 8004a3e:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L0X_StartMeasurement(Dev);
 8004a40:	f7ff ffb6 	bl	80049b0 <VL53L0X_StartMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
 8004a44:	2800      	cmp	r0, #0
 8004a46:	d0f6      	beq.n	8004a36 <VL53L0X_PerformSingleMeasurement+0x8>
}
 8004a48:	bd38      	pop	{r3, r4, r5, pc}
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004a4a:	2d00      	cmp	r5, #0
 8004a4c:	d1fc      	bne.n	8004a48 <VL53L0X_PerformSingleMeasurement+0x1a>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004a4e:	2303      	movs	r3, #3
 8004a50:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
 8004a54:	e7f8      	b.n	8004a48 <VL53L0X_PerformSingleMeasurement+0x1a>

08004a56 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8004a56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a58:	4606      	mov	r6, r0
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8004a5a:	2500      	movs	r5, #0
	do {
		Status = VL53L0X_WrByte(Dev,
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	210b      	movs	r1, #11
 8004a60:	4630      	mov	r0, r6
 8004a62:	f001 ff67 	bl	8006934 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8004a66:	2200      	movs	r2, #0
		Status = VL53L0X_WrByte(Dev,
 8004a68:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev,
 8004a6a:	210b      	movs	r1, #11
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	f001 ff61 	bl	8006934 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8004a72:	f10d 0207 	add.w	r2, sp, #7
		Status |= VL53L0X_WrByte(Dev,
 8004a76:	4304      	orrs	r4, r0
		Status |= VL53L0X_RdByte(Dev,
 8004a78:	2113      	movs	r1, #19
 8004a7a:	4630      	mov	r0, r6
 8004a7c:	f001 fecb 	bl	8006816 <VL53L0X_RdByte>
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8004a80:	f89d 3007 	ldrb.w	r3, [sp, #7]
		Status |= VL53L0X_WrByte(Dev,
 8004a84:	b264      	sxtb	r4, r4
		Status |= VL53L0X_RdByte(Dev,
 8004a86:	4320      	orrs	r0, r4
		LoopCount++;
 8004a88:	3501      	adds	r5, #1
			&& (Status == VL53L0X_ERROR_NONE));
 8004a8a:	075b      	lsls	r3, r3, #29
		Status |= VL53L0X_RdByte(Dev,
 8004a8c:	b240      	sxtb	r0, r0
		LoopCount++;
 8004a8e:	b2ed      	uxtb	r5, r5
			&& (Status == VL53L0X_ERROR_NONE));
 8004a90:	d005      	beq.n	8004a9e <VL53L0X_ClearInterruptMask+0x48>
			&& (LoopCount < 3)
 8004a92:	2d03      	cmp	r5, #3
 8004a94:	d008      	beq.n	8004aa8 <VL53L0X_ClearInterruptMask+0x52>
			&& (Status == VL53L0X_ERROR_NONE));
 8004a96:	2800      	cmp	r0, #0
 8004a98:	d0e0      	beq.n	8004a5c <VL53L0X_ClearInterruptMask+0x6>
	if (LoopCount >= 3)
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004a9a:	b002      	add	sp, #8
 8004a9c:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8004a9e:	2d03      	cmp	r5, #3
 8004aa0:	bf08      	it	eq
 8004aa2:	f06f 000b 	mvneq.w	r0, #11
 8004aa6:	e7f8      	b.n	8004a9a <VL53L0X_ClearInterruptMask+0x44>
 8004aa8:	f06f 000b 	mvn.w	r0, #11
 8004aac:	e7f5      	b.n	8004a9a <VL53L0X_ClearInterruptMask+0x44>

08004aae <VL53L0X_PerformSingleRangingMeasurement>:
{
 8004aae:	b538      	push	{r3, r4, r5, lr}
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	7403      	strb	r3, [r0, #16]
{
 8004ab4:	4604      	mov	r4, r0
 8004ab6:	460d      	mov	r5, r1
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8004ab8:	f7ff ffb9 	bl	8004a2e <VL53L0X_PerformSingleMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
 8004abc:	b950      	cbnz	r0, 8004ad4 <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8004abe:	4629      	mov	r1, r5
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f7ff fe78 	bl	80047b6 <VL53L0X_GetRangingMeasurementData>
	if (Status == VL53L0X_ERROR_NONE)
 8004ac6:	b928      	cbnz	r0, 8004ad4 <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004ac8:	4601      	mov	r1, r0
 8004aca:	4620      	mov	r0, r4
}
 8004acc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004ad0:	f7ff bfc1 	b.w	8004a56 <VL53L0X_ClearInterruptMask>
}
 8004ad4:	bd38      	pop	{r3, r4, r5, pc}

08004ad6 <VL53L0X_SetGpioConfig>:
{
 8004ad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad8:	4605      	mov	r5, r0
 8004ada:	461c      	mov	r4, r3
 8004adc:	f89d 7018 	ldrb.w	r7, [sp, #24]
	if (Pin != 0) {
 8004ae0:	460e      	mov	r6, r1
 8004ae2:	2900      	cmp	r1, #0
 8004ae4:	f040 809a 	bne.w	8004c1c <VL53L0X_SetGpioConfig+0x146>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8004ae8:	2a14      	cmp	r2, #20
 8004aea:	d108      	bne.n	8004afe <VL53L0X_SetGpioConfig+0x28>
			data = 1;
 8004aec:	2f00      	cmp	r7, #0
		Status = VL53L0X_WrByte(Dev,
 8004aee:	bf0c      	ite	eq
 8004af0:	2210      	moveq	r2, #16
 8004af2:	2201      	movne	r2, #1
 8004af4:	2184      	movs	r1, #132	; 0x84
}
 8004af6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Status = VL53L0X_WrByte(Dev,
 8004afa:	f001 bf1b 	b.w	8006934 <VL53L0X_WrByte>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8004afe:	2a15      	cmp	r2, #21
 8004b00:	d167      	bne.n	8004bd2 <VL53L0X_SetGpioConfig+0xfc>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004b02:	2201      	movs	r2, #1
 8004b04:	21ff      	movs	r1, #255	; 0xff
 8004b06:	f001 ff15 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004b0a:	4632      	mov	r2, r6
 8004b0c:	4631      	mov	r1, r6
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004b0e:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004b10:	4628      	mov	r0, r5
 8004b12:	f001 ff0f 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004b16:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004b18:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004b1a:	21ff      	movs	r1, #255	; 0xff
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	f001 ff09 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004b22:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004b24:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004b26:	2201      	movs	r2, #1
 8004b28:	2180      	movs	r1, #128	; 0x80
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	f001 ff02 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004b30:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004b32:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8004b34:	2202      	movs	r2, #2
 8004b36:	2185      	movs	r1, #133	; 0x85
 8004b38:	4628      	mov	r0, r5
 8004b3a:	f001 fefb 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004b3e:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8004b40:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8004b42:	2204      	movs	r2, #4
 8004b44:	21ff      	movs	r1, #255	; 0xff
 8004b46:	4628      	mov	r0, r5
 8004b48:	f001 fef4 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8004b4c:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004b4e:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8004b50:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004b52:	21cd      	movs	r1, #205	; 0xcd
 8004b54:	4628      	mov	r0, r5
 8004b56:	f001 feed 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8004b5a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004b5c:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8004b5e:	2211      	movs	r2, #17
 8004b60:	21cc      	movs	r1, #204	; 0xcc
 8004b62:	4628      	mov	r0, r5
 8004b64:	f001 fee6 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004b68:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8004b6a:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8004b6c:	2207      	movs	r2, #7
 8004b6e:	21ff      	movs	r1, #255	; 0xff
 8004b70:	4628      	mov	r0, r5
 8004b72:	f001 fedf 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8004b76:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8004b78:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8004b7a:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8004b7c:	21be      	movs	r1, #190	; 0xbe
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f001 fed8 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8004b84:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8004b86:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8004b88:	2206      	movs	r2, #6
 8004b8a:	21ff      	movs	r1, #255	; 0xff
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	f001 fed1 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8004b92:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8004b94:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8004b96:	2209      	movs	r2, #9
 8004b98:	21cc      	movs	r1, #204	; 0xcc
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	f001 feca 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8004ba0:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004ba2:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8004ba4:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004ba6:	21ff      	movs	r1, #255	; 0xff
 8004ba8:	4628      	mov	r0, r5
 8004baa:	f001 fec3 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8004bae:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004bb0:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	21ff      	movs	r1, #255	; 0xff
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	f001 febc 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004bbc:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004bbe:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004bc0:	4632      	mov	r2, r6
 8004bc2:	4631      	mov	r1, r6
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	f001 feb5 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004bca:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004bcc:	4320      	orrs	r0, r4
 8004bce:	b240      	sxtb	r0, r0
 8004bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			switch (Functionality) {
 8004bd2:	2c04      	cmp	r4, #4
 8004bd4:	d825      	bhi.n	8004c22 <VL53L0X_SetGpioConfig+0x14c>
 8004bd6:	e8df f004 	tbb	[pc, r4]
 8004bda:	2729      	.short	0x2729
 8004bdc:	0a03      	.short	0x0a03
 8004bde:	0c          	.byte	0x0c
 8004bdf:	00          	.byte	0x00
				data = 0x02;
 8004be0:	2202      	movs	r2, #2
			Status = VL53L0X_WrByte(Dev,
 8004be2:	210a      	movs	r1, #10
 8004be4:	4628      	mov	r0, r5
 8004be6:	f001 fea5 	bl	8006934 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 8004bea:	b120      	cbz	r0, 8004bf6 <VL53L0X_SetGpioConfig+0x120>
}
 8004bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				data = 0x03;
 8004bee:	2203      	movs	r2, #3
				break;
 8004bf0:	e7f7      	b.n	8004be2 <VL53L0X_SetGpioConfig+0x10c>
				data = 0x04;
 8004bf2:	2204      	movs	r2, #4
				break;
 8004bf4:	e7f5      	b.n	8004be2 <VL53L0X_SetGpioConfig+0x10c>
				data = (uint8_t)(1 << 4);
 8004bf6:	2f00      	cmp	r7, #0
			Status = VL53L0X_UpdateByte(Dev,
 8004bf8:	bf0c      	ite	eq
 8004bfa:	4633      	moveq	r3, r6
 8004bfc:	2310      	movne	r3, #16
 8004bfe:	22ef      	movs	r2, #239	; 0xef
 8004c00:	2184      	movs	r1, #132	; 0x84
 8004c02:	4628      	mov	r0, r5
 8004c04:	f001 feb8 	bl	8006978 <VL53L0X_UpdateByte>
		if (Status == VL53L0X_ERROR_NONE)
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	d1ef      	bne.n	8004bec <VL53L0X_SetGpioConfig+0x116>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004c0c:	f885 40da 	strb.w	r4, [r5, #218]	; 0xda
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004c10:	4601      	mov	r1, r0
 8004c12:	4628      	mov	r0, r5
}
 8004c14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004c18:	f7ff bf1d 	b.w	8004a56 <VL53L0X_ClearInterruptMask>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8004c1c:	f06f 0009 	mvn.w	r0, #9
 8004c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				Status =
 8004c22:	f06f 000a 	mvn.w	r0, #10
 8004c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				data = 0x01;
 8004c28:	2201      	movs	r2, #1
 8004c2a:	e7da      	b.n	8004be2 <VL53L0X_SetGpioConfig+0x10c>
				data = 0x00;
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	e7d8      	b.n	8004be2 <VL53L0X_SetGpioConfig+0x10c>

08004c30 <VL53L0X_StaticInit>:
{
 8004c30:	b570      	push	{r4, r5, r6, lr}
 8004c32:	b096      	sub	sp, #88	; 0x58
 8004c34:	4605      	mov	r5, r0
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8004c36:	2240      	movs	r2, #64	; 0x40
 8004c38:	2100      	movs	r1, #0
 8004c3a:	a806      	add	r0, sp, #24
 8004c3c:	f002 fddf 	bl	80077fe <memset>
	uint16_t tempword = 0;
 8004c40:	2300      	movs	r3, #0
	Status = VL53L0X_get_info_from_device(Dev, 1);
 8004c42:	2101      	movs	r1, #1
 8004c44:	4628      	mov	r0, r5
	uint16_t tempword = 0;
 8004c46:	f8ad 300e 	strh.w	r3, [sp, #14]
	uint8_t tempbyte = 0;
 8004c4a:	f88d 300b 	strb.w	r3, [sp, #11]
	uint8_t isApertureSpads = 0;
 8004c4e:	f88d 300c 	strb.w	r3, [sp, #12]
	uint32_t refSpadCount = 0;
 8004c52:	9304      	str	r3, [sp, #16]
	Status = VL53L0X_get_info_from_device(Dev, 1);
 8004c54:	f000 fcb8 	bl	80055c8 <VL53L0X_get_info_from_device>
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004c58:	f895 2114 	ldrb.w	r2, [r5, #276]	; 0x114
	if ((ApertureSpads > 1) ||
 8004c5c:	2a01      	cmp	r2, #1
 8004c5e:	d806      	bhi.n	8004c6e <VL53L0X_StaticInit+0x3e>
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004c60:	f895 1113 	ldrb.w	r1, [r5, #275]	; 0x113
	if ((ApertureSpads > 1) ||
 8004c64:	f040 80ae 	bne.w	8004dc4 <VL53L0X_StaticInit+0x194>
		((ApertureSpads == 1) && (count > 32)) ||
 8004c68:	2920      	cmp	r1, #32
		((ApertureSpads == 0) && (count > 12)))
 8004c6a:	f240 80ad 	bls.w	8004dc8 <VL53L0X_StaticInit+0x198>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8004c6e:	aa03      	add	r2, sp, #12
 8004c70:	a904      	add	r1, sp, #16
 8004c72:	4628      	mov	r0, r5
 8004c74:	f000 fb20 	bl	80052b8 <VL53L0X_perform_ref_spad_management>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8004c78:	4604      	mov	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	f040 809f 	bne.w	8004dbe <VL53L0X_StaticInit+0x18e>
		if (UseInternalTuningSettings == 0)
 8004c80:	f895 314c 	ldrb.w	r3, [r5, #332]	; 0x14c
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f040 80a3 	bne.w	8004dd0 <VL53L0X_StaticInit+0x1a0>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8004c8a:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8004c8e:	4628      	mov	r0, r5
 8004c90:	f001 fa78 	bl	8006184 <VL53L0X_load_tuning_settings>
	if (Status == VL53L0X_ERROR_NONE) {
 8004c94:	4604      	mov	r4, r0
 8004c96:	2800      	cmp	r0, #0
 8004c98:	f040 8091 	bne.w	8004dbe <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8004c9c:	9400      	str	r4, [sp, #0]
 8004c9e:	4622      	mov	r2, r4
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	2304      	movs	r3, #4
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	f7ff ff16 	bl	8004ad6 <VL53L0X_SetGpioConfig>
	if (Status == VL53L0X_ERROR_NONE) {
 8004caa:	4604      	mov	r4, r0
 8004cac:	2800      	cmp	r0, #0
 8004cae:	f040 8086 	bne.w	8004dbe <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	21ff      	movs	r1, #255	; 0xff
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	f001 fe3c 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004cbc:	f10d 020e 	add.w	r2, sp, #14
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004cc0:	4606      	mov	r6, r0
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004cc2:	2184      	movs	r1, #132	; 0x84
 8004cc4:	4628      	mov	r0, r5
 8004cc6:	f001 fdef 	bl	80068a8 <VL53L0X_RdWord>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004cca:	4622      	mov	r2, r4
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004ccc:	4306      	orrs	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004cce:	21ff      	movs	r1, #255	; 0xff
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	f001 fe2f 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004cd6:	b276      	sxtb	r6, r6
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004cd8:	4330      	orrs	r0, r6
 8004cda:	b244      	sxtb	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
 8004cdc:	2c00      	cmp	r4, #0
 8004cde:	d16e      	bne.n	8004dbe <VL53L0X_StaticInit+0x18e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8004ce0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8004ce4:	011b      	lsls	r3, r3, #4
 8004ce6:	f8c5 30d4 	str.w	r3, [r5, #212]	; 0xd4
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004cea:	a906      	add	r1, sp, #24
 8004cec:	4628      	mov	r0, r5
 8004cee:	f7ff fc8d 	bl	800460c <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 8004cf2:	4604      	mov	r4, r0
 8004cf4:	2800      	cmp	r0, #0
 8004cf6:	d162      	bne.n	8004dbe <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8004cf8:	f10d 010b 	add.w	r1, sp, #11
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	f7ff faf3 	bl	80042e8 <VL53L0X_GetFractionEnable>
		if (Status == VL53L0X_ERROR_NONE)
 8004d02:	4604      	mov	r4, r0
 8004d04:	2800      	cmp	r0, #0
 8004d06:	d15a      	bne.n	8004dbe <VL53L0X_StaticInit+0x18e>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8004d08:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8004d0c:	f885 3131 	strb.w	r3, [r5, #305]	; 0x131
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8004d10:	ae06      	add	r6, sp, #24
 8004d12:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8004d14:	f105 0410 	add.w	r4, r5, #16
 8004d18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d1a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8004d1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d1e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8004d20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d22:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004d26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		Status = VL53L0X_RdByte(Dev,
 8004d2a:	f10d 020b 	add.w	r2, sp, #11
 8004d2e:	2101      	movs	r1, #1
 8004d30:	4628      	mov	r0, r5
 8004d32:	f001 fd70 	bl	8006816 <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE)
 8004d36:	4604      	mov	r4, r0
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	d140      	bne.n	8004dbe <VL53L0X_StaticInit+0x18e>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8004d3c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8004d40:	f885 3130 	strb.w	r3, [r5, #304]	; 0x130
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004d44:	4602      	mov	r2, r0
 8004d46:	4601      	mov	r1, r0
 8004d48:	4628      	mov	r0, r5
 8004d4a:	f7ff fadf 	bl	800430c <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
 8004d4e:	4604      	mov	r4, r0
 8004d50:	bba8      	cbnz	r0, 8004dbe <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004d52:	4602      	mov	r2, r0
 8004d54:	2102      	movs	r1, #2
 8004d56:	4628      	mov	r0, r5
 8004d58:	f7ff fad8 	bl	800430c <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
 8004d5c:	4604      	mov	r4, r0
 8004d5e:	bb70      	cbnz	r0, 8004dbe <VL53L0X_StaticInit+0x18e>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004d60:	2303      	movs	r3, #3
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8004d62:	4601      	mov	r1, r0
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004d64:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8004d68:	f10d 020d 	add.w	r2, sp, #13
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	f001 f92a 	bl	8005fc6 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
 8004d72:	4604      	mov	r4, r0
 8004d74:	bb18      	cbnz	r0, 8004dbe <VL53L0X_StaticInit+0x18e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004d76:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8004d7a:	f885 30e8 	strb.w	r3, [r5, #232]	; 0xe8
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8004d7e:	f10d 020d 	add.w	r2, sp, #13
 8004d82:	2101      	movs	r1, #1
 8004d84:	4628      	mov	r0, r5
 8004d86:	f001 f91e 	bl	8005fc6 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
 8004d8a:	4604      	mov	r4, r0
 8004d8c:	b9b8      	cbnz	r0, 8004dbe <VL53L0X_StaticInit+0x18e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004d8e:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8004d92:	f885 30e0 	strb.w	r3, [r5, #224]	; 0xe0
		Status = VL53L0X_GetSequenceStepTimeout(
 8004d96:	aa05      	add	r2, sp, #20
 8004d98:	2103      	movs	r1, #3
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	f7ff fb23 	bl	80043e6 <VL53L0X_GetSequenceStepTimeout>
	if (Status == VL53L0X_ERROR_NONE) {
 8004da0:	4604      	mov	r4, r0
 8004da2:	b960      	cbnz	r0, 8004dbe <VL53L0X_StaticInit+0x18e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004da4:	9b05      	ldr	r3, [sp, #20]
 8004da6:	f8c5 30e4 	str.w	r3, [r5, #228]	; 0xe4
		Status = VL53L0X_GetSequenceStepTimeout(
 8004daa:	aa05      	add	r2, sp, #20
 8004dac:	2104      	movs	r1, #4
 8004dae:	4628      	mov	r0, r5
 8004db0:	f7ff fb19 	bl	80043e6 <VL53L0X_GetSequenceStepTimeout>
	if (Status == VL53L0X_ERROR_NONE) {
 8004db4:	4604      	mov	r4, r0
 8004db6:	b910      	cbnz	r0, 8004dbe <VL53L0X_StaticInit+0x18e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004db8:	9b05      	ldr	r3, [sp, #20]
 8004dba:	f8c5 30dc 	str.w	r3, [r5, #220]	; 0xdc
}
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	b016      	add	sp, #88	; 0x58
 8004dc2:	bd70      	pop	{r4, r5, r6, pc}
		((ApertureSpads == 0) && (count > 12)))
 8004dc4:	290c      	cmp	r1, #12
 8004dc6:	e750      	b.n	8004c6a <VL53L0X_StaticInit+0x3a>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8004dc8:	4628      	mov	r0, r5
 8004dca:	f000 f913 	bl	8004ff4 <VL53L0X_set_reference_spads>
 8004dce:	e753      	b.n	8004c78 <VL53L0X_StaticInit+0x48>
			pTuningSettingBuffer = DefaultTuningSettings;
 8004dd0:	4900      	ldr	r1, [pc, #0]	; (8004dd4 <VL53L0X_StaticInit+0x1a4>)
 8004dd2:	e75c      	b.n	8004c8e <VL53L0X_StaticInit+0x5e>
 8004dd4:	200000cc 	.word	0x200000cc

08004dd8 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8004dd8:	b513      	push	{r0, r1, r4, lr}
 8004dda:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8004ddc:	f10d 0207 	add.w	r2, sp, #7
 8004de0:	2113      	movs	r1, #19
 8004de2:	f001 fd18 	bl	8006816 <VL53L0X_RdByte>
	*pInterruptMaskStatus = Byte & 0x07;
 8004de6:	f89d 3007 	ldrb.w	r3, [sp, #7]

	if (Byte & 0x18)
 8004dea:	f013 0f18 	tst.w	r3, #24
	*pInterruptMaskStatus = Byte & 0x07;
 8004dee:	f003 0207 	and.w	r2, r3, #7
		Status = VL53L0X_ERROR_RANGE_ERROR;

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004df2:	bf18      	it	ne
 8004df4:	f06f 0005 	mvnne.w	r0, #5
	*pInterruptMaskStatus = Byte & 0x07;
 8004df8:	6022      	str	r2, [r4, #0]
}
 8004dfa:	b002      	add	sp, #8
 8004dfc:	bd10      	pop	{r4, pc}

08004dfe <VL53L0X_GetMeasurementDataReady>:
{
 8004dfe:	b513      	push	{r0, r1, r4, lr}
	if (InterruptConfig ==
 8004e00:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
 8004e04:	2b04      	cmp	r3, #4
{
 8004e06:	460c      	mov	r4, r1
	if (InterruptConfig ==
 8004e08:	d10b      	bne.n	8004e22 <VL53L0X_GetMeasurementDataReady+0x24>
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8004e0a:	a901      	add	r1, sp, #4
 8004e0c:	f7ff ffe4 	bl	8004dd8 <VL53L0X_GetInterruptMaskStatus>
		if (InterruptMask ==
 8004e10:	9b01      	ldr	r3, [sp, #4]
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d101      	bne.n	8004e1a <VL53L0X_GetMeasurementDataReady+0x1c>
				*pMeasurementDataReady = 1;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <VL53L0X_GetMeasurementDataReady+0x1e>
			*pMeasurementDataReady = 0;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	7023      	strb	r3, [r4, #0]
}
 8004e1e:	b002      	add	sp, #8
 8004e20:	bd10      	pop	{r4, pc}
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8004e22:	aa01      	add	r2, sp, #4
 8004e24:	2114      	movs	r1, #20
 8004e26:	f001 fcf6 	bl	8006816 <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE) {
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	d1f7      	bne.n	8004e1e <VL53L0X_GetMeasurementDataReady+0x20>
			if (SysRangeStatusRegister & 0x01)
 8004e2e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004e32:	07db      	lsls	r3, r3, #31
 8004e34:	d4ef      	bmi.n	8004e16 <VL53L0X_GetMeasurementDataReady+0x18>
				*pMeasurementDataReady = 0;
 8004e36:	7020      	strb	r0, [r4, #0]
 8004e38:	e7f1      	b.n	8004e1e <VL53L0X_GetMeasurementDataReady+0x20>

08004e3a <VL53L0X_PerformRefSpadManagement>:
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8004e3a:	f000 ba3d 	b.w	80052b8 <VL53L0X_perform_ref_spad_management>

08004e3e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8004e3e:	b513      	push	{r0, r1, r4, lr}
 8004e40:	460c      	mov	r4, r1
	int16_t cMaxOffset = 2047;
	int16_t cOffsetRange = 4096;

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8004e42:	f10d 0206 	add.w	r2, sp, #6
 8004e46:	2128      	movs	r1, #40	; 0x28
 8004e48:	f001 fd2e 	bl	80068a8 <VL53L0X_RdWord>
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8004e4c:	b970      	cbnz	r0, 8004e6c <VL53L0X_get_offset_calibration_data_micro_meter+0x2e>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8004e4e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004e52:	f3c3 030b 	ubfx	r3, r3, #0, #12

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8004e56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e5a:	f04f 02fa 	mov.w	r2, #250	; 0xfa
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8004e5e:	bf26      	itte	cs
 8004e60:	f5a3 5380 	subcs.w	r3, r3, #4096	; 0x1000
					* 250;
 8004e64:	fb13 f302 	smulbbcs	r3, r3, r2
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8004e68:	4353      	mulcc	r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8004e6a:	6023      	str	r3, [r4, #0]

	}

	return Status;
}
 8004e6c:	b002      	add	sp, #8
 8004e6e:	bd10      	pop	{r4, pc}

08004e70 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8004e70:	b5f0      	push	{r4, r5, r6, r7, lr}
	 * the index of the bit within each byte.
	 */

	*next = -1;

	startIndex = curr / cSpadsPerByte;
 8004e72:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
	*next = -1;
 8004e76:	f04f 34ff 	mov.w	r4, #4294967295
 8004e7a:	601c      	str	r4, [r3, #0]
	fineOffset = curr % cSpadsPerByte;
 8004e7c:	f002 0207 	and.w	r2, r2, #7
 8004e80:	ea4f 0cce 	mov.w	ip, lr, lsl #3

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8004e84:	4676      	mov	r6, lr
	uint8_t success = 0;
 8004e86:	2700      	movs	r7, #0
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8004e88:	428e      	cmp	r6, r1
 8004e8a:	d200      	bcs.n	8004e8e <get_next_good_spad+0x1e>
 8004e8c:	b107      	cbz	r7, 8004e90 <get_next_good_spad+0x20>
 8004e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				coarseIndex++) {
		fineIndex = 0;
		dataByte = goodSpadArray[coarseIndex];
 8004e90:	5d85      	ldrb	r5, [r0, r6]

		if (coarseIndex == startIndex) {
 8004e92:	4576      	cmp	r6, lr
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8004e94:	bf03      	ittte	eq
 8004e96:	4115      	asreq	r5, r2
 8004e98:	b2ed      	uxtbeq	r5, r5
			fineIndex = fineOffset;
 8004e9a:	4614      	moveq	r4, r2
		fineIndex = 0;
 8004e9c:	463c      	movne	r4, r7
		}

		while (fineIndex < cSpadsPerByte) {
			if ((dataByte & 0x1) == 1) {
 8004e9e:	f015 0f01 	tst.w	r5, #1
 8004ea2:	d006      	beq.n	8004eb2 <get_next_good_spad+0x42>
				success = 1;
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8004ea4:	4464      	add	r4, ip
 8004ea6:	601c      	str	r4, [r3, #0]
				success = 1;
 8004ea8:	2701      	movs	r7, #1
				coarseIndex++) {
 8004eaa:	3601      	adds	r6, #1
 8004eac:	f10c 0c08 	add.w	ip, ip, #8
 8004eb0:	e7ea      	b.n	8004e88 <get_next_good_spad+0x18>
				break;
			}
			dataByte >>= 1;
			fineIndex++;
 8004eb2:	3401      	adds	r4, #1
		while (fineIndex < cSpadsPerByte) {
 8004eb4:	2c08      	cmp	r4, #8
			dataByte >>= 1;
 8004eb6:	ea4f 0555 	mov.w	r5, r5, lsr #1
		while (fineIndex < cSpadsPerByte) {
 8004eba:	d1f0      	bne.n	8004e9e <get_next_good_spad+0x2e>
 8004ebc:	e7f5      	b.n	8004eaa <get_next_good_spad+0x3a>
	...

08004ec0 <is_aperture>:
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
	quadrant = spadIndex >> 6;
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8004ec0:	4b03      	ldr	r3, [pc, #12]	; (8004ed0 <is_aperture+0x10>)
	quadrant = spadIndex >> 6;
 8004ec2:	0980      	lsrs	r0, r0, #6
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8004ec4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		isAperture = 0;

	return isAperture;
}
 8004ec8:	3000      	adds	r0, #0
 8004eca:	bf18      	it	ne
 8004ecc:	2001      	movne	r0, #1
 8004ece:	4770      	bx	lr
 8004ed0:	20000378 	.word	0x20000378

08004ed4 <enable_spad_bit>:
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t cSpadsPerByte = 8;
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8004ed4:	08d3      	lsrs	r3, r2, #3
	fineIndex = spadIndex % cSpadsPerByte;
	if (coarseIndex >= size)
 8004ed6:	428b      	cmp	r3, r1
	fineIndex = spadIndex % cSpadsPerByte;
 8004ed8:	f002 0207 	and.w	r2, r2, #7
		status = VL53L0X_ERROR_REF_SPAD_INIT;
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8004edc:	bf3f      	itttt	cc
 8004ede:	2101      	movcc	r1, #1
 8004ee0:	4091      	lslcc	r1, r2
 8004ee2:	5cc2      	ldrbcc	r2, [r0, r3]
 8004ee4:	430a      	orrcc	r2, r1
 8004ee6:	bf3a      	itte	cc
 8004ee8:	54c2      	strbcc	r2, [r0, r3]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8004eea:	2000      	movcc	r0, #0
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004eec:	f06f 0031 	mvncs.w	r0, #49	; 0x31

	return status;
}
 8004ef0:	4770      	bx	lr

08004ef2 <set_ref_spad_map>:
	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8004ef2:	460a      	mov	r2, r1
 8004ef4:	2306      	movs	r3, #6
 8004ef6:	21b0      	movs	r1, #176	; 0xb0
 8004ef8:	f001 bca2 	b.w	8006840 <VL53L0X_WriteMulti>

08004efc <get_ref_spad_map>:
	return status;
}

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8004efc:	460a      	mov	r2, r1
 8004efe:	2306      	movs	r3, #6
 8004f00:	21b0      	movs	r1, #176	; 0xb0
 8004f02:	f001 bcbb 	b.w	800687c <VL53L0X_ReadMulti>

08004f06 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8004f06:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f0a:	b087      	sub	sp, #28
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8004f0c:	f10d 0918 	add.w	r9, sp, #24
{
 8004f10:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004f12:	9f10      	ldr	r7, [sp, #64]	; 0x40
	int32_t nextGoodSpad = offset;
 8004f14:	f849 4d0c 	str.w	r4, [r9, #-12]!
{
 8004f18:	4682      	mov	sl, r0
 8004f1a:	468b      	mov	fp, r1
 8004f1c:	9201      	str	r2, [sp, #4]
 8004f1e:	461d      	mov	r5, r3
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
	for (index = 0; index < spadCount; index++) {
 8004f20:	f04f 0800 	mov.w	r8, #0
 8004f24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004f26:	4598      	cmp	r8, r3
 8004f28:	d114      	bne.n	8004f54 <enable_ref_spads+0x4e>
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8004f2a:	2000      	movs	r0, #0
		}
		currentSpad = (uint32_t)nextGoodSpad;
		enable_spad_bit(spadArray, size, currentSpad);
		currentSpad++;
	}
	*lastSpad = currentSpad;
 8004f2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f2e:	601c      	str	r4, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8004f30:	b968      	cbnz	r0, 8004f4e <enable_ref_spads+0x48>
		status = set_ref_spad_map(Dev, spadArray);
 8004f32:	4629      	mov	r1, r5
 8004f34:	4650      	mov	r0, sl
 8004f36:	f7ff ffdc 	bl	8004ef2 <set_ref_spad_map>
 8004f3a:	4604      	mov	r4, r0


	if (status == VL53L0X_ERROR_NONE) {
 8004f3c:	b938      	cbnz	r0, 8004f4e <enable_ref_spads+0x48>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8004f3e:	ae04      	add	r6, sp, #16
 8004f40:	4631      	mov	r1, r6
 8004f42:	4650      	mov	r0, sl
 8004f44:	f7ff ffda 	bl	8004efc <get_ref_spad_map>

		i = 0;
 8004f48:	4623      	mov	r3, r4

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8004f4a:	429f      	cmp	r7, r3
 8004f4c:	d11d      	bne.n	8004f8a <enable_ref_spads+0x84>
			}
			i++;
		}
	}
	return status;
}
 8004f4e:	b007      	add	sp, #28
 8004f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8004f54:	464b      	mov	r3, r9
 8004f56:	4622      	mov	r2, r4
 8004f58:	4639      	mov	r1, r7
 8004f5a:	9801      	ldr	r0, [sp, #4]
 8004f5c:	f7ff ff88 	bl	8004e70 <get_next_good_spad>
		if (nextGoodSpad == -1) {
 8004f60:	9e03      	ldr	r6, [sp, #12]
 8004f62:	1c73      	adds	r3, r6, #1
 8004f64:	d00e      	beq.n	8004f84 <enable_ref_spads+0x7e>
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8004f66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f68:	18f0      	adds	r0, r6, r3
 8004f6a:	f7ff ffa9 	bl	8004ec0 <is_aperture>
 8004f6e:	4558      	cmp	r0, fp
 8004f70:	d108      	bne.n	8004f84 <enable_ref_spads+0x7e>
		enable_spad_bit(spadArray, size, currentSpad);
 8004f72:	4632      	mov	r2, r6
 8004f74:	4639      	mov	r1, r7
 8004f76:	4628      	mov	r0, r5
 8004f78:	f7ff ffac 	bl	8004ed4 <enable_spad_bit>
		currentSpad++;
 8004f7c:	1c74      	adds	r4, r6, #1
	for (index = 0; index < spadCount; index++) {
 8004f7e:	f108 0801 	add.w	r8, r8, #1
 8004f82:	e7cf      	b.n	8004f24 <enable_ref_spads+0x1e>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004f84:	f06f 0031 	mvn.w	r0, #49	; 0x31
 8004f88:	e7d0      	b.n	8004f2c <enable_ref_spads+0x26>
			if (spadArray[i] != checkSpadArray[i]) {
 8004f8a:	5ce9      	ldrb	r1, [r5, r3]
 8004f8c:	5cf2      	ldrb	r2, [r6, r3]
 8004f8e:	4291      	cmp	r1, r2
 8004f90:	d101      	bne.n	8004f96 <enable_ref_spads+0x90>
			i++;
 8004f92:	3301      	adds	r3, #1
 8004f94:	e7d9      	b.n	8004f4a <enable_ref_spads+0x44>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004f96:	f06f 0031 	mvn.w	r0, #49	; 0x31
 8004f9a:	e7d8      	b.n	8004f4e <enable_ref_spads+0x48>

08004f9c <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8004f9c:	b570      	push	{r4, r5, r6, lr}

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
 8004f9e:	22c0      	movs	r2, #192	; 0xc0
{
 8004fa0:	b088      	sub	sp, #32
 8004fa2:	460e      	mov	r6, r1
		status = VL53L0X_WrByte(Dev,
 8004fa4:	2101      	movs	r1, #1
{
 8004fa6:	4604      	mov	r4, r0
	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8004fa8:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130
		status = VL53L0X_WrByte(Dev,
 8004fac:	f001 fcc2 	bl	8006934 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8004fb0:	b9f0      	cbnz	r0, 8004ff0 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8004fb2:	a901      	add	r1, sp, #4
 8004fb4:	4620      	mov	r0, r4
 8004fb6:	f7ff fd7a 	bl	8004aae <VL53L0X_PerformSingleRangingMeasurement>
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8004fba:	b9c8      	cbnz	r0, 8004ff0 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	21ff      	movs	r1, #255	; 0xff
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	f001 fcb7 	bl	8006934 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE)
 8004fc6:	b998      	cbnz	r0, 8004ff0 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_RdWord(Dev,
 8004fc8:	4632      	mov	r2, r6
 8004fca:	21b6      	movs	r1, #182	; 0xb6
 8004fcc:	4620      	mov	r0, r4
 8004fce:	f001 fc6b 	bl	80068a8 <VL53L0X_RdWord>
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8004fd2:	b968      	cbnz	r0, 8004ff0 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	21ff      	movs	r1, #255	; 0xff
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f001 fcab 	bl	8006934 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE) {
 8004fde:	b938      	cbnz	r0, 8004ff0 <perform_ref_signal_measurement+0x54>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004fe0:	462a      	mov	r2, r5
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	f001 fca5 	bl	8006934 <VL53L0X_WrByte>
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8004fea:	b908      	cbnz	r0, 8004ff0 <perform_ref_signal_measurement+0x54>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8004fec:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130
	}

	return status;
}
 8004ff0:	b008      	add	sp, #32
 8004ff2:	bd70      	pop	{r4, r5, r6, pc}

08004ff4 <VL53L0X_set_reference_spads>:
	return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8004ff4:	b570      	push	{r4, r5, r6, lr}
 8004ff6:	460e      	mov	r6, r1
 8004ff8:	b088      	sub	sp, #32
 8004ffa:	4615      	mov	r5, r2
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004ffc:	21ff      	movs	r1, #255	; 0xff
 8004ffe:	2201      	movs	r2, #1
{
 8005000:	4604      	mov	r4, r0
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005002:	f001 fc97 	bl	8006934 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005006:	4602      	mov	r2, r0
 8005008:	b9a8      	cbnz	r0, 8005036 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 800500a:	214f      	movs	r1, #79	; 0x4f
 800500c:	4620      	mov	r0, r4
 800500e:	f001 fc91 	bl	8006934 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005012:	b980      	cbnz	r0, 8005036 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 8005014:	222c      	movs	r2, #44	; 0x2c
 8005016:	214e      	movs	r1, #78	; 0x4e
 8005018:	4620      	mov	r0, r4
 800501a:	f001 fc8b 	bl	8006934 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800501e:	4602      	mov	r2, r0
 8005020:	b948      	cbnz	r0, 8005036 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005022:	21ff      	movs	r1, #255	; 0xff
 8005024:	4620      	mov	r0, r4
 8005026:	f001 fc85 	bl	8006934 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 800502a:	b920      	cbnz	r0, 8005036 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 800502c:	22b4      	movs	r2, #180	; 0xb4
 800502e:	21b6      	movs	r1, #182	; 0xb6
 8005030:	4620      	mov	r0, r4
 8005032:	f001 fc7f 	bl	8006934 <VL53L0X_WrByte>
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	f884 3124 	strb.w	r3, [r4, #292]	; 0x124
 800503c:	f884 3125 	strb.w	r3, [r4, #293]	; 0x125
 8005040:	f884 3126 	strb.w	r3, [r4, #294]	; 0x126
 8005044:	f884 3127 	strb.w	r3, [r4, #295]	; 0x127
 8005048:	f884 3128 	strb.w	r3, [r4, #296]	; 0x128
 800504c:	f884 3129 	strb.w	r3, [r4, #297]	; 0x129

	if (isApertureSpads) {
 8005050:	b31d      	cbz	r5, 800509a <VL53L0X_set_reference_spads+0xa6>
 8005052:	461a      	mov	r2, r3
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8005054:	f102 00b4 	add.w	r0, r2, #180	; 0xb4
 8005058:	f7ff ff32 	bl	8004ec0 <is_aperture>
 800505c:	b908      	cbnz	r0, 8005062 <VL53L0X_set_reference_spads+0x6e>
 800505e:	2a2c      	cmp	r2, #44	; 0x2c
 8005060:	d119      	bne.n	8005096 <VL53L0X_set_reference_spads+0xa2>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
		}
	}
	Status = enable_ref_spads(Dev,
 8005062:	ab07      	add	r3, sp, #28
 8005064:	9304      	str	r3, [sp, #16]
 8005066:	9202      	str	r2, [sp, #8]
 8005068:	23b4      	movs	r3, #180	; 0xb4
 800506a:	2206      	movs	r2, #6
 800506c:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005070:	9603      	str	r6, [sp, #12]
 8005072:	f504 7392 	add.w	r3, r4, #292	; 0x124
 8005076:	f504 7295 	add.w	r2, r4, #298	; 0x12a
 800507a:	4629      	mov	r1, r5
 800507c:	4620      	mov	r0, r4
 800507e:	f7ff ff42 	bl	8004f06 <enable_ref_spads>
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8005082:	b930      	cbnz	r0, 8005092 <VL53L0X_set_reference_spads+0x9e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005084:	2301      	movs	r3, #1
 8005086:	f884 3115 	strb.w	r3, [r4, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800508a:	f884 6113 	strb.w	r6, [r4, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800508e:	f884 5114 	strb.w	r5, [r4, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
}
 8005092:	b008      	add	sp, #32
 8005094:	bd70      	pop	{r4, r5, r6, pc}
			currentSpadIndex++;
 8005096:	3201      	adds	r2, #1
 8005098:	e7dc      	b.n	8005054 <VL53L0X_set_reference_spads+0x60>
	uint32_t currentSpadIndex = 0;
 800509a:	462a      	mov	r2, r5
 800509c:	e7e1      	b.n	8005062 <VL53L0X_set_reference_spads+0x6e>

0800509e <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800509e:	b510      	push	{r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80050a0:	f041 0201 	orr.w	r2, r1, #1
 80050a4:	2100      	movs	r1, #0
{
 80050a6:	4604      	mov	r4, r0
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80050a8:	f001 fc44 	bl	8006934 <VL53L0X_WrByte>
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 80050ac:	b978      	cbnz	r0, 80050ce <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80050ae:	4620      	mov	r0, r4
 80050b0:	f000 fa3a 	bl	8005528 <VL53L0X_measurement_poll_for_completion>

	if (Status == VL53L0X_ERROR_NONE)
 80050b4:	b958      	cbnz	r0, 80050ce <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80050b6:	4601      	mov	r1, r0
 80050b8:	4620      	mov	r0, r4
 80050ba:	f7ff fccc 	bl	8004a56 <VL53L0X_ClearInterruptMask>

	if (Status == VL53L0X_ERROR_NONE)
 80050be:	b930      	cbnz	r0, 80050ce <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 80050c0:	4602      	mov	r2, r0
 80050c2:	4601      	mov	r1, r0
 80050c4:	4620      	mov	r0, r4

	return Status;
}
 80050c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 80050ca:	f001 bc33 	b.w	8006934 <VL53L0X_WrByte>
}
 80050ce:	bd10      	pop	{r4, pc}

080050d0 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 80050d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;
 80050d4:	f04f 0b00 	mov.w	fp, #0
{
 80050d8:	4689      	mov	r9, r1
 80050da:	4690      	mov	r8, r2

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80050dc:	21ff      	movs	r1, #255	; 0xff
 80050de:	2201      	movs	r2, #1
{
 80050e0:	4605      	mov	r5, r0
 80050e2:	461f      	mov	r7, r3
 80050e4:	f89d a038 	ldrb.w	sl, [sp, #56]	; 0x38
 80050e8:	f89d 603c 	ldrb.w	r6, [sp, #60]	; 0x3c
	uint8_t PhaseCalint = 0;
 80050ec:	f88d b007 	strb.w	fp, [sp, #7]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80050f0:	f001 fc20 	bl	8006934 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80050f4:	465a      	mov	r2, fp
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80050f6:	4604      	mov	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80050f8:	4659      	mov	r1, fp
 80050fa:	4628      	mov	r0, r5
 80050fc:	f001 fc1a 	bl	8006934 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005100:	465a      	mov	r2, fp
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005102:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005104:	21ff      	movs	r1, #255	; 0xff
 8005106:	4628      	mov	r0, r5
 8005108:	f001 fc14 	bl	8006934 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800510c:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800510e:	4304      	orrs	r4, r0
 8005110:	b264      	sxtb	r4, r4

	if (read_not_write) {
 8005112:	f1b9 0f00 	cmp.w	r9, #0
 8005116:	d030      	beq.n	800517a <VL53L0X_ref_calibration_io+0xaa>
		if (vhv_enable)
 8005118:	f1ba 0f00 	cmp.w	sl, #0
 800511c:	d006      	beq.n	800512c <VL53L0X_ref_calibration_io+0x5c>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800511e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005120:	21cb      	movs	r1, #203	; 0xcb
 8005122:	4628      	mov	r0, r5
 8005124:	f001 fb77 	bl	8006816 <VL53L0X_RdByte>
 8005128:	4304      	orrs	r4, r0
 800512a:	b264      	sxtb	r4, r4
		if (phase_enable)
 800512c:	b13e      	cbz	r6, 800513e <VL53L0X_ref_calibration_io+0x6e>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800512e:	f10d 0207 	add.w	r2, sp, #7
 8005132:	21ee      	movs	r1, #238	; 0xee
 8005134:	4628      	mov	r0, r5
 8005136:	f001 fb6e 	bl	8006816 <VL53L0X_RdByte>
	} else {
		if (vhv_enable)
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
		if (phase_enable)
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800513a:	4304      	orrs	r4, r0
 800513c:	b264      	sxtb	r4, r4
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800513e:	2201      	movs	r2, #1
 8005140:	21ff      	movs	r1, #255	; 0xff
 8005142:	4628      	mov	r0, r5
 8005144:	f001 fbf6 	bl	8006934 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005148:	2201      	movs	r2, #1
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800514a:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800514c:	2100      	movs	r1, #0
 800514e:	4628      	mov	r0, r5
 8005150:	f001 fbf0 	bl	8006934 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005154:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005156:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005158:	2200      	movs	r2, #0
 800515a:	21ff      	movs	r1, #255	; 0xff
 800515c:	4628      	mov	r0, r5
 800515e:	f001 fbe9 	bl	8006934 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005162:	b264      	sxtb	r4, r4

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005164:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005168:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800516a:	4320      	orrs	r0, r4
	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800516c:	f023 0310 	bic.w	r3, r3, #16

	return Status;
}
 8005170:	b240      	sxtb	r0, r0
	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005172:	7013      	strb	r3, [r2, #0]
}
 8005174:	b003      	add	sp, #12
 8005176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (vhv_enable)
 800517a:	f1ba 0f00 	cmp.w	sl, #0
 800517e:	d006      	beq.n	800518e <VL53L0X_ref_calibration_io+0xbe>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8005180:	4642      	mov	r2, r8
 8005182:	21cb      	movs	r1, #203	; 0xcb
 8005184:	4628      	mov	r0, r5
 8005186:	f001 fbd5 	bl	8006934 <VL53L0X_WrByte>
 800518a:	4304      	orrs	r4, r0
 800518c:	b264      	sxtb	r4, r4
		if (phase_enable)
 800518e:	2e00      	cmp	r6, #0
 8005190:	d0d5      	beq.n	800513e <VL53L0X_ref_calibration_io+0x6e>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8005192:	463b      	mov	r3, r7
 8005194:	2280      	movs	r2, #128	; 0x80
 8005196:	21ee      	movs	r1, #238	; 0xee
 8005198:	4628      	mov	r0, r5
 800519a:	f001 fbed 	bl	8006978 <VL53L0X_UpdateByte>
 800519e:	e7cc      	b.n	800513a <VL53L0X_ref_calibration_io+0x6a>

080051a0 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80051a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051a4:	b086      	sub	sp, #24
 80051a6:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint8_t PhaseCalInt = 0;
 80051a8:	2200      	movs	r2, #0
{
 80051aa:	4604      	mov	r4, r0
 80051ac:	4688      	mov	r8, r1
	uint8_t PhaseCalInt = 0;
 80051ae:	f88d 2017 	strb.w	r2, [sp, #23]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80051b2:	461e      	mov	r6, r3
 80051b4:	b343      	cbz	r3, 8005208 <VL53L0X_perform_vhv_calibration+0x68>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80051b6:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80051ba:	2201      	movs	r2, #1
 80051bc:	4611      	mov	r1, r2
 80051be:	4620      	mov	r0, r4
 80051c0:	f001 fbb8 	bl	8006934 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 80051c4:	bb10      	cbnz	r0, 800520c <VL53L0X_perform_vhv_calibration+0x6c>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80051c6:	2140      	movs	r1, #64	; 0x40
 80051c8:	4620      	mov	r0, r4
 80051ca:	f7ff ff68 	bl	800509e <VL53L0X_perform_single_ref_calibration>

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80051ce:	b9e8      	cbnz	r0, 800520c <VL53L0X_perform_vhv_calibration+0x6c>
 80051d0:	2f01      	cmp	r7, #1
 80051d2:	d11b      	bne.n	800520c <VL53L0X_perform_vhv_calibration+0x6c>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80051d4:	f10d 0317 	add.w	r3, sp, #23
 80051d8:	9003      	str	r0, [sp, #12]
 80051da:	9301      	str	r3, [sp, #4]
 80051dc:	4602      	mov	r2, r0
 80051de:	4603      	mov	r3, r0
 80051e0:	9702      	str	r7, [sp, #8]
 80051e2:	f8cd 8000 	str.w	r8, [sp]
 80051e6:	4639      	mov	r1, r7
 80051e8:	4620      	mov	r0, r4
 80051ea:	f7ff ff71 	bl	80050d0 <VL53L0X_ref_calibration_io>
			1, 0);
	} else
		*pVhvSettings = 0;


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80051ee:	b940      	cbnz	r0, 8005202 <VL53L0X_perform_vhv_calibration+0x62>
 80051f0:	b13e      	cbz	r6, 8005202 <VL53L0X_perform_vhv_calibration+0x62>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80051f2:	462a      	mov	r2, r5
 80051f4:	2101      	movs	r1, #1
 80051f6:	4620      	mov	r0, r4
 80051f8:	f001 fb9c 	bl	8006934 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80051fc:	b908      	cbnz	r0, 8005202 <VL53L0X_perform_vhv_calibration+0x62>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80051fe:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 8005202:	b006      	add	sp, #24
 8005204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t SequenceConfig = 0;
 8005208:	461d      	mov	r5, r3
 800520a:	e7d6      	b.n	80051ba <VL53L0X_perform_vhv_calibration+0x1a>
		*pVhvSettings = 0;
 800520c:	2300      	movs	r3, #0
 800520e:	f888 3000 	strb.w	r3, [r8]
 8005212:	e7ec      	b.n	80051ee <VL53L0X_perform_vhv_calibration+0x4e>

08005214 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005218:	4604      	mov	r4, r0
 800521a:	b086      	sub	sp, #24
 800521c:	4688      	mov	r8, r1
 800521e:	4617      	mov	r7, r2

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005220:	461e      	mov	r6, r3
 8005222:	b343      	cbz	r3, 8005276 <VL53L0X_perform_phase_calibration+0x62>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005224:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005228:	2202      	movs	r2, #2
 800522a:	2101      	movs	r1, #1
 800522c:	4620      	mov	r0, r4
 800522e:	f001 fb81 	bl	8006934 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005232:	bb10      	cbnz	r0, 800527a <VL53L0X_perform_phase_calibration+0x66>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8005234:	4601      	mov	r1, r0
 8005236:	4620      	mov	r0, r4
 8005238:	f7ff ff31 	bl	800509e <VL53L0X_perform_single_ref_calibration>

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800523c:	b9e8      	cbnz	r0, 800527a <VL53L0X_perform_phase_calibration+0x66>
 800523e:	2f01      	cmp	r7, #1
 8005240:	d11b      	bne.n	800527a <VL53L0X_perform_phase_calibration+0x66>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005242:	f10d 0317 	add.w	r3, sp, #23
 8005246:	9002      	str	r0, [sp, #8]
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	4602      	mov	r2, r0
 800524c:	4603      	mov	r3, r0
 800524e:	9703      	str	r7, [sp, #12]
 8005250:	f8cd 8004 	str.w	r8, [sp, #4]
 8005254:	4639      	mov	r1, r7
 8005256:	4620      	mov	r0, r4
 8005258:	f7ff ff3a 	bl	80050d0 <VL53L0X_ref_calibration_io>
			0, 1);
	} else
		*pPhaseCal = 0;


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800525c:	b940      	cbnz	r0, 8005270 <VL53L0X_perform_phase_calibration+0x5c>
 800525e:	b13e      	cbz	r6, 8005270 <VL53L0X_perform_phase_calibration+0x5c>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005260:	462a      	mov	r2, r5
 8005262:	2101      	movs	r1, #1
 8005264:	4620      	mov	r0, r4
 8005266:	f001 fb65 	bl	8006934 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800526a:	b908      	cbnz	r0, 8005270 <VL53L0X_perform_phase_calibration+0x5c>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800526c:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 8005270:	b006      	add	sp, #24
 8005272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t SequenceConfig = 0;
 8005276:	461d      	mov	r5, r3
 8005278:	e7d6      	b.n	8005228 <VL53L0X_perform_phase_calibration+0x14>
		*pPhaseCal = 0;
 800527a:	2300      	movs	r3, #0
 800527c:	f888 3000 	strb.w	r3, [r8]
 8005280:	e7ec      	b.n	800525c <VL53L0X_perform_phase_calibration+0x48>

08005282 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8005282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005284:	461e      	mov	r6, r3
 8005286:	4617      	mov	r7, r2

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8005288:	2300      	movs	r3, #0
 800528a:	4632      	mov	r2, r6
{
 800528c:	4604      	mov	r4, r0
	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800528e:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130
	Status = VL53L0X_perform_vhv_calibration(
 8005292:	f7ff ff85 	bl	80051a0 <VL53L0X_perform_vhv_calibration>
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005296:	b970      	cbnz	r0, 80052b6 <VL53L0X_perform_ref_calibration+0x34>
		Status = VL53L0X_perform_phase_calibration(
 8005298:	4603      	mov	r3, r0
 800529a:	4632      	mov	r2, r6
 800529c:	4639      	mov	r1, r7
 800529e:	4620      	mov	r0, r4
 80052a0:	f7ff ffb8 	bl	8005214 <VL53L0X_perform_phase_calibration>
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 80052a4:	b938      	cbnz	r0, 80052b6 <VL53L0X_perform_ref_calibration+0x34>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80052a6:	462a      	mov	r2, r5
 80052a8:	2101      	movs	r1, #1
 80052aa:	4620      	mov	r0, r4
 80052ac:	f001 fb42 	bl	8006934 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80052b0:	b908      	cbnz	r0, 80052b6 <VL53L0X_perform_ref_calibration+0x34>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80052b2:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 80052b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080052b8 <VL53L0X_perform_ref_spad_management>:
{
 80052b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052bc:	b093      	sub	sp, #76	; 0x4c
	uint32_t lastSpadIndex = 0;
 80052be:	2300      	movs	r3, #0
{
 80052c0:	910a      	str	r1, [sp, #40]	; 0x28
 80052c2:	920b      	str	r2, [sp, #44]	; 0x2c
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80052c4:	f880 3124 	strb.w	r3, [r0, #292]	; 0x124
 80052c8:	f880 3125 	strb.w	r3, [r0, #293]	; 0x125
 80052cc:	f880 3126 	strb.w	r3, [r0, #294]	; 0x126
 80052d0:	f880 3127 	strb.w	r3, [r0, #295]	; 0x127
 80052d4:	f880 3128 	strb.w	r3, [r0, #296]	; 0x128
 80052d8:	f880 3129 	strb.w	r3, [r0, #297]	; 0x129
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80052dc:	2201      	movs	r2, #1
 80052de:	21ff      	movs	r1, #255	; 0xff
{
 80052e0:	4605      	mov	r5, r0
	uint32_t lastSpadIndex = 0;
 80052e2:	930e      	str	r3, [sp, #56]	; 0x38
	int32_t nextGoodSpad = 0;
 80052e4:	930f      	str	r3, [sp, #60]	; 0x3c
	uint8_t VhvSettings = 0;
 80052e6:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
	uint8_t PhaseCal = 0;
 80052ea:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80052ee:	f8b0 813a 	ldrh.w	r8, [r0, #314]	; 0x13a
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80052f2:	f001 fb1f 	bl	8006934 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 80052f6:	4604      	mov	r4, r0
 80052f8:	2800      	cmp	r0, #0
 80052fa:	f040 810e 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 80052fe:	4602      	mov	r2, r0
 8005300:	214f      	movs	r1, #79	; 0x4f
 8005302:	4628      	mov	r0, r5
 8005304:	f001 fb16 	bl	8006934 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 8005308:	4604      	mov	r4, r0
 800530a:	2800      	cmp	r0, #0
 800530c:	f040 8105 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 8005310:	222c      	movs	r2, #44	; 0x2c
 8005312:	214e      	movs	r1, #78	; 0x4e
 8005314:	4628      	mov	r0, r5
 8005316:	f001 fb0d 	bl	8006934 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 800531a:	4604      	mov	r4, r0
 800531c:	2800      	cmp	r0, #0
 800531e:	f040 80fc 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005322:	4602      	mov	r2, r0
 8005324:	21ff      	movs	r1, #255	; 0xff
 8005326:	4628      	mov	r0, r5
 8005328:	f001 fb04 	bl	8006934 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 800532c:	4604      	mov	r4, r0
 800532e:	2800      	cmp	r0, #0
 8005330:	f040 80f3 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 8005334:	22b4      	movs	r2, #180	; 0xb4
 8005336:	21b6      	movs	r1, #182	; 0xb6
 8005338:	4628      	mov	r0, r5
 800533a:	f001 fafb 	bl	8006934 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 800533e:	4604      	mov	r4, r0
 8005340:	2800      	cmp	r0, #0
 8005342:	f040 80ea 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 8005346:	4602      	mov	r2, r0
 8005348:	2180      	movs	r1, #128	; 0x80
 800534a:	4628      	mov	r0, r5
 800534c:	f001 faf2 	bl	8006934 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 8005350:	4604      	mov	r4, r0
 8005352:	2800      	cmp	r0, #0
 8005354:	f040 80e1 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8005358:	4603      	mov	r3, r0
 800535a:	f10d 0235 	add.w	r2, sp, #53	; 0x35
 800535e:	a90d      	add	r1, sp, #52	; 0x34
 8005360:	4628      	mov	r0, r5
 8005362:	f7ff ff8e 	bl	8005282 <VL53L0X_perform_ref_calibration>
	if (Status == VL53L0X_ERROR_NONE) {
 8005366:	4604      	mov	r4, r0
 8005368:	2800      	cmp	r0, #0
 800536a:	f040 80d6 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		lastSpadIndex = currentSpadIndex;
 800536e:	af12      	add	r7, sp, #72	; 0x48
					Dev->Data.SpadData.RefGoodSpadMap,
 8005370:	f505 7395 	add.w	r3, r5, #298	; 0x12a
		lastSpadIndex = currentSpadIndex;
 8005374:	f847 0d10 	str.w	r0, [r7, #-16]!
					Dev->Data.SpadData.RefGoodSpadMap,
 8005378:	9307      	str	r3, [sp, #28]
		Status = enable_ref_spads(Dev,
 800537a:	2303      	movs	r3, #3
 800537c:	9303      	str	r3, [sp, #12]
 800537e:	2106      	movs	r1, #6
 8005380:	23b4      	movs	r3, #180	; 0xb4
					Dev->Data.SpadData.RefSpadEnables,
 8005382:	f505 7992 	add.w	r9, r5, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8005386:	e88d 000a 	stmia.w	sp, {r1, r3}
 800538a:	9002      	str	r0, [sp, #8]
 800538c:	4601      	mov	r1, r0
 800538e:	9704      	str	r7, [sp, #16]
 8005390:	464b      	mov	r3, r9
 8005392:	9a07      	ldr	r2, [sp, #28]
 8005394:	4628      	mov	r0, r5
 8005396:	f7ff fdb6 	bl	8004f06 <enable_ref_spads>
	if (Status == VL53L0X_ERROR_NONE) {
 800539a:	4604      	mov	r4, r0
 800539c:	2800      	cmp	r0, #0
 800539e:	f040 80bc 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
		Status = perform_ref_signal_measurement(Dev,
 80053a2:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 80053a6:	4628      	mov	r0, r5
		currentSpadIndex = lastSpadIndex;
 80053a8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
		Status = perform_ref_signal_measurement(Dev,
 80053aa:	f7ff fdf7 	bl	8004f9c <perform_ref_signal_measurement>
		if ((Status == VL53L0X_ERROR_NONE) &&
 80053ae:	4604      	mov	r4, r0
 80053b0:	2800      	cmp	r0, #0
 80053b2:	f040 80b2 	bne.w	800551a <VL53L0X_perform_ref_spad_management+0x262>
 80053b6:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 80053ba:	4543      	cmp	r3, r8
 80053bc:	d955      	bls.n	800546a <VL53L0X_perform_ref_spad_management+0x1b2>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80053be:	f885 0124 	strb.w	r0, [r5, #292]	; 0x124
 80053c2:	f885 0125 	strb.w	r0, [r5, #293]	; 0x125
 80053c6:	f885 0126 	strb.w	r0, [r5, #294]	; 0x126
 80053ca:	f885 0127 	strb.w	r0, [r5, #295]	; 0x127
 80053ce:	f885 0128 	strb.w	r0, [r5, #296]	; 0x128
 80053d2:	f885 0129 	strb.w	r0, [r5, #297]	; 0x129
			while ((is_aperture(startSelect + currentSpadIndex)
 80053d6:	f106 00b4 	add.w	r0, r6, #180	; 0xb4
 80053da:	f7ff fd71 	bl	8004ec0 <is_aperture>
 80053de:	b180      	cbz	r0, 8005402 <VL53L0X_perform_ref_spad_management+0x14a>
			Status = enable_ref_spads(Dev,
 80053e0:	2206      	movs	r2, #6
 80053e2:	23b4      	movs	r3, #180	; 0xb4
 80053e4:	9704      	str	r7, [sp, #16]
 80053e6:	2703      	movs	r7, #3
 80053e8:	e88d 000c 	stmia.w	sp, {r2, r3}
 80053ec:	9703      	str	r7, [sp, #12]
 80053ee:	9602      	str	r6, [sp, #8]
 80053f0:	464b      	mov	r3, r9
 80053f2:	9a07      	ldr	r2, [sp, #28]
 80053f4:	2101      	movs	r1, #1
 80053f6:	4628      	mov	r0, r5
 80053f8:	f7ff fd85 	bl	8004f06 <enable_ref_spads>
			if (Status == VL53L0X_ERROR_NONE) {
 80053fc:	b128      	cbz	r0, 800540a <VL53L0X_perform_ref_spad_management+0x152>
			Status = perform_ref_signal_measurement(Dev,
 80053fe:	4604      	mov	r4, r0
	return Status;
 8005400:	e08b      	b.n	800551a <VL53L0X_perform_ref_spad_management+0x262>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8005402:	2e2b      	cmp	r6, #43	; 0x2b
 8005404:	d8ec      	bhi.n	80053e0 <VL53L0X_perform_ref_spad_management+0x128>
				currentSpadIndex++;
 8005406:	3601      	adds	r6, #1
 8005408:	e7e5      	b.n	80053d6 <VL53L0X_perform_ref_spad_management+0x11e>
				Status = perform_ref_signal_measurement(Dev,
 800540a:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 800540e:	4628      	mov	r0, r5
				currentSpadIndex = lastSpadIndex;
 8005410:	9e0e      	ldr	r6, [sp, #56]	; 0x38
				Status = perform_ref_signal_measurement(Dev,
 8005412:	f7ff fdc3 	bl	8004f9c <perform_ref_signal_measurement>
				if ((Status == VL53L0X_ERROR_NONE) &&
 8005416:	2800      	cmp	r0, #0
 8005418:	d1f1      	bne.n	80053fe <VL53L0X_perform_ref_spad_management+0x146>
 800541a:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 800541e:	4543      	cmp	r3, r8
 8005420:	d97f      	bls.n	8005522 <VL53L0X_perform_ref_spad_management+0x26a>
					isApertureSpads_int = 1;
 8005422:	f04f 0a01 	mov.w	sl, #1
			needAptSpads = 1;
 8005426:	f04f 0b01 	mov.w	fp, #1
 800542a:	e022      	b.n	8005472 <VL53L0X_perform_ref_spad_management+0x1ba>
				memcpy(lastSpadArray,
 800542c:	f8d5 0124 	ldr.w	r0, [r5, #292]	; 0x124
 8005430:	f8b5 3128 	ldrh.w	r3, [r5, #296]	; 0x128
 8005434:	9010      	str	r0, [sp, #64]	; 0x40
 8005436:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
			(refSpadCount_int)++;
 800543a:	9f08      	ldr	r7, [sp, #32]
			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800543c:	9209      	str	r2, [sp, #36]	; 0x24
 800543e:	e02a      	b.n	8005496 <VL53L0X_perform_ref_spad_management+0x1de>
			(refSpadCount_int)++;
 8005440:	9f08      	ldr	r7, [sp, #32]
		*refSpadCount = refSpadCount_int;
 8005442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005444:	601f      	str	r7, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8005446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005448:	f883 a000 	strb.w	sl, [r3]
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800544c:	2301      	movs	r3, #1
 800544e:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f885 3113 	strb.w	r3, [r5, #275]	; 0x113
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800545a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	f885 3114 	strb.w	r3, [r5, #276]	; 0x114
 8005462:	e05a      	b.n	800551a <VL53L0X_perform_ref_spad_management+0x262>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005464:	f06f 0431 	mvn.w	r4, #49	; 0x31
 8005468:	e057      	b.n	800551a <VL53L0X_perform_ref_spad_management+0x262>
	uint8_t	 isApertureSpads_int = 0;
 800546a:	f04f 0a00 	mov.w	sl, #0
	uint32_t refSpadCount_int = 0;
 800546e:	4657      	mov	r7, sl
			needAptSpads = 0;
 8005470:	46d3      	mov	fp, sl
		(peakSignalRateRef < targetRefRate)) {
 8005472:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
	if ((Status == VL53L0X_ERROR_NONE) &&
 8005476:	4590      	cmp	r8, r2
 8005478:	d9e3      	bls.n	8005442 <VL53L0X_perform_ref_spad_management+0x18a>
		lastSignalRateDiff = abs(peakSignalRateRef -
 800547a:	eba2 0208 	sub.w	r2, r2, r8
 800547e:	2a00      	cmp	r2, #0
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8005480:	f8d9 0000 	ldr.w	r0, [r9]
 8005484:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 8005488:	9010      	str	r0, [sp, #64]	; 0x40
		lastSignalRateDiff = abs(peakSignalRateRef -
 800548a:	bfb8      	it	lt
 800548c:	4252      	neglt	r2, r2
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800548e:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005492:	9209      	str	r2, [sp, #36]	; 0x24
		refSpadCount_int	= minimumSpadCount;
 8005494:	2703      	movs	r7, #3
			get_next_good_spad(
 8005496:	ab0f      	add	r3, sp, #60	; 0x3c
 8005498:	4632      	mov	r2, r6
 800549a:	2106      	movs	r1, #6
 800549c:	9807      	ldr	r0, [sp, #28]
 800549e:	f7ff fce7 	bl	8004e70 <get_next_good_spad>
			if (nextGoodSpad == -1) {
 80054a2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80054a4:	1c73      	adds	r3, r6, #1
 80054a6:	d0dd      	beq.n	8005464 <VL53L0X_perform_ref_spad_management+0x1ac>
			(refSpadCount_int)++;
 80054a8:	1c7b      	adds	r3, r7, #1
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80054aa:	f106 00b4 	add.w	r0, r6, #180	; 0xb4
			(refSpadCount_int)++;
 80054ae:	9308      	str	r3, [sp, #32]
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80054b0:	f7ff fd06 	bl	8004ec0 <is_aperture>
 80054b4:	4558      	cmp	r0, fp
 80054b6:	4682      	mov	sl, r0
 80054b8:	d1d4      	bne.n	8005464 <VL53L0X_perform_ref_spad_management+0x1ac>
			Status = enable_spad_bit(
 80054ba:	4632      	mov	r2, r6
 80054bc:	2106      	movs	r1, #6
 80054be:	4648      	mov	r0, r9
 80054c0:	f7ff fd08 	bl	8004ed4 <enable_spad_bit>
			if (Status == VL53L0X_ERROR_NONE) {
 80054c4:	2800      	cmp	r0, #0
 80054c6:	d19a      	bne.n	80053fe <VL53L0X_perform_ref_spad_management+0x146>
				Status = set_ref_spad_map(Dev,
 80054c8:	4649      	mov	r1, r9
 80054ca:	4628      	mov	r0, r5
				currentSpadIndex++;
 80054cc:	3601      	adds	r6, #1
				Status = set_ref_spad_map(Dev,
 80054ce:	f7ff fd10 	bl	8004ef2 <set_ref_spad_map>
			if (Status != VL53L0X_ERROR_NONE)
 80054d2:	2800      	cmp	r0, #0
 80054d4:	d193      	bne.n	80053fe <VL53L0X_perform_ref_spad_management+0x146>
			Status = perform_ref_signal_measurement(Dev,
 80054d6:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 80054da:	4628      	mov	r0, r5
 80054dc:	f7ff fd5e 	bl	8004f9c <perform_ref_signal_measurement>
			if (Status != VL53L0X_ERROR_NONE)
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d18c      	bne.n	80053fe <VL53L0X_perform_ref_spad_management+0x146>
			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80054e4:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
 80054e8:	eba1 0208 	sub.w	r2, r1, r8
 80054ec:	2a00      	cmp	r2, #0
 80054ee:	bfb8      	it	lt
 80054f0:	4252      	neglt	r2, r2
			if (peakSignalRateRef > targetRefRate) {
 80054f2:	4588      	cmp	r8, r1
 80054f4:	d29a      	bcs.n	800542c <VL53L0X_perform_ref_spad_management+0x174>
				if (signalRateDiff > lastSignalRateDiff) {
 80054f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d9a1      	bls.n	8005440 <VL53L0X_perform_ref_spad_management+0x188>
					Status = set_ref_spad_map(Dev,
 80054fc:	a910      	add	r1, sp, #64	; 0x40
 80054fe:	4628      	mov	r0, r5
 8005500:	f7ff fcf7 	bl	8004ef2 <set_ref_spad_map>
					memcpy(
 8005504:	f8bd 1044 	ldrh.w	r1, [sp, #68]	; 0x44
 8005508:	f8a5 1128 	strh.w	r1, [r5, #296]	; 0x128
					Status = set_ref_spad_map(Dev,
 800550c:	4602      	mov	r2, r0
					memcpy(
 800550e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005510:	f8c5 0124 	str.w	r0, [r5, #292]	; 0x124
	if (Status == VL53L0X_ERROR_NONE) {
 8005514:	2a00      	cmp	r2, #0
 8005516:	d094      	beq.n	8005442 <VL53L0X_perform_ref_spad_management+0x18a>
 8005518:	4614      	mov	r4, r2
}
 800551a:	4620      	mov	r0, r4
 800551c:	b013      	add	sp, #76	; 0x4c
 800551e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t	 isApertureSpads_int = 0;
 8005522:	4682      	mov	sl, r0
	uint32_t refSpadCount_int = 0;
 8005524:	4607      	mov	r7, r0
 8005526:	e77e      	b.n	8005426 <VL53L0X_perform_ref_spad_management+0x16e>

08005528 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8005528:	b573      	push	{r0, r1, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NewDataReady = 0;
 800552a:	ad02      	add	r5, sp, #8
 800552c:	2300      	movs	r3, #0
 800552e:	f805 3d01 	strb.w	r3, [r5, #-1]!
{
 8005532:	4606      	mov	r6, r0
	uint8_t NewDataReady = 0;
 8005534:	24c8      	movs	r4, #200	; 0xc8
	LOG_FUNCTION_START("");

	LoopNb = 0;

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005536:	4629      	mov	r1, r5
 8005538:	4630      	mov	r0, r6
 800553a:	f7ff fc60 	bl	8004dfe <VL53L0X_GetMeasurementDataReady>
		if (Status != 0)
 800553e:	b958      	cbnz	r0, 8005558 <VL53L0X_measurement_poll_for_completion+0x30>
			break; /* the error is set */

		if (NewDataReady == 1)
 8005540:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d007      	beq.n	8005558 <VL53L0X_measurement_poll_for_completion+0x30>
			break; /* done note that status == 0 */

		LoopNb++;
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8005548:	3c01      	subs	r4, #1
 800554a:	d003      	beq.n	8005554 <VL53L0X_measurement_poll_for_completion+0x2c>
			Status = VL53L0X_ERROR_TIME_OUT;
			break;
		}

		VL53L0X_PollingDelay(Dev);
 800554c:	4630      	mov	r0, r6
 800554e:	f001 fa29 	bl	80069a4 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005552:	e7f0      	b.n	8005536 <VL53L0X_measurement_poll_for_completion+0xe>
			Status = VL53L0X_ERROR_TIME_OUT;
 8005554:	f06f 0006 	mvn.w	r0, #6
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
}
 8005558:	b002      	add	sp, #8
 800555a:	bd70      	pop	{r4, r5, r6, pc}

0800555c <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800555c:	b510      	push	{r4, lr}
 800555e:	4601      	mov	r1, r0
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
	uint32_t  bit = 1 << 30;
 8005560:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8005564:	428a      	cmp	r2, r1
 8005566:	d802      	bhi.n	800556e <VL53L0X_isqrt+0x12>
 8005568:	2000      	movs	r0, #0
		bit >>= 2;


	while (bit != 0) {
 800556a:	b912      	cbnz	r2, 8005572 <VL53L0X_isqrt+0x16>

		bit >>= 2;
	}

	return res;
}
 800556c:	bd10      	pop	{r4, pc}
		bit >>= 2;
 800556e:	0892      	lsrs	r2, r2, #2
 8005570:	e7f8      	b.n	8005564 <VL53L0X_isqrt+0x8>
		if (num >= res + bit) {
 8005572:	1884      	adds	r4, r0, r2
 8005574:	42a1      	cmp	r1, r4
 8005576:	ea4f 0350 	mov.w	r3, r0, lsr #1
			res = (res >> 1) + bit;
 800557a:	bf26      	itte	cs
 800557c:	18d0      	addcs	r0, r2, r3
			num -= res + bit;
 800557e:	1b09      	subcs	r1, r1, r4
			res >>= 1;
 8005580:	4618      	movcc	r0, r3
		bit >>= 2;
 8005582:	0892      	lsrs	r2, r2, #2
 8005584:	e7f1      	b.n	800556a <VL53L0X_isqrt+0xe>

08005586 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8005586:	b573      	push	{r0, r1, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8005588:	2200      	movs	r2, #0
 800558a:	2183      	movs	r1, #131	; 0x83
{
 800558c:	4606      	mov	r6, r0
	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800558e:	f001 f9d1 	bl	8006934 <VL53L0X_WrByte>
 8005592:	4604      	mov	r4, r0

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8005594:	b978      	cbnz	r0, 80055b6 <VL53L0X_device_read_strobe+0x30>
 8005596:	25c8      	movs	r5, #200	; 0xc8
		LoopNb = 0;
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8005598:	f10d 0207 	add.w	r2, sp, #7
 800559c:	2183      	movs	r1, #131	; 0x83
 800559e:	4630      	mov	r0, r6
 80055a0:	f001 f939 	bl	8006816 <VL53L0X_RdByte>
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80055a4:	f89d 3007 	ldrb.w	r3, [sp, #7]
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80055a8:	4604      	mov	r4, r0
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80055aa:	b923      	cbnz	r3, 80055b6 <VL53L0X_device_read_strobe+0x30>
 80055ac:	b918      	cbnz	r0, 80055b6 <VL53L0X_device_read_strobe+0x30>
					break;

			LoopNb = LoopNb + 1;
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80055ae:	3d01      	subs	r5, #1
 80055b0:	d1f2      	bne.n	8005598 <VL53L0X_device_read_strobe+0x12>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
			Status = VL53L0X_ERROR_TIME_OUT;
 80055b2:	f06f 0406 	mvn.w	r4, #6

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80055b6:	2201      	movs	r2, #1
 80055b8:	2183      	movs	r1, #131	; 0x83
 80055ba:	4630      	mov	r0, r6
 80055bc:	f001 f9ba 	bl	8006934 <VL53L0X_WrByte>
 80055c0:	4320      	orrs	r0, r4

	LOG_FUNCTION_END(Status);
	return Status;

}
 80055c2:	b240      	sxtb	r0, r0
 80055c4:	b002      	add	sp, #8
 80055c6:	bd70      	pop	{r4, r5, r6, pc}

080055c8 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80055c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80055cc:	f890 60f0 	ldrb.w	r6, [r0, #240]	; 0xf0
{
 80055d0:	b091      	sub	sp, #68	; 0x44
	uint32_t PartUIDUpper = 0;
 80055d2:	f04f 0900 	mov.w	r9, #0
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 80055d6:	2e07      	cmp	r6, #7
{
 80055d8:	4604      	mov	r4, r0
 80055da:	4688      	mov	r8, r1
	uint32_t PartUIDUpper = 0;
 80055dc:	f8cd 901c 	str.w	r9, [sp, #28]
	uint32_t PartUIDLower = 0;
 80055e0:	f8cd 9020 	str.w	r9, [sp, #32]
	if (ReadDataFromDeviceDone != 7) {
 80055e4:	f000 8298 	beq.w	8005b18 <VL53L0X_get_info_from_device+0x550>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80055e8:	2201      	movs	r2, #1
 80055ea:	2180      	movs	r1, #128	; 0x80
 80055ec:	f001 f9a2 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80055f0:	2201      	movs	r2, #1
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80055f2:	4607      	mov	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80055f4:	21ff      	movs	r1, #255	; 0xff
 80055f6:	4620      	mov	r0, r4
 80055f8:	f001 f99c 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80055fc:	464a      	mov	r2, r9
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80055fe:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005600:	4649      	mov	r1, r9
 8005602:	4620      	mov	r0, r4
 8005604:	f001 f996 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005608:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800560a:	4307      	orrs	r7, r0

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800560c:	2206      	movs	r2, #6
 800560e:	21ff      	movs	r1, #255	; 0xff
 8005610:	4620      	mov	r0, r4
 8005612:	f001 f98f 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005616:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005618:	4307      	orrs	r7, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800561a:	f10d 0215 	add.w	r2, sp, #21
 800561e:	2183      	movs	r1, #131	; 0x83
 8005620:	4620      	mov	r0, r4
 8005622:	f001 f8f8 	bl	8006816 <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8005626:	f89d 2015 	ldrb.w	r2, [sp, #21]
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800562a:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800562c:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800562e:	f042 0204 	orr.w	r2, r2, #4
 8005632:	2183      	movs	r1, #131	; 0x83
 8005634:	4620      	mov	r0, r4
 8005636:	f001 f97d 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800563a:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800563c:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800563e:	2207      	movs	r2, #7
 8005640:	21ff      	movs	r1, #255	; 0xff
 8005642:	4620      	mov	r0, r4
 8005644:	f001 f976 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8005648:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800564a:	2201      	movs	r2, #1
 800564c:	2181      	movs	r1, #129	; 0x81
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800564e:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8005650:	4620      	mov	r0, r4
 8005652:	f001 f96f 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8005656:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8005658:	4307      	orrs	r7, r0

		Status |= VL53L0X_PollingDelay(Dev);
 800565a:	4620      	mov	r0, r4
 800565c:	f001 f9a2 	bl	80069a4 <VL53L0X_PollingDelay>
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8005660:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_PollingDelay(Dev);
 8005662:	4307      	orrs	r7, r0

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005664:	2201      	movs	r2, #1
 8005666:	2180      	movs	r1, #128	; 0x80
 8005668:	4620      	mov	r0, r4
 800566a:	f001 f963 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_PollingDelay(Dev);
 800566e:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005670:	4338      	orrs	r0, r7

		if (((option & 1) == 1) &&
 8005672:	f018 0a01 	ands.w	sl, r8, #1
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005676:	b245      	sxtb	r5, r0
		if (((option & 1) == 1) &&
 8005678:	f000 8223 	beq.w	8005ac2 <VL53L0X_get_info_from_device+0x4fa>
 800567c:	07f3      	lsls	r3, r6, #31
 800567e:	f100 8223 	bmi.w	8005ac8 <VL53L0X_get_info_from_device+0x500>
			((ReadDataFromDeviceDone & 1) == 0)) {
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8005682:	226b      	movs	r2, #107	; 0x6b
 8005684:	2194      	movs	r1, #148	; 0x94
 8005686:	4620      	mov	r0, r4
 8005688:	f001 f954 	bl	8006934 <VL53L0X_WrByte>
 800568c:	4607      	mov	r7, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 800568e:	4620      	mov	r0, r4
 8005690:	f7ff ff79 	bl	8005586 <VL53L0X_device_read_strobe>
 8005694:	4338      	orrs	r0, r7
 8005696:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005698:	aa06      	add	r2, sp, #24
 800569a:	2190      	movs	r1, #144	; 0x90
 800569c:	4620      	mov	r0, r4
 800569e:	f001 f923 	bl	80068e8 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 80056a2:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80056a4:	4305      	orrs	r5, r0

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80056a6:	9806      	ldr	r0, [sp, #24]
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80056a8:	2224      	movs	r2, #36	; 0x24
 80056aa:	2194      	movs	r1, #148	; 0x94
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80056ac:	f3c0 2b06 	ubfx	fp, r0, #8, #7
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80056b0:	f3c0 39c0 	ubfx	r9, r0, #15, #1
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80056b4:	4620      	mov	r0, r4
 80056b6:	f001 f93d 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80056ba:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80056bc:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80056be:	4620      	mov	r0, r4
 80056c0:	f7ff ff61 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80056c4:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80056c6:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80056c8:	aa06      	add	r2, sp, #24
 80056ca:	2190      	movs	r1, #144	; 0x90
 80056cc:	4620      	mov	r0, r4
 80056ce:	f001 f90b 	bl	80068e8 <VL53L0X_RdDWord>


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80056d2:	9b06      	ldr	r3, [sp, #24]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80056d4:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80056d8:	0e1a      	lsrs	r2, r3, #24
 80056da:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80056de:	0c1a      	lsrs	r2, r3, #16
 80056e0:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
			Status |= VL53L0X_device_read_strobe(Dev);
 80056e4:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80056e6:	0a1a      	lsrs	r2, r3, #8

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80056e8:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80056ea:	4305      	orrs	r5, r0
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80056ec:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80056f0:	4620      	mov	r0, r4
 80056f2:	2225      	movs	r2, #37	; 0x25
 80056f4:	f001 f91e 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80056f8:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80056fa:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80056fc:	4620      	mov	r0, r4
 80056fe:	f7ff ff42 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8005702:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8005704:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005706:	aa06      	add	r2, sp, #24
 8005708:	2190      	movs	r1, #144	; 0x90
 800570a:	4620      	mov	r0, r4
 800570c:	f001 f8ec 	bl	80068e8 <VL53L0X_RdDWord>

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8005710:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_device_read_strobe(Dev);
 8005712:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8005714:	0e1a      	lsrs	r2, r3, #24
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005716:	4305      	orrs	r5, r0
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8005718:	0c1b      	lsrs	r3, r3, #16
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800571a:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800571c:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8005720:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8005724:	f018 0302 	ands.w	r3, r8, #2
 8005728:	9302      	str	r3, [sp, #8]
 800572a:	f000 80db 	beq.w	80058e4 <VL53L0X_get_info_from_device+0x31c>
 800572e:	f016 0702 	ands.w	r7, r6, #2
 8005732:	f040 80d7 	bne.w	80058e4 <VL53L0X_get_info_from_device+0x31c>
			((ReadDataFromDeviceDone & 2) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8005736:	2202      	movs	r2, #2
 8005738:	2194      	movs	r1, #148	; 0x94
 800573a:	4620      	mov	r0, r4
 800573c:	f001 f8fa 	bl	8006934 <VL53L0X_WrByte>
 8005740:	9001      	str	r0, [sp, #4]
			Status |= VL53L0X_device_read_strobe(Dev);
 8005742:	4620      	mov	r0, r4
 8005744:	f7ff ff1f 	bl	8005586 <VL53L0X_device_read_strobe>
 8005748:	9b01      	ldr	r3, [sp, #4]
 800574a:	4318      	orrs	r0, r3
 800574c:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800574e:	f10d 0216 	add.w	r2, sp, #22
 8005752:	2190      	movs	r1, #144	; 0x90
 8005754:	4620      	mov	r0, r4
 8005756:	f001 f85e 	bl	8006816 <VL53L0X_RdByte>
			Status |= VL53L0X_device_read_strobe(Dev);
 800575a:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800575c:	227b      	movs	r2, #123	; 0x7b
 800575e:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8005760:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8005762:	4620      	mov	r0, r4
 8005764:	f001 f8e6 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8005768:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800576a:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 800576c:	4620      	mov	r0, r4
 800576e:	f7ff ff0a 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8005772:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8005774:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8005776:	f10d 0217 	add.w	r2, sp, #23
 800577a:	2190      	movs	r1, #144	; 0x90
 800577c:	4620      	mov	r0, r4
 800577e:	f001 f84a 	bl	8006816 <VL53L0X_RdByte>
			Status |= VL53L0X_device_read_strobe(Dev);
 8005782:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8005784:	2277      	movs	r2, #119	; 0x77
 8005786:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8005788:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800578a:	4620      	mov	r0, r4
 800578c:	f001 f8d2 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8005790:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8005792:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005794:	4620      	mov	r0, r4
 8005796:	f7ff fef6 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800579a:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 800579c:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800579e:	aa06      	add	r2, sp, #24
 80057a0:	2190      	movs	r1, #144	; 0x90
 80057a2:	4620      	mov	r0, r4
 80057a4:	f001 f8a0 	bl	80068e8 <VL53L0X_RdDWord>

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80057a8:	9b06      	ldr	r3, [sp, #24]
 80057aa:	0e5a      	lsrs	r2, r3, #25
 80057ac:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80057b0:	f3c3 4286 	ubfx	r2, r3, #18, #7
 80057b4:	f88d 202d 	strb.w	r2, [sp, #45]	; 0x2d
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80057b8:	f3c3 22c6 	ubfx	r2, r3, #11, #7
 80057bc:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
			Status |= VL53L0X_device_read_strobe(Dev);
 80057c0:	b26d      	sxtb	r5, r5
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80057c2:	f3c3 1206 	ubfx	r2, r3, #4, #7

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	f003 0378 	and.w	r3, r3, #120	; 0x78

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80057cc:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80057ce:	4305      	orrs	r5, r0
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80057d0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80057d4:	4620      	mov	r0, r4
 80057d6:	2278      	movs	r2, #120	; 0x78
			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80057d8:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80057dc:	f001 f8aa 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80057e0:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80057e2:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80057e4:	4620      	mov	r0, r4
 80057e6:	f7ff fece 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80057ea:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80057ec:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80057ee:	aa06      	add	r2, sp, #24
 80057f0:	2190      	movs	r1, #144	; 0x90
 80057f2:	4620      	mov	r0, r4
 80057f4:	f001 f878 	bl	80068e8 <VL53L0X_RdDWord>

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 80057f8:	9b06      	ldr	r3, [sp, #24]
			ProductId[4] = (char)(byte +
 80057fa:	f89d 2015 	ldrb.w	r2, [sp, #21]
 80057fe:	eb02 7253 	add.w	r2, r2, r3, lsr #29
 8005802:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8005806:	f3c3 5286 	ubfx	r2, r3, #22, #7
 800580a:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800580e:	f3c3 32c6 	ubfx	r2, r3, #15, #7
 8005812:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8005816:	f3c3 2206 	ubfx	r2, r3, #8, #7
 800581a:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
			Status |= VL53L0X_device_read_strobe(Dev);
 800581e:	b26d      	sxtb	r5, r5
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8005820:	f3c3 0246 	ubfx	r2, r3, #1, #7

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8005824:	019b      	lsls	r3, r3, #6
 8005826:	f003 0340 	and.w	r3, r3, #64	; 0x40

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800582a:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800582c:	4305      	orrs	r5, r0
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800582e:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8005832:	4620      	mov	r0, r4
 8005834:	2279      	movs	r2, #121	; 0x79
			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8005836:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800583a:	f001 f87b 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800583e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8005840:	4305      	orrs	r5, r0

			Status |= VL53L0X_device_read_strobe(Dev);
 8005842:	4620      	mov	r0, r4
 8005844:	f7ff fe9f 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8005848:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 800584a:	4305      	orrs	r5, r0

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800584c:	aa06      	add	r2, sp, #24
 800584e:	2190      	movs	r1, #144	; 0x90
 8005850:	4620      	mov	r0, r4
 8005852:	f001 f849 	bl	80068e8 <VL53L0X_RdDWord>

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8005856:	9b06      	ldr	r3, [sp, #24]
			ProductId[9] = (char)(byte +
 8005858:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800585c:	eb02 6293 	add.w	r2, r2, r3, lsr #26
 8005860:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8005864:	f3c3 42c6 	ubfx	r2, r3, #19, #7
 8005868:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800586c:	f3c3 3206 	ubfx	r2, r3, #12, #7
 8005870:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
			Status |= VL53L0X_device_read_strobe(Dev);
 8005874:	b26d      	sxtb	r5, r5
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8005876:	f3c3 1246 	ubfx	r2, r3, #5, #7

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	f003 037c 	and.w	r3, r3, #124	; 0x7c

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005880:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005882:	4305      	orrs	r5, r0
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8005884:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005888:	4620      	mov	r0, r4
 800588a:	227a      	movs	r2, #122	; 0x7a
			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800588c:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005890:	f001 f850 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005894:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005896:	4305      	orrs	r5, r0

			Status |= VL53L0X_device_read_strobe(Dev);
 8005898:	4620      	mov	r0, r4
 800589a:	f7ff fe74 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800589e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80058a0:	4305      	orrs	r5, r0

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80058a2:	aa06      	add	r2, sp, #24
 80058a4:	2190      	movs	r1, #144	; 0x90
 80058a6:	4620      	mov	r0, r4
 80058a8:	f001 f81e 	bl	80068e8 <VL53L0X_RdDWord>

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 80058ac:	9b06      	ldr	r3, [sp, #24]
			ProductId[13] = (char)(byte +
 80058ae:	f89d 2015 	ldrb.w	r2, [sp, #21]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
			ProductId[18] = '\0';
 80058b2:	f88d 703e 	strb.w	r7, [sp, #62]	; 0x3e
			ProductId[13] = (char)(byte +
 80058b6:	eb02 7293 	add.w	r2, r2, r3, lsr #30
 80058ba:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80058be:	f3c3 52c6 	ubfx	r2, r3, #23, #7
			Status |= VL53L0X_device_read_strobe(Dev);
 80058c2:	b26d      	sxtb	r5, r5
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80058c4:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80058c8:	f3c3 4206 	ubfx	r2, r3, #16, #7
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80058cc:	4305      	orrs	r5, r0
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80058ce:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80058d2:	f3c3 2246 	ubfx	r2, r3, #9, #7
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80058d6:	f3c3 0386 	ubfx	r3, r3, #2, #7
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80058da:	b26d      	sxtb	r5, r5
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80058dc:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80058e0:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d

		}

		if (((option & 4) == 4) &&
 80058e4:	f018 0304 	ands.w	r3, r8, #4
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	f000 80ef 	beq.w	8005acc <VL53L0X_get_info_from_device+0x504>
 80058ee:	0777      	lsls	r7, r6, #29
 80058f0:	f100 80ec 	bmi.w	8005acc <VL53L0X_get_info_from_device+0x504>
			((ReadDataFromDeviceDone & 4) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80058f4:	227b      	movs	r2, #123	; 0x7b
 80058f6:	2194      	movs	r1, #148	; 0x94
 80058f8:	4620      	mov	r0, r4
 80058fa:	f001 f81b 	bl	8006934 <VL53L0X_WrByte>
 80058fe:	4607      	mov	r7, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005900:	4620      	mov	r0, r4
 8005902:	f7ff fe40 	bl	8005586 <VL53L0X_device_read_strobe>
 8005906:	4338      	orrs	r0, r7
 8005908:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800590a:	aa07      	add	r2, sp, #28
 800590c:	2190      	movs	r1, #144	; 0x90
 800590e:	4620      	mov	r0, r4
 8005910:	f000 ffea 	bl	80068e8 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 8005914:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8005916:	227c      	movs	r2, #124	; 0x7c
 8005918:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800591a:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800591c:	4620      	mov	r0, r4
 800591e:	f001 f809 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8005922:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8005924:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005926:	4620      	mov	r0, r4
 8005928:	f7ff fe2d 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800592c:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 800592e:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8005930:	aa08      	add	r2, sp, #32
 8005932:	2190      	movs	r1, #144	; 0x90
 8005934:	4620      	mov	r0, r4
 8005936:	f000 ffd7 	bl	80068e8 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 800593a:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800593c:	2273      	movs	r2, #115	; 0x73
 800593e:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8005940:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8005942:	4620      	mov	r0, r4
 8005944:	f000 fff6 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8005948:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800594a:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 800594c:	4620      	mov	r0, r4
 800594e:	f7ff fe1a 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8005952:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8005954:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005956:	aa06      	add	r2, sp, #24
 8005958:	2190      	movs	r1, #144	; 0x90
 800595a:	4620      	mov	r0, r4
 800595c:	f000 ffc4 	bl	80068e8 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 8005960:	b26d      	sxtb	r5, r5

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8005962:	2274      	movs	r2, #116	; 0x74
 8005964:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005966:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8005968:	4620      	mov	r0, r4
				0x000000ff) << 8;
 800596a:	9f06      	ldr	r7, [sp, #24]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800596c:	f000 ffe2 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005970:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8005972:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005974:	4620      	mov	r0, r4
 8005976:	f7ff fe06 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800597a:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 800597c:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800597e:	aa06      	add	r2, sp, #24
 8005980:	2190      	movs	r1, #144	; 0x90
 8005982:	4620      	mov	r0, r4
 8005984:	f000 ffb0 	bl	80068e8 <VL53L0X_RdDWord>
				0x000000ff) << 8;
 8005988:	023f      	lsls	r7, r7, #8

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800598a:	f89d 301b 	ldrb.w	r3, [sp, #27]
			Status |= VL53L0X_device_read_strobe(Dev);
 800598e:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8005990:	2275      	movs	r2, #117	; 0x75
 8005992:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005994:	4305      	orrs	r5, r0
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8005996:	b2bf      	uxth	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8005998:	4620      	mov	r0, r4
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800599a:	431f      	orrs	r7, r3
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800599c:	f000 ffca 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80059a0:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80059a2:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80059a4:	4620      	mov	r0, r4
 80059a6:	f7ff fdee 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80059aa:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80059ac:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80059ae:	aa06      	add	r2, sp, #24
 80059b0:	2190      	movs	r1, #144	; 0x90
 80059b2:	4620      	mov	r0, r4
 80059b4:	f000 ff98 	bl	80068e8 <VL53L0X_RdDWord>

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 80059b8:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_device_read_strobe(Dev);
 80059ba:	b26d      	sxtb	r5, r5
							<< 8;
 80059bc:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 80059be:	b29b      	uxth	r3, r3

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80059c0:	2276      	movs	r2, #118	; 0x76
 80059c2:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80059c4:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80059c6:	4620      	mov	r0, r4
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 80059c8:	9303      	str	r3, [sp, #12]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80059ca:	f000 ffb3 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80059ce:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80059d0:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80059d2:	4620      	mov	r0, r4
 80059d4:	f7ff fdd7 	bl	8005586 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80059d8:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80059da:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80059dc:	aa06      	add	r2, sp, #24
 80059de:	2190      	movs	r1, #144	; 0x90
 80059e0:	4620      	mov	r0, r4
 80059e2:	f000 ff81 	bl	80068e8 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 80059e6:	b26d      	sxtb	r5, r5

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80059e8:	f89d 201b 	ldrb.w	r2, [sp, #27]
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80059ec:	9b03      	ldr	r3, [sp, #12]
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80059ee:	4305      	orrs	r5, r0
 80059f0:	b26d      	sxtb	r5, r5
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80059f2:	4313      	orrs	r3, r2
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80059f4:	2200      	movs	r2, #0
 80059f6:	2181      	movs	r1, #129	; 0x81
 80059f8:	4620      	mov	r0, r4
 80059fa:	9303      	str	r3, [sp, #12]
 80059fc:	f000 ff9a 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005a00:	2206      	movs	r2, #6
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8005a02:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005a04:	21ff      	movs	r1, #255	; 0xff
 8005a06:	4620      	mov	r0, r4
 8005a08:	f000 ff94 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8005a0c:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005a0e:	4305      	orrs	r5, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005a10:	f10d 0215 	add.w	r2, sp, #21
 8005a14:	2183      	movs	r1, #131	; 0x83
 8005a16:	4620      	mov	r0, r4
 8005a18:	f000 fefd 	bl	8006816 <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8005a1c:	f89d 2015 	ldrb.w	r2, [sp, #21]
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005a20:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005a22:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8005a24:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
 8005a28:	2183      	movs	r1, #131	; 0x83
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	f000 ff82 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005a30:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8005a32:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005a34:	2201      	movs	r2, #1
 8005a36:	21ff      	movs	r1, #255	; 0xff
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f000 ff7b 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8005a3e:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005a40:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005a42:	2201      	movs	r2, #1
 8005a44:	2100      	movs	r1, #0
 8005a46:	4620      	mov	r0, r4
 8005a48:	f000 ff74 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005a4c:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005a4e:	4305      	orrs	r5, r0

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005a50:	2200      	movs	r2, #0
 8005a52:	21ff      	movs	r1, #255	; 0xff
 8005a54:	4620      	mov	r0, r4
 8005a56:	f000 ff6d 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005a5a:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005a5c:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005a5e:	2200      	movs	r2, #0
 8005a60:	2180      	movs	r1, #128	; 0x80
 8005a62:	4620      	mov	r0, r4
 8005a64:	f000 ff66 	bl	8006934 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005a68:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005a6a:	4305      	orrs	r5, r0
 8005a6c:	b26d      	sxtb	r5, r5
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005a6e:	9b03      	ldr	r3, [sp, #12]
 8005a70:	bb1d      	cbnz	r5, 8005aba <VL53L0X_get_info_from_device+0x4f2>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8005a72:	f1ba 0f00 	cmp.w	sl, #0
 8005a76:	d001      	beq.n	8005a7c <VL53L0X_get_info_from_device+0x4b4>
 8005a78:	07f0      	lsls	r0, r6, #31
 8005a7a:	d52a      	bpl.n	8005ad2 <VL53L0X_get_info_from_device+0x50a>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
			}
		}

		if (((option & 2) == 2) &&
 8005a7c:	9a02      	ldr	r2, [sp, #8]
 8005a7e:	2a00      	cmp	r2, #0
 8005a80:	d138      	bne.n	8005af4 <VL53L0X_get_info_from_device+0x52c>
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);

		}

		if (((option & 4) == 4) &&
 8005a82:	9a01      	ldr	r2, [sp, #4]
 8005a84:	b1aa      	cbz	r2, 8005ab2 <VL53L0X_get_info_from_device+0x4ea>
 8005a86:	0772      	lsls	r2, r6, #29
 8005a88:	d413      	bmi.n	8005ab2 <VL53L0X_get_info_from_device+0x4ea>
			((ReadDataFromDeviceDone & 4) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005a8a:	9a07      	ldr	r2, [sp, #28]
 8005a8c:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8005a90:	027f      	lsls	r7, r7, #9
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005a92:	9a08      	ldr	r2, [sp, #32]
 8005a94:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005a98:	f8c4 7120 	str.w	r7, [r4, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
			if (DistMeasFixed1104_400_mm != 0) {
 8005a9c:	b13b      	cbz	r3, 8005aae <VL53L0X_get_info_from_device+0x4e6>
					OffsetFixed1104_mm =
 8005a9e:	f5a3 52c8 	sub.w	r2, r3, #6400	; 0x1900
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8005aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005aa6:	4353      	muls	r3, r2
 8005aa8:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters *= -1;
 8005aaa:	425b      	negs	r3, r3
 8005aac:	b29b      	uxth	r3, r3
			}

			PALDevDataSet(Dev,
 8005aae:	b21b      	sxth	r3, r3
 8005ab0:	60e3      	str	r3, [r4, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8005ab2:	ea46 0608 	orr.w	r6, r6, r8
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8005ab6:	f884 60f0 	strb.w	r6, [r4, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8005aba:	4628      	mov	r0, r5
 8005abc:	b011      	add	sp, #68	; 0x44
 8005abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t ReferenceSpadType = 0;
 8005ac2:	46d1      	mov	r9, sl
	uint8_t ReferenceSpadCount = 0;
 8005ac4:	46d3      	mov	fp, sl
 8005ac6:	e62d      	b.n	8005724 <VL53L0X_get_info_from_device+0x15c>
 8005ac8:	46cb      	mov	fp, r9
 8005aca:	e62b      	b.n	8005724 <VL53L0X_get_info_from_device+0x15c>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8005acc:	2700      	movs	r7, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
 8005ace:	463b      	mov	r3, r7
 8005ad0:	e790      	b.n	80059f4 <VL53L0X_get_info_from_device+0x42c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005ad2:	f884 b113 	strb.w	fp, [r4, #275]	; 0x113
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005ad6:	f884 9114 	strb.w	r9, [r4, #276]	; 0x114
 8005ada:	f504 7195 	add.w	r1, r4, #298	; 0x12a
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8005ade:	462a      	mov	r2, r5
					NvmRefGoodSpadMap[i];
 8005ae0:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8005ae4:	f812 000e 	ldrb.w	r0, [r2, lr]
 8005ae8:	f801 0b01 	strb.w	r0, [r1], #1
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8005aec:	3201      	adds	r2, #1
 8005aee:	2a06      	cmp	r2, #6
 8005af0:	d1f8      	bne.n	8005ae4 <VL53L0X_get_info_from_device+0x51c>
 8005af2:	e7c3      	b.n	8005a7c <VL53L0X_get_info_from_device+0x4b4>
		if (((option & 2) == 2) &&
 8005af4:	07b1      	lsls	r1, r6, #30
 8005af6:	d4c4      	bmi.n	8005a82 <VL53L0X_get_info_from_device+0x4ba>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005af8:	f89d 2016 	ldrb.w	r2, [sp, #22]
 8005afc:	f884 20f1 	strb.w	r2, [r4, #241]	; 0xf1
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005b00:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8005b04:	f884 20f2 	strb.w	r2, [r4, #242]	; 0xf2
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8005b08:	a90b      	add	r1, sp, #44	; 0x2c
 8005b0a:	f104 00f3 	add.w	r0, r4, #243	; 0xf3
 8005b0e:	9302      	str	r3, [sp, #8]
 8005b10:	f002 fb81 	bl	8008216 <strcpy>
 8005b14:	9b02      	ldr	r3, [sp, #8]
 8005b16:	e7b4      	b.n	8005a82 <VL53L0X_get_info_from_device+0x4ba>
 8005b18:	464d      	mov	r5, r9
	return Status;
 8005b1a:	e7ce      	b.n	8005aba <VL53L0X_get_info_from_device+0x4f2>

08005b1c <VL53L0X_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_macro_clks > 0) {
 8005b1c:	b150      	cbz	r0, 8005b34 <VL53L0X_encode_timeout+0x18>
		ls_byte = timeout_macro_clks - 1;
 8005b1e:	3801      	subs	r0, #1
 8005b20:	2300      	movs	r3, #0

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8005b22:	f030 01ff 	bics.w	r1, r0, #255	; 0xff
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	f103 0301 	add.w	r3, r3, #1
 8005b2c:	d103      	bne.n	8005b36 <VL53L0X_encode_timeout+0x1a>
			ls_byte = ls_byte >> 1;
			ms_byte++;
		}

		encoded_timeout = (ms_byte << 8)
 8005b2e:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 8005b32:	b280      	uxth	r0, r0
				+ (uint16_t) (ls_byte & 0x000000FF);
	}

	return encoded_timeout;

}
 8005b34:	4770      	bx	lr
			ls_byte = ls_byte >> 1;
 8005b36:	0840      	lsrs	r0, r0, #1
 8005b38:	e7f3      	b.n	8005b22 <VL53L0X_encode_timeout+0x6>

08005b3a <VL53L0X_decode_timeout>:
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8005b3a:	b2c3      	uxtb	r3, r0
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8005b3c:	0a00      	lsrs	r0, r0, #8
 8005b3e:	fa03 f000 	lsl.w	r0, r3, r0

	return timeout_macro_clks;
}
 8005b42:	3001      	adds	r0, #1
 8005b44:	4770      	bx	lr
	...

08005b48 <VL53L0X_calc_timeout_mclks>:
	macro_period_ps = (uint32_t)(macro_period_vclks
 8005b48:	4808      	ldr	r0, [pc, #32]	; (8005b6c <VL53L0X_calc_timeout_mclks+0x24>)

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8005b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	macro_period_ps = (uint32_t)(macro_period_vclks
 8005b4e:	4342      	muls	r2, r0
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8005b50:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
		+ (macro_period_ns / 2)) / macro_period_ns);
 8005b54:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005b58:	fbb2 f0f0 	udiv	r0, r2, r0
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8005b5c:	fbb2 f2f3 	udiv	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 8005b60:	fb03 0001 	mla	r0, r3, r1, r0

	return timeout_period_mclks;
}
 8005b64:	fbb0 f0f2 	udiv	r0, r0, r2
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	003a2f00 	.word	0x003a2f00

08005b70 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8005b70:	b510      	push	{r4, lr}
	macro_period_ps = (uint32_t)(macro_period_vclks
 8005b72:	4b08      	ldr	r3, [pc, #32]	; (8005b94 <VL53L0X_calc_timeout_us+0x24>)
 8005b74:	435a      	muls	r2, r3
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8005b76:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
 8005b7a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
		+ (macro_period_ns / 2)) / 1000;
 8005b7e:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8005b82:	fbb2 f3f0 	udiv	r3, r2, r0
		+ (macro_period_ns / 2)) / 1000;
 8005b86:	fbb2 f2f4 	udiv	r2, r2, r4
 8005b8a:	fb01 2203 	mla	r2, r1, r3, r2

	return actual_timeout_period_us;
}
 8005b8e:	fbb2 f0f0 	udiv	r0, r2, r0
 8005b92:	bd10      	pop	{r4, pc}
 8005b94:	003a2f00 	.word	0x003a2f00

08005b98 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8005b98:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8005b9c:	2902      	cmp	r1, #2
	uint8_t EncodedTimeOutByte = 0;
 8005b9e:	f04f 0400 	mov.w	r4, #0
{
 8005ba2:	4606      	mov	r6, r0
 8005ba4:	4690      	mov	r8, r2
	uint8_t EncodedTimeOutByte = 0;
 8005ba6:	f88d 4003 	strb.w	r4, [sp, #3]
	uint16_t PreRangeEncodedTimeOut = 0;
 8005baa:	f8ad 4004 	strh.w	r4, [sp, #4]
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8005bae:	d81d      	bhi.n	8005bec <get_sequence_step_timeout+0x54>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005bb0:	f10d 0202 	add.w	r2, sp, #2
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	f7fe fba7 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8005bba:	4605      	mov	r5, r0
 8005bbc:	b930      	cbnz	r0, 8005bcc <get_sequence_step_timeout+0x34>
			Status = VL53L0X_RdByte(Dev,
 8005bbe:	f10d 0203 	add.w	r2, sp, #3
 8005bc2:	2146      	movs	r1, #70	; 0x46
 8005bc4:	4630      	mov	r0, r6
 8005bc6:	f000 fe26 	bl	8006816 <VL53L0X_RdByte>
 8005bca:	4605      	mov	r5, r0
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8005bcc:	f89d 0003 	ldrb.w	r0, [sp, #3]
				Status = VL53L0X_RdWord(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005bd0:	f7ff ffb3 	bl	8005b3a <VL53L0X_decode_timeout>
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8005bd4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8005bd8:	b281      	uxth	r1, r0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8005bda:	4630      	mov	r0, r6
 8005bdc:	f7ff ffc8 	bl	8005b70 <VL53L0X_calc_timeout_us>
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8005be0:	f8c8 0000 	str.w	r0, [r8]

	return Status;
}
 8005be4:	4628      	mov	r0, r5
 8005be6:	b004      	add	sp, #16
 8005be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8005bec:	2903      	cmp	r1, #3
 8005bee:	d118      	bne.n	8005c22 <get_sequence_step_timeout+0x8a>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005bf0:	f10d 0202 	add.w	r2, sp, #2
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	f7fe fb87 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 8005bfa:	4605      	mov	r5, r0
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	d14a      	bne.n	8005c96 <get_sequence_step_timeout+0xfe>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005c00:	4601      	mov	r1, r0
 8005c02:	f10d 0202 	add.w	r2, sp, #2
 8005c06:	4630      	mov	r0, r6
 8005c08:	f7fe fb7e 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 8005c0c:	4605      	mov	r5, r0
 8005c0e:	b928      	cbnz	r0, 8005c1c <get_sequence_step_timeout+0x84>
				Status = VL53L0X_RdWord(Dev,
 8005c10:	aa01      	add	r2, sp, #4
 8005c12:	2151      	movs	r1, #81	; 0x51
 8005c14:	4630      	mov	r0, r6
 8005c16:	f000 fe47 	bl	80068a8 <VL53L0X_RdWord>
 8005c1a:	4605      	mov	r5, r0
			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005c1c:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8005c20:	e7d6      	b.n	8005bd0 <get_sequence_step_timeout+0x38>
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8005c22:	2904      	cmp	r1, #4
 8005c24:	d139      	bne.n	8005c9a <get_sequence_step_timeout+0x102>
		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8005c26:	a902      	add	r1, sp, #8
 8005c28:	f7fe fbc1 	bl	80043ae <VL53L0X_GetSequenceStepEnables>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8005c2c:	f89d 100b 	ldrb.w	r1, [sp, #11]
 8005c30:	b369      	cbz	r1, 8005c8e <get_sequence_step_timeout+0xf6>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005c32:	f10d 0202 	add.w	r2, sp, #2
 8005c36:	4621      	mov	r1, r4
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f7fe fb65 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
 8005c3e:	4605      	mov	r5, r0
 8005c40:	4607      	mov	r7, r0
			if (Status == VL53L0X_ERROR_NONE) {
 8005c42:	bb30      	cbnz	r0, 8005c92 <get_sequence_step_timeout+0xfa>
				Status = VL53L0X_RdWord(Dev,
 8005c44:	aa01      	add	r2, sp, #4
 8005c46:	2151      	movs	r1, #81	; 0x51
 8005c48:	4630      	mov	r0, r6
 8005c4a:	f000 fe2d 	bl	80068a8 <VL53L0X_RdWord>
 8005c4e:	4605      	mov	r5, r0
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005c50:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8005c54:	f7ff ff71 	bl	8005b3a <VL53L0X_decode_timeout>
 8005c58:	b284      	uxth	r4, r0
		if (Status == VL53L0X_ERROR_NONE) {
 8005c5a:	b99d      	cbnz	r5, 8005c84 <get_sequence_step_timeout+0xec>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005c5c:	f10d 0202 	add.w	r2, sp, #2
 8005c60:	2101      	movs	r1, #1
 8005c62:	4630      	mov	r0, r6
 8005c64:	f7fe fb50 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 8005c68:	4605      	mov	r5, r0
 8005c6a:	b990      	cbnz	r0, 8005c92 <get_sequence_step_timeout+0xfa>
			Status = VL53L0X_RdWord(Dev,
 8005c6c:	f10d 0206 	add.w	r2, sp, #6
 8005c70:	2171      	movs	r1, #113	; 0x71
 8005c72:	4630      	mov	r0, r6
 8005c74:	f000 fe18 	bl	80068a8 <VL53L0X_RdWord>
 8005c78:	4605      	mov	r5, r0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005c7a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8005c7e:	f7ff ff5c 	bl	8005b3a <VL53L0X_decode_timeout>
 8005c82:	b287      	uxth	r7, r0
		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8005c84:	1b3c      	subs	r4, r7, r4
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8005c86:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8005c8a:	b2a1      	uxth	r1, r4
 8005c8c:	e7a5      	b.n	8005bda <get_sequence_step_timeout+0x42>
		PreRangeTimeOutMClks = 0;
 8005c8e:	460c      	mov	r4, r1
 8005c90:	e7e4      	b.n	8005c5c <get_sequence_step_timeout+0xc4>
	uint16_t FinalRangeTimeOutMClks = 0;
 8005c92:	2700      	movs	r7, #0
 8005c94:	e7f6      	b.n	8005c84 <get_sequence_step_timeout+0xec>
	uint32_t TimeoutMicroSeconds = 0;
 8005c96:	4620      	mov	r0, r4
 8005c98:	e7a2      	b.n	8005be0 <get_sequence_step_timeout+0x48>
 8005c9a:	4620      	mov	r0, r4
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005c9c:	4625      	mov	r5, r4
 8005c9e:	e79f      	b.n	8005be0 <get_sequence_step_timeout+0x48>

08005ca0 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8005ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8005ca2:	2902      	cmp	r1, #2
{
 8005ca4:	b085      	sub	sp, #20
 8005ca6:	4605      	mov	r5, r0
 8005ca8:	4617      	mov	r7, r2
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8005caa:	d81e      	bhi.n	8005cea <set_sequence_step_timeout+0x4a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005cac:	f10d 0205 	add.w	r2, sp, #5
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	f7fe fb29 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8005cb6:	4604      	mov	r4, r0
 8005cb8:	b9a0      	cbnz	r0, 8005ce4 <set_sequence_step_timeout+0x44>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8005cba:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8005cbe:	4639      	mov	r1, r7
 8005cc0:	4628      	mov	r0, r5
 8005cc2:	f7ff ff41 	bl	8005b48 <VL53L0X_calc_timeout_mclks>
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8005cc6:	b283      	uxth	r3, r0
 8005cc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
				MsrcEncodedTimeOut = 255;
			else
				MsrcEncodedTimeOut =
 8005ccc:	bf9a      	itte	ls
 8005cce:	f100 32ff 	addls.w	r2, r0, #4294967295
 8005cd2:	b2d2      	uxtbls	r2, r2
				MsrcEncodedTimeOut = 255;
 8005cd4:	22ff      	movhi	r2, #255	; 0xff
					(uint8_t)MsrcRangeTimeOutMClks - 1;

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005cd6:	f8a5 20d8 	strh.w	r2, [r5, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_WrByte(Dev,
 8005cda:	2146      	movs	r1, #70	; 0x46
 8005cdc:	4628      	mov	r0, r5
 8005cde:	f000 fe29 	bl	8006934 <VL53L0X_WrByte>
 8005ce2:	4604      	mov	r4, r0
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;

	}
	return Status;
}
 8005ce4:	4620      	mov	r0, r4
 8005ce6:	b005      	add	sp, #20
 8005ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8005cea:	2903      	cmp	r1, #3
 8005cec:	d11f      	bne.n	8005d2e <set_sequence_step_timeout+0x8e>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005cee:	f10d 0205 	add.w	r2, sp, #5
 8005cf2:	2100      	movs	r1, #0
 8005cf4:	f7fe fb08 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_calc_timeout_mclks(Dev,
 8005cf8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8005cfc:	4639      	mov	r1, r7
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005cfe:	4604      	mov	r4, r0
					VL53L0X_calc_timeout_mclks(Dev,
 8005d00:	4628      	mov	r0, r5
 8005d02:	f7ff ff21 	bl	8005b48 <VL53L0X_calc_timeout_mclks>
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8005d06:	b280      	uxth	r0, r0
 8005d08:	f7ff ff08 	bl	8005b1c <VL53L0X_encode_timeout>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	f8ad 0006 	strh.w	r0, [sp, #6]
				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005d12:	f8a5 00d8 	strh.w	r0, [r5, #216]	; 0xd8
			if (Status == VL53L0X_ERROR_NONE) {
 8005d16:	2c00      	cmp	r4, #0
 8005d18:	d1e4      	bne.n	8005ce4 <set_sequence_step_timeout+0x44>
				Status = VL53L0X_WrWord(Dev,
 8005d1a:	2151      	movs	r1, #81	; 0x51
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	f000 fe19 	bl	8006954 <VL53L0X_WrWord>
			if (Status == VL53L0X_ERROR_NONE) {
 8005d22:	4604      	mov	r4, r0
 8005d24:	2800      	cmp	r0, #0
 8005d26:	d1dd      	bne.n	8005ce4 <set_sequence_step_timeout+0x44>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005d28:	f8c5 70e4 	str.w	r7, [r5, #228]	; 0xe4
 8005d2c:	e7da      	b.n	8005ce4 <set_sequence_step_timeout+0x44>
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8005d2e:	2904      	cmp	r1, #4
 8005d30:	d13b      	bne.n	8005daa <set_sequence_step_timeout+0x10a>
			VL53L0X_GetSequenceStepEnables(Dev,
 8005d32:	a902      	add	r1, sp, #8
 8005d34:	f7fe fb3b 	bl	80043ae <VL53L0X_GetSequenceStepEnables>
			if (SchedulerSequenceSteps.PreRangeOn) {
 8005d38:	f89d 600b 	ldrb.w	r6, [sp, #11]
 8005d3c:	b1b6      	cbz	r6, 8005d6c <set_sequence_step_timeout+0xcc>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005d3e:	f10d 0205 	add.w	r2, sp, #5
 8005d42:	2100      	movs	r1, #0
 8005d44:	4628      	mov	r0, r5
 8005d46:	f7fe fadf 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
				if (Status == VL53L0X_ERROR_NONE) {
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	d1c9      	bne.n	8005ce4 <set_sequence_step_timeout+0x44>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8005d50:	f10d 0206 	add.w	r2, sp, #6
 8005d54:	2151      	movs	r1, #81	; 0x51
 8005d56:	4628      	mov	r0, r5
 8005d58:	f000 fda6 	bl	80068a8 <VL53L0X_RdWord>
 8005d5c:	4604      	mov	r4, r0
						VL53L0X_decode_timeout(
 8005d5e:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8005d62:	f7ff feea 	bl	8005b3a <VL53L0X_decode_timeout>
			if (Status == VL53L0X_ERROR_NONE) {
 8005d66:	2c00      	cmp	r4, #0
 8005d68:	d1bc      	bne.n	8005ce4 <set_sequence_step_timeout+0x44>
					PreRangeTimeOutMClks =
 8005d6a:	b286      	uxth	r6, r0
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005d6c:	f10d 0205 	add.w	r2, sp, #5
 8005d70:	2101      	movs	r1, #1
 8005d72:	4628      	mov	r0, r5
 8005d74:	f7fe fac8 	bl	8004308 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 8005d78:	4604      	mov	r4, r0
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	d1b2      	bne.n	8005ce4 <set_sequence_step_timeout+0x44>
					VL53L0X_calc_timeout_mclks(Dev,
 8005d7e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8005d82:	4639      	mov	r1, r7
 8005d84:	4628      	mov	r0, r5
 8005d86:	f7ff fedf 	bl	8005b48 <VL53L0X_calc_timeout_mclks>
				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8005d8a:	fa16 f080 	uxtah	r0, r6, r0
				FinalRangeEncodedTimeOut =
 8005d8e:	b280      	uxth	r0, r0
 8005d90:	f7ff fec4 	bl	8005b1c <VL53L0X_encode_timeout>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8005d94:	2171      	movs	r1, #113	; 0x71
 8005d96:	4602      	mov	r2, r0
 8005d98:	4628      	mov	r0, r5
 8005d9a:	f000 fddb 	bl	8006954 <VL53L0X_WrWord>
				if (Status == VL53L0X_ERROR_NONE) {
 8005d9e:	4604      	mov	r4, r0
 8005da0:	2800      	cmp	r0, #0
 8005da2:	d19f      	bne.n	8005ce4 <set_sequence_step_timeout+0x44>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005da4:	f8c5 70dc 	str.w	r7, [r5, #220]	; 0xdc
 8005da8:	e79c      	b.n	8005ce4 <set_sequence_step_timeout+0x44>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005daa:	f06f 0403 	mvn.w	r4, #3
 8005dae:	e799      	b.n	8005ce4 <set_sequence_step_timeout+0x44>

08005db0 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8005db0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint8_t MaxFinalVcselPeriodPCLK = 14;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8005db4:	2300      	movs	r3, #0

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8005db6:	f012 0701 	ands.w	r7, r2, #1
{
 8005dba:	4605      	mov	r5, r0
 8005dbc:	4688      	mov	r8, r1
 8005dbe:	4616      	mov	r6, r2
	uint8_t PhaseCalInt = 0;
 8005dc0:	f88d 3003 	strb.w	r3, [sp, #3]
	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8005dc4:	f040 80e5 	bne.w	8005f92 <VL53L0X_set_vcsel_pulse_period+0x1e2>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8005dc8:	2900      	cmp	r1, #0
 8005dca:	d143      	bne.n	8005e54 <VL53L0X_set_vcsel_pulse_period+0xa4>
 8005dcc:	f1a2 030c 	sub.w	r3, r2, #12
 8005dd0:	2b06      	cmp	r3, #6
 8005dd2:	f200 80de 	bhi.w	8005f92 <VL53L0X_set_vcsel_pulse_period+0x1e2>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8005dd6:	2a0c      	cmp	r2, #12
 8005dd8:	d178      	bne.n	8005ecc <VL53L0X_set_vcsel_pulse_period+0x11c>

			Status = VL53L0X_WrByte(Dev,
 8005dda:	2218      	movs	r2, #24
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {

			Status = VL53L0X_WrByte(Dev,
 8005ddc:	2157      	movs	r1, #87	; 0x57
 8005dde:	f000 fda9 	bl	8006934 <VL53L0X_WrByte>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8005de2:	2208      	movs	r2, #8
 8005de4:	2156      	movs	r1, #86	; 0x56
 8005de6:	4628      	mov	r0, r5
 8005de8:	f000 fda4 	bl	8006934 <VL53L0X_WrByte>
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8005dec:	2800      	cmp	r0, #0
 8005dee:	d16a      	bne.n	8005ec6 <VL53L0X_set_vcsel_pulse_period+0x116>
	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8005df0:	0874      	lsrs	r4, r6, #1
 8005df2:	3c01      	subs	r4, #1
 8005df4:	b2e4      	uxtb	r4, r4
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8005df6:	aa02      	add	r2, sp, #8
 8005df8:	2103      	movs	r1, #3
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	f7ff fecc 	bl	8005b98 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8005e00:	b9b0      	cbnz	r0, 8005e30 <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = get_sequence_step_timeout(Dev,
 8005e02:	aa03      	add	r2, sp, #12
 8005e04:	2102      	movs	r1, #2
 8005e06:	4628      	mov	r0, r5
 8005e08:	f7ff fec6 	bl	8005b98 <get_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8005e0c:	b980      	cbnz	r0, 8005e30 <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = VL53L0X_WrByte(Dev,
 8005e0e:	4622      	mov	r2, r4
 8005e10:	2150      	movs	r1, #80	; 0x50
 8005e12:	4628      	mov	r0, r5
 8005e14:	f000 fd8e 	bl	8006934 <VL53L0X_WrByte>
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8005e18:	b950      	cbnz	r0, 8005e30 <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = set_sequence_step_timeout(Dev,
 8005e1a:	9a02      	ldr	r2, [sp, #8]
 8005e1c:	2103      	movs	r1, #3
 8005e1e:	4628      	mov	r0, r5
 8005e20:	f7ff ff3e 	bl	8005ca0 <set_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8005e24:	b920      	cbnz	r0, 8005e30 <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = set_sequence_step_timeout(Dev,
 8005e26:	9a03      	ldr	r2, [sp, #12]
 8005e28:	2102      	movs	r1, #2
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	f7ff ff38 	bl	8005ca0 <set_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005e30:	f885 60e8 	strb.w	r6, [r5, #232]	; 0xe8
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d146      	bne.n	8005ec6 <VL53L0X_set_vcsel_pulse_period+0x116>
		VL53L0X_GETPARAMETERFIELD(Dev,
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8005e38:	6969      	ldr	r1, [r5, #20]
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f7fe fa60 	bl	8004300 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d140      	bne.n	8005ec6 <VL53L0X_set_vcsel_pulse_period+0x116>
		Status = VL53L0X_perform_phase_calibration(
 8005e44:	4602      	mov	r2, r0
 8005e46:	2301      	movs	r3, #1
 8005e48:	f10d 0103 	add.w	r1, sp, #3
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	f7ff f9e1 	bl	8005214 <VL53L0X_perform_phase_calibration>
 8005e52:	e038      	b.n	8005ec6 <VL53L0X_set_vcsel_pulse_period+0x116>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8005e54:	2901      	cmp	r1, #1
 8005e56:	f040 8092 	bne.w	8005f7e <VL53L0X_set_vcsel_pulse_period+0x1ce>
 8005e5a:	f1a2 0308 	sub.w	r3, r2, #8
 8005e5e:	2b06      	cmp	r3, #6
 8005e60:	f200 8097 	bhi.w	8005f92 <VL53L0X_set_vcsel_pulse_period+0x1e2>
		if (VCSELPulsePeriodPCLK == 8) {
 8005e64:	2a08      	cmp	r2, #8
 8005e66:	d13d      	bne.n	8005ee4 <VL53L0X_set_vcsel_pulse_period+0x134>
			Status = VL53L0X_WrByte(Dev,
 8005e68:	2210      	movs	r2, #16
 8005e6a:	2148      	movs	r1, #72	; 0x48
 8005e6c:	f000 fd62 	bl	8006934 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8005e70:	4632      	mov	r2, r6
 8005e72:	2147      	movs	r1, #71	; 0x47
 8005e74:	4628      	mov	r0, r5
 8005e76:	f000 fd5d 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005e7a:	2202      	movs	r2, #2
			Status = VL53L0X_WrByte(Dev,
 8005e7c:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8005e7e:	2132      	movs	r1, #50	; 0x32
 8005e80:	4628      	mov	r0, r5
 8005e82:	f000 fd57 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005e86:	220c      	movs	r2, #12
			Status |= VL53L0X_WrByte(Dev,
 8005e88:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8005e8a:	2130      	movs	r1, #48	; 0x30
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	f000 fd51 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005e92:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8005e94:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005e96:	4642      	mov	r2, r8
 8005e98:	21ff      	movs	r1, #255	; 0xff
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f000 fd4a 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005ea0:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005ea2:	4304      	orrs	r4, r0
 8005ea4:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8005ea6:	2230      	movs	r2, #48	; 0x30
			Status |= VL53L0X_WrByte(Dev,
 8005ea8:	2130      	movs	r1, #48	; 0x30
 8005eaa:	4628      	mov	r0, r5
 8005eac:	f000 fd42 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005eb0:	463a      	mov	r2, r7
			Status |= VL53L0X_WrByte(Dev,
 8005eb2:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005eb4:	21ff      	movs	r1, #255	; 0xff
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	f000 fd3c 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005ebc:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005ebe:	4320      	orrs	r0, r4
 8005ec0:	b240      	sxtb	r0, r0
	if (Status == VL53L0X_ERROR_NONE) {
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	d068      	beq.n	8005f98 <VL53L0X_set_vcsel_pulse_period+0x1e8>
			Dev, &PhaseCalInt, 0, 1);

	return Status;
}
 8005ec6:	b004      	add	sp, #16
 8005ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else if (VCSELPulsePeriodPCLK == 14) {
 8005ecc:	2a0e      	cmp	r2, #14
 8005ece:	d101      	bne.n	8005ed4 <VL53L0X_set_vcsel_pulse_period+0x124>
			Status = VL53L0X_WrByte(Dev,
 8005ed0:	2230      	movs	r2, #48	; 0x30
 8005ed2:	e783      	b.n	8005ddc <VL53L0X_set_vcsel_pulse_period+0x2c>
		} else if (VCSELPulsePeriodPCLK == 16) {
 8005ed4:	2a10      	cmp	r2, #16
 8005ed6:	d101      	bne.n	8005edc <VL53L0X_set_vcsel_pulse_period+0x12c>
			Status = VL53L0X_WrByte(Dev,
 8005ed8:	2240      	movs	r2, #64	; 0x40
 8005eda:	e77f      	b.n	8005ddc <VL53L0X_set_vcsel_pulse_period+0x2c>
		} else if (VCSELPulsePeriodPCLK == 18) {
 8005edc:	2a12      	cmp	r2, #18
 8005ede:	d14e      	bne.n	8005f7e <VL53L0X_set_vcsel_pulse_period+0x1ce>
			Status = VL53L0X_WrByte(Dev,
 8005ee0:	2250      	movs	r2, #80	; 0x50
 8005ee2:	e77b      	b.n	8005ddc <VL53L0X_set_vcsel_pulse_period+0x2c>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8005ee4:	2a0a      	cmp	r2, #10
 8005ee6:	d120      	bne.n	8005f2a <VL53L0X_set_vcsel_pulse_period+0x17a>
			Status = VL53L0X_WrByte(Dev,
 8005ee8:	2228      	movs	r2, #40	; 0x28
 8005eea:	2148      	movs	r1, #72	; 0x48
 8005eec:	f000 fd22 	bl	8006934 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8005ef0:	2208      	movs	r2, #8
 8005ef2:	2147      	movs	r1, #71	; 0x47
 8005ef4:	4628      	mov	r0, r5
 8005ef6:	f000 fd1d 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005efa:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
 8005efc:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8005efe:	2132      	movs	r1, #50	; 0x32
 8005f00:	4628      	mov	r0, r5
 8005f02:	f000 fd17 	bl	8006934 <VL53L0X_WrByte>
 8005f06:	4304      	orrs	r4, r0
 8005f08:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8005f0a:	2209      	movs	r2, #9
			Status |= VL53L0X_WrByte(Dev,
 8005f0c:	2130      	movs	r1, #48	; 0x30
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f000 fd10 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005f14:	4642      	mov	r2, r8
			Status |= VL53L0X_WrByte(Dev,
 8005f16:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005f18:	21ff      	movs	r1, #255	; 0xff
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	f000 fd0a 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005f20:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005f22:	4304      	orrs	r4, r0
 8005f24:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8005f26:	2220      	movs	r2, #32
 8005f28:	e7be      	b.n	8005ea8 <VL53L0X_set_vcsel_pulse_period+0xf8>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8005f2a:	2a0c      	cmp	r2, #12
 8005f2c:	d112      	bne.n	8005f54 <VL53L0X_set_vcsel_pulse_period+0x1a4>
			Status = VL53L0X_WrByte(Dev,
 8005f2e:	2238      	movs	r2, #56	; 0x38
 8005f30:	2148      	movs	r1, #72	; 0x48
 8005f32:	f000 fcff 	bl	8006934 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8005f36:	2208      	movs	r2, #8
 8005f38:	2147      	movs	r1, #71	; 0x47
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	f000 fcfa 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005f40:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
 8005f42:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8005f44:	2132      	movs	r1, #50	; 0x32
 8005f46:	4628      	mov	r0, r5
 8005f48:	f000 fcf4 	bl	8006934 <VL53L0X_WrByte>
 8005f4c:	4304      	orrs	r4, r0
 8005f4e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8005f50:	2208      	movs	r2, #8
 8005f52:	e7db      	b.n	8005f0c <VL53L0X_set_vcsel_pulse_period+0x15c>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8005f54:	2a0e      	cmp	r2, #14
 8005f56:	d112      	bne.n	8005f7e <VL53L0X_set_vcsel_pulse_period+0x1ce>
			Status = VL53L0X_WrByte(Dev,
 8005f58:	2248      	movs	r2, #72	; 0x48
 8005f5a:	4611      	mov	r1, r2
 8005f5c:	f000 fcea 	bl	8006934 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8005f60:	2208      	movs	r2, #8
 8005f62:	2147      	movs	r1, #71	; 0x47
 8005f64:	4628      	mov	r0, r5
 8005f66:	f000 fce5 	bl	8006934 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8005f6a:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
 8005f6c:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8005f6e:	2132      	movs	r1, #50	; 0x32
 8005f70:	4628      	mov	r0, r5
 8005f72:	f000 fcdf 	bl	8006934 <VL53L0X_WrByte>
 8005f76:	4304      	orrs	r4, r0
 8005f78:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8005f7a:	2207      	movs	r2, #7
 8005f7c:	e7c6      	b.n	8005f0c <VL53L0X_set_vcsel_pulse_period+0x15c>
	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8005f7e:	0874      	lsrs	r4, r6, #1
 8005f80:	3c01      	subs	r4, #1
 8005f82:	b2e4      	uxtb	r4, r4
		switch (VcselPeriodType) {
 8005f84:	f1b8 0f00 	cmp.w	r8, #0
 8005f88:	f43f af35 	beq.w	8005df6 <VL53L0X_set_vcsel_pulse_period+0x46>
 8005f8c:	f1b8 0f01 	cmp.w	r8, #1
 8005f90:	d005      	beq.n	8005f9e <VL53L0X_set_vcsel_pulse_period+0x1ee>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005f92:	f06f 0003 	mvn.w	r0, #3
 8005f96:	e796      	b.n	8005ec6 <VL53L0X_set_vcsel_pulse_period+0x116>
	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8005f98:	0874      	lsrs	r4, r6, #1
 8005f9a:	3c01      	subs	r4, #1
 8005f9c:	b2e4      	uxtb	r4, r4
			Status = get_sequence_step_timeout(Dev,
 8005f9e:	aa01      	add	r2, sp, #4
 8005fa0:	2104      	movs	r1, #4
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	f7ff fdf8 	bl	8005b98 <get_sequence_step_timeout>
			if (Status == VL53L0X_ERROR_NONE)
 8005fa8:	b950      	cbnz	r0, 8005fc0 <VL53L0X_set_vcsel_pulse_period+0x210>
				Status = VL53L0X_WrByte(Dev,
 8005faa:	4622      	mov	r2, r4
 8005fac:	2170      	movs	r1, #112	; 0x70
 8005fae:	4628      	mov	r0, r5
 8005fb0:	f000 fcc0 	bl	8006934 <VL53L0X_WrByte>
			if (Status == VL53L0X_ERROR_NONE)
 8005fb4:	b920      	cbnz	r0, 8005fc0 <VL53L0X_set_vcsel_pulse_period+0x210>
				Status = set_sequence_step_timeout(Dev,
 8005fb6:	9a01      	ldr	r2, [sp, #4]
 8005fb8:	2104      	movs	r1, #4
 8005fba:	4628      	mov	r0, r5
 8005fbc:	f7ff fe70 	bl	8005ca0 <set_sequence_step_timeout>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005fc0:	f885 60e0 	strb.w	r6, [r5, #224]	; 0xe0
			break;
 8005fc4:	e736      	b.n	8005e34 <VL53L0X_set_vcsel_pulse_period+0x84>

08005fc6 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8005fc6:	b513      	push	{r0, r1, r4, lr}
 8005fc8:	4614      	mov	r4, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8005fca:	b121      	cbz	r1, 8005fd6 <VL53L0X_get_vcsel_pulse_period+0x10>
 8005fcc:	2901      	cmp	r1, #1
 8005fce:	d00f      	beq.n	8005ff0 <VL53L0X_get_vcsel_pulse_period+0x2a>
		Status = VL53L0X_RdByte(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005fd0:	f06f 0003 	mvn.w	r0, #3
 8005fd4:	e00a      	b.n	8005fec <VL53L0X_get_vcsel_pulse_period+0x26>
		Status = VL53L0X_RdByte(Dev,
 8005fd6:	f10d 0207 	add.w	r2, sp, #7
 8005fda:	2150      	movs	r1, #80	; 0x50
		Status = VL53L0X_RdByte(Dev,
 8005fdc:	f000 fc1b 	bl	8006816 <VL53L0X_RdByte>
	}

	if (Status == VL53L0X_ERROR_NONE)
 8005fe0:	b920      	cbnz	r0, 8005fec <VL53L0X_get_vcsel_pulse_period+0x26>
	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8005fe2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	005b      	lsls	r3, r3, #1
		*pVCSELPulsePeriodPCLK =
 8005fea:	7023      	strb	r3, [r4, #0]
			VL53L0X_decode_vcsel_period(vcsel_period_reg);

	return Status;
}
 8005fec:	b002      	add	sp, #8
 8005fee:	bd10      	pop	{r4, pc}
		Status = VL53L0X_RdByte(Dev,
 8005ff0:	f10d 0207 	add.w	r2, sp, #7
 8005ff4:	2170      	movs	r1, #112	; 0x70
 8005ff6:	e7f1      	b.n	8005fdc <VL53L0X_get_vcsel_pulse_period+0x16>

08005ff8 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8005ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8005ffa:	2300      	movs	r3, #0
{
 8005ffc:	b085      	sub	sp, #20
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8005ffe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006002:	e88d 000c 	stmia.w	sp, {r2, r3}
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
	uint32_t SubTimeout = 0;

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8006006:	f644 631f 	movw	r3, #19999	; 0x4e1f
 800600a:	4299      	cmp	r1, r3
{
 800600c:	4606      	mov	r6, r0
 800600e:	460f      	mov	r7, r1
	if (MeasurementTimingBudgetMicroSeconds
 8006010:	d804      	bhi.n	800601c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x24>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		return Status;
 8006012:	f06f 0503 	mvn.w	r5, #3
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 8006016:	4628      	mov	r0, r5
 8006018:	b005      	add	sp, #20
 800601a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800601c:	a902      	add	r1, sp, #8
 800601e:	f7fe f9c6 	bl	80043ae <VL53L0X_GetSequenceStepEnables>
	if (Status == VL53L0X_ERROR_NONE &&
 8006022:	4605      	mov	r5, r0
 8006024:	2800      	cmp	r0, #0
 8006026:	d1f6      	bne.n	8006016 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
 8006028:	f89d 3008 	ldrb.w	r3, [sp, #8]
	FinalRangeTimingBudgetMicroSeconds =
 800602c:	f6a7 04e8 	subw	r4, r7, #2280	; 0x8e8
	if (Status == VL53L0X_ERROR_NONE &&
 8006030:	b92b      	cbnz	r3, 800603e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x46>
		(SchedulerSequenceSteps.TccOn  ||
 8006032:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8006036:	b913      	cbnz	r3, 800603e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x46>
		SchedulerSequenceSteps.MsrcOn ||
 8006038:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800603c:	b1fb      	cbz	r3, 800607e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x86>
		Status = get_sequence_step_timeout(Dev,
 800603e:	466a      	mov	r2, sp
 8006040:	2102      	movs	r1, #2
 8006042:	4630      	mov	r0, r6
 8006044:	f7ff fda8 	bl	8005b98 <get_sequence_step_timeout>
		if (Status != VL53L0X_ERROR_NONE)
 8006048:	bba8      	cbnz	r0, 80060b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
		if (SchedulerSequenceSteps.TccOn) {
 800604a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800604e:	b12b      	cbz	r3, 800605c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x64>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8006050:	9b00      	ldr	r3, [sp, #0]
 8006052:	f203 234e 	addw	r3, r3, #590	; 0x24e
			if (SubTimeout <
 8006056:	429c      	cmp	r4, r3
 8006058:	d9db      	bls.n	8006012 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
				FinalRangeTimingBudgetMicroSeconds -=
 800605a:	1ae4      	subs	r4, r4, r3
		if (SchedulerSequenceSteps.DssOn) {
 800605c:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8006060:	b933      	cbnz	r3, 8006070 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x78>
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8006062:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8006066:	b153      	cbz	r3, 800607e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x86>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8006068:	9b00      	ldr	r3, [sp, #0]
 800606a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800606e:	e003      	b.n	8006078 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8006070:	9b00      	ldr	r3, [sp, #0]
 8006072:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 8006076:	005b      	lsls	r3, r3, #1
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006078:	42a3      	cmp	r3, r4
 800607a:	d2ca      	bcs.n	8006012 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
							-= SubTimeout;
 800607c:	1ae4      	subs	r4, r4, r3
	if (SchedulerSequenceSteps.PreRangeOn) {
 800607e:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8006082:	b15b      	cbz	r3, 800609c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa4>
		Status = get_sequence_step_timeout(Dev,
 8006084:	aa01      	add	r2, sp, #4
 8006086:	2103      	movs	r1, #3
 8006088:	4630      	mov	r0, r6
 800608a:	f7ff fd85 	bl	8005b98 <get_sequence_step_timeout>
		SubTimeout = PreRangeTimeoutMicroSeconds +
 800608e:	9b01      	ldr	r3, [sp, #4]
 8006090:	f503 7325 	add.w	r3, r3, #660	; 0x294
		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006094:	42a3      	cmp	r3, r4
 8006096:	d2bc      	bcs.n	8006012 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
	if (Status == VL53L0X_ERROR_NONE &&
 8006098:	b968      	cbnz	r0, 80060b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800609a:	1ae4      	subs	r4, r4, r3
	if (Status == VL53L0X_ERROR_NONE &&
 800609c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d0b8      	beq.n	8006016 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
		Status = set_sequence_step_timeout(Dev,
 80060a4:	f2a4 2226 	subw	r2, r4, #550	; 0x226
 80060a8:	2104      	movs	r1, #4
 80060aa:	4630      	mov	r0, r6
 80060ac:	f7ff fdf8 	bl	8005ca0 <set_sequence_step_timeout>
		VL53L0X_SETPARAMETERFIELD(Dev,
 80060b0:	6177      	str	r7, [r6, #20]
		Status = set_sequence_step_timeout(Dev,
 80060b2:	4605      	mov	r5, r0
 80060b4:	e7af      	b.n	8006016 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
 80060b6:	4605      	mov	r5, r0
 80060b8:	e7ad      	b.n	8006016 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>

080060ba <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80060ba:	b570      	push	{r4, r5, r6, lr}
 80060bc:	b086      	sub	sp, #24
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80060be:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80060c2:	9302      	str	r3, [sp, #8]
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80060c4:	2300      	movs	r3, #0
 80060c6:	9303      	str	r3, [sp, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 80060c8:	f640 3336 	movw	r3, #2870	; 0xb36
 80060cc:	600b      	str	r3, [r1, #0]
{
 80060ce:	460c      	mov	r4, r1

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80060d0:	a904      	add	r1, sp, #16
{
 80060d2:	4606      	mov	r6, r0
	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80060d4:	f7fe f96b 	bl	80043ae <VL53L0X_GetSequenceStepEnables>

	if (Status != VL53L0X_ERROR_NONE) {
 80060d8:	4605      	mov	r5, r0
 80060da:	2800      	cmp	r0, #0
 80060dc:	d136      	bne.n	800614c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x92>
		LOG_FUNCTION_END(Status);
		return Status;
	}


	if (SchedulerSequenceSteps.TccOn  ||
 80060de:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80060e2:	b92b      	cbnz	r3, 80060f0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x36>
 80060e4:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80060e8:	b913      	cbnz	r3, 80060f0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x36>
		SchedulerSequenceSteps.MsrcOn ||
 80060ea:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80060ee:	b1cb      	cbz	r3, 8006124 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
		SchedulerSequenceSteps.DssOn) {

		Status = get_sequence_step_timeout(Dev,
 80060f0:	aa02      	add	r2, sp, #8
 80060f2:	2102      	movs	r1, #2
 80060f4:	4630      	mov	r0, r6
 80060f6:	f7ff fd4f 	bl	8005b98 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 80060fa:	2800      	cmp	r0, #0
 80060fc:	d140      	bne.n	8006180 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc6>
			if (SchedulerSequenceSteps.TccOn) {
 80060fe:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8006102:	b12b      	cbz	r3, 8006110 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x56>
				*pMeasurementTimingBudgetMicroSeconds +=
					MsrcDccTccTimeoutMicroSeconds +
 8006104:	9b02      	ldr	r3, [sp, #8]
 8006106:	f203 224e 	addw	r2, r3, #590	; 0x24e
				*pMeasurementTimingBudgetMicroSeconds +=
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	4413      	add	r3, r2
 800610e:	6023      	str	r3, [r4, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8006110:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006114:	b1eb      	cbz	r3, 8006152 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x98>
				*pMeasurementTimingBudgetMicroSeconds +=
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8006116:	9b02      	ldr	r3, [sp, #8]
 8006118:	f203 22b2 	addw	r2, r3, #690	; 0x2b2
				*pMeasurementTimingBudgetMicroSeconds +=
 800611c:	6823      	ldr	r3, [r4, #0]
 800611e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
				*pMeasurementTimingBudgetMicroSeconds +=
 8006122:	6023      	str	r3, [r4, #0]
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (SchedulerSequenceSteps.PreRangeOn) {
 8006124:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006128:	b15b      	cbz	r3, 8006142 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x88>
			Status = get_sequence_step_timeout(Dev,
 800612a:	aa03      	add	r2, sp, #12
 800612c:	2103      	movs	r1, #3
 800612e:	4630      	mov	r0, r6
 8006130:	f7ff fd32 	bl	8005b98 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
				PreRangeTimeoutMicroSeconds +
 8006134:	9b03      	ldr	r3, [sp, #12]
 8006136:	f503 7225 	add.w	r2, r3, #660	; 0x294
			*pMeasurementTimingBudgetMicroSeconds +=
 800613a:	6823      	ldr	r3, [r4, #0]
 800613c:	4413      	add	r3, r2
 800613e:	6023      	str	r3, [r4, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006140:	b9f0      	cbnz	r0, 8006180 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc6>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8006142:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8006146:	b973      	cbnz	r3, 8006166 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xac>
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev,
 8006148:	6823      	ldr	r3, [r4, #0]
 800614a:	6173      	str	r3, [r6, #20]
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800614c:	4628      	mov	r0, r5
 800614e:	b006      	add	sp, #24
 8006150:	bd70      	pop	{r4, r5, r6, pc}
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8006152:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0e4      	beq.n	8006124 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
					MsrcDccTccTimeoutMicroSeconds +
 800615a:	9b02      	ldr	r3, [sp, #8]
 800615c:	f503 7225 	add.w	r2, r3, #660	; 0x294
				*pMeasurementTimingBudgetMicroSeconds +=
 8006160:	6823      	ldr	r3, [r4, #0]
 8006162:	4413      	add	r3, r2
 8006164:	e7dd      	b.n	8006122 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x68>
			Status = get_sequence_step_timeout(Dev,
 8006166:	aa01      	add	r2, sp, #4
 8006168:	2104      	movs	r1, #4
 800616a:	4630      	mov	r0, r6
 800616c:	f7ff fd14 	bl	8005b98 <get_sequence_step_timeout>
				(FinalRangeTimeoutMicroSeconds +
 8006170:	9b01      	ldr	r3, [sp, #4]
 8006172:	f203 2226 	addw	r2, r3, #550	; 0x226
			*pMeasurementTimingBudgetMicroSeconds +=
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	4413      	add	r3, r2
 800617a:	6023      	str	r3, [r4, #0]
	if (Status == VL53L0X_ERROR_NONE) {
 800617c:	2800      	cmp	r0, #0
 800617e:	d0e3      	beq.n	8006148 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x8e>
 8006180:	4605      	mov	r5, r0
 8006182:	e7e3      	b.n	800614c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x92>

08006184 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8006184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8006186:	2200      	movs	r2, #0
{
 8006188:	4606      	mov	r6, r0
 800618a:	460d      	mov	r5, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800618c:	4610      	mov	r0, r2
 800618e:	af01      	add	r7, sp, #4

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8006190:	5cab      	ldrb	r3, [r5, r2]
 8006192:	eb05 0e02 	add.w	lr, r5, r2
 8006196:	b103      	cbz	r3, 800619a <VL53L0X_load_tuning_settings+0x16>
 8006198:	b108      	cbz	r0, 800619e <VL53L0X_load_tuning_settings+0x1a>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800619a:	b003      	add	sp, #12
 800619c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (NumberOfWrites == 0xFF) {
 800619e:	2bff      	cmp	r3, #255	; 0xff
		Index++;
 80061a0:	f102 0401 	add.w	r4, r2, #1
		if (NumberOfWrites == 0xFF) {
 80061a4:	d12c      	bne.n	8006200 <VL53L0X_load_tuning_settings+0x7c>
			SelectParam = *(pTuningSettingBuffer + Index);
 80061a6:	5d2b      	ldrb	r3, [r5, r4]
			Index++;
 80061a8:	1c94      	adds	r4, r2, #2
			switch (SelectParam) {
 80061aa:	2b03      	cmp	r3, #3
 80061ac:	d83a      	bhi.n	8006224 <VL53L0X_load_tuning_settings+0xa0>
 80061ae:	e8df f003 	tbb	[pc, r3]
 80061b2:	0c02      	.short	0x0c02
 80061b4:	1e15      	.short	0x1e15
				msb = *(pTuningSettingBuffer + Index);
 80061b6:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80061b8:	f89e 3003 	ldrb.w	r3, [lr, #3]
 80061bc:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 80061c0:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80061c2:	f8a6 3134 	strh.w	r3, [r6, #308]	; 0x134
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80061c6:	4622      	mov	r2, r4
 80061c8:	e7e2      	b.n	8006190 <VL53L0X_load_tuning_settings+0xc>
				msb = *(pTuningSettingBuffer + Index);
 80061ca:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80061cc:	f89e 3003 	ldrb.w	r3, [lr, #3]
 80061d0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 80061d4:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80061d6:	f8a6 3136 	strh.w	r3, [r6, #310]	; 0x136
				break;
 80061da:	e7f4      	b.n	80061c6 <VL53L0X_load_tuning_settings+0x42>
				msb = *(pTuningSettingBuffer + Index);
 80061dc:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80061de:	f89e 3003 	ldrb.w	r3, [lr, #3]
 80061e2:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 80061e6:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 80061e8:	f8a6 3138 	strh.w	r3, [r6, #312]	; 0x138
				break;
 80061ec:	e7eb      	b.n	80061c6 <VL53L0X_load_tuning_settings+0x42>
				msb = *(pTuningSettingBuffer + Index);
 80061ee:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80061f0:	f89e 3003 	ldrb.w	r3, [lr, #3]
 80061f4:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 80061f8:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, targetRefRate, Temp16);
 80061fa:	f8a6 313a 	strh.w	r3, [r6, #314]	; 0x13a
				break;
 80061fe:	e7e2      	b.n	80061c6 <VL53L0X_load_tuning_settings+0x42>
		} else if (NumberOfWrites <= 4) {
 8006200:	2b04      	cmp	r3, #4
 8006202:	d80f      	bhi.n	8006224 <VL53L0X_load_tuning_settings+0xa0>
			Address = *(pTuningSettingBuffer + Index);
 8006204:	5d29      	ldrb	r1, [r5, r4]
			Index++;
 8006206:	3202      	adds	r2, #2
			for (i = 0; i < NumberOfWrites; i++) {
 8006208:	4298      	cmp	r0, r3
 800620a:	db05      	blt.n	8006218 <VL53L0X_load_tuning_settings+0x94>
 800620c:	18d4      	adds	r4, r2, r3
			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800620e:	4630      	mov	r0, r6
 8006210:	463a      	mov	r2, r7
 8006212:	f000 fb15 	bl	8006840 <VL53L0X_WriteMulti>
 8006216:	e7d6      	b.n	80061c6 <VL53L0X_load_tuning_settings+0x42>
				localBuffer[i] = *(pTuningSettingBuffer +
 8006218:	eb0e 0400 	add.w	r4, lr, r0
 800621c:	78a4      	ldrb	r4, [r4, #2]
 800621e:	543c      	strb	r4, [r7, r0]
			for (i = 0; i < NumberOfWrites; i++) {
 8006220:	3001      	adds	r0, #1
 8006222:	e7f1      	b.n	8006208 <VL53L0X_load_tuning_settings+0x84>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006224:	f06f 0003 	mvn.w	r0, #3
 8006228:	e7cd      	b.n	80061c6 <VL53L0X_load_tuning_settings+0x42>

0800622a <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800622a:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800622c:	2300      	movs	r3, #0
{
 800622e:	460e      	mov	r6, r1
	*ptotal_xtalk_rate_mcps = 0;
 8006230:	6013      	str	r3, [r2, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8006232:	f10d 0107 	add.w	r1, sp, #7
{
 8006236:	4605      	mov	r5, r0
 8006238:	4614      	mov	r4, r2
	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800623a:	f7fe f906 	bl	800444a <VL53L0X_GetXTalkCompensationEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 800623e:	b940      	cbnz	r0, 8006252 <VL53L0X_get_total_xtalk_rate+0x28>

		if (xtalkCompEnable) {
 8006240:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006244:	b12b      	cbz	r3, 8006252 <VL53L0X_get_total_xtalk_rate+0x28>
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8006246:	8ab2      	ldrh	r2, [r6, #20]
			totalXtalkMegaCps =
 8006248:	6a2b      	ldr	r3, [r5, #32]
 800624a:	4353      	muls	r3, r2
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800624c:	3380      	adds	r3, #128	; 0x80
 800624e:	0a1b      	lsrs	r3, r3, #8
			*ptotal_xtalk_rate_mcps =
 8006250:	6023      	str	r3, [r4, #0]
		}
	}

	return Status;
}
 8006252:	b002      	add	sp, #8
 8006254:	bd70      	pop	{r4, r5, r6, pc}

08006256 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8006256:	b513      	push	{r0, r1, r4, lr}
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8006258:	68cb      	ldr	r3, [r1, #12]
	*ptotal_signal_rate_mcps =
 800625a:	6013      	str	r3, [r2, #0]
{
 800625c:	4614      	mov	r4, r2

	Status = VL53L0X_get_total_xtalk_rate(
 800625e:	aa01      	add	r2, sp, #4
 8006260:	f7ff ffe3 	bl	800622a <VL53L0X_get_total_xtalk_rate>
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8006264:	b918      	cbnz	r0, 800626e <VL53L0X_get_total_signal_rate+0x18>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	9a01      	ldr	r2, [sp, #4]
 800626a:	4413      	add	r3, r2
 800626c:	6023      	str	r3, [r4, #0]

	return Status;
}
 800626e:	b002      	add	sp, #8
 8006270:	bd10      	pop	{r4, pc}
	...

08006274 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8006274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
 8006276:	f8b0 4150 	ldrh.w	r4, [r0, #336]	; 0x150

	dmaxCalSignalRateRtn_mcps =
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800627a:	f8d0 5154 	ldr.w	r5, [r0, #340]	; 0x154
{
 800627e:	9e07      	ldr	r6, [sp, #28]
 8006280:	9f08      	ldr	r7, [sp, #32]
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8006282:	4365      	muls	r5, r4

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8006284:	3580      	adds	r5, #128	; 0x80
 8006286:	0a2d      	lsrs	r5, r5, #8
	SignalAt0mm *= dmaxCalRange_mm;
 8006288:	4365      	muls	r5, r4

	minSignalNeeded_p1 = 0;
	if (totalCorrSignalRate_mcps > 0) {
 800628a:	b152      	cbz	r2, 80062a2 <VL53L0X_calc_dmax+0x2e>
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800628c:	0854      	lsrs	r4, r2, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800628e:	eb04 2481 	add.w	r4, r4, r1, lsl #10

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8006292:	fbb4 f4f2 	udiv	r4, r4, r2

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8006296:	eb04 0444 	add.w	r4, r4, r4, lsl #1

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800629a:	4364      	muls	r4, r4

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800629c:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
 80062a0:	0c22      	lsrs	r2, r4, #16
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 80062a2:	9c06      	ldr	r4, [sp, #24]
 80062a4:	435c      	muls	r4, r3
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80062a6:	f506 4100 	add.w	r1, r6, #32768	; 0x8000
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 80062aa:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
 80062ae:	0c24      	lsrs	r4, r4, #16
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80062b0:	0c09      	lsrs	r1, r1, #16
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 80062b2:	fb04 f304 	mul.w	r3, r4, r4
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 80062b6:	3103      	adds	r1, #3
 80062b8:	2406      	movs	r4, #6
 80062ba:	fbb1 f1f4 	udiv	r1, r1, r4
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 80062be:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3

	if (sigmaEstP2Tmp > 0xffff) {
 80062c2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 80062c6:	bf3f      	itttt	cc
 80062c8:	3603      	addcc	r6, #3
 80062ca:	fbb6 f6f4 	udivcc	r6, r6, r4
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 80062ce:	ebc6 06c6 	rsbcc	r6, r6, r6, lsl #3

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 80062d2:	f506 4100 	addcc.w	r1, r6, #32768	; 0x8000
 80062d6:	bf36      	itet	cc
 80062d8:	0c0c      	lsrcc	r4, r1, #16
		minSignalNeeded_p3 = 0xfff00000;
 80062da:	4918      	ldrcs	r1, [pc, #96]	; (800633c <VL53L0X_calc_dmax+0xc8>)

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 80062dc:	fb04 f104 	mulcc.w	r1, r4, r4
	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 80062e0:	f105 0020 	add.w	r0, r5, #32
	minSignalNeeded += (peakVcselDuration_us/2);
 80062e4:	eb03 0457 	add.w	r4, r3, r7, lsr #1
 80062e8:	440c      	add	r4, r1
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 80062ea:	0980      	lsrs	r0, r0, #6
	minSignalNeeded /= peakVcselDuration_us;
 80062ec:	fbb4 f4f7 	udiv	r4, r4, r7
	minSignalNeeded <<= 14;
 80062f0:	03a4      	lsls	r4, r4, #14
	minSignalNeeded /= minSignalNeeded_p4;
 80062f2:	23fe      	movs	r3, #254	; 0xfe
	minSignalNeeded += (minSignalNeeded_p4/2);
 80062f4:	347f      	adds	r4, #127	; 0x7f
	minSignalNeeded /= minSignalNeeded_p4;
 80062f6:	fbb4 f4f3 	udiv	r4, r4, r3
	minSignalNeeded *= minSignalNeeded_p1;
 80062fa:	4354      	muls	r4, r2
	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 80062fc:	f7ff f92e 	bl	800555c <VL53L0X_isqrt>
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8006300:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8006304:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
 8006308:	fbb4 f4f6 	udiv	r4, r4, r6
	minSignalNeeded <<= 4;
 800630c:	0124      	lsls	r4, r4, #4
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800630e:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8006312:	4607      	mov	r7, r0
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8006314:	fbb4 f6f6 	udiv	r6, r4, r6

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8006318:	b136      	cbz	r6, 8006328 <VL53L0X_calc_dmax+0xb4>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800631a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800631e:	fbb4 f4f3 	udiv	r4, r4, r3
 8006322:	442c      	add	r4, r5
 8006324:	fbb4 f6f6 	udiv	r6, r4, r6
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8006328:	4630      	mov	r0, r6
 800632a:	f7ff f917 	bl	800555c <VL53L0X_isqrt>
 800632e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006330:	4287      	cmp	r7, r0
 8006332:	bf94      	ite	ls
 8006334:	601f      	strls	r7, [r3, #0]
 8006336:	6018      	strhi	r0, [r3, #0]
		*pdmax_mm = dmaxAmbient;

	LOG_FUNCTION_END(Status);

	return Status;
}
 8006338:	2000      	movs	r0, #0
 800633a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800633c:	fff00000 	.word	0xfff00000

08006340 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	b08d      	sub	sp, #52	; 0x34
 8006346:	4606      	mov	r6, r0
 8006348:	9305      	str	r3, [sp, #20]
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800634a:	6a03      	ldr	r3, [r0, #32]
 800634c:	930a      	str	r3, [sp, #40]	; 0x28
{
 800634e:	4689      	mov	r9, r1
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;

	correctedSignalRate_mcps =
 8006350:	68cb      	ldr	r3, [r1, #12]
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8006352:	690f      	ldr	r7, [r1, #16]
	correctedSignalRate_mcps =
 8006354:	9306      	str	r3, [sp, #24]
{
 8006356:	4692      	mov	sl, r2
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8006358:	aa0b      	add	r2, sp, #44	; 0x2c
 800635a:	f7ff ff7c 	bl	8006256 <VL53L0X_get_total_signal_rate>
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800635e:	aa0a      	add	r2, sp, #40	; 0x28
 8006360:	4649      	mov	r1, r9
 8006362:	4630      	mov	r0, r6
 8006364:	f7ff ff61 	bl	800622a <VL53L0X_get_total_xtalk_rate>
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
		xTalkCompRate_kcps = cMaxXTalk_kcps;

	if (Status == VL53L0X_ERROR_NONE) {
 8006368:	4605      	mov	r5, r0
 800636a:	bb60      	cbnz	r0, 80063c6 <VL53L0X_calc_sigma_estimate+0x86>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800636c:	f896 40e0 	ldrb.w	r4, [r6, #224]	; 0xe0
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8006370:	f8d6 10dc 	ldr.w	r1, [r6, #220]	; 0xdc
 8006374:	4622      	mov	r2, r4
 8006376:	4630      	mov	r0, r6
 8006378:	f7ff fbe6 	bl	8005b48 <VL53L0X_calc_timeout_mclks>
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800637c:	f8d6 10e4 	ldr.w	r1, [r6, #228]	; 0xe4
 8006380:	f896 20e8 	ldrb.w	r2, [r6, #232]	; 0xe8
		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8006384:	4683      	mov	fp, r0
		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8006386:	4630      	mov	r0, r6
 8006388:	f7ff fbde 	bl	8005b48 <VL53L0X_calc_timeout_mclks>
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800638c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800638e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
		if (finalRangeVcselPCLKS == 8)
 8006392:	2c08      	cmp	r4, #8
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8006394:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8006398:	fb04 f803 	mul.w	r8, r4, r3
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800639c:	f508 4800 	add.w	r8, r8, #32768	; 0x8000
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
		peakVcselDuration_us *= cPllPeriod_ps;
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80063a0:	f103 0380 	add.w	r3, r3, #128	; 0x80

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 80063a4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
			vcselWidth = 2;
 80063a8:	bf14      	ite	ne
 80063aa:	2103      	movne	r1, #3
 80063ac:	2102      	moveq	r1, #2
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
 80063ae:	ea5f 4e18 	movs.w	lr, r8, lsr #16
		totalSignalRate_mcps <<= 8;
 80063b2:	9204      	str	r2, [sp, #16]
 80063b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80063b6:	4a54      	ldr	r2, [pc, #336]	; (8006508 <VL53L0X_calc_sigma_estimate+0x1c8>)
	if (peakSignalRate_kcps == 0) {
 80063b8:	d109      	bne.n	80063ce <VL53L0X_calc_sigma_estimate+0x8e>
		*pSigmaEstimate = cSigmaEstMax;
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
		*pDmax_mm = 0;
 80063ba:	9b05      	ldr	r3, [sp, #20]
		*pSigmaEstimate = cSigmaEstMax;
 80063bc:	f8ca 2000 	str.w	r2, [sl]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 80063c0:	f8c6 213c 	str.w	r2, [r6, #316]	; 0x13c
		*pDmax_mm = 0;
 80063c4:	601d      	str	r5, [r3, #0]
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80063c6:	4628      	mov	r0, r5
 80063c8:	b00d      	add	sp, #52	; 0x34
 80063ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 80063ce:	4458      	add	r0, fp
		peakVcselDuration_us = vcselWidth * 2048 *
 80063d0:	02c0      	lsls	r0, r0, #11
 80063d2:	4341      	muls	r1, r0
		peakVcselDuration_us *= cPllPeriod_ps;
 80063d4:	f240 6b77 	movw	fp, #1655	; 0x677
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80063d8:	f501 71fa 	add.w	r1, r1, #500	; 0x1f4
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80063dc:	0a1b      	lsrs	r3, r3, #8
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80063de:	fbb1 f1f4 	udiv	r1, r1, r4
		peakVcselDuration_us *= cPllPeriod_ps;
 80063e2:	fb0b fb01 	mul.w	fp, fp, r1
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80063e6:	f50b 7bfa 	add.w	fp, fp, #500	; 0x1f4
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 80063ea:	4948      	ldr	r1, [pc, #288]	; (800650c <VL53L0X_calc_sigma_estimate+0x1cc>)
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80063ec:	fbbb fbf4 	udiv	fp, fp, r4
		vcselTotalEventsRtn = totalSignalRate_mcps *
 80063f0:	fb0b f303 	mul.w	r3, fp, r3
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 80063f4:	3380      	adds	r3, #128	; 0x80
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 80063f6:	4367      	muls	r7, r4
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80063f8:	fb04 f50c 	mul.w	r5, r4, ip
		if (vcselTotalEventsRtn < 1)
 80063fc:	0a1b      	lsrs	r3, r3, #8
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 80063fe:	ea07 0701 	and.w	r7, r7, r1
 8006402:	fbb7 fefe 	udiv	lr, r7, lr
 8006406:	4f42      	ldr	r7, [pc, #264]	; (8006510 <VL53L0X_calc_sigma_estimate+0x1d0>)
 8006408:	9209      	str	r2, [sp, #36]	; 0x24
			vcselTotalEventsRtn = 1;
 800640a:	bf08      	it	eq
 800640c:	2301      	moveq	r3, #1
 800640e:	f5b5 1f48 	cmp.w	r5, #3276800	; 0x320000
 8006412:	bf28      	it	cs
 8006414:	f44f 1548 	movcs.w	r5, #3276800	; 0x320000
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006418:	200c      	movs	r0, #12
 800641a:	45be      	cmp	lr, r7
 800641c:	bf28      	it	cs
 800641e:	46be      	movcs	lr, r7
 8006420:	4358      	muls	r0, r3
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8006422:	f44f 7716 	mov.w	r7, #600	; 0x258
 8006426:	fb07 f70e 	mul.w	r7, r7, lr
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800642a:	9108      	str	r1, [sp, #32]
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800642c:	f7ff f896 	bl	800555c <VL53L0X_isqrt>
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006430:	9908      	ldr	r1, [sp, #32]
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006432:	9007      	str	r0, [sp, #28]
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006434:	ea08 0801 	and.w	r8, r8, r1
 8006438:	eba8 0005 	sub.w	r0, r8, r5
			xTalkCompRate_kcps) + 500)/1000;
 800643c:	f505 75fa 	add.w	r5, r5, #500	; 0x1f4
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8006440:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 8006444:	4b33      	ldr	r3, [pc, #204]	; (8006514 <VL53L0X_calc_sigma_estimate+0x1d4>)
			xTalkCompRate_kcps) + 500)/1000;
 8006446:	44a8      	add	r8, r5
			xTalkCompRate_kcps) + 500)/1000;
 8006448:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800644c:	fbb8 f8f4 	udiv	r8, r8, r4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006450:	fbb0 f0f4 	udiv	r0, r0, r4
		diff1_mcps <<= 8;
 8006454:	0200      	lsls	r0, r0, #8
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8006456:	fbb0 f0f8 	udiv	r0, r0, r8
		xTalkCorrection <<= 8;
 800645a:	0205      	lsls	r5, r0, #8
		pwMult *= ((1 << 16) - xTalkCorrection);
 800645c:	f5c5 3580 	rsb	r5, r5, #65536	; 0x10000
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8006460:	4359      	muls	r1, r3
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8006462:	f241 235c 	movw	r3, #4700	; 0x125c
 8006466:	fbb1 f3f3 	udiv	r3, r1, r3
		pwMult *= ((1 << 16) - xTalkCorrection);
 800646a:	435d      	muls	r5, r3
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800646c:	f505 4500 	add.w	r5, r5, #32768	; 0x8000
 8006470:	0c2d      	lsrs	r5, r5, #16
		pwMult += (1 << 16);
 8006472:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
		pwMult >>= 1;
 8006476:	086d      	lsrs	r5, r5, #1
		pwMult = pwMult * pwMult;
 8006478:	436d      	muls	r5, r5
		pwMult >>= 14;
 800647a:	0bad      	lsrs	r5, r5, #14
		sqr1 = pwMult * sigmaEstimateP1;
 800647c:	f44f 7848 	mov.w	r8, #800	; 0x320
 8006480:	fb08 f005 	mul.w	r0, r8, r5
		sqr2 = (sqr2 + 0x8000) >> 16;
 8006484:	f507 4300 	add.w	r3, r7, #32768	; 0x8000
		sqr1 = (sqr1 + 0x8000) >> 16;
 8006488:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
		sqr2 = (sqr2 + 0x8000) >> 16;
 800648c:	0c1b      	lsrs	r3, r3, #16
		sqr2 *= sqr2;
 800648e:	435b      	muls	r3, r3
		sqr1 = (sqr1 + 0x8000) >> 16;
 8006490:	0c00      	lsrs	r0, r0, #16
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8006492:	fb00 3000 	mla	r0, r0, r0, r3
 8006496:	f7ff f861 	bl	800555c <VL53L0X_isqrt>
		sqrtResult_centi_ns <<= 16;
 800649a:	0400      	lsls	r0, r0, #16
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800649c:	2364      	movs	r3, #100	; 0x64
 800649e:	3032      	adds	r0, #50	; 0x32
 80064a0:	fbb0 f0f3 	udiv	r0, r0, r3
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 80064a4:	9b07      	ldr	r3, [sp, #28]
		sigmaEstRtn		 += 5000;
 80064a6:	f640 31b5 	movw	r1, #2997	; 0xbb5
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 80064aa:	005b      	lsls	r3, r3, #1
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 80064ac:	fbb0 f0f3 	udiv	r0, r0, r3
		sigmaEstRtn		 += 5000;
 80064b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80064b4:	fb01 3000 	mla	r0, r1, r0, r3
		sigmaEstRtn		 /= 10000;
 80064b8:	f242 7310 	movw	r3, #10000	; 0x2710
 80064bc:	fbb0 f0f3 	udiv	r0, r0, r3
 80064c0:	f5b0 4f70 	cmp.w	r0, #61440	; 0xf000
 80064c4:	bf28      	it	cs
 80064c6:	f44f 4070 	movcs.w	r0, #61440	; 0xf000
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 80064ca:	f241 1304 	movw	r3, #4356	; 0x1104
 80064ce:	fb00 3000 	mla	r0, r0, r0, r3
 80064d2:	f7ff f843 	bl	800555c <VL53L0X_isqrt>
 80064d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
		Status = VL53L0X_calc_dmax(
 80064d8:	9b05      	ldr	r3, [sp, #20]
 80064da:	9303      	str	r3, [sp, #12]
		sigmaEstimate	 = 1000 * sqrtResult;
 80064dc:	4360      	muls	r0, r4
 80064de:	4282      	cmp	r2, r0
 80064e0:	bf28      	it	cs
 80064e2:	4602      	movcs	r2, r0
		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 80064e4:	f8ca 2000 	str.w	r2, [sl]
		Status = VL53L0X_calc_dmax(
 80064e8:	462b      	mov	r3, r5
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 80064ea:	f8c6 213c 	str.w	r2, [r6, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 80064ee:	f8cd b008 	str.w	fp, [sp, #8]
 80064f2:	9701      	str	r7, [sp, #4]
 80064f4:	f8cd 8000 	str.w	r8, [sp]
 80064f8:	9a06      	ldr	r2, [sp, #24]
 80064fa:	9904      	ldr	r1, [sp, #16]
 80064fc:	4630      	mov	r0, r6
 80064fe:	f7ff feb9 	bl	8006274 <VL53L0X_calc_dmax>
 8006502:	4605      	mov	r5, r0
 8006504:	e75f      	b.n	80063c6 <VL53L0X_calc_sigma_estimate+0x86>
 8006506:	bf00      	nop
 8006508:	028f87ae 	.word	0x028f87ae
 800650c:	ffff0000 	.word	0xffff0000
 8006510:	00666666 	.word	0x00666666
 8006514:	0006999a 	.word	0x0006999a

08006518 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800651c:	b08b      	sub	sp, #44	; 0x2c
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800651e:	ea4f 09d1 	mov.w	r9, r1, lsr #3
{
 8006522:	469b      	mov	fp, r3
	uint8_t SigmaLimitCheckEnable = 0;
 8006524:	2300      	movs	r3, #0
 8006526:	f88d 300e 	strb.w	r3, [sp, #14]
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800652a:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800652e:	f88d 3010 	strb.w	r3, [sp, #16]
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8006532:	f88d 3011 	strb.w	r3, [sp, #17]
	uint16_t tmpWord = 0;
 8006536:	f8ad 3012 	strh.w	r3, [sp, #18]
	uint32_t Dmax_mm = 0;
 800653a:	9309      	str	r3, [sp, #36]	; 0x24
	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800653c:	f009 070f 	and.w	r7, r9, #15

	if (DeviceRangeStatusInternal == 0 ||
 8006540:	f24f 03a1 	movw	r3, #61601	; 0xf0a1
 8006544:	40fb      	lsrs	r3, r7
{
 8006546:	9201      	str	r2, [sp, #4]
		DeviceRangeStatusInternal == 12 ||
		DeviceRangeStatusInternal == 13 ||
		DeviceRangeStatusInternal == 14 ||
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8006548:	f003 0301 	and.w	r3, r3, #1
		NoneFlag = 0;
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800654c:	2201      	movs	r2, #1
 800654e:	21ff      	movs	r1, #255	; 0xff
{
 8006550:	4605      	mov	r5, r0
 8006552:	9e15      	ldr	r6, [sp, #84]	; 0x54
		NoneFlag = 1;
 8006554:	9300      	str	r3, [sp, #0]
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006556:	f000 f9ed 	bl	8006934 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 800655a:	b928      	cbnz	r0, 8006568 <VL53L0X_get_pal_range_status+0x50>
		Status = VL53L0X_RdWord(Dev,
 800655c:	f10d 0212 	add.w	r2, sp, #18
 8006560:	21b6      	movs	r1, #182	; 0xb6
 8006562:	4628      	mov	r0, r5
 8006564:	f000 f9a0 	bl	80068a8 <VL53L0X_RdWord>
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8006568:	f8bd a012 	ldrh.w	sl, [sp, #18]
 800656c:	ea4f 2a4a 	mov.w	sl, sl, lsl #9

	if (Status == VL53L0X_ERROR_NONE)
 8006570:	b920      	cbnz	r0, 800657c <VL53L0X_get_pal_range_status+0x64>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006572:	4602      	mov	r2, r0
 8006574:	21ff      	movs	r1, #255	; 0xff
 8006576:	4628      	mov	r0, r5
 8006578:	f000 f9dc 	bl	8006934 <VL53L0X_WrByte>

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800657c:	f8c5 a144 	str.w	sl, [r5, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006580:	b928      	cbnz	r0, 800658e <VL53L0X_get_pal_range_status+0x76>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006582:	4601      	mov	r1, r0
 8006584:	f10d 020e 	add.w	r2, sp, #14
 8006588:	4628      	mov	r0, r5
 800658a:	f7fd ffb8 	bl	80044fe <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800658e:	f89d 400e 	ldrb.w	r4, [sp, #14]
 8006592:	b1d4      	cbz	r4, 80065ca <VL53L0X_get_pal_range_status+0xb2>
 8006594:	2800      	cmp	r0, #0
 8006596:	f040 8091 	bne.w	80066bc <VL53L0X_get_pal_range_status+0x1a4>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800659a:	ab09      	add	r3, sp, #36	; 0x24
 800659c:	aa05      	add	r2, sp, #20
 800659e:	9914      	ldr	r1, [sp, #80]	; 0x50
 80065a0:	4628      	mov	r0, r5
 80065a2:	f7ff fecd 	bl	8006340 <VL53L0X_calc_sigma_estimate>
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 80065a6:	2800      	cmp	r0, #0
 80065a8:	f040 8088 	bne.w	80066bc <VL53L0X_get_pal_range_status+0x1a4>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 80065ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80065ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065b0:	8153      	strh	r3, [r2, #10]

		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_GetLimitCheckValue(Dev,
 80065b2:	4601      	mov	r1, r0
 80065b4:	aa06      	add	r2, sp, #24
 80065b6:	4628      	mov	r0, r5
 80065b8:	f7fd ffdc 	bl	8004574 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 80065bc:	9c06      	ldr	r4, [sp, #24]
 80065be:	b124      	cbz	r4, 80065ca <VL53L0X_get_pal_range_status+0xb2>
	uint8_t SigmaLimitflag = 0;
 80065c0:	9b05      	ldr	r3, [sp, #20]
 80065c2:	429c      	cmp	r4, r3
 80065c4:	bf2c      	ite	cs
 80065c6:	2400      	movcs	r4, #0
 80065c8:	2401      	movcc	r4, #1

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80065ca:	b920      	cbnz	r0, 80065d6 <VL53L0X_get_pal_range_status+0xbe>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80065cc:	aa04      	add	r2, sp, #16
 80065ce:	2102      	movs	r1, #2
 80065d0:	4628      	mov	r0, r5
 80065d2:	f7fd ff94 	bl	80044fe <VL53L0X_GetLimitCheckEnable>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 80065d6:	f89d 8010 	ldrb.w	r8, [sp, #16]
 80065da:	f1b8 0f00 	cmp.w	r8, #0
 80065de:	d00f      	beq.n	8006600 <VL53L0X_get_pal_range_status+0xe8>
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d16f      	bne.n	80066c4 <VL53L0X_get_pal_range_status+0x1ac>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 80065e4:	aa07      	add	r2, sp, #28
 80065e6:	2102      	movs	r1, #2
 80065e8:	4628      	mov	r0, r5
 80065ea:	f7fd ffc3 	bl	8004574 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 80065ee:	9b07      	ldr	r3, [sp, #28]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d065      	beq.n	80066c0 <VL53L0X_get_pal_range_status+0x1a8>
	uint8_t SignalRefClipflag = 0;
 80065f4:	459a      	cmp	sl, r3
 80065f6:	bf94      	ite	ls
 80065f8:	f04f 0800 	movls.w	r8, #0
 80065fc:	f04f 0801 	movhi.w	r8, #1
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006600:	b928      	cbnz	r0, 800660e <VL53L0X_get_pal_range_status+0xf6>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006602:	f10d 0211 	add.w	r2, sp, #17
 8006606:	2103      	movs	r1, #3
 8006608:	4628      	mov	r0, r5
 800660a:	f7fd ff78 	bl	80044fe <VL53L0X_GetLimitCheckEnable>
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800660e:	f89d a011 	ldrb.w	sl, [sp, #17]
 8006612:	f1ba 0f00 	cmp.w	sl, #0
 8006616:	d016      	beq.n	8006646 <VL53L0X_get_pal_range_status+0x12e>
 8006618:	2800      	cmp	r0, #0
 800661a:	d17c      	bne.n	8006716 <VL53L0X_get_pal_range_status+0x1fe>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800661c:	f1bb 0f00 	cmp.w	fp, #0
 8006620:	d003      	beq.n	800662a <VL53L0X_get_pal_range_status+0x112>
			SignalRatePerSpad = 0;
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8006622:	9b01      	ldr	r3, [sp, #4]
 8006624:	021b      	lsls	r3, r3, #8
 8006626:	fbb3 fbfb 	udiv	fp, r3, fp
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800662a:	aa08      	add	r2, sp, #32
 800662c:	2103      	movs	r1, #3
 800662e:	4628      	mov	r0, r5
 8006630:	f7fd ffa0 	bl	8004574 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8006634:	9a08      	ldr	r2, [sp, #32]
 8006636:	2a00      	cmp	r2, #0
 8006638:	d047      	beq.n	80066ca <VL53L0X_get_pal_range_status+0x1b2>
	uint8_t RangeIgnoreThresholdflag = 0;
 800663a:	4593      	cmp	fp, r2
 800663c:	bf2c      	ite	cs
 800663e:	f04f 0a00 	movcs.w	sl, #0
 8006642:	f04f 0a01 	movcc.w	sl, #1
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006646:	b920      	cbnz	r0, 8006652 <VL53L0X_get_pal_range_status+0x13a>
		if (NoneFlag == 1) {
 8006648:	9b00      	ldr	r3, [sp, #0]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d03f      	beq.n	80066ce <VL53L0X_get_pal_range_status+0x1b6>
			*pPalRangeStatus = 255;	 /* NONE */
 800664e:	22ff      	movs	r2, #255	; 0xff
			*pPalRangeStatus = 3;  /* Min range */
		} else if (DeviceRangeStatusInternal == 4 ||
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
		} else if (SigmaLimitflag == 1) {
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8006650:	7032      	strb	r2, [r6, #0]
			*pPalRangeStatus = 0; /* Range Valid */
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8006652:	7832      	ldrb	r2, [r6, #0]
 8006654:	b90a      	cbnz	r2, 800665a <VL53L0X_get_pal_range_status+0x142>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8006656:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006658:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800665a:	f10d 020f 	add.w	r2, sp, #15
 800665e:	2101      	movs	r1, #1
 8006660:	4628      	mov	r0, r5
 8006662:	f7fd ff4c 	bl	80044fe <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8006666:	bb30      	cbnz	r0, 80066b6 <VL53L0X_get_pal_range_status+0x19e>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8006668:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800666c:	2a00      	cmp	r2, #0
 800666e:	bf08      	it	eq
 8006670:	2401      	moveq	r4, #1
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8006672:	2f04      	cmp	r7, #4
 8006674:	bf1d      	ittte	ne
 8006676:	f89d 200f 	ldrbne.w	r2, [sp, #15]
 800667a:	fab2 f282 	clzne	r2, r2
 800667e:	0952      	lsrne	r2, r2, #5
 8006680:	2201      	moveq	r2, #1
				(SignalRateFinalRangeLimitCheckEnable == 0))
			Temp8 = 1;
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006682:	f885 202f 	strb.w	r2, [r5, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8006686:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800668a:	2a00      	cmp	r2, #0
 800668c:	bf08      	it	eq
 800668e:	f04f 0801 	moveq.w	r8, #1
					(SignalRefClipflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006692:	f008 0301 	and.w	r3, r8, #1
 8006696:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800669a:	f89d 3011 	ldrb.w	r3, [sp, #17]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	bf08      	it	eq
 80066a2:	f04f 0a01 	moveq.w	sl, #1
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80066a6:	f004 0401 	and.w	r4, r4, #1
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80066aa:	f00a 0a01 	and.w	sl, sl, #1
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80066ae:	f885 402e 	strb.w	r4, [r5, #46]	; 0x2e
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80066b2:	f885 a031 	strb.w	sl, [r5, #49]	; 0x31
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
 80066b6:	b00b      	add	sp, #44	; 0x2c
 80066b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066bc:	2400      	movs	r4, #0
 80066be:	e78a      	b.n	80065d6 <VL53L0X_get_pal_range_status+0xbe>
	uint8_t SignalRefClipflag = 0;
 80066c0:	4698      	mov	r8, r3
 80066c2:	e79d      	b.n	8006600 <VL53L0X_get_pal_range_status+0xe8>
 80066c4:	f04f 0800 	mov.w	r8, #0
 80066c8:	e7a1      	b.n	800660e <VL53L0X_get_pal_range_status+0xf6>
	uint8_t RangeIgnoreThresholdflag = 0;
 80066ca:	4692      	mov	sl, r2
 80066cc:	e7bb      	b.n	8006646 <VL53L0X_get_pal_range_status+0x12e>
		} else if (DeviceRangeStatusInternal == 1 ||
 80066ce:	1e7a      	subs	r2, r7, #1
 80066d0:	2a02      	cmp	r2, #2
 80066d2:	d801      	bhi.n	80066d8 <VL53L0X_get_pal_range_status+0x1c0>
			*pPalRangeStatus = 5; /* HW fail */
 80066d4:	2205      	movs	r2, #5
 80066d6:	e7bb      	b.n	8006650 <VL53L0X_get_pal_range_status+0x138>
		} else if (DeviceRangeStatusInternal == 6 ||
 80066d8:	2f06      	cmp	r7, #6
 80066da:	d001      	beq.n	80066e0 <VL53L0X_get_pal_range_status+0x1c8>
 80066dc:	2f09      	cmp	r7, #9
 80066de:	d101      	bne.n	80066e4 <VL53L0X_get_pal_range_status+0x1cc>
			*pPalRangeStatus = 4;  /* Phase fail */
 80066e0:	2204      	movs	r2, #4
 80066e2:	e7b5      	b.n	8006650 <VL53L0X_get_pal_range_status+0x138>
		} else if (DeviceRangeStatusInternal == 8 ||
 80066e4:	f009 090d 	and.w	r9, r9, #13
 80066e8:	f1b9 0f08 	cmp.w	r9, #8
 80066ec:	d002      	beq.n	80066f4 <VL53L0X_get_pal_range_status+0x1dc>
					DeviceRangeStatusInternal == 10 ||
 80066ee:	f1b8 0f01 	cmp.w	r8, #1
 80066f2:	d101      	bne.n	80066f8 <VL53L0X_get_pal_range_status+0x1e0>
			*pPalRangeStatus = 3;  /* Min range */
 80066f4:	2203      	movs	r2, #3
 80066f6:	e7ab      	b.n	8006650 <VL53L0X_get_pal_range_status+0x138>
		} else if (DeviceRangeStatusInternal == 4 ||
 80066f8:	2f04      	cmp	r7, #4
 80066fa:	d002      	beq.n	8006702 <VL53L0X_get_pal_range_status+0x1ea>
 80066fc:	f1ba 0f01 	cmp.w	sl, #1
 8006700:	d101      	bne.n	8006706 <VL53L0X_get_pal_range_status+0x1ee>
			*pPalRangeStatus = 2;  /* Signal Fail */
 8006702:	2202      	movs	r2, #2
 8006704:	e7a4      	b.n	8006650 <VL53L0X_get_pal_range_status+0x138>
		} else if (SigmaLimitflag == 1) {
 8006706:	2c01      	cmp	r4, #1
 8006708:	d101      	bne.n	800670e <VL53L0X_get_pal_range_status+0x1f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800670a:	2201      	movs	r2, #1
 800670c:	e7a0      	b.n	8006650 <VL53L0X_get_pal_range_status+0x138>
			*pPalRangeStatus = 0; /* Range Valid */
 800670e:	2200      	movs	r2, #0
 8006710:	7032      	strb	r2, [r6, #0]
 8006712:	46a2      	mov	sl, r4
 8006714:	e79d      	b.n	8006652 <VL53L0X_get_pal_range_status+0x13a>
	uint8_t RangeIgnoreThresholdflag = 0;
 8006716:	f04f 0a00 	mov.w	sl, #0
 800671a:	e79a      	b.n	8006652 <VL53L0X_get_pal_range_status+0x13a>

0800671c <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800671c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800671e:	460f      	mov	r7, r1
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 8006720:	2102      	movs	r1, #2
{
 8006722:	4606      	mov	r6, r0
 8006724:	4614      	mov	r4, r2
	Status = VL53L0X_get_info_from_device(Dev, 2);
 8006726:	f7fe ff4f 	bl	80055c8 <VL53L0X_get_info_from_device>

	if (Status == VL53L0X_ERROR_NONE) {
 800672a:	4605      	mov	r5, r0
 800672c:	b940      	cbnz	r0, 8006740 <VL53L0X_check_part_used+0x24>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);

	if (ModuleIdInt == 0) {
 800672e:	f896 30f1 	ldrb.w	r3, [r6, #241]	; 0xf1
 8006732:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8006736:	b92b      	cbnz	r3, 8006744 <VL53L0X_check_part_used+0x28>
		*Revision = 0;
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8006738:	4905      	ldr	r1, [pc, #20]	; (8006750 <VL53L0X_check_part_used+0x34>)
		*Revision = 0;
 800673a:	703d      	strb	r5, [r7, #0]
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800673c:	f001 fd6b 	bl	8008216 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8006740:	4628      	mov	r0, r5
 8006742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 8006744:	f896 30f2 	ldrb.w	r3, [r6, #242]	; 0xf2
 8006748:	703b      	strb	r3, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800674a:	f106 01f3 	add.w	r1, r6, #243	; 0xf3
 800674e:	e7f5      	b.n	800673c <VL53L0X_check_part_used+0x20>
 8006750:	0800a5aa 	.word	0x0800a5aa

08006754 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8006754:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006756:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8006758:	460a      	mov	r2, r1
 800675a:	f10d 0107 	add.w	r1, sp, #7
{
 800675e:	4605      	mov	r5, r0
	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8006760:	f7ff ffdc 	bl	800671c <VL53L0X_check_part_used>

	if (Status == VL53L0X_ERROR_NONE) {
 8006764:	bb00      	cbnz	r0, 80067a8 <VL53L0X_get_device_info+0x54>
		if (Revision == 0) {
 8006766:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800676a:	b9fb      	cbnz	r3, 80067ac <VL53L0X_get_device_info+0x58>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800676c:	4915      	ldr	r1, [pc, #84]	; (80067c4 <VL53L0X_get_device_info+0x70>)
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800676e:	4620      	mov	r0, r4
 8006770:	f001 fd51 	bl	8008216 <strcpy>
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 8006774:	4914      	ldr	r1, [pc, #80]	; (80067c8 <VL53L0X_get_device_info+0x74>)
 8006776:	f104 0020 	add.w	r0, r4, #32
 800677a:	f001 fd4c 	bl	8008216 <strcpy>
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800677e:	f104 0260 	add.w	r2, r4, #96	; 0x60
 8006782:	21c0      	movs	r1, #192	; 0xc0
 8006784:	4628      	mov	r0, r5
 8006786:	f000 f846 	bl	8006816 <VL53L0X_RdByte>
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800678a:	b968      	cbnz	r0, 80067a8 <VL53L0X_get_device_info+0x54>
		Status = VL53L0X_RdByte(Dev,
 800678c:	f10d 0206 	add.w	r2, sp, #6
 8006790:	21c2      	movs	r1, #194	; 0xc2
 8006792:	4628      	mov	r0, r5
 8006794:	f000 f83f 	bl	8006816 <VL53L0X_RdByte>
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 8006798:	2301      	movs	r3, #1
 800679a:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800679e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80067a2:	091b      	lsrs	r3, r3, #4
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 80067a4:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
	}

	return Status;
}
 80067a8:	b003      	add	sp, #12
 80067aa:	bd30      	pop	{r4, r5, pc}
		} else if ((Revision <= 34) && (Revision != 32)) {
 80067ac:	2b22      	cmp	r3, #34	; 0x22
 80067ae:	d803      	bhi.n	80067b8 <VL53L0X_get_device_info+0x64>
 80067b0:	2b20      	cmp	r3, #32
 80067b2:	d003      	beq.n	80067bc <VL53L0X_get_device_info+0x68>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80067b4:	4905      	ldr	r1, [pc, #20]	; (80067cc <VL53L0X_get_device_info+0x78>)
 80067b6:	e7da      	b.n	800676e <VL53L0X_get_device_info+0x1a>
		} else if (Revision < 39) {
 80067b8:	2b26      	cmp	r3, #38	; 0x26
 80067ba:	d801      	bhi.n	80067c0 <VL53L0X_get_device_info+0x6c>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80067bc:	4904      	ldr	r1, [pc, #16]	; (80067d0 <VL53L0X_get_device_info+0x7c>)
 80067be:	e7d6      	b.n	800676e <VL53L0X_get_device_info+0x1a>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80067c0:	4904      	ldr	r1, [pc, #16]	; (80067d4 <VL53L0X_get_device_info+0x80>)
 80067c2:	e7d4      	b.n	800676e <VL53L0X_get_device_info+0x1a>
 80067c4:	0800a411 	.word	0x0800a411
 80067c8:	0800a44a 	.word	0x0800a44a
 80067cc:	0800a41d 	.word	0x0800a41d
 80067d0:	0800a429 	.word	0x0800a429
 80067d4:	0800a435 	.word	0x0800a435

080067d8 <_I2CWrite>:
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
    
int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80067d8:	b513      	push	{r0, r1, r4, lr}
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80067da:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 80067de:	f890 415c 	ldrb.w	r4, [r0, #348]	; 0x15c
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
 80067e8:	b293      	uxth	r3, r2
 80067ea:	460a      	mov	r2, r1
 80067ec:	4621      	mov	r1, r4
 80067ee:	f7fb fccd 	bl	800218c <HAL_I2C_Master_Transmit>
    
    return status;
}
 80067f2:	b002      	add	sp, #8
 80067f4:	bd10      	pop	{r4, pc}

080067f6 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80067f6:	b513      	push	{r0, r1, r4, lr}
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80067f8:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 80067fc:	f890 415c 	ldrb.w	r4, [r0, #348]	; 0x15c
 8006800:	9300      	str	r3, [sp, #0]
 8006802:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
 8006806:	b293      	uxth	r3, r2
 8006808:	460a      	mov	r2, r1
 800680a:	f044 0101 	orr.w	r1, r4, #1
 800680e:	f7fb fd51 	bl	80022b4 <HAL_I2C_Master_Receive>
    
    return status;
}
 8006812:	b002      	add	sp, #8
 8006814:	bd10      	pop	{r4, pc}

08006816 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8006816:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006818:	ab02      	add	r3, sp, #8
 800681a:	4615      	mov	r5, r2
 800681c:	f803 1d01 	strb.w	r1, [r3, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 8006820:	2201      	movs	r2, #1
 8006822:	4619      	mov	r1, r3
VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8006824:	4604      	mov	r4, r0
    status_int = _I2CWrite(Dev, &index, 1);
 8006826:	f7ff ffd7 	bl	80067d8 <_I2CWrite>
    
    if( status_int ){
 800682a:	b928      	cbnz	r0, 8006838 <VL53L0X_RdByte+0x22>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, data, 1);
 800682c:	2201      	movs	r2, #1
 800682e:	4629      	mov	r1, r5
 8006830:	4620      	mov	r0, r4
 8006832:	f7ff ffe0 	bl	80067f6 <_I2CRead>
    
    if (status_int != 0) {
 8006836:	b108      	cbz	r0, 800683c <VL53L0X_RdByte+0x26>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8006838:	f06f 0013 	mvn.w	r0, #19
    }
done:
    return Status;
}
 800683c:	b003      	add	sp, #12
 800683e:	bd30      	pop	{r4, r5, pc}

08006840 <VL53L0X_WriteMulti>:
// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    
    if (count > sizeof(_I2CBuffer) - 1) {
 8006840:	2b3f      	cmp	r3, #63	; 0x3f
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8006842:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006844:	460f      	mov	r7, r1
 8006846:	4606      	mov	r6, r0
 8006848:	4611      	mov	r1, r2
 800684a:	461c      	mov	r4, r3
    if (count > sizeof(_I2CBuffer) - 1) {
 800684c:	d811      	bhi.n	8006872 <VL53L0X_WriteMulti+0x32>
        return VL53L0X_ERROR_INVALID_PARAMS;
    }
    
    _I2CBuffer[0] = index;
 800684e:	4d0a      	ldr	r5, [pc, #40]	; (8006878 <VL53L0X_WriteMulti+0x38>)
 8006850:	4628      	mov	r0, r5
    memcpy(&_I2CBuffer[1], pdata, count);
 8006852:	461a      	mov	r2, r3
    _I2CBuffer[0] = index;
 8006854:	f800 7b01 	strb.w	r7, [r0], #1
    memcpy(&_I2CBuffer[1], pdata, count);
 8006858:	f000 ffc6 	bl	80077e8 <memcpy>
    
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800685c:	1c62      	adds	r2, r4, #1
 800685e:	4629      	mov	r1, r5
 8006860:	4630      	mov	r0, r6
 8006862:	f7ff ffb9 	bl	80067d8 <_I2CWrite>
    
    if (status_int != 0) {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8006866:	2800      	cmp	r0, #0
 8006868:	bf0c      	ite	eq
 800686a:	2000      	moveq	r0, #0
 800686c:	f06f 0013 	mvnne.w	r0, #19
 8006870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return VL53L0X_ERROR_INVALID_PARAMS;
 8006872:	f06f 0003 	mvn.w	r0, #3
    }
    
    return Status;
}
 8006876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006878:	2000081c 	.word	0x2000081c

0800687c <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800687c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800687e:	ac02      	add	r4, sp, #8
 8006880:	4616      	mov	r6, r2
 8006882:	f804 1d01 	strb.w	r1, [r4, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;
    
    status_int = _I2CWrite(Dev, &index, 1);
 8006886:	2201      	movs	r2, #1
 8006888:	4621      	mov	r1, r4
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800688a:	4605      	mov	r5, r0
 800688c:	461f      	mov	r7, r3
    status_int = _I2CWrite(Dev, &index, 1);
 800688e:	f7ff ffa3 	bl	80067d8 <_I2CWrite>
    
    if (status_int != 0) {
 8006892:	b928      	cbnz	r0, 80068a0 <VL53L0X_ReadMulti+0x24>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, pdata, count);
 8006894:	463a      	mov	r2, r7
 8006896:	4631      	mov	r1, r6
 8006898:	4628      	mov	r0, r5
 800689a:	f7ff ffac 	bl	80067f6 <_I2CRead>
    
    if (status_int != 0) {
 800689e:	b108      	cbz	r0, 80068a4 <VL53L0X_ReadMulti+0x28>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80068a0:	f06f 0013 	mvn.w	r0, #19
    }
done:
    return Status;
}
 80068a4:	b003      	add	sp, #12
 80068a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080068a8 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80068a8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80068aa:	ab02      	add	r3, sp, #8
 80068ac:	4615      	mov	r5, r2
 80068ae:	f803 1d01 	strb.w	r1, [r3, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 80068b2:	2201      	movs	r2, #1
 80068b4:	4619      	mov	r1, r3
VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80068b6:	4606      	mov	r6, r0
    status_int = _I2CWrite(Dev, &index, 1);
 80068b8:	f7ff ff8e 	bl	80067d8 <_I2CWrite>

    if( status_int ){
 80068bc:	b118      	cbz	r0, 80068c6 <VL53L0X_RdWord+0x1e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80068be:	f06f 0013 	mvn.w	r0, #19
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
done:
    return Status;
}
 80068c2:	b002      	add	sp, #8
 80068c4:	bd70      	pop	{r4, r5, r6, pc}
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80068c6:	4c07      	ldr	r4, [pc, #28]	; (80068e4 <VL53L0X_RdWord+0x3c>)
 80068c8:	2202      	movs	r2, #2
 80068ca:	4621      	mov	r1, r4
 80068cc:	4630      	mov	r0, r6
 80068ce:	f7ff ff92 	bl	80067f6 <_I2CRead>
    if (status_int != 0) {
 80068d2:	2800      	cmp	r0, #0
 80068d4:	d1f3      	bne.n	80068be <VL53L0X_RdWord+0x16>
    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80068d6:	7822      	ldrb	r2, [r4, #0]
 80068d8:	7863      	ldrb	r3, [r4, #1]
 80068da:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80068de:	802b      	strh	r3, [r5, #0]
 80068e0:	e7ef      	b.n	80068c2 <VL53L0X_RdWord+0x1a>
 80068e2:	bf00      	nop
 80068e4:	2000081c 	.word	0x2000081c

080068e8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 80068e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80068ea:	ab02      	add	r3, sp, #8
 80068ec:	4615      	mov	r5, r2
 80068ee:	f803 1d01 	strb.w	r1, [r3, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 80068f2:	2201      	movs	r2, #1
 80068f4:	4619      	mov	r1, r3
VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 80068f6:	4606      	mov	r6, r0
    status_int = _I2CWrite(Dev, &index, 1);
 80068f8:	f7ff ff6e 	bl	80067d8 <_I2CWrite>
    
    if (status_int != 0) {
 80068fc:	b118      	cbz	r0, 8006906 <VL53L0X_RdDWord+0x1e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80068fe:	f06f 0013 	mvn.w	r0, #19

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];

done:
    return Status;
}
 8006902:	b002      	add	sp, #8
 8006904:	bd70      	pop	{r4, r5, r6, pc}
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8006906:	4c0a      	ldr	r4, [pc, #40]	; (8006930 <VL53L0X_RdDWord+0x48>)
 8006908:	2204      	movs	r2, #4
 800690a:	4621      	mov	r1, r4
 800690c:	4630      	mov	r0, r6
 800690e:	f7ff ff72 	bl	80067f6 <_I2CRead>
    if (status_int != 0) {
 8006912:	2800      	cmp	r0, #0
 8006914:	d1f3      	bne.n	80068fe <VL53L0X_RdDWord+0x16>
    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 8006916:	7863      	ldrb	r3, [r4, #1]
 8006918:	7822      	ldrb	r2, [r4, #0]
 800691a:	041b      	lsls	r3, r3, #16
 800691c:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8006920:	78e2      	ldrb	r2, [r4, #3]
 8006922:	4413      	add	r3, r2
 8006924:	78a2      	ldrb	r2, [r4, #2]
 8006926:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800692a:	602b      	str	r3, [r5, #0]
 800692c:	e7e9      	b.n	8006902 <VL53L0X_RdDWord+0x1a>
 800692e:	bf00      	nop
 8006930:	2000081c 	.word	0x2000081c

08006934 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8006934:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index;
 8006936:	4b06      	ldr	r3, [pc, #24]	; (8006950 <VL53L0X_WrByte+0x1c>)
 8006938:	7019      	strb	r1, [r3, #0]
    _I2CBuffer[1] = data;
 800693a:	705a      	strb	r2, [r3, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800693c:	4619      	mov	r1, r3
 800693e:	2202      	movs	r2, #2
 8006940:	f7ff ff4a 	bl	80067d8 <_I2CWrite>
    
    if (status_int != 0) {
 8006944:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
    
    return Status;
}
 8006946:	bf14      	ite	ne
 8006948:	f06f 0013 	mvnne.w	r0, #19
 800694c:	2000      	moveq	r0, #0
 800694e:	bd08      	pop	{r3, pc}
 8006950:	2000081c 	.word	0x2000081c

08006954 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8006954:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index;
 8006956:	4b07      	ldr	r3, [pc, #28]	; (8006974 <VL53L0X_WrWord+0x20>)
 8006958:	7019      	strb	r1, [r3, #0]
    _I2CBuffer[1] = data >> 8;
 800695a:	0a11      	lsrs	r1, r2, #8
 800695c:	7059      	strb	r1, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800695e:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8006960:	4619      	mov	r1, r3
 8006962:	2203      	movs	r2, #3
 8006964:	f7ff ff38 	bl	80067d8 <_I2CWrite>
    
    if (status_int != 0) {
 8006968:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
    
    return Status;
}
 800696a:	bf14      	ite	ne
 800696c:	f06f 0013 	mvnne.w	r0, #19
 8006970:	2000      	moveq	r0, #0
 8006972:	bd08      	pop	{r3, pc}
 8006974:	2000081c 	.word	0x2000081c

08006978 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8006978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800697a:	4615      	mov	r5, r2
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800697c:	f10d 0207 	add.w	r2, sp, #7
VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8006980:	4606      	mov	r6, r0
 8006982:	460f      	mov	r7, r1
 8006984:	461c      	mov	r4, r3
    Status = VL53L0X_RdByte(Dev, index, &data);
 8006986:	f7ff ff46 	bl	8006816 <VL53L0X_RdByte>
    
    if (Status) {
 800698a:	b948      	cbnz	r0, 80069a0 <VL53L0X_UpdateByte+0x28>
        goto done;
    }
    
    data = (data & AndData) | OrData;
 800698c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006990:	402a      	ands	r2, r5
 8006992:	4322      	orrs	r2, r4
    Status = VL53L0X_WrByte(Dev, index, data);
 8006994:	4639      	mov	r1, r7
 8006996:	4630      	mov	r0, r6
    data = (data & AndData) | OrData;
 8006998:	f88d 2007 	strb.w	r2, [sp, #7]
    Status = VL53L0X_WrByte(Dev, index, data);
 800699c:	f7ff ffca 	bl	8006934 <VL53L0X_WrByte>
done:
    return Status;
}
 80069a0:	b003      	add	sp, #12
 80069a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080069a4 <VL53L0X_PollingDelay>:
    }

    return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80069a4:	b508      	push	{r3, lr}
    VL53L0X_Error status = VL53L0X_ERROR_NONE;

    // do nothing
    VL53L0X_OsDelay();
 80069a6:	2002      	movs	r0, #2
 80069a8:	f7fa ff64 	bl	8001874 <HAL_Delay>
    return status;
}
 80069ac:	2000      	movs	r0, #0
 80069ae:	bd08      	pop	{r3, pc}

080069b0 <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(VL53L0X_Dev_t Dev)
{
 80069b0:	b084      	sub	sp, #16
 80069b2:	b507      	push	{r0, r1, r2, lr}
 80069b4:	f10d 0e10 	add.w	lr, sp, #16
 80069b8:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	uint32_t timingBudget = 33000;
	uint8_t preRangeVcselPeriod = 14;
	uint8_t finalRangeVcselPeriod = 10;

                          
  if( Dev.Present){
 80069bc:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d064      	beq.n	8006a8c <SetupSingleShot+0xdc>
    status=VL53L0X_StaticInit(&Dev);
 80069c2:	4670      	mov	r0, lr
 80069c4:	f7fe f934 	bl	8004c30 <VL53L0X_StaticInit>
    if( status ){
 80069c8:	b110      	cbz	r0, 80069d0 <SetupSingleShot+0x20>
      printf("VL53L0X_StaticInit failed\n");
 80069ca:	4833      	ldr	r0, [pc, #204]	; (8006a98 <SetupSingleShot+0xe8>)
 80069cc:	f001 fbe8 	bl	80081a0 <puts>
    }
    
    
    status = VL53L0X_PerformRefCalibration(&Dev, &VhvSettings, &PhaseCal);
 80069d0:	f10d 0202 	add.w	r2, sp, #2
 80069d4:	f10d 0101 	add.w	r1, sp, #1
 80069d8:	a804      	add	r0, sp, #16
 80069da:	f7fd fee9 	bl	80047b0 <VL53L0X_PerformRefCalibration>
    if( status ){
 80069de:	b110      	cbz	r0, 80069e6 <SetupSingleShot+0x36>
      printf("VL53L0X_PerformRefCalibration failed\n");
 80069e0:	482e      	ldr	r0, [pc, #184]	; (8006a9c <SetupSingleShot+0xec>)
 80069e2:	f001 fbdd 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_PerformRefSpadManagement(&Dev, &refSpadCount, &isApertureSpads);
 80069e6:	f10d 0203 	add.w	r2, sp, #3
 80069ea:	a901      	add	r1, sp, #4
 80069ec:	a804      	add	r0, sp, #16
 80069ee:	f7fe fa24 	bl	8004e3a <VL53L0X_PerformRefSpadManagement>
    if( status ){
 80069f2:	b110      	cbz	r0, 80069fa <SetupSingleShot+0x4a>
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 80069f4:	482a      	ldr	r0, [pc, #168]	; (8006aa0 <SetupSingleShot+0xf0>)
 80069f6:	f001 fbd3 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_SetDeviceMode(&Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING); // Setup in single ranging mode
 80069fa:	2100      	movs	r1, #0
 80069fc:	a804      	add	r0, sp, #16
 80069fe:	f7fd fc63 	bl	80042c8 <VL53L0X_SetDeviceMode>
    if( status ){
 8006a02:	b110      	cbz	r0, 8006a0a <SetupSingleShot+0x5a>
      printf("VL53L0X_SetDeviceMode failed\n");
 8006a04:	4827      	ldr	r0, [pc, #156]	; (8006aa4 <SetupSingleShot+0xf4>)
 8006a06:	f001 fbcb 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(&Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); // Enable Sigma limit
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	a804      	add	r0, sp, #16
 8006a10:	f7fd fd36 	bl	8004480 <VL53L0X_SetLimitCheckEnable>
    if( status ){
 8006a14:	b110      	cbz	r0, 8006a1c <SetupSingleShot+0x6c>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 8006a16:	4824      	ldr	r0, [pc, #144]	; (8006aa8 <SetupSingleShot+0xf8>)
 8006a18:	f001 fbc2 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(&Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); // Enable Signa limit
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	4611      	mov	r1, r2
 8006a20:	a804      	add	r0, sp, #16
 8006a22:	f7fd fd2d 	bl	8004480 <VL53L0X_SetLimitCheckEnable>
    if( status ){
 8006a26:	b110      	cbz	r0, 8006a2e <SetupSingleShot+0x7e>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 8006a28:	481f      	ldr	r0, [pc, #124]	; (8006aa8 <SetupSingleShot+0xf8>)
 8006a2a:	f001 fbb9 	bl	80081a0 <puts>
    sigmaLimit = (FixPoint1616_t)(60*65536);
    timingBudget = 33000;
    preRangeVcselPeriod = 18;
    finalRangeVcselPeriod = 14;
    
    status = VL53L0X_SetLimitCheckValue(&Dev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 8006a2e:	f641 1299 	movw	r2, #6553	; 0x1999
 8006a32:	2101      	movs	r1, #1
 8006a34:	a804      	add	r0, sp, #16
 8006a36:	f7fd fd70 	bl	800451a <VL53L0X_SetLimitCheckValue>
    
    if( status ){
 8006a3a:	b110      	cbz	r0, 8006a42 <SetupSingleShot+0x92>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 8006a3c:	481b      	ldr	r0, [pc, #108]	; (8006aac <SetupSingleShot+0xfc>)
 8006a3e:	f001 fbaf 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_SetLimitCheckValue(&Dev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 8006a42:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006a46:	2100      	movs	r1, #0
 8006a48:	a804      	add	r0, sp, #16
 8006a4a:	f7fd fd66 	bl	800451a <VL53L0X_SetLimitCheckValue>
    if( status ){
 8006a4e:	b110      	cbz	r0, 8006a56 <SetupSingleShot+0xa6>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 8006a50:	4816      	ldr	r0, [pc, #88]	; (8006aac <SetupSingleShot+0xfc>)
 8006a52:	f001 fba5 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&Dev,  timingBudget);
 8006a56:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8006a5a:	a804      	add	r0, sp, #16
 8006a5c:	f7fd fc50 	bl	8004300 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
    if( status ){
 8006a60:	b110      	cbz	r0, 8006a68 <SetupSingleShot+0xb8>
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 8006a62:	4813      	ldr	r0, [pc, #76]	; (8006ab0 <SetupSingleShot+0x100>)
 8006a64:	f001 fb9c 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(&Dev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 8006a68:	2212      	movs	r2, #18
 8006a6a:	2100      	movs	r1, #0
 8006a6c:	a804      	add	r0, sp, #16
 8006a6e:	f7fd fc49 	bl	8004304 <VL53L0X_SetVcselPulsePeriod>
    if( status ){
 8006a72:	b110      	cbz	r0, 8006a7a <SetupSingleShot+0xca>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 8006a74:	480f      	ldr	r0, [pc, #60]	; (8006ab4 <SetupSingleShot+0x104>)
 8006a76:	f001 fb93 	bl	80081a0 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(&Dev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 8006a7a:	220e      	movs	r2, #14
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	a804      	add	r0, sp, #16
 8006a80:	f7fd fc40 	bl	8004304 <VL53L0X_SetVcselPulsePeriod>
    if( status ){
 8006a84:	b110      	cbz	r0, 8006a8c <SetupSingleShot+0xdc>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 8006a86:	480b      	ldr	r0, [pc, #44]	; (8006ab4 <SetupSingleShot+0x104>)
 8006a88:	f001 fb8a 	bl	80081a0 <puts>
    }
    
    Dev.LeakyFirst=1;
  }
}
 8006a8c:	b003      	add	sp, #12
 8006a8e:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a92:	b004      	add	sp, #16
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	0800a452 	.word	0x0800a452
 8006a9c:	0800a46c 	.word	0x0800a46c
 8006aa0:	0800a491 	.word	0x0800a491
 8006aa4:	0800a4b9 	.word	0x0800a4b9
 8006aa8:	0800a4d6 	.word	0x0800a4d6
 8006aac:	0800a4f9 	.word	0x0800a4f9
 8006ab0:	0800a51b 	.word	0x0800a51b
 8006ab4:	0800a551 	.word	0x0800a551

08006ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aba:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006abc:	2414      	movs	r4, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006abe:	2244      	movs	r2, #68	; 0x44
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	a805      	add	r0, sp, #20
 8006ac4:	f000 fe9b 	bl	80077fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006ac8:	4622      	mov	r2, r4
 8006aca:	2100      	movs	r1, #0
 8006acc:	4668      	mov	r0, sp
 8006ace:	f000 fe96 	bl	80077fe <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	2288      	movs	r2, #136	; 0x88
 8006ad6:	a816      	add	r0, sp, #88	; 0x58
 8006ad8:	f000 fe91 	bl	80077fe <memset>

  /**Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8006adc:	f7fb fedc 	bl	8002898 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8006ae0:	4a22      	ldr	r2, [pc, #136]	; (8006b6c <SystemClock_Config+0xb4>)
 8006ae2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006ae6:	f023 0318 	bic.w	r3, r3, #24
 8006aea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006aee:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006af0:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006af2:	2602      	movs	r6, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8006af4:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006af6:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006af8:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
 8006afa:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006afc:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006afe:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLN = 40;
 8006b00:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006b02:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006b04:	950b      	str	r5, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006b06:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006b08:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006b0a:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006b0c:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006b0e:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006b10:	9614      	str	r6, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006b12:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006b14:	f7fc f822 	bl	8002b5c <HAL_RCC_OscConfig>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006b18:	220f      	movs	r2, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006b1a:	2104      	movs	r1, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006b1c:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006b1e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006b20:	e88d 000c 	stmia.w	sp, {r2, r3}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006b24:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006b26:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006b28:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006b2a:	f7fc fa3d 	bl	8002fa8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8006b2e:	4b10      	ldr	r3, [pc, #64]	; (8006b70 <SystemClock_Config+0xb8>)
 8006b30:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8006b32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006b36:	9331      	str	r3, [sp, #196]	; 0xc4
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8006b38:	2318      	movs	r3, #24
 8006b3a:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006b3c:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8006b3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006b42:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8006b44:	9424      	str	r4, [sp, #144]	; 0x90
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8006b46:	9426      	str	r4, [sp, #152]	; 0x98
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8006b48:	942b      	str	r4, [sp, #172]	; 0xac
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8006b4a:	9436      	str	r4, [sp, #216]	; 0xd8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8006b4c:	9517      	str	r5, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006b4e:	9518      	str	r5, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8006b50:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8006b52:	961b      	str	r6, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006b54:	961c      	str	r6, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006b56:	f7fc fbe9 	bl	800332c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006b5a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006b5e:	f7fb feab 	bl	80028b8 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
  /**Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8006b62:	f7fc fdcb 	bl	80036fc <HAL_RCCEx_EnableMSIPLLMode>
}
 8006b66:	b039      	add	sp, #228	; 0xe4
 8006b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40021000 	.word	0x40021000
 8006b70:	00012085 	.word	0x00012085

08006b74 <main>:
{
 8006b74:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8006b78:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8006b7a:	f7fa fe5d 	bl	8001838 <HAL_Init>
  SystemClock_Config();
 8006b7e:	f7ff ff9b 	bl	8006ab8 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b82:	2214      	movs	r2, #20
 8006b84:	2100      	movs	r1, #0
 8006b86:	a807      	add	r0, sp, #28
 8006b88:	f000 fe39 	bl	80077fe <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b8c:	4bb7      	ldr	r3, [pc, #732]	; (8006e6c <main+0x2f8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8006b8e:	48b8      	ldr	r0, [pc, #736]	; (8006e70 <main+0x2fc>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006b92:	f8df 9308 	ldr.w	r9, [pc, #776]	; 8006e9c <main+0x328>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b96:	f042 0210 	orr.w	r2, r2, #16
 8006b9a:	64da      	str	r2, [r3, #76]	; 0x4c
 8006b9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b9e:	f002 0210 	and.w	r2, r2, #16
 8006ba2:	9202      	str	r2, [sp, #8]
 8006ba4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ba6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ba8:	f042 0204 	orr.w	r2, r2, #4
 8006bac:	64da      	str	r2, [r3, #76]	; 0x4c
 8006bae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bb0:	f002 0204 	and.w	r2, r2, #4
 8006bb4:	9203      	str	r2, [sp, #12]
 8006bb6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bba:	f042 0201 	orr.w	r2, r2, #1
 8006bbe:	64da      	str	r2, [r3, #76]	; 0x4c
 8006bc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bc2:	f002 0201 	and.w	r2, r2, #1
 8006bc6:	9204      	str	r2, [sp, #16]
 8006bc8:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bcc:	f042 0202 	orr.w	r2, r2, #2
 8006bd0:	64da      	str	r2, [r3, #76]	; 0x4c
 8006bd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bd4:	f002 0202 	and.w	r2, r2, #2
 8006bd8:	9205      	str	r2, [sp, #20]
 8006bda:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bdc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bde:	f042 0208 	orr.w	r2, r2, #8
 8006be2:	64da      	str	r2, [r3, #76]	; 0x4c
 8006be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006be6:	f003 0308 	and.w	r3, r3, #8
 8006bea:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8006bec:	2200      	movs	r2, #0
 8006bee:	f240 1115 	movw	r1, #277	; 0x115
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bf2:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8006bf4:	f7fb f8ca 	bl	8001d8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f248 1104 	movw	r1, #33028	; 0x8104
 8006bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c02:	f7fb f8c3 	bl	8001d8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8006c06:	2200      	movs	r2, #0
 8006c08:	f24f 0134 	movw	r1, #61492	; 0xf034
 8006c0c:	4899      	ldr	r0, [pc, #612]	; (8006e74 <main+0x300>)
 8006c0e:	f7fb f8bd 	bl	8001d8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8006c12:	2200      	movs	r2, #0
 8006c14:	f243 0181 	movw	r1, #12417	; 0x3081
 8006c18:	4897      	ldr	r0, [pc, #604]	; (8006e78 <main+0x304>)
 8006c1a:	f7fb f8b7 	bl	8001d8c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006c24:	4895      	ldr	r0, [pc, #596]	; (8006e7c <main+0x308>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c26:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8006c28:	f7fb f8b0 	bl	8001d8c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c2c:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8006c2e:	f240 1315 	movw	r3, #277	; 0x115
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c32:	a907      	add	r1, sp, #28
 8006c34:	488e      	ldr	r0, [pc, #568]	; (8006e70 <main+0x2fc>)
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8006c36:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c38:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c3a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c3c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c3e:	f7fa ff2f 	bl	8001aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8006c42:	236a      	movs	r3, #106	; 0x6a
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c44:	a907      	add	r1, sp, #28
 8006c46:	488a      	ldr	r0, [pc, #552]	; (8006e70 <main+0x2fc>)
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8006c48:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006c4a:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c4e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c50:	f7fa ff26 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8006c54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c58:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8006c5a:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006c5c:	4b88      	ldr	r3, [pc, #544]	; (8006e80 <main+0x30c>)
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8006c5e:	4887      	ldr	r0, [pc, #540]	; (8006e7c <main+0x308>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006c60:	9308      	str	r3, [sp, #32]

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin 
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8006c62:	f04f 0a0b 	mov.w	sl, #11
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c66:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8006c68:	f7fa ff1a 	bl	8001aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 8006c6c:	233f      	movs	r3, #63	; 0x3f
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c6e:	a907      	add	r1, sp, #28
 8006c70:	4882      	ldr	r0, [pc, #520]	; (8006e7c <main+0x308>)
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 8006c72:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c74:	2602      	movs	r6, #2
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8006c76:	f04f 0b03 	mov.w	fp, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006c7a:	f04f 0808 	mov.w	r8, #8
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8006c7e:	f8cd a020 	str.w	sl, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c82:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c84:	f7fa ff0c 	bl	8001aa0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c88:	a907      	add	r1, sp, #28
 8006c8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8006c8e:	f8cd b01c 	str.w	fp, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c92:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c94:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006c98:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c9c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c9e:	f7fa feff 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8006ca2:	f248 1304 	movw	r3, #33028	; 0x8104
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ca6:	a907      	add	r1, sp, #28
 8006ca8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8006cac:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006cae:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cb0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cb2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cb4:	f7fa fef4 	bl	8001aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8006cb8:	a907      	add	r1, sp, #28
 8006cba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8006cbe:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cc2:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006cc4:	950b      	str	r5, [sp, #44]	; 0x2c

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8006cc6:	2710      	movs	r7, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cc8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cca:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8006ccc:	f7fa fee8 	bl	8001aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8006cd0:	a907      	add	r1, sp, #28
 8006cd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8006cd6:	f8cd a020 	str.w	sl, [sp, #32]
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8006cda:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cdc:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8006cde:	f7fa fedf 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8006ce2:	23e0      	movs	r3, #224	; 0xe0
 8006ce4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ce6:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006ce8:	2305      	movs	r3, #5
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006cee:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cf0:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cf2:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cf4:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cf8:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cfa:	f7fa fed1 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8006cfe:	a907      	add	r1, sp, #28
 8006d00:	485c      	ldr	r0, [pc, #368]	; (8006e74 <main+0x300>)
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8006d02:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006d04:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d08:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8006d0a:	f7fa fec9 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8006d0e:	a907      	add	r1, sp, #28
 8006d10:	4858      	ldr	r0, [pc, #352]	; (8006e74 <main+0x300>)
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8006d12:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8006d14:	f8cd a020 	str.w	sl, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d18:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8006d1a:	f7fa fec1 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8006d1e:	f24f 0234 	movw	r2, #61492	; 0xf034
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d22:	a907      	add	r1, sp, #28
 8006d24:	4853      	ldr	r0, [pc, #332]	; (8006e74 <main+0x300>)
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8006d26:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d28:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d2a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d2c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d2e:	f7fa feb7 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8006d32:	f64c 4204 	movw	r2, #52228	; 0xcc04
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d36:	a907      	add	r1, sp, #28
 8006d38:	484f      	ldr	r0, [pc, #316]	; (8006e78 <main+0x304>)
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8006d3a:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006d3c:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d40:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d42:	f7fa fead 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8006d46:	f243 0281 	movw	r2, #12417	; 0x3081
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d4a:	a907      	add	r1, sp, #28
 8006d4c:	484a      	ldr	r0, [pc, #296]	; (8006e78 <main+0x304>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8006d4e:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d50:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d52:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d54:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d56:	f7fa fea3 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8006d5a:	f44f 7210 	mov.w	r2, #576	; 0x240
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d5e:	a907      	add	r1, sp, #28
 8006d60:	4846      	ldr	r0, [pc, #280]	; (8006e7c <main+0x308>)
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8006d62:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d64:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d66:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d68:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d6a:	f7fa fe99 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8006d6e:	f44f 72c0 	mov.w	r2, #384	; 0x180
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d72:	a907      	add	r1, sp, #28
 8006d74:	4841      	ldr	r0, [pc, #260]	; (8006e7c <main+0x308>)
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8006d76:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006d78:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d7c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d7e:	f7fa fe8f 	bl	8001aa0 <HAL_GPIO_Init>
  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d82:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8006d84:	483c      	ldr	r0, [pc, #240]	; (8006e78 <main+0x304>)
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8006d86:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8006d88:	a907      	add	r1, sp, #28
  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006d8a:	f04f 0907 	mov.w	r9, #7
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d8e:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d90:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006d94:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d96:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8006d98:	f7fa fe82 	bl	8001aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8006d9c:	2378      	movs	r3, #120	; 0x78
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d9e:	a907      	add	r1, sp, #28
 8006da0:	4835      	ldr	r0, [pc, #212]	; (8006e78 <main+0x304>)
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8006da2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006da4:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006da6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006daa:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8006dae:	f44f 7a40 	mov.w	sl, #768	; 0x300
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006db2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006db4:	f7fa fe74 	bl	8001aa0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006db8:	2312      	movs	r3, #18
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dba:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dbe:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006dc0:	f04f 0b04 	mov.w	fp, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dc4:	482b      	ldr	r0, [pc, #172]	; (8006e74 <main+0x300>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006dc6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006dc8:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006dca:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8006dce:	f8cd a01c 	str.w	sl, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006dd2:	f7fa fe65 	bl	8001aa0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006dd6:	4622      	mov	r2, r4
 8006dd8:	4621      	mov	r1, r4
 8006dda:	2017      	movs	r0, #23
 8006ddc:	f7fa fd6a 	bl	80018b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006de0:	2017      	movs	r0, #23
 8006de2:	f7fa fd9b 	bl	800191c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006de6:	4621      	mov	r1, r4
 8006de8:	4622      	mov	r2, r4
 8006dea:	2028      	movs	r0, #40	; 0x28
 8006dec:	f7fa fd62 	bl	80018b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006df0:	2028      	movs	r0, #40	; 0x28
 8006df2:	f7fa fd93 	bl	800191c <HAL_NVIC_EnableIRQ>
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8006df6:	4823      	ldr	r0, [pc, #140]	; (8006e84 <main+0x310>)
 8006df8:	4b23      	ldr	r3, [pc, #140]	; (8006e88 <main+0x314>)
 8006dfa:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8006dfc:	f8c0 b020 	str.w	fp, [r0, #32]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8006e00:	f44f 7380 	mov.w	r3, #256	; 0x100
  hi2c2.Instance = I2C2;
 8006e04:	f8df b098 	ldr.w	fp, [pc, #152]	; 8006ea0 <main+0x32c>
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8006e08:	7105      	strb	r5, [r0, #4]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8006e0a:	60c6      	str	r6, [r0, #12]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8006e0c:	6183      	str	r3, [r0, #24]
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8006e0e:	6285      	str	r5, [r0, #40]	; 0x28
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8006e10:	6084      	str	r4, [r0, #8]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8006e12:	6104      	str	r4, [r0, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8006e14:	6144      	str	r4, [r0, #20]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8006e16:	61c4      	str	r4, [r0, #28]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8006e18:	6244      	str	r4, [r0, #36]	; 0x24
  hdfsdm1_channel1.Init.Offset = 0;
 8006e1a:	62c4      	str	r4, [r0, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8006e1c:	6304      	str	r4, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8006e1e:	f7fa fdcb 	bl	80019b8 <HAL_DFSDM_ChannelInit>
  hi2c2.Init.Timing = 0x10909CEC;
 8006e22:	4a1a      	ldr	r2, [pc, #104]	; (8006e8c <main+0x318>)
 8006e24:	4b1a      	ldr	r3, [pc, #104]	; (8006e90 <main+0x31c>)
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006e26:	f8cb 500c 	str.w	r5, [fp, #12]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006e2a:	4658      	mov	r0, fp
  hi2c2.Init.Timing = 0x10909CEC;
 8006e2c:	e88b 000c 	stmia.w	fp, {r2, r3}
  hi2c2.Init.OwnAddress1 = 0;
 8006e30:	f8cb 4008 	str.w	r4, [fp, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006e34:	f8cb 4010 	str.w	r4, [fp, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8006e38:	f8cb 4014 	str.w	r4, [fp, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006e3c:	f8cb 4018 	str.w	r4, [fp, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006e40:	f8cb 401c 	str.w	r4, [fp, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006e44:	f8cb 4020 	str.w	r4, [fp, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006e48:	f7fb f936 	bl	80020b8 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	4658      	mov	r0, fp
 8006e50:	f7fb fc3c 	bl	80026cc <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006e54:	4621      	mov	r1, r4
 8006e56:	4658      	mov	r0, fp
 8006e58:	f7fb fc5e 	bl	8002718 <HAL_I2CEx_ConfigDigitalFilter>
  hqspi.Init.ClockPrescaler = 255;
 8006e5c:	490d      	ldr	r1, [pc, #52]	; (8006e94 <main+0x320>)
  hqspi.Instance = QUADSPI;
 8006e5e:	480e      	ldr	r0, [pc, #56]	; (8006e98 <main+0x324>)
  hqspi.Init.ClockPrescaler = 255;
 8006e60:	23ff      	movs	r3, #255	; 0xff
 8006e62:	e880 000a 	stmia.w	r0, {r1, r3}
  hqspi.Init.FifoThreshold = 1;
 8006e66:	6085      	str	r5, [r0, #8]
  hqspi.Init.FlashSize = 1;
 8006e68:	6105      	str	r5, [r0, #16]
 8006e6a:	e01b      	b.n	8006ea4 <main+0x330>
 8006e6c:	40021000 	.word	0x40021000
 8006e70:	48001000 	.word	0x48001000
 8006e74:	48000400 	.word	0x48000400
 8006e78:	48000c00 	.word	0x48000c00
 8006e7c:	48000800 	.word	0x48000800
 8006e80:	10210000 	.word	0x10210000
 8006e84:	2000085c 	.word	0x2000085c
 8006e88:	40016020 	.word	0x40016020
 8006e8c:	40005800 	.word	0x40005800
 8006e90:	10909cec 	.word	0x10909cec
 8006e94:	a0001000 	.word	0xa0001000
 8006e98:	20000e80 	.word	0x20000e80
 8006e9c:	10110000 	.word	0x10110000
 8006ea0:	20000d14 	.word	0x20000d14
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8006ea4:	60c4      	str	r4, [r0, #12]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8006ea6:	6144      	str	r4, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8006ea8:	6184      	str	r4, [r0, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8006eaa:	f7fb fd69 	bl	8002980 <HAL_QSPI_Init>
  hspi3.Instance = SPI3;
 8006eae:	4843      	ldr	r0, [pc, #268]	; (8006fbc <main+0x448>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006eb0:	4b43      	ldr	r3, [pc, #268]	; (8006fc0 <main+0x44c>)
  hspi3.Init.CRCPolynomial = 7;
 8006eb2:	f8c0 902c 	str.w	r9, [r0, #44]	; 0x2c
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006eb6:	f44f 7582 	mov.w	r5, #260	; 0x104
 8006eba:	e880 0028 	stmia.w	r0, {r3, r5}
  huart1.Instance = USART1;
 8006ebe:	4d41      	ldr	r5, [pc, #260]	; (8006fc4 <main+0x450>)
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006ec0:	f8c0 8034 	str.w	r8, [r0, #52]	; 0x34
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006ec4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ec8:	6183      	str	r3, [r0, #24]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006eca:	6084      	str	r4, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8006ecc:	f8c0 a00c 	str.w	sl, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ed0:	6104      	str	r4, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006ed2:	6144      	str	r4, [r0, #20]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ed4:	61c4      	str	r4, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006ed6:	6204      	str	r4, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006ed8:	6244      	str	r4, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006eda:	6284      	str	r4, [r0, #40]	; 0x28
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006edc:	6304      	str	r4, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006ede:	f7fc fc15 	bl	800370c <HAL_SPI_Init>
  huart1.Init.BaudRate = 9600;
 8006ee2:	4b39      	ldr	r3, [pc, #228]	; (8006fc8 <main+0x454>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006ee4:	60ac      	str	r4, [r5, #8]
  huart1.Init.BaudRate = 9600;
 8006ee6:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006eea:	f04f 080c 	mov.w	r8, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006eee:	4628      	mov	r0, r5
  huart1.Init.BaudRate = 9600;
 8006ef0:	e885 4008 	stmia.w	r5, {r3, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006ef4:	f8c5 8014 	str.w	r8, [r5, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006ef8:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006efa:	612c      	str	r4, [r5, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006efc:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006efe:	61ec      	str	r4, [r5, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006f00:	622c      	str	r4, [r5, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006f02:	626c      	str	r4, [r5, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006f04:	f7fd f876 	bl	8003ff4 <HAL_UART_Init>
  huart3.Instance = USART3;
 8006f08:	4830      	ldr	r0, [pc, #192]	; (8006fcc <main+0x458>)
  huart3.Init.BaudRate = 115200;
 8006f0a:	4b31      	ldr	r3, [pc, #196]	; (8006fd0 <main+0x45c>)
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006f0c:	f8c0 8014 	str.w	r8, [r0, #20]
  huart3.Init.BaudRate = 115200;
 8006f10:	f44f 3ce1 	mov.w	ip, #115200	; 0x1c200
 8006f14:	e880 1008 	stmia.w	r0, {r3, ip}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006f18:	6084      	str	r4, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006f1a:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006f1c:	6104      	str	r4, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006f1e:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006f20:	61c4      	str	r4, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006f22:	6204      	str	r4, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006f24:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006f26:	f7fd f865 	bl	8003ff4 <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006f2a:	482a      	ldr	r0, [pc, #168]	; (8006fd4 <main+0x460>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8006f2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006f30:	f04f 0806 	mov.w	r8, #6
 8006f34:	e880 0108 	stmia.w	r0, {r3, r8}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006f38:	60c6      	str	r6, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006f3a:	6186      	str	r6, [r0, #24]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8006f3c:	6144      	str	r4, [r0, #20]
  htim6.Instance = TIM6;
 8006f3e:	4e26      	ldr	r6, [pc, #152]	; (8006fd8 <main+0x464>)
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006f40:	61c4      	str	r4, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006f42:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006f44:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8006f46:	6284      	str	r4, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006f48:	6304      	str	r4, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8006f4a:	62c4      	str	r4, [r0, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006f4c:	f7fb fc09 	bl	8002762 <HAL_PCD_Init>
  htim6.Init.Prescaler = 999;
 8006f50:	4b22      	ldr	r3, [pc, #136]	; (8006fdc <main+0x468>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006f52:	9407      	str	r4, [sp, #28]
  htim6.Init.Prescaler = 999;
 8006f54:	f240 39e7 	movw	r9, #999	; 0x3e7
 8006f58:	e886 0208 	stmia.w	r6, {r3, r9}
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006f5c:	4630      	mov	r0, r6
  htim6.Init.Period = 40000;
 8006f5e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006f62:	60f3      	str	r3, [r6, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006f64:	9408      	str	r4, [sp, #32]
 8006f66:	9409      	str	r4, [sp, #36]	; 0x24
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006f68:	60b4      	str	r4, [r6, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006f6a:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006f6c:	f7fc fd52 	bl	8003a14 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006f70:	a907      	add	r1, sp, #28
 8006f72:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f74:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f76:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006f78:	f7fc fd66 	bl	8003a48 <HAL_TIMEx_MasterConfigSynchronization>
  BSP_PSENSOR_Init();
 8006f7c:	f7fa f916 	bl	80011ac <BSP_PSENSOR_Init>
  BSP_TSENSOR_Init();
 8006f80:	f7fa f930 	bl	80011e4 <BSP_TSENSOR_Init>
  BSP_HSENSOR_Init();
 8006f84:	f7fa f8c8 	bl	8001118 <BSP_HSENSOR_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8006f88:	4621      	mov	r1, r4
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	f7f9 fffa 	bl	8000f84 <BSP_PB_Init>
  BSP_GYRO_Init();
 8006f90:	f7fa f8a4 	bl	80010dc <BSP_GYRO_Init>
  BSP_ACCELERO_Init();
 8006f94:	f7fa f884 	bl	80010a0 <BSP_ACCELERO_Init>
  BSP_MAGNETO_Init();
 8006f98:	f7fa f8da 	bl	8001150 <BSP_MAGNETO_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 8006f9c:	4630      	mov	r0, r6
 8006f9e:	f7fc fc07 	bl	80037b0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Transmit(&huart1,"Hello TGR 2019\r\n",16,5000);
 8006fa2:	f241 3388 	movw	r3, #5000	; 0x1388
 8006fa6:	463a      	mov	r2, r7
 8006fa8:	490d      	ldr	r1, [pc, #52]	; (8006fe0 <main+0x46c>)
 8006faa:	4628      	mov	r0, r5
 8006fac:	f7fc ff99 	bl	8003ee2 <HAL_UART_Transmit>
  __HAL_UART_ENABLE_IT(&huart1,UART_IT_RXNE);
 8006fb0:	682a      	ldr	r2, [r5, #0]
 8006fb2:	6813      	ldr	r3, [r2, #0]
 8006fb4:	f043 0320 	orr.w	r3, r3, #32
 8006fb8:	6013      	str	r3, [r2, #0]
 8006fba:	e7fe      	b.n	8006fba <main+0x446>
 8006fbc:	20000d64 	.word	0x20000d64
 8006fc0:	40003c00 	.word	0x40003c00
 8006fc4:	20000dc8 	.word	0x20000dc8
 8006fc8:	40013800 	.word	0x40013800
 8006fcc:	20000894 	.word	0x20000894
 8006fd0:	40004800 	.word	0x40004800
 8006fd4:	2000090c 	.word	0x2000090c
 8006fd8:	20000e40 	.word	0x20000e40
 8006fdc:	40001000 	.word	0x40001000
 8006fe0:	0800a574 	.word	0x0800a574

08006fe4 <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	BSP_LED_Toggle(LED2);
 8006fe4:	2000      	movs	r0, #0
 8006fe6:	f7f9 bfc3 	b.w	8000f70 <BSP_LED_Toggle>
	...

08006fec <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fec:	4b0a      	ldr	r3, [pc, #40]	; (8007018 <HAL_MspInit+0x2c>)
 8006fee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006ff0:	f042 0201 	orr.w	r2, r2, #1
 8006ff4:	661a      	str	r2, [r3, #96]	; 0x60
 8006ff6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8006ff8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ffa:	f002 0201 	and.w	r2, r2, #1
 8006ffe:	9200      	str	r2, [sp, #0]
 8007000:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007002:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007004:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007008:	659a      	str	r2, [r3, #88]	; 0x58
 800700a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800700c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007010:	9301      	str	r3, [sp, #4]
 8007012:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007014:	b002      	add	sp, #8
 8007016:	4770      	bx	lr
 8007018:	40021000 	.word	0x40021000

0800701c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800701c:	b500      	push	{lr}
 800701e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007020:	2214      	movs	r2, #20
 8007022:	2100      	movs	r1, #0
 8007024:	a803      	add	r0, sp, #12
 8007026:	f000 fbea 	bl	80077fe <memset>
  if(DFSDM1_Init == 0)
 800702a:	4b13      	ldr	r3, [pc, #76]	; (8007078 <HAL_DFSDM_ChannelMspInit+0x5c>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	bb03      	cbnz	r3, 8007072 <HAL_DFSDM_ChannelMspInit+0x56>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8007030:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007034:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007038:	a903      	add	r1, sp, #12
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800703a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800703c:	480f      	ldr	r0, [pc, #60]	; (800707c <HAL_DFSDM_ChannelMspInit+0x60>)
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800703e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007042:	661a      	str	r2, [r3, #96]	; 0x60
 8007044:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007046:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 800704a:	9201      	str	r2, [sp, #4]
 800704c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800704e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007050:	f042 0210 	orr.w	r2, r2, #16
 8007054:	64da      	str	r2, [r3, #76]	; 0x4c
 8007056:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007058:	f003 0310 	and.w	r3, r3, #16
 800705c:	9302      	str	r3, [sp, #8]
 800705e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8007060:	f44f 7320 	mov.w	r3, #640	; 0x280
 8007064:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007066:	2302      	movs	r3, #2
 8007068:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800706a:	2306      	movs	r3, #6
 800706c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800706e:	f7fa fd17 	bl	8001aa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 8007072:	b009      	add	sp, #36	; 0x24
 8007074:	f85d fb04 	ldr.w	pc, [sp], #4
 8007078:	20000740 	.word	0x20000740
 800707c:	48001000 	.word	0x48001000

08007080 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007080:	b510      	push	{r4, lr}
 8007082:	4604      	mov	r4, r0
 8007084:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007086:	2214      	movs	r2, #20
 8007088:	2100      	movs	r1, #0
 800708a:	a803      	add	r0, sp, #12
 800708c:	f000 fbb7 	bl	80077fe <memset>
  if(hi2c->Instance==I2C2)
 8007090:	6822      	ldr	r2, [r4, #0]
 8007092:	4b13      	ldr	r3, [pc, #76]	; (80070e0 <HAL_I2C_MspInit+0x60>)
 8007094:	429a      	cmp	r2, r3
 8007096:	d121      	bne.n	80070dc <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007098:	4c12      	ldr	r4, [pc, #72]	; (80070e4 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800709a:	4813      	ldr	r0, [pc, #76]	; (80070e8 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800709c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800709e:	f043 0302 	orr.w	r3, r3, #2
 80070a2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80070a4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80070a6:	f003 0302 	and.w	r3, r3, #2
 80070aa:	9301      	str	r3, [sp, #4]
 80070ac:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80070ae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80070b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80070b4:	2312      	movs	r3, #18
 80070b6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80070b8:	2301      	movs	r3, #1
 80070ba:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070bc:	2303      	movs	r3, #3
 80070be:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070c0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80070c2:	2304      	movs	r3, #4
 80070c4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070c6:	f7fa fceb 	bl	8001aa0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80070ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80070d0:	65a3      	str	r3, [r4, #88]	; 0x58
 80070d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070d8:	9302      	str	r3, [sp, #8]
 80070da:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80070dc:	b008      	add	sp, #32
 80070de:	bd10      	pop	{r4, pc}
 80070e0:	40005800 	.word	0x40005800
 80070e4:	40021000 	.word	0x40021000
 80070e8:	48000400 	.word	0x48000400

080070ec <HAL_I2C_MspDeInit>:
*/

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{

  if(hi2c->Instance==I2C2)
 80070ec:	6802      	ldr	r2, [r0, #0]
 80070ee:	4b07      	ldr	r3, [pc, #28]	; (800710c <HAL_I2C_MspDeInit+0x20>)
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d109      	bne.n	8007108 <HAL_I2C_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80070f4:	4a06      	ldr	r2, [pc, #24]	; (8007110 <HAL_I2C_MspDeInit+0x24>)
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 80070f6:	4807      	ldr	r0, [pc, #28]	; (8007114 <HAL_I2C_MspDeInit+0x28>)
    __HAL_RCC_I2C2_CLK_DISABLE();
 80070f8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80070fa:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80070fe:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8007100:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8007104:	f7fa bda8 	b.w	8001c58 <HAL_GPIO_DeInit>
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	40005800 	.word	0x40005800
 8007110:	40021000 	.word	0x40021000
 8007114:	48000400 	.word	0x48000400

08007118 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8007118:	b510      	push	{r4, lr}
 800711a:	4604      	mov	r4, r0
 800711c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800711e:	2214      	movs	r2, #20
 8007120:	2100      	movs	r1, #0
 8007122:	a803      	add	r0, sp, #12
 8007124:	f000 fb6b 	bl	80077fe <memset>
  if(hqspi->Instance==QUADSPI)
 8007128:	6822      	ldr	r2, [r4, #0]
 800712a:	4b14      	ldr	r3, [pc, #80]	; (800717c <HAL_QSPI_MspInit+0x64>)
 800712c:	429a      	cmp	r2, r3
 800712e:	d122      	bne.n	8007176 <HAL_QSPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8007130:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 8007134:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007138:	a903      	add	r1, sp, #12
    __HAL_RCC_QSPI_CLK_ENABLE();
 800713a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800713c:	4810      	ldr	r0, [pc, #64]	; (8007180 <HAL_QSPI_MspInit+0x68>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 800713e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007142:	651a      	str	r2, [r3, #80]	; 0x50
 8007144:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007146:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800714a:	9201      	str	r2, [sp, #4]
 800714c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800714e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007150:	f042 0210 	orr.w	r2, r2, #16
 8007154:	64da      	str	r2, [r3, #76]	; 0x4c
 8007156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	9302      	str	r3, [sp, #8]
 800715e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 8007160:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8007164:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007166:	2302      	movs	r3, #2
 8007168:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800716a:	2303      	movs	r3, #3
 800716c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800716e:	230a      	movs	r3, #10
 8007170:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007172:	f7fa fc95 	bl	8001aa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8007176:	b008      	add	sp, #32
 8007178:	bd10      	pop	{r4, pc}
 800717a:	bf00      	nop
 800717c:	a0001000 	.word	0xa0001000
 8007180:	48001000 	.word	0x48001000

08007184 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007184:	b510      	push	{r4, lr}
 8007186:	4604      	mov	r4, r0
 8007188:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800718a:	2214      	movs	r2, #20
 800718c:	2100      	movs	r1, #0
 800718e:	a803      	add	r0, sp, #12
 8007190:	f000 fb35 	bl	80077fe <memset>
  if(hspi->Instance==SPI3)
 8007194:	6822      	ldr	r2, [r4, #0]
 8007196:	4b13      	ldr	r3, [pc, #76]	; (80071e4 <HAL_SPI_MspInit+0x60>)
 8007198:	429a      	cmp	r2, r3
 800719a:	d120      	bne.n	80071de <HAL_SPI_MspInit+0x5a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800719c:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071a0:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI3_CLK_ENABLE();
 80071a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071a4:	4810      	ldr	r0, [pc, #64]	; (80071e8 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80071a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071aa:	659a      	str	r2, [r3, #88]	; 0x58
 80071ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80071ae:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80071b2:	9201      	str	r2, [sp, #4]
 80071b4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80071b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80071b8:	f042 0204 	orr.w	r2, r2, #4
 80071bc:	64da      	str	r2, [r3, #76]	; 0x4c
 80071be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071c0:	f003 0304 	and.w	r3, r3, #4
 80071c4:	9302      	str	r3, [sp, #8]
 80071c6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80071c8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80071cc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071ce:	2302      	movs	r3, #2
 80071d0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071d2:	2303      	movs	r3, #3
 80071d4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80071d6:	2306      	movs	r3, #6
 80071d8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071da:	f7fa fc61 	bl	8001aa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80071de:	b008      	add	sp, #32
 80071e0:	bd10      	pop	{r4, pc}
 80071e2:	bf00      	nop
 80071e4:	40003c00 	.word	0x40003c00
 80071e8:	48000800 	.word	0x48000800

080071ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80071ec:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM6)
 80071ee:	4b0d      	ldr	r3, [pc, #52]	; (8007224 <HAL_TIM_Base_MspInit+0x38>)
 80071f0:	6802      	ldr	r2, [r0, #0]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d112      	bne.n	800721c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80071f6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80071fa:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80071fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80071fe:	f042 0210 	orr.w	r2, r2, #16
 8007202:	659a      	str	r2, [r3, #88]	; 0x58
 8007204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007206:	f003 0310 	and.w	r3, r3, #16
 800720a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800720c:	2200      	movs	r2, #0
 800720e:	2101      	movs	r1, #1
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007210:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8007212:	f7fa fb4f 	bl	80018b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007216:	2036      	movs	r0, #54	; 0x36
 8007218:	f7fa fb80 	bl	800191c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800721c:	b003      	add	sp, #12
 800721e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007222:	bf00      	nop
 8007224:	40001000 	.word	0x40001000

08007228 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007228:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800722a:	2214      	movs	r2, #20
{
 800722c:	b08a      	sub	sp, #40	; 0x28
 800722e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007230:	2100      	movs	r1, #0
 8007232:	eb0d 0002 	add.w	r0, sp, r2
 8007236:	f000 fae2 	bl	80077fe <memset>
  if(huart->Instance==USART1)
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	4a27      	ldr	r2, [pc, #156]	; (80072dc <HAL_UART_MspInit+0xb4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d128      	bne.n	8007294 <HAL_UART_MspInit+0x6c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007242:	4b27      	ldr	r3, [pc, #156]	; (80072e0 <HAL_UART_MspInit+0xb8>)
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007244:	4827      	ldr	r0, [pc, #156]	; (80072e4 <HAL_UART_MspInit+0xbc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8007246:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007248:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800724c:	661a      	str	r2, [r3, #96]	; 0x60
 800724e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007250:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8007254:	9201      	str	r2, [sp, #4]
 8007256:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007258:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800725a:	f042 0202 	orr.w	r2, r2, #2
 800725e:	64da      	str	r2, [r3, #76]	; 0x4c
 8007260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007262:	f003 0302 	and.w	r3, r3, #2
 8007266:	9302      	str	r3, [sp, #8]
 8007268:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800726a:	23c0      	movs	r3, #192	; 0xc0
 800726c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800726e:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007270:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007272:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007274:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007276:	2307      	movs	r3, #7
 8007278:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800727a:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800727c:	f7fa fc10 	bl	8001aa0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8007280:	2025      	movs	r0, #37	; 0x25
 8007282:	2200      	movs	r2, #0
 8007284:	4621      	mov	r1, r4
 8007286:	f7fa fb15 	bl	80018b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800728a:	2025      	movs	r0, #37	; 0x25
 800728c:	f7fa fb46 	bl	800191c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8007290:	b00a      	add	sp, #40	; 0x28
 8007292:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 8007294:	4a14      	ldr	r2, [pc, #80]	; (80072e8 <HAL_UART_MspInit+0xc0>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d1fa      	bne.n	8007290 <HAL_UART_MspInit+0x68>
    __HAL_RCC_USART3_CLK_ENABLE();
 800729a:	4b11      	ldr	r3, [pc, #68]	; (80072e0 <HAL_UART_MspInit+0xb8>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800729c:	4813      	ldr	r0, [pc, #76]	; (80072ec <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800729e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072a0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80072a4:	659a      	str	r2, [r3, #88]	; 0x58
 80072a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072a8:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80072ac:	9203      	str	r2, [sp, #12]
 80072ae:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80072b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80072b2:	f042 0208 	orr.w	r2, r2, #8
 80072b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80072b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072ba:	f003 0308 	and.w	r3, r3, #8
 80072be:	9304      	str	r3, [sp, #16]
 80072c0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80072c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80072c6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072c8:	2302      	movs	r3, #2
 80072ca:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072cc:	2303      	movs	r3, #3
 80072ce:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80072d0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80072d2:	2307      	movs	r3, #7
 80072d4:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80072d6:	f7fa fbe3 	bl	8001aa0 <HAL_GPIO_Init>
}
 80072da:	e7d9      	b.n	8007290 <HAL_UART_MspInit+0x68>
 80072dc:	40013800 	.word	0x40013800
 80072e0:	40021000 	.word	0x40021000
 80072e4:	48000400 	.word	0x48000400
 80072e8:	40004800 	.word	0x40004800
 80072ec:	48000c00 	.word	0x48000c00

080072f0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80072f0:	b510      	push	{r4, lr}
 80072f2:	4604      	mov	r4, r0
 80072f4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072f6:	2214      	movs	r2, #20
 80072f8:	2100      	movs	r1, #0
 80072fa:	a803      	add	r0, sp, #12
 80072fc:	f000 fa7f 	bl	80077fe <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8007300:	6823      	ldr	r3, [r4, #0]
 8007302:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007306:	d13c      	bne.n	8007382 <HAL_PCD_MspInit+0x92>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007308:	4c20      	ldr	r4, [pc, #128]	; (800738c <HAL_PCD_MspInit+0x9c>)
 800730a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800730c:	f043 0301 	orr.w	r3, r3, #1
 8007310:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007312:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8007314:	f003 0301 	and.w	r3, r3, #1
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	9b00      	ldr	r3, [sp, #0]
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800731c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800731e:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8007322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8007326:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8007328:	f7fa fbba 	bl	8001aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800732c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007330:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007332:	2302      	movs	r3, #2
 8007334:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007336:	2300      	movs	r3, #0
 8007338:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800733a:	2303      	movs	r3, #3
 800733c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800733e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007340:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007346:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007348:	f7fa fbaa 	bl	8001aa0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800734c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800734e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007352:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007354:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8007356:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800735a:	9301      	str	r3, [sp, #4]
 800735c:	9b01      	ldr	r3, [sp, #4]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800735e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007360:	00db      	lsls	r3, r3, #3
 8007362:	d410      	bmi.n	8007386 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007364:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800736a:	65a3      	str	r3, [r4, #88]	; 0x58
 800736c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800736e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007372:	9302      	str	r3, [sp, #8]
 8007374:	9b02      	ldr	r3, [sp, #8]
      HAL_PWREx_EnableVddUSB();
 8007376:	f7fb fad5 	bl	8002924 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800737a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800737c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007380:	65a3      	str	r3, [r4, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8007382:	b008      	add	sp, #32
 8007384:	bd10      	pop	{r4, pc}
      HAL_PWREx_EnableVddUSB();
 8007386:	f7fb facd 	bl	8002924 <HAL_PWREx_EnableVddUSB>
}
 800738a:	e7fa      	b.n	8007382 <HAL_PCD_MspInit+0x92>
 800738c:	40021000 	.word	0x40021000

08007390 <NMI_Handler>:
 8007390:	4770      	bx	lr

08007392 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007392:	e7fe      	b.n	8007392 <HardFault_Handler>

08007394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007394:	e7fe      	b.n	8007394 <MemManage_Handler>

08007396 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007396:	e7fe      	b.n	8007396 <BusFault_Handler>

08007398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007398:	e7fe      	b.n	8007398 <UsageFault_Handler>

0800739a <SVC_Handler>:
 800739a:	4770      	bx	lr

0800739c <DebugMon_Handler>:
 800739c:	4770      	bx	lr

0800739e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800739e:	4770      	bx	lr

080073a0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80073a0:	f7fa ba5a 	b.w	8001858 <HAL_IncTick>

080073a4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80073a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80073a6:	2020      	movs	r0, #32
 80073a8:	f7fa fcfa 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80073ac:	2040      	movs	r0, #64	; 0x40
 80073ae:	f7fa fcf7 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80073b2:	2080      	movs	r0, #128	; 0x80
 80073b4:	f7fa fcf4 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80073b8:	f44f 7080 	mov.w	r0, #256	; 0x100
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80073bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80073c0:	f7fa bcee 	b.w	8001da0 <HAL_GPIO_EXTI_IRQHandler>

080073c4 <USART1_IRQHandler>:
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  //HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */
	RX_BUFF[0] = USART1->RDR;
 80073c4:	4b8e      	ldr	r3, [pc, #568]	; (8007600 <USART1_IRQHandler+0x23c>)
 80073c6:	4a8f      	ldr	r2, [pc, #572]	; (8007604 <USART1_IRQHandler+0x240>)
 80073c8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
{
 80073ca:	b5f0      	push	{r4, r5, r6, r7, lr}
	RX_BUFF[0] = USART1->RDR;
 80073cc:	b2db      	uxtb	r3, r3
	if(RX_BUFF[0] == '1'){
 80073ce:	2b31      	cmp	r3, #49	; 0x31
{
 80073d0:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
	RX_BUFF[0] = USART1->RDR;
 80073d4:	7013      	strb	r3, [r2, #0]
	if(RX_BUFF[0] == '1'){
 80073d6:	d118      	bne.n	800740a <USART1_IRQHandler+0x46>
		pressure_Value = BSP_PSENSOR_ReadPressure();
 80073d8:	f7f9 fefc 	bl	80011d4 <BSP_PSENSOR_ReadPressure>
 80073dc:	4b8a      	ldr	r3, [pc, #552]	; (8007608 <USART1_IRQHandler+0x244>)
 80073de:	ee10 0a10 	vmov	r0, s0
 80073e2:	ed83 0a00 	vstr	s0, [r3]
		char str[80];
		int pleum = sprintf(str,"Pressure = %4.2f\r\n",pressure_Value);
 80073e6:	f7f9 f8af 	bl	8000548 <__aeabi_f2d>
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	a867      	add	r0, sp, #412	; 0x19c
 80073f0:	4986      	ldr	r1, [pc, #536]	; (800760c <USART1_IRQHandler+0x248>)
 80073f2:	f000 fedd 	bl	80081b0 <siprintf>
			init_done=2;
		}
		prox_value = VL53L0X_PROXIMITY_GetDistance();
		char str[80];
		int pleum = sprintf(str,"Proximity = %d\r\n",prox_value);
		HAL_UART_Transmit(&huart1,str,pleum,5000);
 80073f6:	f241 3388 	movw	r3, #5000	; 0x1388
 80073fa:	b282      	uxth	r2, r0
 80073fc:	a967      	add	r1, sp, #412	; 0x19c
	}else{
		HAL_UART_Transmit(&huart1,"no sensor\r\n",11,5000);
 80073fe:	4884      	ldr	r0, [pc, #528]	; (8007610 <USART1_IRQHandler+0x24c>)
 8007400:	f7fc fd6f 	bl	8003ee2 <HAL_UART_Transmit>
	}
  /* USER CODE END USART1_IRQn 1 */
}
 8007404:	f50d 7d01 	add.w	sp, sp, #516	; 0x204
 8007408:	bdf0      	pop	{r4, r5, r6, r7, pc}
	}else if(RX_BUFF[0] == '2'){
 800740a:	2b32      	cmp	r3, #50	; 0x32
 800740c:	d11e      	bne.n	800744c <USART1_IRQHandler+0x88>
		humidity_Value = BSP_HSENSOR_ReadHumidity();
 800740e:	f7f9 fe97 	bl	8001140 <BSP_HSENSOR_ReadHumidity>
 8007412:	4b80      	ldr	r3, [pc, #512]	; (8007614 <USART1_IRQHandler+0x250>)
 8007414:	ee10 0a10 	vmov	r0, s0
 8007418:	ed83 0a00 	vstr	s0, [r3]
		gcvt(humidity_Value,4,hum);
 800741c:	f7f9 f894 	bl	8000548 <__aeabi_f2d>
 8007420:	ec41 0b10 	vmov	d0, r0, r1
 8007424:	a964      	add	r1, sp, #400	; 0x190
 8007426:	2004      	movs	r0, #4
 8007428:	f000 f98e 	bl	8007748 <gcvt>
		strcpy(str, "HUMIDITY is = ");
 800742c:	497a      	ldr	r1, [pc, #488]	; (8007618 <USART1_IRQHandler+0x254>)
 800742e:	a867      	add	r0, sp, #412	; 0x19c
 8007430:	f000 fef1 	bl	8008216 <strcpy>
		strcat(str, hum);
 8007434:	a964      	add	r1, sp, #400	; 0x190
 8007436:	a867      	add	r0, sp, #412	; 0x19c
 8007438:	f000 fede 	bl	80081f8 <strcat>
		strcat(str, "%\r\n");
 800743c:	4977      	ldr	r1, [pc, #476]	; (800761c <USART1_IRQHandler+0x258>)
		strcat(str, "C\r\n");
 800743e:	a867      	add	r0, sp, #412	; 0x19c
 8007440:	f000 feda 	bl	80081f8 <strcat>
		HAL_UART_Transmit(&huart1,str,strlen(str),5000);
 8007444:	a867      	add	r0, sp, #412	; 0x19c
 8007446:	f7f8 fec3 	bl	80001d0 <strlen>
 800744a:	e7d4      	b.n	80073f6 <USART1_IRQHandler+0x32>
	}else if(RX_BUFF[0] == '3'){
 800744c:	2b33      	cmp	r3, #51	; 0x33
 800744e:	d118      	bne.n	8007482 <USART1_IRQHandler+0xbe>
		temp_Value = BSP_TSENSOR_ReadTemp();
 8007450:	f7f9 feda 	bl	8001208 <BSP_TSENSOR_ReadTemp>
 8007454:	4b72      	ldr	r3, [pc, #456]	; (8007620 <USART1_IRQHandler+0x25c>)
 8007456:	ee10 0a10 	vmov	r0, s0
 800745a:	ed83 0a00 	vstr	s0, [r3]
		gcvt(temp_Value,4,temp);
 800745e:	f7f9 f873 	bl	8000548 <__aeabi_f2d>
 8007462:	ec41 0b10 	vmov	d0, r0, r1
 8007466:	a964      	add	r1, sp, #400	; 0x190
 8007468:	2004      	movs	r0, #4
 800746a:	f000 f96d 	bl	8007748 <gcvt>
		strcpy(str, "TEMPERATURE is = ");
 800746e:	496d      	ldr	r1, [pc, #436]	; (8007624 <USART1_IRQHandler+0x260>)
 8007470:	a867      	add	r0, sp, #412	; 0x19c
 8007472:	f000 fed0 	bl	8008216 <strcpy>
		strcat(str, temp);
 8007476:	a964      	add	r1, sp, #400	; 0x190
 8007478:	a867      	add	r0, sp, #412	; 0x19c
 800747a:	f000 febd 	bl	80081f8 <strcat>
		strcat(str, "C\r\n");
 800747e:	496a      	ldr	r1, [pc, #424]	; (8007628 <USART1_IRQHandler+0x264>)
 8007480:	e7dd      	b.n	800743e <USART1_IRQHandler+0x7a>
	}else if(RX_BUFF[0] == '4'){
 8007482:	2b34      	cmp	r3, #52	; 0x34
 8007484:	d10f      	bne.n	80074a6 <USART1_IRQHandler+0xe2>
		BSP_ACCELERO_AccGetXYZ(acc_value);
 8007486:	4c69      	ldr	r4, [pc, #420]	; (800762c <USART1_IRQHandler+0x268>)
 8007488:	4620      	mov	r0, r4
 800748a:	f7f9 fe1d 	bl	80010c8 <BSP_ACCELERO_AccGetXYZ>
		int pleum = sprintf(str,"ACCELERO xyz = %d, %d, %d\r\n",acc_value[0],acc_value[1],acc_value[2]);
 800748e:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 8007492:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8007496:	f9b4 2000 	ldrsh.w	r2, [r4]
 800749a:	9100      	str	r1, [sp, #0]
 800749c:	4964      	ldr	r1, [pc, #400]	; (8007630 <USART1_IRQHandler+0x26c>)
		int pleum = sprintf(str,"MAGNETOMETER xyz = %d, %d, %d\r\n",mag_value[0],mag_value[1],mag_value[2]);
 800749e:	a867      	add	r0, sp, #412	; 0x19c
 80074a0:	f000 fe86 	bl	80081b0 <siprintf>
 80074a4:	e7a7      	b.n	80073f6 <USART1_IRQHandler+0x32>
	}else if(RX_BUFF[0] == '5'){
 80074a6:	2b35      	cmp	r3, #53	; 0x35
 80074a8:	d138      	bne.n	800751c <USART1_IRQHandler+0x158>
		BSP_GYRO_GetXYZ(gyro_value);
 80074aa:	4c62      	ldr	r4, [pc, #392]	; (8007634 <USART1_IRQHandler+0x270>)
 80074ac:	4620      	mov	r0, r4
 80074ae:	f7f9 fe29 	bl	8001104 <BSP_GYRO_GetXYZ>
		gcvt(gyro_value[0],6,gyro1);
 80074b2:	6820      	ldr	r0, [r4, #0]
 80074b4:	f7f9 f848 	bl	8000548 <__aeabi_f2d>
 80074b8:	ec41 0b10 	vmov	d0, r0, r1
 80074bc:	a95e      	add	r1, sp, #376	; 0x178
 80074be:	2006      	movs	r0, #6
 80074c0:	f000 f942 	bl	8007748 <gcvt>
		gcvt(gyro_value[1],6,gyro2);
 80074c4:	6860      	ldr	r0, [r4, #4]
 80074c6:	f7f9 f83f 	bl	8000548 <__aeabi_f2d>
 80074ca:	ec41 0b10 	vmov	d0, r0, r1
 80074ce:	a961      	add	r1, sp, #388	; 0x184
 80074d0:	2006      	movs	r0, #6
 80074d2:	f000 f939 	bl	8007748 <gcvt>
		gcvt(gyro_value[2],6,gyro3);
 80074d6:	68a0      	ldr	r0, [r4, #8]
 80074d8:	f7f9 f836 	bl	8000548 <__aeabi_f2d>
 80074dc:	ec41 0b10 	vmov	d0, r0, r1
 80074e0:	a964      	add	r1, sp, #400	; 0x190
 80074e2:	2006      	movs	r0, #6
 80074e4:	f000 f930 	bl	8007748 <gcvt>
		strcpy(str, "GYRO xyz = ");
 80074e8:	4953      	ldr	r1, [pc, #332]	; (8007638 <USART1_IRQHandler+0x274>)
 80074ea:	a867      	add	r0, sp, #412	; 0x19c
 80074ec:	f000 fe93 	bl	8008216 <strcpy>
		strcat(str, gyro1);
 80074f0:	a95e      	add	r1, sp, #376	; 0x178
 80074f2:	a867      	add	r0, sp, #412	; 0x19c
 80074f4:	f000 fe80 	bl	80081f8 <strcat>
		strcat(str, ", ");
 80074f8:	4950      	ldr	r1, [pc, #320]	; (800763c <USART1_IRQHandler+0x278>)
 80074fa:	a867      	add	r0, sp, #412	; 0x19c
 80074fc:	f000 fe7c 	bl	80081f8 <strcat>
		strcat(str, gyro2);
 8007500:	a961      	add	r1, sp, #388	; 0x184
 8007502:	a867      	add	r0, sp, #412	; 0x19c
 8007504:	f000 fe78 	bl	80081f8 <strcat>
		strcat(str, ", ");
 8007508:	494c      	ldr	r1, [pc, #304]	; (800763c <USART1_IRQHandler+0x278>)
 800750a:	a867      	add	r0, sp, #412	; 0x19c
 800750c:	f000 fe74 	bl	80081f8 <strcat>
		strcat(str, gyro3);
 8007510:	a964      	add	r1, sp, #400	; 0x190
 8007512:	a867      	add	r0, sp, #412	; 0x19c
 8007514:	f000 fe70 	bl	80081f8 <strcat>
		strcat(str, "\r\n");
 8007518:	4949      	ldr	r1, [pc, #292]	; (8007640 <USART1_IRQHandler+0x27c>)
 800751a:	e790      	b.n	800743e <USART1_IRQHandler+0x7a>
	}else if(RX_BUFF[0] == '6'){
 800751c:	2b36      	cmp	r3, #54	; 0x36
 800751e:	d10c      	bne.n	800753a <USART1_IRQHandler+0x176>
		BSP_MAGNETO_GetXYZ(mag_value);
 8007520:	4c48      	ldr	r4, [pc, #288]	; (8007644 <USART1_IRQHandler+0x280>)
 8007522:	4620      	mov	r0, r4
 8007524:	f7f9 fe38 	bl	8001198 <BSP_MAGNETO_GetXYZ>
		int pleum = sprintf(str,"MAGNETOMETER xyz = %d, %d, %d\r\n",mag_value[0],mag_value[1],mag_value[2]);
 8007528:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 800752c:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8007530:	f9b4 2000 	ldrsh.w	r2, [r4]
 8007534:	9100      	str	r1, [sp, #0]
 8007536:	4944      	ldr	r1, [pc, #272]	; (8007648 <USART1_IRQHandler+0x284>)
 8007538:	e7b1      	b.n	800749e <USART1_IRQHandler+0xda>
	}else if(RX_BUFF[0] == '7'){
 800753a:	2b37      	cmp	r3, #55	; 0x37
 800753c:	d15b      	bne.n	80075f6 <USART1_IRQHandler+0x232>
		if(init_done = 1){
 800753e:	4c43      	ldr	r4, [pc, #268]	; (800764c <USART1_IRQHandler+0x288>)
 8007540:	2501      	movs	r5, #1

  return RangingMeasurementData.RangeMilliMeter;
}
static void VL53L0X_PROXIMITY_Init(void)
{
  uint16_t vl53l0x_id = 0;
 8007542:	2600      	movs	r6, #0
		if(init_done = 1){
 8007544:	6025      	str	r5, [r4, #0]
static void VL53L0X_PROXIMITY_MspInit(void)
{
  GPIO_InitTypeDef GPIO_InitStruct;

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 8007546:	2740      	movs	r7, #64	; 0x40
  uint16_t vl53l0x_id = 0;
 8007548:	f8ad 6190 	strh.w	r6, [sp, #400]	; 0x190
  SENSOR_IO_Init();
 800754c:	f7f9 fd56 	bl	8000ffc <SENSOR_IO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007550:	2302      	movs	r3, #2
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8007552:	a967      	add	r1, sp, #412	; 0x19c
 8007554:	483e      	ldr	r0, [pc, #248]	; (8007650 <USART1_IRQHandler+0x28c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007556:	936a      	str	r3, [sp, #424]	; 0x1a8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007558:	9568      	str	r5, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800755a:	9569      	str	r5, [sp, #420]	; 0x1a4
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 800755c:	9767      	str	r7, [sp, #412]	; 0x19c
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 800755e:	f7fa fa9f 	bl	8001aa0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_SET);
 8007562:	462a      	mov	r2, r5
 8007564:	4639      	mov	r1, r7
 8007566:	483a      	ldr	r0, [pc, #232]	; (8007650 <USART1_IRQHandler+0x28c>)
 8007568:	f7fa fc10 	bl	8001d8c <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 800756c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007570:	f7fa f980 	bl	8001874 <HAL_Delay>
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 8007574:	2263      	movs	r2, #99	; 0x63
 8007576:	4631      	mov	r1, r6
 8007578:	a867      	add	r0, sp, #412	; 0x19c
 800757a:	f000 f940 	bl	80077fe <memset>
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 800757e:	a967      	add	r1, sp, #412	; 0x19c
 8007580:	4834      	ldr	r0, [pc, #208]	; (8007654 <USART1_IRQHandler+0x290>)
 8007582:	f7fc fe9f 	bl	80042c4 <VL53L0X_GetDeviceInfo>
 8007586:	4625      	mov	r5, r4
 8007588:	4c32      	ldr	r4, [pc, #200]	; (8007654 <USART1_IRQHandler+0x290>)
 800758a:	bb90      	cbnz	r0, 80075f2 <USART1_IRQHandler+0x22e>
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 800758c:	aa64      	add	r2, sp, #400	; 0x190
 800758e:	21c0      	movs	r1, #192	; 0xc0
 8007590:	4620      	mov	r0, r4
 8007592:	f7ff f989 	bl	80068a8 <VL53L0X_RdWord>
 8007596:	bb50      	cbnz	r0, 80075ee <USART1_IRQHandler+0x22a>
      if (vl53l0x_id == VL53L0X_ID)
 8007598:	f8bd 2190 	ldrh.w	r2, [sp, #400]	; 0x190
 800759c:	f64e 63aa 	movw	r3, #61098	; 0xeeaa
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d111      	bne.n	80075c8 <USART1_IRQHandler+0x204>
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&Dev))
 80075a4:	4620      	mov	r0, r4
 80075a6:	f7fd f86d 	bl	8004684 <VL53L0X_DataInit>
 80075aa:	b9e0      	cbnz	r0, 80075e6 <USART1_IRQHandler+0x222>
          Dev.Present = 1;
 80075ac:	2301      	movs	r3, #1
          SetupSingleShot(Dev);
 80075ae:	f44f 72bc 	mov.w	r2, #376	; 0x178
 80075b2:	f104 0110 	add.w	r1, r4, #16
 80075b6:	4668      	mov	r0, sp
          Dev.Present = 1;
 80075b8:	f8c4 3164 	str.w	r3, [r4, #356]	; 0x164
          SetupSingleShot(Dev);
 80075bc:	f000 f914 	bl	80077e8 <memcpy>
 80075c0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80075c4:	f7ff f9f4 	bl	80069b0 <SetupSingleShot>
			init_done=2;
 80075c8:	2302      	movs	r3, #2
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 80075ca:	a967      	add	r1, sp, #412	; 0x19c
 80075cc:	4821      	ldr	r0, [pc, #132]	; (8007654 <USART1_IRQHandler+0x290>)
			init_done=2;
 80075ce:	602b      	str	r3, [r5, #0]
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 80075d0:	f7fd fa6d 	bl	8004aae <VL53L0X_PerformSingleRangingMeasurement>
		prox_value = VL53L0X_PROXIMITY_GetDistance();
 80075d4:	4b20      	ldr	r3, [pc, #128]	; (8007658 <USART1_IRQHandler+0x294>)
  return RangingMeasurementData.RangeMilliMeter;
 80075d6:	f8bd 21a4 	ldrh.w	r2, [sp, #420]	; 0x1a4
		int pleum = sprintf(str,"Proximity = %d\r\n",prox_value);
 80075da:	4920      	ldr	r1, [pc, #128]	; (800765c <USART1_IRQHandler+0x298>)
		prox_value = VL53L0X_PROXIMITY_GetDistance();
 80075dc:	801a      	strh	r2, [r3, #0]
		int pleum = sprintf(str,"Proximity = %d\r\n",prox_value);
 80075de:	a867      	add	r0, sp, #412	; 0x19c
 80075e0:	f000 fde6 	bl	80081b0 <siprintf>
 80075e4:	e707      	b.n	80073f6 <USART1_IRQHandler+0x32>
          printf("VL53L0X Time of Flight Failed to send its ID!\n");
 80075e6:	481e      	ldr	r0, [pc, #120]	; (8007660 <USART1_IRQHandler+0x29c>)
    printf("VL53L0X Time of Flight Failed to get infos!\n");
 80075e8:	f000 fdda 	bl	80081a0 <puts>
 80075ec:	e7ec      	b.n	80075c8 <USART1_IRQHandler+0x204>
      printf("VL53L0X Time of Flight Failed to Initialize!\n");
 80075ee:	481d      	ldr	r0, [pc, #116]	; (8007664 <USART1_IRQHandler+0x2a0>)
 80075f0:	e7fa      	b.n	80075e8 <USART1_IRQHandler+0x224>
    printf("VL53L0X Time of Flight Failed to get infos!\n");
 80075f2:	481d      	ldr	r0, [pc, #116]	; (8007668 <USART1_IRQHandler+0x2a4>)
 80075f4:	e7f8      	b.n	80075e8 <USART1_IRQHandler+0x224>
		HAL_UART_Transmit(&huart1,"no sensor\r\n",11,5000);
 80075f6:	f241 3388 	movw	r3, #5000	; 0x1388
 80075fa:	220b      	movs	r2, #11
 80075fc:	491b      	ldr	r1, [pc, #108]	; (800766c <USART1_IRQHandler+0x2a8>)
 80075fe:	e6fe      	b.n	80073fe <USART1_IRQHandler+0x3a>
 8007600:	40013800 	.word	0x40013800
 8007604:	20000ec4 	.word	0x20000ec4
 8007608:	20000d60 	.word	0x20000d60
 800760c:	0800a585 	.word	0x0800a585
 8007610:	20000dc8 	.word	0x20000dc8
 8007614:	20000ec8 	.word	0x20000ec8
 8007618:	0800a598 	.word	0x0800a598
 800761c:	0800a5a7 	.word	0x0800a5a7
 8007620:	20000ed4 	.word	0x20000ed4
 8007624:	0800a5ab 	.word	0x0800a5ab
 8007628:	0800a5bd 	.word	0x0800a5bd
 800762c:	20000ee4 	.word	0x20000ee4
 8007630:	0800a5c1 	.word	0x0800a5c1
 8007634:	20000ed8 	.word	0x20000ed8
 8007638:	0800a5dd 	.word	0x0800a5dd
 800763c:	0800a5e9 	.word	0x0800a5e9
 8007640:	0800a5a8 	.word	0x0800a5a8
 8007644:	20000ece 	.word	0x20000ece
 8007648:	0800a5ec 	.word	0x0800a5ec
 800764c:	20000510 	.word	0x20000510
 8007650:	48000800 	.word	0x48000800
 8007654:	20000388 	.word	0x20000388
 8007658:	20000744 	.word	0x20000744
 800765c:	0800a693 	.word	0x0800a693
 8007660:	0800a60c 	.word	0x0800a60c
 8007664:	0800a63a 	.word	0x0800a63a
 8007668:	0800a667 	.word	0x0800a667
 800766c:	0800a6a4 	.word	0x0800a6a4

08007670 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007670:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8007672:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8007676:	f7fa fb93 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800767a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800767e:	f7fa fb8f 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8007682:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007686:	f7fa fb8b 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800768a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800768e:	f7fa fb87 	bl	8001da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8007692:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007696:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800769a:	f7fa bb81 	b.w	8001da0 <HAL_GPIO_EXTI_IRQHandler>
	...

080076a0 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80076a0:	4801      	ldr	r0, [pc, #4]	; (80076a8 <TIM6_DAC_IRQHandler+0x8>)
 80076a2:	f7fc b8a1 	b.w	80037e8 <HAL_TIM_IRQHandler>
 80076a6:	bf00      	nop
 80076a8:	20000e40 	.word	0x20000e40

080076ac <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80076ac:	490f      	ldr	r1, [pc, #60]	; (80076ec <SystemInit+0x40>)
 80076ae:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80076b2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80076b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80076ba:	4b0d      	ldr	r3, [pc, #52]	; (80076f0 <SystemInit+0x44>)
 80076bc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80076be:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80076c0:	f042 0201 	orr.w	r2, r2, #1
 80076c4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80076c6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80076ce:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80076d2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80076d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80076d8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80076e0:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80076e2:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80076e4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80076e8:	608b      	str	r3, [r1, #8]
 80076ea:	4770      	bx	lr
 80076ec:	e000ed00 	.word	0xe000ed00
 80076f0:	40021000 	.word	0x40021000

080076f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80076f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800772c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80076f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80076fa:	e003      	b.n	8007704 <LoopCopyDataInit>

080076fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80076fc:	4b0c      	ldr	r3, [pc, #48]	; (8007730 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80076fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007700:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007702:	3104      	adds	r1, #4

08007704 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007704:	480b      	ldr	r0, [pc, #44]	; (8007734 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007706:	4b0c      	ldr	r3, [pc, #48]	; (8007738 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007708:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800770a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800770c:	d3f6      	bcc.n	80076fc <CopyDataInit>
	ldr	r2, =_sbss
 800770e:	4a0b      	ldr	r2, [pc, #44]	; (800773c <LoopForever+0x12>)
	b	LoopFillZerobss
 8007710:	e002      	b.n	8007718 <LoopFillZerobss>

08007712 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007712:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007714:	f842 3b04 	str.w	r3, [r2], #4

08007718 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007718:	4b09      	ldr	r3, [pc, #36]	; (8007740 <LoopForever+0x16>)
	cmp	r2, r3
 800771a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800771c:	d3f9      	bcc.n	8007712 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800771e:	f7ff ffc5 	bl	80076ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007722:	f000 f83d 	bl	80077a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007726:	f7ff fa25 	bl	8006b74 <main>

0800772a <LoopForever>:

LoopForever:
    b LoopForever
 800772a:	e7fe      	b.n	800772a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800772c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007730:	0800a9c8 	.word	0x0800a9c8
	ldr	r0, =_sdata
 8007734:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007738:	200006e8 	.word	0x200006e8
	ldr	r2, =_sbss
 800773c:	200006e8 	.word	0x200006e8
	ldr	r3, = _ebss
 8007740:	20000ef0 	.word	0x20000ef0

08007744 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007744:	e7fe      	b.n	8007744 <ADC1_2_IRQHandler>
	...

08007748 <gcvt>:
 8007748:	b530      	push	{r4, r5, lr}
 800774a:	ed2d 8b02 	vpush	{d8}
 800774e:	eeb0 8a40 	vmov.f32	s16, s0
 8007752:	eef0 8a60 	vmov.f32	s17, s1
 8007756:	460c      	mov	r4, r1
 8007758:	2200      	movs	r2, #0
 800775a:	b083      	sub	sp, #12
 800775c:	4605      	mov	r5, r0
 800775e:	2300      	movs	r3, #0
 8007760:	ec51 0b10 	vmov	r0, r1, d0
 8007764:	f7f9 f9b6 	bl	8000ad4 <__aeabi_dcmplt>
 8007768:	4622      	mov	r2, r4
 800776a:	b118      	cbz	r0, 8007774 <gcvt+0x2c>
 800776c:	232d      	movs	r3, #45	; 0x2d
 800776e:	f802 3b01 	strb.w	r3, [r2], #1
 8007772:	3d01      	subs	r5, #1
 8007774:	2300      	movs	r3, #0
 8007776:	4809      	ldr	r0, [pc, #36]	; (800779c <gcvt+0x54>)
 8007778:	9300      	str	r3, [sp, #0]
 800777a:	4629      	mov	r1, r5
 800777c:	2367      	movs	r3, #103	; 0x67
 800777e:	eeb0 0a48 	vmov.f32	s0, s16
 8007782:	eef0 0a68 	vmov.f32	s1, s17
 8007786:	6800      	ldr	r0, [r0, #0]
 8007788:	f001 fcde 	bl	8009148 <_gcvt>
 800778c:	2800      	cmp	r0, #0
 800778e:	bf14      	ite	ne
 8007790:	4620      	movne	r0, r4
 8007792:	2000      	moveq	r0, #0
 8007794:	b003      	add	sp, #12
 8007796:	ecbd 8b02 	vpop	{d8}
 800779a:	bd30      	pop	{r4, r5, pc}
 800779c:	20000518 	.word	0x20000518

080077a0 <__libc_init_array>:
 80077a0:	b570      	push	{r4, r5, r6, lr}
 80077a2:	4e0d      	ldr	r6, [pc, #52]	; (80077d8 <__libc_init_array+0x38>)
 80077a4:	4c0d      	ldr	r4, [pc, #52]	; (80077dc <__libc_init_array+0x3c>)
 80077a6:	1ba4      	subs	r4, r4, r6
 80077a8:	10a4      	asrs	r4, r4, #2
 80077aa:	2500      	movs	r5, #0
 80077ac:	42a5      	cmp	r5, r4
 80077ae:	d109      	bne.n	80077c4 <__libc_init_array+0x24>
 80077b0:	4e0b      	ldr	r6, [pc, #44]	; (80077e0 <__libc_init_array+0x40>)
 80077b2:	4c0c      	ldr	r4, [pc, #48]	; (80077e4 <__libc_init_array+0x44>)
 80077b4:	f002 fde2 	bl	800a37c <_init>
 80077b8:	1ba4      	subs	r4, r4, r6
 80077ba:	10a4      	asrs	r4, r4, #2
 80077bc:	2500      	movs	r5, #0
 80077be:	42a5      	cmp	r5, r4
 80077c0:	d105      	bne.n	80077ce <__libc_init_array+0x2e>
 80077c2:	bd70      	pop	{r4, r5, r6, pc}
 80077c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077c8:	4798      	blx	r3
 80077ca:	3501      	adds	r5, #1
 80077cc:	e7ee      	b.n	80077ac <__libc_init_array+0xc>
 80077ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077d2:	4798      	blx	r3
 80077d4:	3501      	adds	r5, #1
 80077d6:	e7f2      	b.n	80077be <__libc_init_array+0x1e>
 80077d8:	0800a9c0 	.word	0x0800a9c0
 80077dc:	0800a9c0 	.word	0x0800a9c0
 80077e0:	0800a9c0 	.word	0x0800a9c0
 80077e4:	0800a9c4 	.word	0x0800a9c4

080077e8 <memcpy>:
 80077e8:	b510      	push	{r4, lr}
 80077ea:	1e43      	subs	r3, r0, #1
 80077ec:	440a      	add	r2, r1
 80077ee:	4291      	cmp	r1, r2
 80077f0:	d100      	bne.n	80077f4 <memcpy+0xc>
 80077f2:	bd10      	pop	{r4, pc}
 80077f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077fc:	e7f7      	b.n	80077ee <memcpy+0x6>

080077fe <memset>:
 80077fe:	4402      	add	r2, r0
 8007800:	4603      	mov	r3, r0
 8007802:	4293      	cmp	r3, r2
 8007804:	d100      	bne.n	8007808 <memset+0xa>
 8007806:	4770      	bx	lr
 8007808:	f803 1b01 	strb.w	r1, [r3], #1
 800780c:	e7f9      	b.n	8007802 <memset+0x4>

0800780e <__cvt>:
 800780e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007812:	ec55 4b10 	vmov	r4, r5, d0
 8007816:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007818:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800781c:	2d00      	cmp	r5, #0
 800781e:	460e      	mov	r6, r1
 8007820:	4691      	mov	r9, r2
 8007822:	4619      	mov	r1, r3
 8007824:	bfb8      	it	lt
 8007826:	4622      	movlt	r2, r4
 8007828:	462b      	mov	r3, r5
 800782a:	f027 0720 	bic.w	r7, r7, #32
 800782e:	bfbb      	ittet	lt
 8007830:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007834:	461d      	movlt	r5, r3
 8007836:	2300      	movge	r3, #0
 8007838:	232d      	movlt	r3, #45	; 0x2d
 800783a:	bfb8      	it	lt
 800783c:	4614      	movlt	r4, r2
 800783e:	2f46      	cmp	r7, #70	; 0x46
 8007840:	700b      	strb	r3, [r1, #0]
 8007842:	d004      	beq.n	800784e <__cvt+0x40>
 8007844:	2f45      	cmp	r7, #69	; 0x45
 8007846:	d100      	bne.n	800784a <__cvt+0x3c>
 8007848:	3601      	adds	r6, #1
 800784a:	2102      	movs	r1, #2
 800784c:	e000      	b.n	8007850 <__cvt+0x42>
 800784e:	2103      	movs	r1, #3
 8007850:	ab03      	add	r3, sp, #12
 8007852:	9301      	str	r3, [sp, #4]
 8007854:	ab02      	add	r3, sp, #8
 8007856:	9300      	str	r3, [sp, #0]
 8007858:	4632      	mov	r2, r6
 800785a:	4653      	mov	r3, sl
 800785c:	ec45 4b10 	vmov	d0, r4, r5
 8007860:	f000 fe2e 	bl	80084c0 <_dtoa_r>
 8007864:	2f47      	cmp	r7, #71	; 0x47
 8007866:	4680      	mov	r8, r0
 8007868:	d102      	bne.n	8007870 <__cvt+0x62>
 800786a:	f019 0f01 	tst.w	r9, #1
 800786e:	d026      	beq.n	80078be <__cvt+0xb0>
 8007870:	2f46      	cmp	r7, #70	; 0x46
 8007872:	eb08 0906 	add.w	r9, r8, r6
 8007876:	d111      	bne.n	800789c <__cvt+0x8e>
 8007878:	f898 3000 	ldrb.w	r3, [r8]
 800787c:	2b30      	cmp	r3, #48	; 0x30
 800787e:	d10a      	bne.n	8007896 <__cvt+0x88>
 8007880:	2200      	movs	r2, #0
 8007882:	2300      	movs	r3, #0
 8007884:	4620      	mov	r0, r4
 8007886:	4629      	mov	r1, r5
 8007888:	f7f9 f91a 	bl	8000ac0 <__aeabi_dcmpeq>
 800788c:	b918      	cbnz	r0, 8007896 <__cvt+0x88>
 800788e:	f1c6 0601 	rsb	r6, r6, #1
 8007892:	f8ca 6000 	str.w	r6, [sl]
 8007896:	f8da 3000 	ldr.w	r3, [sl]
 800789a:	4499      	add	r9, r3
 800789c:	2200      	movs	r2, #0
 800789e:	2300      	movs	r3, #0
 80078a0:	4620      	mov	r0, r4
 80078a2:	4629      	mov	r1, r5
 80078a4:	f7f9 f90c 	bl	8000ac0 <__aeabi_dcmpeq>
 80078a8:	b938      	cbnz	r0, 80078ba <__cvt+0xac>
 80078aa:	2230      	movs	r2, #48	; 0x30
 80078ac:	9b03      	ldr	r3, [sp, #12]
 80078ae:	4599      	cmp	r9, r3
 80078b0:	d905      	bls.n	80078be <__cvt+0xb0>
 80078b2:	1c59      	adds	r1, r3, #1
 80078b4:	9103      	str	r1, [sp, #12]
 80078b6:	701a      	strb	r2, [r3, #0]
 80078b8:	e7f8      	b.n	80078ac <__cvt+0x9e>
 80078ba:	f8cd 900c 	str.w	r9, [sp, #12]
 80078be:	9b03      	ldr	r3, [sp, #12]
 80078c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078c2:	eba3 0308 	sub.w	r3, r3, r8
 80078c6:	4640      	mov	r0, r8
 80078c8:	6013      	str	r3, [r2, #0]
 80078ca:	b004      	add	sp, #16
 80078cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080078d0 <__exponent>:
 80078d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078d2:	4603      	mov	r3, r0
 80078d4:	2900      	cmp	r1, #0
 80078d6:	bfb8      	it	lt
 80078d8:	4249      	neglt	r1, r1
 80078da:	f803 2b02 	strb.w	r2, [r3], #2
 80078de:	bfb4      	ite	lt
 80078e0:	222d      	movlt	r2, #45	; 0x2d
 80078e2:	222b      	movge	r2, #43	; 0x2b
 80078e4:	2909      	cmp	r1, #9
 80078e6:	7042      	strb	r2, [r0, #1]
 80078e8:	dd20      	ble.n	800792c <__exponent+0x5c>
 80078ea:	f10d 0207 	add.w	r2, sp, #7
 80078ee:	4617      	mov	r7, r2
 80078f0:	260a      	movs	r6, #10
 80078f2:	fb91 f5f6 	sdiv	r5, r1, r6
 80078f6:	fb06 1115 	mls	r1, r6, r5, r1
 80078fa:	3130      	adds	r1, #48	; 0x30
 80078fc:	2d09      	cmp	r5, #9
 80078fe:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007902:	f102 34ff 	add.w	r4, r2, #4294967295
 8007906:	4629      	mov	r1, r5
 8007908:	dc09      	bgt.n	800791e <__exponent+0x4e>
 800790a:	3130      	adds	r1, #48	; 0x30
 800790c:	3a02      	subs	r2, #2
 800790e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007912:	42ba      	cmp	r2, r7
 8007914:	461c      	mov	r4, r3
 8007916:	d304      	bcc.n	8007922 <__exponent+0x52>
 8007918:	1a20      	subs	r0, r4, r0
 800791a:	b003      	add	sp, #12
 800791c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800791e:	4622      	mov	r2, r4
 8007920:	e7e7      	b.n	80078f2 <__exponent+0x22>
 8007922:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007926:	f803 1b01 	strb.w	r1, [r3], #1
 800792a:	e7f2      	b.n	8007912 <__exponent+0x42>
 800792c:	2230      	movs	r2, #48	; 0x30
 800792e:	461c      	mov	r4, r3
 8007930:	4411      	add	r1, r2
 8007932:	f804 2b02 	strb.w	r2, [r4], #2
 8007936:	7059      	strb	r1, [r3, #1]
 8007938:	e7ee      	b.n	8007918 <__exponent+0x48>
	...

0800793c <_printf_float>:
 800793c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007940:	b08d      	sub	sp, #52	; 0x34
 8007942:	460c      	mov	r4, r1
 8007944:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007948:	4616      	mov	r6, r2
 800794a:	461f      	mov	r7, r3
 800794c:	4605      	mov	r5, r0
 800794e:	f001 fe3d 	bl	80095cc <_localeconv_r>
 8007952:	6803      	ldr	r3, [r0, #0]
 8007954:	9304      	str	r3, [sp, #16]
 8007956:	4618      	mov	r0, r3
 8007958:	f7f8 fc3a 	bl	80001d0 <strlen>
 800795c:	2300      	movs	r3, #0
 800795e:	930a      	str	r3, [sp, #40]	; 0x28
 8007960:	f8d8 3000 	ldr.w	r3, [r8]
 8007964:	9005      	str	r0, [sp, #20]
 8007966:	3307      	adds	r3, #7
 8007968:	f023 0307 	bic.w	r3, r3, #7
 800796c:	f103 0208 	add.w	r2, r3, #8
 8007970:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007974:	f8d4 b000 	ldr.w	fp, [r4]
 8007978:	f8c8 2000 	str.w	r2, [r8]
 800797c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007980:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007984:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007988:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800798c:	9307      	str	r3, [sp, #28]
 800798e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007992:	f04f 32ff 	mov.w	r2, #4294967295
 8007996:	4ba5      	ldr	r3, [pc, #660]	; (8007c2c <_printf_float+0x2f0>)
 8007998:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800799c:	f7f9 f8c2 	bl	8000b24 <__aeabi_dcmpun>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	f040 81fb 	bne.w	8007d9c <_printf_float+0x460>
 80079a6:	f04f 32ff 	mov.w	r2, #4294967295
 80079aa:	4ba0      	ldr	r3, [pc, #640]	; (8007c2c <_printf_float+0x2f0>)
 80079ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079b0:	f7f9 f89a 	bl	8000ae8 <__aeabi_dcmple>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	f040 81f1 	bne.w	8007d9c <_printf_float+0x460>
 80079ba:	2200      	movs	r2, #0
 80079bc:	2300      	movs	r3, #0
 80079be:	4640      	mov	r0, r8
 80079c0:	4649      	mov	r1, r9
 80079c2:	f7f9 f887 	bl	8000ad4 <__aeabi_dcmplt>
 80079c6:	b110      	cbz	r0, 80079ce <_printf_float+0x92>
 80079c8:	232d      	movs	r3, #45	; 0x2d
 80079ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079ce:	4b98      	ldr	r3, [pc, #608]	; (8007c30 <_printf_float+0x2f4>)
 80079d0:	4a98      	ldr	r2, [pc, #608]	; (8007c34 <_printf_float+0x2f8>)
 80079d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80079d6:	bf8c      	ite	hi
 80079d8:	4690      	movhi	r8, r2
 80079da:	4698      	movls	r8, r3
 80079dc:	2303      	movs	r3, #3
 80079de:	f02b 0204 	bic.w	r2, fp, #4
 80079e2:	6123      	str	r3, [r4, #16]
 80079e4:	6022      	str	r2, [r4, #0]
 80079e6:	f04f 0900 	mov.w	r9, #0
 80079ea:	9700      	str	r7, [sp, #0]
 80079ec:	4633      	mov	r3, r6
 80079ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80079f0:	4621      	mov	r1, r4
 80079f2:	4628      	mov	r0, r5
 80079f4:	f000 f9e2 	bl	8007dbc <_printf_common>
 80079f8:	3001      	adds	r0, #1
 80079fa:	f040 8093 	bne.w	8007b24 <_printf_float+0x1e8>
 80079fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007a02:	b00d      	add	sp, #52	; 0x34
 8007a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a08:	6861      	ldr	r1, [r4, #4]
 8007a0a:	1c4b      	adds	r3, r1, #1
 8007a0c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007a10:	d13f      	bne.n	8007a92 <_printf_float+0x156>
 8007a12:	2306      	movs	r3, #6
 8007a14:	6063      	str	r3, [r4, #4]
 8007a16:	2300      	movs	r3, #0
 8007a18:	9303      	str	r3, [sp, #12]
 8007a1a:	ab0a      	add	r3, sp, #40	; 0x28
 8007a1c:	9302      	str	r3, [sp, #8]
 8007a1e:	ab09      	add	r3, sp, #36	; 0x24
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	ec49 8b10 	vmov	d0, r8, r9
 8007a26:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007a2a:	6022      	str	r2, [r4, #0]
 8007a2c:	f8cd a004 	str.w	sl, [sp, #4]
 8007a30:	6861      	ldr	r1, [r4, #4]
 8007a32:	4628      	mov	r0, r5
 8007a34:	f7ff feeb 	bl	800780e <__cvt>
 8007a38:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007a3c:	2b47      	cmp	r3, #71	; 0x47
 8007a3e:	4680      	mov	r8, r0
 8007a40:	d109      	bne.n	8007a56 <_printf_float+0x11a>
 8007a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a44:	1cd8      	adds	r0, r3, #3
 8007a46:	db02      	blt.n	8007a4e <_printf_float+0x112>
 8007a48:	6862      	ldr	r2, [r4, #4]
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	dd57      	ble.n	8007afe <_printf_float+0x1c2>
 8007a4e:	f1aa 0a02 	sub.w	sl, sl, #2
 8007a52:	fa5f fa8a 	uxtb.w	sl, sl
 8007a56:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007a5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a5c:	d834      	bhi.n	8007ac8 <_printf_float+0x18c>
 8007a5e:	3901      	subs	r1, #1
 8007a60:	4652      	mov	r2, sl
 8007a62:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007a66:	9109      	str	r1, [sp, #36]	; 0x24
 8007a68:	f7ff ff32 	bl	80078d0 <__exponent>
 8007a6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a6e:	1883      	adds	r3, r0, r2
 8007a70:	2a01      	cmp	r2, #1
 8007a72:	4681      	mov	r9, r0
 8007a74:	6123      	str	r3, [r4, #16]
 8007a76:	dc02      	bgt.n	8007a7e <_printf_float+0x142>
 8007a78:	6822      	ldr	r2, [r4, #0]
 8007a7a:	07d1      	lsls	r1, r2, #31
 8007a7c:	d501      	bpl.n	8007a82 <_printf_float+0x146>
 8007a7e:	3301      	adds	r3, #1
 8007a80:	6123      	str	r3, [r4, #16]
 8007a82:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d0af      	beq.n	80079ea <_printf_float+0xae>
 8007a8a:	232d      	movs	r3, #45	; 0x2d
 8007a8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a90:	e7ab      	b.n	80079ea <_printf_float+0xae>
 8007a92:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007a96:	d002      	beq.n	8007a9e <_printf_float+0x162>
 8007a98:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007a9c:	d1bb      	bne.n	8007a16 <_printf_float+0xda>
 8007a9e:	b189      	cbz	r1, 8007ac4 <_printf_float+0x188>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	9303      	str	r3, [sp, #12]
 8007aa4:	ab0a      	add	r3, sp, #40	; 0x28
 8007aa6:	9302      	str	r3, [sp, #8]
 8007aa8:	ab09      	add	r3, sp, #36	; 0x24
 8007aaa:	9300      	str	r3, [sp, #0]
 8007aac:	ec49 8b10 	vmov	d0, r8, r9
 8007ab0:	6022      	str	r2, [r4, #0]
 8007ab2:	f8cd a004 	str.w	sl, [sp, #4]
 8007ab6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007aba:	4628      	mov	r0, r5
 8007abc:	f7ff fea7 	bl	800780e <__cvt>
 8007ac0:	4680      	mov	r8, r0
 8007ac2:	e7be      	b.n	8007a42 <_printf_float+0x106>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e7a5      	b.n	8007a14 <_printf_float+0xd8>
 8007ac8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007acc:	d119      	bne.n	8007b02 <_printf_float+0x1c6>
 8007ace:	2900      	cmp	r1, #0
 8007ad0:	6863      	ldr	r3, [r4, #4]
 8007ad2:	dd0c      	ble.n	8007aee <_printf_float+0x1b2>
 8007ad4:	6121      	str	r1, [r4, #16]
 8007ad6:	b913      	cbnz	r3, 8007ade <_printf_float+0x1a2>
 8007ad8:	6822      	ldr	r2, [r4, #0]
 8007ada:	07d2      	lsls	r2, r2, #31
 8007adc:	d502      	bpl.n	8007ae4 <_printf_float+0x1a8>
 8007ade:	3301      	adds	r3, #1
 8007ae0:	440b      	add	r3, r1
 8007ae2:	6123      	str	r3, [r4, #16]
 8007ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae6:	65a3      	str	r3, [r4, #88]	; 0x58
 8007ae8:	f04f 0900 	mov.w	r9, #0
 8007aec:	e7c9      	b.n	8007a82 <_printf_float+0x146>
 8007aee:	b913      	cbnz	r3, 8007af6 <_printf_float+0x1ba>
 8007af0:	6822      	ldr	r2, [r4, #0]
 8007af2:	07d0      	lsls	r0, r2, #31
 8007af4:	d501      	bpl.n	8007afa <_printf_float+0x1be>
 8007af6:	3302      	adds	r3, #2
 8007af8:	e7f3      	b.n	8007ae2 <_printf_float+0x1a6>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e7f1      	b.n	8007ae2 <_printf_float+0x1a6>
 8007afe:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b06:	4293      	cmp	r3, r2
 8007b08:	db05      	blt.n	8007b16 <_printf_float+0x1da>
 8007b0a:	6822      	ldr	r2, [r4, #0]
 8007b0c:	6123      	str	r3, [r4, #16]
 8007b0e:	07d1      	lsls	r1, r2, #31
 8007b10:	d5e8      	bpl.n	8007ae4 <_printf_float+0x1a8>
 8007b12:	3301      	adds	r3, #1
 8007b14:	e7e5      	b.n	8007ae2 <_printf_float+0x1a6>
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	bfd4      	ite	le
 8007b1a:	f1c3 0302 	rsble	r3, r3, #2
 8007b1e:	2301      	movgt	r3, #1
 8007b20:	4413      	add	r3, r2
 8007b22:	e7de      	b.n	8007ae2 <_printf_float+0x1a6>
 8007b24:	6823      	ldr	r3, [r4, #0]
 8007b26:	055a      	lsls	r2, r3, #21
 8007b28:	d407      	bmi.n	8007b3a <_printf_float+0x1fe>
 8007b2a:	6923      	ldr	r3, [r4, #16]
 8007b2c:	4642      	mov	r2, r8
 8007b2e:	4631      	mov	r1, r6
 8007b30:	4628      	mov	r0, r5
 8007b32:	47b8      	blx	r7
 8007b34:	3001      	adds	r0, #1
 8007b36:	d12b      	bne.n	8007b90 <_printf_float+0x254>
 8007b38:	e761      	b.n	80079fe <_printf_float+0xc2>
 8007b3a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007b3e:	f240 80e2 	bls.w	8007d06 <_printf_float+0x3ca>
 8007b42:	2200      	movs	r2, #0
 8007b44:	2300      	movs	r3, #0
 8007b46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b4a:	f7f8 ffb9 	bl	8000ac0 <__aeabi_dcmpeq>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d03c      	beq.n	8007bcc <_printf_float+0x290>
 8007b52:	2301      	movs	r3, #1
 8007b54:	4a38      	ldr	r2, [pc, #224]	; (8007c38 <_printf_float+0x2fc>)
 8007b56:	4631      	mov	r1, r6
 8007b58:	4628      	mov	r0, r5
 8007b5a:	47b8      	blx	r7
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	f43f af4e 	beq.w	80079fe <_printf_float+0xc2>
 8007b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b66:	429a      	cmp	r2, r3
 8007b68:	db02      	blt.n	8007b70 <_printf_float+0x234>
 8007b6a:	6823      	ldr	r3, [r4, #0]
 8007b6c:	07d8      	lsls	r0, r3, #31
 8007b6e:	d50f      	bpl.n	8007b90 <_printf_float+0x254>
 8007b70:	9b05      	ldr	r3, [sp, #20]
 8007b72:	9a04      	ldr	r2, [sp, #16]
 8007b74:	4631      	mov	r1, r6
 8007b76:	4628      	mov	r0, r5
 8007b78:	47b8      	blx	r7
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	f43f af3f 	beq.w	80079fe <_printf_float+0xc2>
 8007b80:	f04f 0800 	mov.w	r8, #0
 8007b84:	f104 091a 	add.w	r9, r4, #26
 8007b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	4598      	cmp	r8, r3
 8007b8e:	db12      	blt.n	8007bb6 <_printf_float+0x27a>
 8007b90:	6823      	ldr	r3, [r4, #0]
 8007b92:	079b      	lsls	r3, r3, #30
 8007b94:	d509      	bpl.n	8007baa <_printf_float+0x26e>
 8007b96:	f04f 0800 	mov.w	r8, #0
 8007b9a:	f104 0919 	add.w	r9, r4, #25
 8007b9e:	68e3      	ldr	r3, [r4, #12]
 8007ba0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007ba2:	1a9b      	subs	r3, r3, r2
 8007ba4:	4598      	cmp	r8, r3
 8007ba6:	f2c0 80ee 	blt.w	8007d86 <_printf_float+0x44a>
 8007baa:	68e0      	ldr	r0, [r4, #12]
 8007bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bae:	4298      	cmp	r0, r3
 8007bb0:	bfb8      	it	lt
 8007bb2:	4618      	movlt	r0, r3
 8007bb4:	e725      	b.n	8007a02 <_printf_float+0xc6>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	464a      	mov	r2, r9
 8007bba:	4631      	mov	r1, r6
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	47b8      	blx	r7
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f43f af1c 	beq.w	80079fe <_printf_float+0xc2>
 8007bc6:	f108 0801 	add.w	r8, r8, #1
 8007bca:	e7dd      	b.n	8007b88 <_printf_float+0x24c>
 8007bcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	dc34      	bgt.n	8007c3c <_printf_float+0x300>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	4a18      	ldr	r2, [pc, #96]	; (8007c38 <_printf_float+0x2fc>)
 8007bd6:	4631      	mov	r1, r6
 8007bd8:	4628      	mov	r0, r5
 8007bda:	47b8      	blx	r7
 8007bdc:	3001      	adds	r0, #1
 8007bde:	f43f af0e 	beq.w	80079fe <_printf_float+0xc2>
 8007be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be4:	b923      	cbnz	r3, 8007bf0 <_printf_float+0x2b4>
 8007be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007be8:	b913      	cbnz	r3, 8007bf0 <_printf_float+0x2b4>
 8007bea:	6823      	ldr	r3, [r4, #0]
 8007bec:	07d9      	lsls	r1, r3, #31
 8007bee:	d5cf      	bpl.n	8007b90 <_printf_float+0x254>
 8007bf0:	9b05      	ldr	r3, [sp, #20]
 8007bf2:	9a04      	ldr	r2, [sp, #16]
 8007bf4:	4631      	mov	r1, r6
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	47b8      	blx	r7
 8007bfa:	3001      	adds	r0, #1
 8007bfc:	f43f aeff 	beq.w	80079fe <_printf_float+0xc2>
 8007c00:	f04f 0900 	mov.w	r9, #0
 8007c04:	f104 0a1a 	add.w	sl, r4, #26
 8007c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c0a:	425b      	negs	r3, r3
 8007c0c:	4599      	cmp	r9, r3
 8007c0e:	db01      	blt.n	8007c14 <_printf_float+0x2d8>
 8007c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c12:	e78b      	b.n	8007b2c <_printf_float+0x1f0>
 8007c14:	2301      	movs	r3, #1
 8007c16:	4652      	mov	r2, sl
 8007c18:	4631      	mov	r1, r6
 8007c1a:	4628      	mov	r0, r5
 8007c1c:	47b8      	blx	r7
 8007c1e:	3001      	adds	r0, #1
 8007c20:	f43f aeed 	beq.w	80079fe <_printf_float+0xc2>
 8007c24:	f109 0901 	add.w	r9, r9, #1
 8007c28:	e7ee      	b.n	8007c08 <_printf_float+0x2cc>
 8007c2a:	bf00      	nop
 8007c2c:	7fefffff 	.word	0x7fefffff
 8007c30:	0800a6fc 	.word	0x0800a6fc
 8007c34:	0800a700 	.word	0x0800a700
 8007c38:	0800a41b 	.word	0x0800a41b
 8007c3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c40:	429a      	cmp	r2, r3
 8007c42:	bfa8      	it	ge
 8007c44:	461a      	movge	r2, r3
 8007c46:	2a00      	cmp	r2, #0
 8007c48:	4691      	mov	r9, r2
 8007c4a:	dc38      	bgt.n	8007cbe <_printf_float+0x382>
 8007c4c:	f104 031a 	add.w	r3, r4, #26
 8007c50:	f04f 0b00 	mov.w	fp, #0
 8007c54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c58:	9306      	str	r3, [sp, #24]
 8007c5a:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007c5e:	ebaa 0309 	sub.w	r3, sl, r9
 8007c62:	459b      	cmp	fp, r3
 8007c64:	db33      	blt.n	8007cce <_printf_float+0x392>
 8007c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	db3a      	blt.n	8007ce4 <_printf_float+0x3a8>
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	07da      	lsls	r2, r3, #31
 8007c72:	d437      	bmi.n	8007ce4 <_printf_float+0x3a8>
 8007c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c78:	eba3 020a 	sub.w	r2, r3, sl
 8007c7c:	eba3 0901 	sub.w	r9, r3, r1
 8007c80:	4591      	cmp	r9, r2
 8007c82:	bfa8      	it	ge
 8007c84:	4691      	movge	r9, r2
 8007c86:	f1b9 0f00 	cmp.w	r9, #0
 8007c8a:	dc33      	bgt.n	8007cf4 <_printf_float+0x3b8>
 8007c8c:	f04f 0800 	mov.w	r8, #0
 8007c90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c94:	f104 0a1a 	add.w	sl, r4, #26
 8007c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c9c:	1a9b      	subs	r3, r3, r2
 8007c9e:	eba3 0309 	sub.w	r3, r3, r9
 8007ca2:	4598      	cmp	r8, r3
 8007ca4:	f6bf af74 	bge.w	8007b90 <_printf_float+0x254>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	4652      	mov	r2, sl
 8007cac:	4631      	mov	r1, r6
 8007cae:	4628      	mov	r0, r5
 8007cb0:	47b8      	blx	r7
 8007cb2:	3001      	adds	r0, #1
 8007cb4:	f43f aea3 	beq.w	80079fe <_printf_float+0xc2>
 8007cb8:	f108 0801 	add.w	r8, r8, #1
 8007cbc:	e7ec      	b.n	8007c98 <_printf_float+0x35c>
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	4631      	mov	r1, r6
 8007cc2:	4642      	mov	r2, r8
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	47b8      	blx	r7
 8007cc8:	3001      	adds	r0, #1
 8007cca:	d1bf      	bne.n	8007c4c <_printf_float+0x310>
 8007ccc:	e697      	b.n	80079fe <_printf_float+0xc2>
 8007cce:	2301      	movs	r3, #1
 8007cd0:	9a06      	ldr	r2, [sp, #24]
 8007cd2:	4631      	mov	r1, r6
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	47b8      	blx	r7
 8007cd8:	3001      	adds	r0, #1
 8007cda:	f43f ae90 	beq.w	80079fe <_printf_float+0xc2>
 8007cde:	f10b 0b01 	add.w	fp, fp, #1
 8007ce2:	e7ba      	b.n	8007c5a <_printf_float+0x31e>
 8007ce4:	9b05      	ldr	r3, [sp, #20]
 8007ce6:	9a04      	ldr	r2, [sp, #16]
 8007ce8:	4631      	mov	r1, r6
 8007cea:	4628      	mov	r0, r5
 8007cec:	47b8      	blx	r7
 8007cee:	3001      	adds	r0, #1
 8007cf0:	d1c0      	bne.n	8007c74 <_printf_float+0x338>
 8007cf2:	e684      	b.n	80079fe <_printf_float+0xc2>
 8007cf4:	464b      	mov	r3, r9
 8007cf6:	eb08 020a 	add.w	r2, r8, sl
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	47b8      	blx	r7
 8007d00:	3001      	adds	r0, #1
 8007d02:	d1c3      	bne.n	8007c8c <_printf_float+0x350>
 8007d04:	e67b      	b.n	80079fe <_printf_float+0xc2>
 8007d06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d08:	2a01      	cmp	r2, #1
 8007d0a:	dc01      	bgt.n	8007d10 <_printf_float+0x3d4>
 8007d0c:	07db      	lsls	r3, r3, #31
 8007d0e:	d537      	bpl.n	8007d80 <_printf_float+0x444>
 8007d10:	2301      	movs	r3, #1
 8007d12:	4642      	mov	r2, r8
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	47b8      	blx	r7
 8007d1a:	3001      	adds	r0, #1
 8007d1c:	f43f ae6f 	beq.w	80079fe <_printf_float+0xc2>
 8007d20:	9b05      	ldr	r3, [sp, #20]
 8007d22:	9a04      	ldr	r2, [sp, #16]
 8007d24:	4631      	mov	r1, r6
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b8      	blx	r7
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	f43f ae67 	beq.w	80079fe <_printf_float+0xc2>
 8007d30:	2200      	movs	r2, #0
 8007d32:	2300      	movs	r3, #0
 8007d34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d38:	f7f8 fec2 	bl	8000ac0 <__aeabi_dcmpeq>
 8007d3c:	b158      	cbz	r0, 8007d56 <_printf_float+0x41a>
 8007d3e:	f04f 0800 	mov.w	r8, #0
 8007d42:	f104 0a1a 	add.w	sl, r4, #26
 8007d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	4598      	cmp	r8, r3
 8007d4c:	db0d      	blt.n	8007d6a <_printf_float+0x42e>
 8007d4e:	464b      	mov	r3, r9
 8007d50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007d54:	e6eb      	b.n	8007b2e <_printf_float+0x1f2>
 8007d56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d58:	f108 0201 	add.w	r2, r8, #1
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	4631      	mov	r1, r6
 8007d60:	4628      	mov	r0, r5
 8007d62:	47b8      	blx	r7
 8007d64:	3001      	adds	r0, #1
 8007d66:	d1f2      	bne.n	8007d4e <_printf_float+0x412>
 8007d68:	e649      	b.n	80079fe <_printf_float+0xc2>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	4652      	mov	r2, sl
 8007d6e:	4631      	mov	r1, r6
 8007d70:	4628      	mov	r0, r5
 8007d72:	47b8      	blx	r7
 8007d74:	3001      	adds	r0, #1
 8007d76:	f43f ae42 	beq.w	80079fe <_printf_float+0xc2>
 8007d7a:	f108 0801 	add.w	r8, r8, #1
 8007d7e:	e7e2      	b.n	8007d46 <_printf_float+0x40a>
 8007d80:	2301      	movs	r3, #1
 8007d82:	4642      	mov	r2, r8
 8007d84:	e7eb      	b.n	8007d5e <_printf_float+0x422>
 8007d86:	2301      	movs	r3, #1
 8007d88:	464a      	mov	r2, r9
 8007d8a:	4631      	mov	r1, r6
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	47b8      	blx	r7
 8007d90:	3001      	adds	r0, #1
 8007d92:	f43f ae34 	beq.w	80079fe <_printf_float+0xc2>
 8007d96:	f108 0801 	add.w	r8, r8, #1
 8007d9a:	e700      	b.n	8007b9e <_printf_float+0x262>
 8007d9c:	4642      	mov	r2, r8
 8007d9e:	464b      	mov	r3, r9
 8007da0:	4640      	mov	r0, r8
 8007da2:	4649      	mov	r1, r9
 8007da4:	f7f8 febe 	bl	8000b24 <__aeabi_dcmpun>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	f43f ae2d 	beq.w	8007a08 <_printf_float+0xcc>
 8007dae:	4b01      	ldr	r3, [pc, #4]	; (8007db4 <_printf_float+0x478>)
 8007db0:	4a01      	ldr	r2, [pc, #4]	; (8007db8 <_printf_float+0x47c>)
 8007db2:	e60e      	b.n	80079d2 <_printf_float+0x96>
 8007db4:	0800a704 	.word	0x0800a704
 8007db8:	0800a708 	.word	0x0800a708

08007dbc <_printf_common>:
 8007dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc0:	4691      	mov	r9, r2
 8007dc2:	461f      	mov	r7, r3
 8007dc4:	688a      	ldr	r2, [r1, #8]
 8007dc6:	690b      	ldr	r3, [r1, #16]
 8007dc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	bfb8      	it	lt
 8007dd0:	4613      	movlt	r3, r2
 8007dd2:	f8c9 3000 	str.w	r3, [r9]
 8007dd6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007dda:	4606      	mov	r6, r0
 8007ddc:	460c      	mov	r4, r1
 8007dde:	b112      	cbz	r2, 8007de6 <_printf_common+0x2a>
 8007de0:	3301      	adds	r3, #1
 8007de2:	f8c9 3000 	str.w	r3, [r9]
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	0699      	lsls	r1, r3, #26
 8007dea:	bf42      	ittt	mi
 8007dec:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007df0:	3302      	addmi	r3, #2
 8007df2:	f8c9 3000 	strmi.w	r3, [r9]
 8007df6:	6825      	ldr	r5, [r4, #0]
 8007df8:	f015 0506 	ands.w	r5, r5, #6
 8007dfc:	d107      	bne.n	8007e0e <_printf_common+0x52>
 8007dfe:	f104 0a19 	add.w	sl, r4, #25
 8007e02:	68e3      	ldr	r3, [r4, #12]
 8007e04:	f8d9 2000 	ldr.w	r2, [r9]
 8007e08:	1a9b      	subs	r3, r3, r2
 8007e0a:	429d      	cmp	r5, r3
 8007e0c:	db29      	blt.n	8007e62 <_printf_common+0xa6>
 8007e0e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007e12:	6822      	ldr	r2, [r4, #0]
 8007e14:	3300      	adds	r3, #0
 8007e16:	bf18      	it	ne
 8007e18:	2301      	movne	r3, #1
 8007e1a:	0692      	lsls	r2, r2, #26
 8007e1c:	d42e      	bmi.n	8007e7c <_printf_common+0xc0>
 8007e1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e22:	4639      	mov	r1, r7
 8007e24:	4630      	mov	r0, r6
 8007e26:	47c0      	blx	r8
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d021      	beq.n	8007e70 <_printf_common+0xb4>
 8007e2c:	6823      	ldr	r3, [r4, #0]
 8007e2e:	68e5      	ldr	r5, [r4, #12]
 8007e30:	f8d9 2000 	ldr.w	r2, [r9]
 8007e34:	f003 0306 	and.w	r3, r3, #6
 8007e38:	2b04      	cmp	r3, #4
 8007e3a:	bf08      	it	eq
 8007e3c:	1aad      	subeq	r5, r5, r2
 8007e3e:	68a3      	ldr	r3, [r4, #8]
 8007e40:	6922      	ldr	r2, [r4, #16]
 8007e42:	bf0c      	ite	eq
 8007e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e48:	2500      	movne	r5, #0
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	bfc4      	itt	gt
 8007e4e:	1a9b      	subgt	r3, r3, r2
 8007e50:	18ed      	addgt	r5, r5, r3
 8007e52:	f04f 0900 	mov.w	r9, #0
 8007e56:	341a      	adds	r4, #26
 8007e58:	454d      	cmp	r5, r9
 8007e5a:	d11b      	bne.n	8007e94 <_printf_common+0xd8>
 8007e5c:	2000      	movs	r0, #0
 8007e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e62:	2301      	movs	r3, #1
 8007e64:	4652      	mov	r2, sl
 8007e66:	4639      	mov	r1, r7
 8007e68:	4630      	mov	r0, r6
 8007e6a:	47c0      	blx	r8
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d103      	bne.n	8007e78 <_printf_common+0xbc>
 8007e70:	f04f 30ff 	mov.w	r0, #4294967295
 8007e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e78:	3501      	adds	r5, #1
 8007e7a:	e7c2      	b.n	8007e02 <_printf_common+0x46>
 8007e7c:	18e1      	adds	r1, r4, r3
 8007e7e:	1c5a      	adds	r2, r3, #1
 8007e80:	2030      	movs	r0, #48	; 0x30
 8007e82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e86:	4422      	add	r2, r4
 8007e88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e90:	3302      	adds	r3, #2
 8007e92:	e7c4      	b.n	8007e1e <_printf_common+0x62>
 8007e94:	2301      	movs	r3, #1
 8007e96:	4622      	mov	r2, r4
 8007e98:	4639      	mov	r1, r7
 8007e9a:	4630      	mov	r0, r6
 8007e9c:	47c0      	blx	r8
 8007e9e:	3001      	adds	r0, #1
 8007ea0:	d0e6      	beq.n	8007e70 <_printf_common+0xb4>
 8007ea2:	f109 0901 	add.w	r9, r9, #1
 8007ea6:	e7d7      	b.n	8007e58 <_printf_common+0x9c>

08007ea8 <_printf_i>:
 8007ea8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007eac:	4617      	mov	r7, r2
 8007eae:	7e0a      	ldrb	r2, [r1, #24]
 8007eb0:	b085      	sub	sp, #20
 8007eb2:	2a6e      	cmp	r2, #110	; 0x6e
 8007eb4:	4698      	mov	r8, r3
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	460c      	mov	r4, r1
 8007eba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ebc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007ec0:	f000 80bc 	beq.w	800803c <_printf_i+0x194>
 8007ec4:	d81a      	bhi.n	8007efc <_printf_i+0x54>
 8007ec6:	2a63      	cmp	r2, #99	; 0x63
 8007ec8:	d02e      	beq.n	8007f28 <_printf_i+0x80>
 8007eca:	d80a      	bhi.n	8007ee2 <_printf_i+0x3a>
 8007ecc:	2a00      	cmp	r2, #0
 8007ece:	f000 80c8 	beq.w	8008062 <_printf_i+0x1ba>
 8007ed2:	2a58      	cmp	r2, #88	; 0x58
 8007ed4:	f000 808a 	beq.w	8007fec <_printf_i+0x144>
 8007ed8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007edc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007ee0:	e02a      	b.n	8007f38 <_printf_i+0x90>
 8007ee2:	2a64      	cmp	r2, #100	; 0x64
 8007ee4:	d001      	beq.n	8007eea <_printf_i+0x42>
 8007ee6:	2a69      	cmp	r2, #105	; 0x69
 8007ee8:	d1f6      	bne.n	8007ed8 <_printf_i+0x30>
 8007eea:	6821      	ldr	r1, [r4, #0]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007ef2:	d023      	beq.n	8007f3c <_printf_i+0x94>
 8007ef4:	1d11      	adds	r1, r2, #4
 8007ef6:	6019      	str	r1, [r3, #0]
 8007ef8:	6813      	ldr	r3, [r2, #0]
 8007efa:	e027      	b.n	8007f4c <_printf_i+0xa4>
 8007efc:	2a73      	cmp	r2, #115	; 0x73
 8007efe:	f000 80b4 	beq.w	800806a <_printf_i+0x1c2>
 8007f02:	d808      	bhi.n	8007f16 <_printf_i+0x6e>
 8007f04:	2a6f      	cmp	r2, #111	; 0x6f
 8007f06:	d02a      	beq.n	8007f5e <_printf_i+0xb6>
 8007f08:	2a70      	cmp	r2, #112	; 0x70
 8007f0a:	d1e5      	bne.n	8007ed8 <_printf_i+0x30>
 8007f0c:	680a      	ldr	r2, [r1, #0]
 8007f0e:	f042 0220 	orr.w	r2, r2, #32
 8007f12:	600a      	str	r2, [r1, #0]
 8007f14:	e003      	b.n	8007f1e <_printf_i+0x76>
 8007f16:	2a75      	cmp	r2, #117	; 0x75
 8007f18:	d021      	beq.n	8007f5e <_printf_i+0xb6>
 8007f1a:	2a78      	cmp	r2, #120	; 0x78
 8007f1c:	d1dc      	bne.n	8007ed8 <_printf_i+0x30>
 8007f1e:	2278      	movs	r2, #120	; 0x78
 8007f20:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007f24:	496e      	ldr	r1, [pc, #440]	; (80080e0 <_printf_i+0x238>)
 8007f26:	e064      	b.n	8007ff2 <_printf_i+0x14a>
 8007f28:	681a      	ldr	r2, [r3, #0]
 8007f2a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007f2e:	1d11      	adds	r1, r2, #4
 8007f30:	6019      	str	r1, [r3, #0]
 8007f32:	6813      	ldr	r3, [r2, #0]
 8007f34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e0a3      	b.n	8008084 <_printf_i+0x1dc>
 8007f3c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007f40:	f102 0104 	add.w	r1, r2, #4
 8007f44:	6019      	str	r1, [r3, #0]
 8007f46:	d0d7      	beq.n	8007ef8 <_printf_i+0x50>
 8007f48:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	da03      	bge.n	8007f58 <_printf_i+0xb0>
 8007f50:	222d      	movs	r2, #45	; 0x2d
 8007f52:	425b      	negs	r3, r3
 8007f54:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007f58:	4962      	ldr	r1, [pc, #392]	; (80080e4 <_printf_i+0x23c>)
 8007f5a:	220a      	movs	r2, #10
 8007f5c:	e017      	b.n	8007f8e <_printf_i+0xe6>
 8007f5e:	6820      	ldr	r0, [r4, #0]
 8007f60:	6819      	ldr	r1, [r3, #0]
 8007f62:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007f66:	d003      	beq.n	8007f70 <_printf_i+0xc8>
 8007f68:	1d08      	adds	r0, r1, #4
 8007f6a:	6018      	str	r0, [r3, #0]
 8007f6c:	680b      	ldr	r3, [r1, #0]
 8007f6e:	e006      	b.n	8007f7e <_printf_i+0xd6>
 8007f70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f74:	f101 0004 	add.w	r0, r1, #4
 8007f78:	6018      	str	r0, [r3, #0]
 8007f7a:	d0f7      	beq.n	8007f6c <_printf_i+0xc4>
 8007f7c:	880b      	ldrh	r3, [r1, #0]
 8007f7e:	4959      	ldr	r1, [pc, #356]	; (80080e4 <_printf_i+0x23c>)
 8007f80:	2a6f      	cmp	r2, #111	; 0x6f
 8007f82:	bf14      	ite	ne
 8007f84:	220a      	movne	r2, #10
 8007f86:	2208      	moveq	r2, #8
 8007f88:	2000      	movs	r0, #0
 8007f8a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007f8e:	6865      	ldr	r5, [r4, #4]
 8007f90:	60a5      	str	r5, [r4, #8]
 8007f92:	2d00      	cmp	r5, #0
 8007f94:	f2c0 809c 	blt.w	80080d0 <_printf_i+0x228>
 8007f98:	6820      	ldr	r0, [r4, #0]
 8007f9a:	f020 0004 	bic.w	r0, r0, #4
 8007f9e:	6020      	str	r0, [r4, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d13f      	bne.n	8008024 <_printf_i+0x17c>
 8007fa4:	2d00      	cmp	r5, #0
 8007fa6:	f040 8095 	bne.w	80080d4 <_printf_i+0x22c>
 8007faa:	4675      	mov	r5, lr
 8007fac:	2a08      	cmp	r2, #8
 8007fae:	d10b      	bne.n	8007fc8 <_printf_i+0x120>
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	07da      	lsls	r2, r3, #31
 8007fb4:	d508      	bpl.n	8007fc8 <_printf_i+0x120>
 8007fb6:	6923      	ldr	r3, [r4, #16]
 8007fb8:	6862      	ldr	r2, [r4, #4]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	bfde      	ittt	le
 8007fbe:	2330      	movle	r3, #48	; 0x30
 8007fc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007fc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007fc8:	ebae 0305 	sub.w	r3, lr, r5
 8007fcc:	6123      	str	r3, [r4, #16]
 8007fce:	f8cd 8000 	str.w	r8, [sp]
 8007fd2:	463b      	mov	r3, r7
 8007fd4:	aa03      	add	r2, sp, #12
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f7ff feef 	bl	8007dbc <_printf_common>
 8007fde:	3001      	adds	r0, #1
 8007fe0:	d155      	bne.n	800808e <_printf_i+0x1e6>
 8007fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe6:	b005      	add	sp, #20
 8007fe8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fec:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007ff0:	493c      	ldr	r1, [pc, #240]	; (80080e4 <_printf_i+0x23c>)
 8007ff2:	6822      	ldr	r2, [r4, #0]
 8007ff4:	6818      	ldr	r0, [r3, #0]
 8007ff6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007ffa:	f100 0504 	add.w	r5, r0, #4
 8007ffe:	601d      	str	r5, [r3, #0]
 8008000:	d001      	beq.n	8008006 <_printf_i+0x15e>
 8008002:	6803      	ldr	r3, [r0, #0]
 8008004:	e002      	b.n	800800c <_printf_i+0x164>
 8008006:	0655      	lsls	r5, r2, #25
 8008008:	d5fb      	bpl.n	8008002 <_printf_i+0x15a>
 800800a:	8803      	ldrh	r3, [r0, #0]
 800800c:	07d0      	lsls	r0, r2, #31
 800800e:	bf44      	itt	mi
 8008010:	f042 0220 	orrmi.w	r2, r2, #32
 8008014:	6022      	strmi	r2, [r4, #0]
 8008016:	b91b      	cbnz	r3, 8008020 <_printf_i+0x178>
 8008018:	6822      	ldr	r2, [r4, #0]
 800801a:	f022 0220 	bic.w	r2, r2, #32
 800801e:	6022      	str	r2, [r4, #0]
 8008020:	2210      	movs	r2, #16
 8008022:	e7b1      	b.n	8007f88 <_printf_i+0xe0>
 8008024:	4675      	mov	r5, lr
 8008026:	fbb3 f0f2 	udiv	r0, r3, r2
 800802a:	fb02 3310 	mls	r3, r2, r0, r3
 800802e:	5ccb      	ldrb	r3, [r1, r3]
 8008030:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008034:	4603      	mov	r3, r0
 8008036:	2800      	cmp	r0, #0
 8008038:	d1f5      	bne.n	8008026 <_printf_i+0x17e>
 800803a:	e7b7      	b.n	8007fac <_printf_i+0x104>
 800803c:	6808      	ldr	r0, [r1, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	6949      	ldr	r1, [r1, #20]
 8008042:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008046:	d004      	beq.n	8008052 <_printf_i+0x1aa>
 8008048:	1d10      	adds	r0, r2, #4
 800804a:	6018      	str	r0, [r3, #0]
 800804c:	6813      	ldr	r3, [r2, #0]
 800804e:	6019      	str	r1, [r3, #0]
 8008050:	e007      	b.n	8008062 <_printf_i+0x1ba>
 8008052:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008056:	f102 0004 	add.w	r0, r2, #4
 800805a:	6018      	str	r0, [r3, #0]
 800805c:	6813      	ldr	r3, [r2, #0]
 800805e:	d0f6      	beq.n	800804e <_printf_i+0x1a6>
 8008060:	8019      	strh	r1, [r3, #0]
 8008062:	2300      	movs	r3, #0
 8008064:	6123      	str	r3, [r4, #16]
 8008066:	4675      	mov	r5, lr
 8008068:	e7b1      	b.n	8007fce <_printf_i+0x126>
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	1d11      	adds	r1, r2, #4
 800806e:	6019      	str	r1, [r3, #0]
 8008070:	6815      	ldr	r5, [r2, #0]
 8008072:	6862      	ldr	r2, [r4, #4]
 8008074:	2100      	movs	r1, #0
 8008076:	4628      	mov	r0, r5
 8008078:	f7f8 f8b2 	bl	80001e0 <memchr>
 800807c:	b108      	cbz	r0, 8008082 <_printf_i+0x1da>
 800807e:	1b40      	subs	r0, r0, r5
 8008080:	6060      	str	r0, [r4, #4]
 8008082:	6863      	ldr	r3, [r4, #4]
 8008084:	6123      	str	r3, [r4, #16]
 8008086:	2300      	movs	r3, #0
 8008088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800808c:	e79f      	b.n	8007fce <_printf_i+0x126>
 800808e:	6923      	ldr	r3, [r4, #16]
 8008090:	462a      	mov	r2, r5
 8008092:	4639      	mov	r1, r7
 8008094:	4630      	mov	r0, r6
 8008096:	47c0      	blx	r8
 8008098:	3001      	adds	r0, #1
 800809a:	d0a2      	beq.n	8007fe2 <_printf_i+0x13a>
 800809c:	6823      	ldr	r3, [r4, #0]
 800809e:	079b      	lsls	r3, r3, #30
 80080a0:	d507      	bpl.n	80080b2 <_printf_i+0x20a>
 80080a2:	2500      	movs	r5, #0
 80080a4:	f104 0919 	add.w	r9, r4, #25
 80080a8:	68e3      	ldr	r3, [r4, #12]
 80080aa:	9a03      	ldr	r2, [sp, #12]
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	429d      	cmp	r5, r3
 80080b0:	db05      	blt.n	80080be <_printf_i+0x216>
 80080b2:	68e0      	ldr	r0, [r4, #12]
 80080b4:	9b03      	ldr	r3, [sp, #12]
 80080b6:	4298      	cmp	r0, r3
 80080b8:	bfb8      	it	lt
 80080ba:	4618      	movlt	r0, r3
 80080bc:	e793      	b.n	8007fe6 <_printf_i+0x13e>
 80080be:	2301      	movs	r3, #1
 80080c0:	464a      	mov	r2, r9
 80080c2:	4639      	mov	r1, r7
 80080c4:	4630      	mov	r0, r6
 80080c6:	47c0      	blx	r8
 80080c8:	3001      	adds	r0, #1
 80080ca:	d08a      	beq.n	8007fe2 <_printf_i+0x13a>
 80080cc:	3501      	adds	r5, #1
 80080ce:	e7eb      	b.n	80080a8 <_printf_i+0x200>
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d1a7      	bne.n	8008024 <_printf_i+0x17c>
 80080d4:	780b      	ldrb	r3, [r1, #0]
 80080d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080de:	e765      	b.n	8007fac <_printf_i+0x104>
 80080e0:	0800a71d 	.word	0x0800a71d
 80080e4:	0800a70c 	.word	0x0800a70c

080080e8 <_puts_r>:
 80080e8:	b570      	push	{r4, r5, r6, lr}
 80080ea:	460e      	mov	r6, r1
 80080ec:	4605      	mov	r5, r0
 80080ee:	b118      	cbz	r0, 80080f8 <_puts_r+0x10>
 80080f0:	6983      	ldr	r3, [r0, #24]
 80080f2:	b90b      	cbnz	r3, 80080f8 <_puts_r+0x10>
 80080f4:	f001 f9e0 	bl	80094b8 <__sinit>
 80080f8:	69ab      	ldr	r3, [r5, #24]
 80080fa:	68ac      	ldr	r4, [r5, #8]
 80080fc:	b913      	cbnz	r3, 8008104 <_puts_r+0x1c>
 80080fe:	4628      	mov	r0, r5
 8008100:	f001 f9da 	bl	80094b8 <__sinit>
 8008104:	4b23      	ldr	r3, [pc, #140]	; (8008194 <_puts_r+0xac>)
 8008106:	429c      	cmp	r4, r3
 8008108:	d117      	bne.n	800813a <_puts_r+0x52>
 800810a:	686c      	ldr	r4, [r5, #4]
 800810c:	89a3      	ldrh	r3, [r4, #12]
 800810e:	071b      	lsls	r3, r3, #28
 8008110:	d51d      	bpl.n	800814e <_puts_r+0x66>
 8008112:	6923      	ldr	r3, [r4, #16]
 8008114:	b1db      	cbz	r3, 800814e <_puts_r+0x66>
 8008116:	3e01      	subs	r6, #1
 8008118:	68a3      	ldr	r3, [r4, #8]
 800811a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800811e:	3b01      	subs	r3, #1
 8008120:	60a3      	str	r3, [r4, #8]
 8008122:	b9e9      	cbnz	r1, 8008160 <_puts_r+0x78>
 8008124:	2b00      	cmp	r3, #0
 8008126:	da2e      	bge.n	8008186 <_puts_r+0x9e>
 8008128:	4622      	mov	r2, r4
 800812a:	210a      	movs	r1, #10
 800812c:	4628      	mov	r0, r5
 800812e:	f000 f87b 	bl	8008228 <__swbuf_r>
 8008132:	3001      	adds	r0, #1
 8008134:	d011      	beq.n	800815a <_puts_r+0x72>
 8008136:	200a      	movs	r0, #10
 8008138:	bd70      	pop	{r4, r5, r6, pc}
 800813a:	4b17      	ldr	r3, [pc, #92]	; (8008198 <_puts_r+0xb0>)
 800813c:	429c      	cmp	r4, r3
 800813e:	d101      	bne.n	8008144 <_puts_r+0x5c>
 8008140:	68ac      	ldr	r4, [r5, #8]
 8008142:	e7e3      	b.n	800810c <_puts_r+0x24>
 8008144:	4b15      	ldr	r3, [pc, #84]	; (800819c <_puts_r+0xb4>)
 8008146:	429c      	cmp	r4, r3
 8008148:	bf08      	it	eq
 800814a:	68ec      	ldreq	r4, [r5, #12]
 800814c:	e7de      	b.n	800810c <_puts_r+0x24>
 800814e:	4621      	mov	r1, r4
 8008150:	4628      	mov	r0, r5
 8008152:	f000 f8bb 	bl	80082cc <__swsetup_r>
 8008156:	2800      	cmp	r0, #0
 8008158:	d0dd      	beq.n	8008116 <_puts_r+0x2e>
 800815a:	f04f 30ff 	mov.w	r0, #4294967295
 800815e:	bd70      	pop	{r4, r5, r6, pc}
 8008160:	2b00      	cmp	r3, #0
 8008162:	da04      	bge.n	800816e <_puts_r+0x86>
 8008164:	69a2      	ldr	r2, [r4, #24]
 8008166:	4293      	cmp	r3, r2
 8008168:	db06      	blt.n	8008178 <_puts_r+0x90>
 800816a:	290a      	cmp	r1, #10
 800816c:	d004      	beq.n	8008178 <_puts_r+0x90>
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	1c5a      	adds	r2, r3, #1
 8008172:	6022      	str	r2, [r4, #0]
 8008174:	7019      	strb	r1, [r3, #0]
 8008176:	e7cf      	b.n	8008118 <_puts_r+0x30>
 8008178:	4622      	mov	r2, r4
 800817a:	4628      	mov	r0, r5
 800817c:	f000 f854 	bl	8008228 <__swbuf_r>
 8008180:	3001      	adds	r0, #1
 8008182:	d1c9      	bne.n	8008118 <_puts_r+0x30>
 8008184:	e7e9      	b.n	800815a <_puts_r+0x72>
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	200a      	movs	r0, #10
 800818a:	1c5a      	adds	r2, r3, #1
 800818c:	6022      	str	r2, [r4, #0]
 800818e:	7018      	strb	r0, [r3, #0]
 8008190:	bd70      	pop	{r4, r5, r6, pc}
 8008192:	bf00      	nop
 8008194:	0800a75c 	.word	0x0800a75c
 8008198:	0800a77c 	.word	0x0800a77c
 800819c:	0800a73c 	.word	0x0800a73c

080081a0 <puts>:
 80081a0:	4b02      	ldr	r3, [pc, #8]	; (80081ac <puts+0xc>)
 80081a2:	4601      	mov	r1, r0
 80081a4:	6818      	ldr	r0, [r3, #0]
 80081a6:	f7ff bf9f 	b.w	80080e8 <_puts_r>
 80081aa:	bf00      	nop
 80081ac:	20000518 	.word	0x20000518

080081b0 <siprintf>:
 80081b0:	b40e      	push	{r1, r2, r3}
 80081b2:	b500      	push	{lr}
 80081b4:	b09c      	sub	sp, #112	; 0x70
 80081b6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80081ba:	ab1d      	add	r3, sp, #116	; 0x74
 80081bc:	f8ad 1014 	strh.w	r1, [sp, #20]
 80081c0:	9002      	str	r0, [sp, #8]
 80081c2:	9006      	str	r0, [sp, #24]
 80081c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80081c8:	480a      	ldr	r0, [pc, #40]	; (80081f4 <siprintf+0x44>)
 80081ca:	9104      	str	r1, [sp, #16]
 80081cc:	9107      	str	r1, [sp, #28]
 80081ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80081d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80081d6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80081da:	6800      	ldr	r0, [r0, #0]
 80081dc:	9301      	str	r3, [sp, #4]
 80081de:	a902      	add	r1, sp, #8
 80081e0:	f001 fe98 	bl	8009f14 <_svfiprintf_r>
 80081e4:	9b02      	ldr	r3, [sp, #8]
 80081e6:	2200      	movs	r2, #0
 80081e8:	701a      	strb	r2, [r3, #0]
 80081ea:	b01c      	add	sp, #112	; 0x70
 80081ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80081f0:	b003      	add	sp, #12
 80081f2:	4770      	bx	lr
 80081f4:	20000518 	.word	0x20000518

080081f8 <strcat>:
 80081f8:	b510      	push	{r4, lr}
 80081fa:	4602      	mov	r2, r0
 80081fc:	4613      	mov	r3, r2
 80081fe:	3201      	adds	r2, #1
 8008200:	781c      	ldrb	r4, [r3, #0]
 8008202:	2c00      	cmp	r4, #0
 8008204:	d1fa      	bne.n	80081fc <strcat+0x4>
 8008206:	3b01      	subs	r3, #1
 8008208:	f811 2b01 	ldrb.w	r2, [r1], #1
 800820c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008210:	2a00      	cmp	r2, #0
 8008212:	d1f9      	bne.n	8008208 <strcat+0x10>
 8008214:	bd10      	pop	{r4, pc}

08008216 <strcpy>:
 8008216:	4603      	mov	r3, r0
 8008218:	f811 2b01 	ldrb.w	r2, [r1], #1
 800821c:	f803 2b01 	strb.w	r2, [r3], #1
 8008220:	2a00      	cmp	r2, #0
 8008222:	d1f9      	bne.n	8008218 <strcpy+0x2>
 8008224:	4770      	bx	lr
	...

08008228 <__swbuf_r>:
 8008228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822a:	460e      	mov	r6, r1
 800822c:	4614      	mov	r4, r2
 800822e:	4605      	mov	r5, r0
 8008230:	b118      	cbz	r0, 800823a <__swbuf_r+0x12>
 8008232:	6983      	ldr	r3, [r0, #24]
 8008234:	b90b      	cbnz	r3, 800823a <__swbuf_r+0x12>
 8008236:	f001 f93f 	bl	80094b8 <__sinit>
 800823a:	4b21      	ldr	r3, [pc, #132]	; (80082c0 <__swbuf_r+0x98>)
 800823c:	429c      	cmp	r4, r3
 800823e:	d12a      	bne.n	8008296 <__swbuf_r+0x6e>
 8008240:	686c      	ldr	r4, [r5, #4]
 8008242:	69a3      	ldr	r3, [r4, #24]
 8008244:	60a3      	str	r3, [r4, #8]
 8008246:	89a3      	ldrh	r3, [r4, #12]
 8008248:	071a      	lsls	r2, r3, #28
 800824a:	d52e      	bpl.n	80082aa <__swbuf_r+0x82>
 800824c:	6923      	ldr	r3, [r4, #16]
 800824e:	b363      	cbz	r3, 80082aa <__swbuf_r+0x82>
 8008250:	6923      	ldr	r3, [r4, #16]
 8008252:	6820      	ldr	r0, [r4, #0]
 8008254:	1ac0      	subs	r0, r0, r3
 8008256:	6963      	ldr	r3, [r4, #20]
 8008258:	b2f6      	uxtb	r6, r6
 800825a:	4298      	cmp	r0, r3
 800825c:	4637      	mov	r7, r6
 800825e:	db04      	blt.n	800826a <__swbuf_r+0x42>
 8008260:	4621      	mov	r1, r4
 8008262:	4628      	mov	r0, r5
 8008264:	f001 f8be 	bl	80093e4 <_fflush_r>
 8008268:	bb28      	cbnz	r0, 80082b6 <__swbuf_r+0x8e>
 800826a:	68a3      	ldr	r3, [r4, #8]
 800826c:	3b01      	subs	r3, #1
 800826e:	60a3      	str	r3, [r4, #8]
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	1c5a      	adds	r2, r3, #1
 8008274:	6022      	str	r2, [r4, #0]
 8008276:	701e      	strb	r6, [r3, #0]
 8008278:	6963      	ldr	r3, [r4, #20]
 800827a:	3001      	adds	r0, #1
 800827c:	4298      	cmp	r0, r3
 800827e:	d004      	beq.n	800828a <__swbuf_r+0x62>
 8008280:	89a3      	ldrh	r3, [r4, #12]
 8008282:	07db      	lsls	r3, r3, #31
 8008284:	d519      	bpl.n	80082ba <__swbuf_r+0x92>
 8008286:	2e0a      	cmp	r6, #10
 8008288:	d117      	bne.n	80082ba <__swbuf_r+0x92>
 800828a:	4621      	mov	r1, r4
 800828c:	4628      	mov	r0, r5
 800828e:	f001 f8a9 	bl	80093e4 <_fflush_r>
 8008292:	b190      	cbz	r0, 80082ba <__swbuf_r+0x92>
 8008294:	e00f      	b.n	80082b6 <__swbuf_r+0x8e>
 8008296:	4b0b      	ldr	r3, [pc, #44]	; (80082c4 <__swbuf_r+0x9c>)
 8008298:	429c      	cmp	r4, r3
 800829a:	d101      	bne.n	80082a0 <__swbuf_r+0x78>
 800829c:	68ac      	ldr	r4, [r5, #8]
 800829e:	e7d0      	b.n	8008242 <__swbuf_r+0x1a>
 80082a0:	4b09      	ldr	r3, [pc, #36]	; (80082c8 <__swbuf_r+0xa0>)
 80082a2:	429c      	cmp	r4, r3
 80082a4:	bf08      	it	eq
 80082a6:	68ec      	ldreq	r4, [r5, #12]
 80082a8:	e7cb      	b.n	8008242 <__swbuf_r+0x1a>
 80082aa:	4621      	mov	r1, r4
 80082ac:	4628      	mov	r0, r5
 80082ae:	f000 f80d 	bl	80082cc <__swsetup_r>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d0cc      	beq.n	8008250 <__swbuf_r+0x28>
 80082b6:	f04f 37ff 	mov.w	r7, #4294967295
 80082ba:	4638      	mov	r0, r7
 80082bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082be:	bf00      	nop
 80082c0:	0800a75c 	.word	0x0800a75c
 80082c4:	0800a77c 	.word	0x0800a77c
 80082c8:	0800a73c 	.word	0x0800a73c

080082cc <__swsetup_r>:
 80082cc:	4b32      	ldr	r3, [pc, #200]	; (8008398 <__swsetup_r+0xcc>)
 80082ce:	b570      	push	{r4, r5, r6, lr}
 80082d0:	681d      	ldr	r5, [r3, #0]
 80082d2:	4606      	mov	r6, r0
 80082d4:	460c      	mov	r4, r1
 80082d6:	b125      	cbz	r5, 80082e2 <__swsetup_r+0x16>
 80082d8:	69ab      	ldr	r3, [r5, #24]
 80082da:	b913      	cbnz	r3, 80082e2 <__swsetup_r+0x16>
 80082dc:	4628      	mov	r0, r5
 80082de:	f001 f8eb 	bl	80094b8 <__sinit>
 80082e2:	4b2e      	ldr	r3, [pc, #184]	; (800839c <__swsetup_r+0xd0>)
 80082e4:	429c      	cmp	r4, r3
 80082e6:	d10f      	bne.n	8008308 <__swsetup_r+0x3c>
 80082e8:	686c      	ldr	r4, [r5, #4]
 80082ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ee:	b29a      	uxth	r2, r3
 80082f0:	0715      	lsls	r5, r2, #28
 80082f2:	d42c      	bmi.n	800834e <__swsetup_r+0x82>
 80082f4:	06d0      	lsls	r0, r2, #27
 80082f6:	d411      	bmi.n	800831c <__swsetup_r+0x50>
 80082f8:	2209      	movs	r2, #9
 80082fa:	6032      	str	r2, [r6, #0]
 80082fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008300:	81a3      	strh	r3, [r4, #12]
 8008302:	f04f 30ff 	mov.w	r0, #4294967295
 8008306:	bd70      	pop	{r4, r5, r6, pc}
 8008308:	4b25      	ldr	r3, [pc, #148]	; (80083a0 <__swsetup_r+0xd4>)
 800830a:	429c      	cmp	r4, r3
 800830c:	d101      	bne.n	8008312 <__swsetup_r+0x46>
 800830e:	68ac      	ldr	r4, [r5, #8]
 8008310:	e7eb      	b.n	80082ea <__swsetup_r+0x1e>
 8008312:	4b24      	ldr	r3, [pc, #144]	; (80083a4 <__swsetup_r+0xd8>)
 8008314:	429c      	cmp	r4, r3
 8008316:	bf08      	it	eq
 8008318:	68ec      	ldreq	r4, [r5, #12]
 800831a:	e7e6      	b.n	80082ea <__swsetup_r+0x1e>
 800831c:	0751      	lsls	r1, r2, #29
 800831e:	d512      	bpl.n	8008346 <__swsetup_r+0x7a>
 8008320:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008322:	b141      	cbz	r1, 8008336 <__swsetup_r+0x6a>
 8008324:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008328:	4299      	cmp	r1, r3
 800832a:	d002      	beq.n	8008332 <__swsetup_r+0x66>
 800832c:	4630      	mov	r0, r6
 800832e:	f001 fcc3 	bl	8009cb8 <_free_r>
 8008332:	2300      	movs	r3, #0
 8008334:	6363      	str	r3, [r4, #52]	; 0x34
 8008336:	89a3      	ldrh	r3, [r4, #12]
 8008338:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800833c:	81a3      	strh	r3, [r4, #12]
 800833e:	2300      	movs	r3, #0
 8008340:	6063      	str	r3, [r4, #4]
 8008342:	6923      	ldr	r3, [r4, #16]
 8008344:	6023      	str	r3, [r4, #0]
 8008346:	89a3      	ldrh	r3, [r4, #12]
 8008348:	f043 0308 	orr.w	r3, r3, #8
 800834c:	81a3      	strh	r3, [r4, #12]
 800834e:	6923      	ldr	r3, [r4, #16]
 8008350:	b94b      	cbnz	r3, 8008366 <__swsetup_r+0x9a>
 8008352:	89a3      	ldrh	r3, [r4, #12]
 8008354:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800835c:	d003      	beq.n	8008366 <__swsetup_r+0x9a>
 800835e:	4621      	mov	r1, r4
 8008360:	4630      	mov	r0, r6
 8008362:	f001 f965 	bl	8009630 <__smakebuf_r>
 8008366:	89a2      	ldrh	r2, [r4, #12]
 8008368:	f012 0301 	ands.w	r3, r2, #1
 800836c:	d00c      	beq.n	8008388 <__swsetup_r+0xbc>
 800836e:	2300      	movs	r3, #0
 8008370:	60a3      	str	r3, [r4, #8]
 8008372:	6963      	ldr	r3, [r4, #20]
 8008374:	425b      	negs	r3, r3
 8008376:	61a3      	str	r3, [r4, #24]
 8008378:	6923      	ldr	r3, [r4, #16]
 800837a:	b953      	cbnz	r3, 8008392 <__swsetup_r+0xc6>
 800837c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008380:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008384:	d1ba      	bne.n	80082fc <__swsetup_r+0x30>
 8008386:	bd70      	pop	{r4, r5, r6, pc}
 8008388:	0792      	lsls	r2, r2, #30
 800838a:	bf58      	it	pl
 800838c:	6963      	ldrpl	r3, [r4, #20]
 800838e:	60a3      	str	r3, [r4, #8]
 8008390:	e7f2      	b.n	8008378 <__swsetup_r+0xac>
 8008392:	2000      	movs	r0, #0
 8008394:	e7f7      	b.n	8008386 <__swsetup_r+0xba>
 8008396:	bf00      	nop
 8008398:	20000518 	.word	0x20000518
 800839c:	0800a75c 	.word	0x0800a75c
 80083a0:	0800a77c 	.word	0x0800a77c
 80083a4:	0800a73c 	.word	0x0800a73c

080083a8 <quorem>:
 80083a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ac:	6903      	ldr	r3, [r0, #16]
 80083ae:	690c      	ldr	r4, [r1, #16]
 80083b0:	429c      	cmp	r4, r3
 80083b2:	4680      	mov	r8, r0
 80083b4:	f300 8082 	bgt.w	80084bc <quorem+0x114>
 80083b8:	3c01      	subs	r4, #1
 80083ba:	f101 0714 	add.w	r7, r1, #20
 80083be:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80083c2:	f100 0614 	add.w	r6, r0, #20
 80083c6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80083ca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80083ce:	eb06 030e 	add.w	r3, r6, lr
 80083d2:	3501      	adds	r5, #1
 80083d4:	eb07 090e 	add.w	r9, r7, lr
 80083d8:	9301      	str	r3, [sp, #4]
 80083da:	fbb0 f5f5 	udiv	r5, r0, r5
 80083de:	b395      	cbz	r5, 8008446 <quorem+0x9e>
 80083e0:	f04f 0a00 	mov.w	sl, #0
 80083e4:	4638      	mov	r0, r7
 80083e6:	46b4      	mov	ip, r6
 80083e8:	46d3      	mov	fp, sl
 80083ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80083ee:	b293      	uxth	r3, r2
 80083f0:	fb05 a303 	mla	r3, r5, r3, sl
 80083f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	ebab 0303 	sub.w	r3, fp, r3
 80083fe:	0c12      	lsrs	r2, r2, #16
 8008400:	f8bc b000 	ldrh.w	fp, [ip]
 8008404:	fb05 a202 	mla	r2, r5, r2, sl
 8008408:	fa13 f38b 	uxtah	r3, r3, fp
 800840c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008410:	fa1f fb82 	uxth.w	fp, r2
 8008414:	f8dc 2000 	ldr.w	r2, [ip]
 8008418:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800841c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008420:	b29b      	uxth	r3, r3
 8008422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008426:	4581      	cmp	r9, r0
 8008428:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800842c:	f84c 3b04 	str.w	r3, [ip], #4
 8008430:	d2db      	bcs.n	80083ea <quorem+0x42>
 8008432:	f856 300e 	ldr.w	r3, [r6, lr]
 8008436:	b933      	cbnz	r3, 8008446 <quorem+0x9e>
 8008438:	9b01      	ldr	r3, [sp, #4]
 800843a:	3b04      	subs	r3, #4
 800843c:	429e      	cmp	r6, r3
 800843e:	461a      	mov	r2, r3
 8008440:	d330      	bcc.n	80084a4 <quorem+0xfc>
 8008442:	f8c8 4010 	str.w	r4, [r8, #16]
 8008446:	4640      	mov	r0, r8
 8008448:	f001 fb43 	bl	8009ad2 <__mcmp>
 800844c:	2800      	cmp	r0, #0
 800844e:	db25      	blt.n	800849c <quorem+0xf4>
 8008450:	3501      	adds	r5, #1
 8008452:	4630      	mov	r0, r6
 8008454:	f04f 0e00 	mov.w	lr, #0
 8008458:	f857 2b04 	ldr.w	r2, [r7], #4
 800845c:	f8d0 c000 	ldr.w	ip, [r0]
 8008460:	b293      	uxth	r3, r2
 8008462:	ebae 0303 	sub.w	r3, lr, r3
 8008466:	0c12      	lsrs	r2, r2, #16
 8008468:	fa13 f38c 	uxtah	r3, r3, ip
 800846c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008470:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008474:	b29b      	uxth	r3, r3
 8008476:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800847a:	45b9      	cmp	r9, r7
 800847c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008480:	f840 3b04 	str.w	r3, [r0], #4
 8008484:	d2e8      	bcs.n	8008458 <quorem+0xb0>
 8008486:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800848a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800848e:	b92a      	cbnz	r2, 800849c <quorem+0xf4>
 8008490:	3b04      	subs	r3, #4
 8008492:	429e      	cmp	r6, r3
 8008494:	461a      	mov	r2, r3
 8008496:	d30b      	bcc.n	80084b0 <quorem+0x108>
 8008498:	f8c8 4010 	str.w	r4, [r8, #16]
 800849c:	4628      	mov	r0, r5
 800849e:	b003      	add	sp, #12
 80084a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a4:	6812      	ldr	r2, [r2, #0]
 80084a6:	3b04      	subs	r3, #4
 80084a8:	2a00      	cmp	r2, #0
 80084aa:	d1ca      	bne.n	8008442 <quorem+0x9a>
 80084ac:	3c01      	subs	r4, #1
 80084ae:	e7c5      	b.n	800843c <quorem+0x94>
 80084b0:	6812      	ldr	r2, [r2, #0]
 80084b2:	3b04      	subs	r3, #4
 80084b4:	2a00      	cmp	r2, #0
 80084b6:	d1ef      	bne.n	8008498 <quorem+0xf0>
 80084b8:	3c01      	subs	r4, #1
 80084ba:	e7ea      	b.n	8008492 <quorem+0xea>
 80084bc:	2000      	movs	r0, #0
 80084be:	e7ee      	b.n	800849e <quorem+0xf6>

080084c0 <_dtoa_r>:
 80084c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084c4:	ec57 6b10 	vmov	r6, r7, d0
 80084c8:	b097      	sub	sp, #92	; 0x5c
 80084ca:	e9cd 6700 	strd	r6, r7, [sp]
 80084ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80084d0:	9107      	str	r1, [sp, #28]
 80084d2:	4604      	mov	r4, r0
 80084d4:	920a      	str	r2, [sp, #40]	; 0x28
 80084d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80084d8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80084da:	b93e      	cbnz	r6, 80084ec <_dtoa_r+0x2c>
 80084dc:	2010      	movs	r0, #16
 80084de:	f001 f8e7 	bl	80096b0 <malloc>
 80084e2:	6260      	str	r0, [r4, #36]	; 0x24
 80084e4:	6046      	str	r6, [r0, #4]
 80084e6:	6086      	str	r6, [r0, #8]
 80084e8:	6006      	str	r6, [r0, #0]
 80084ea:	60c6      	str	r6, [r0, #12]
 80084ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084ee:	6819      	ldr	r1, [r3, #0]
 80084f0:	b151      	cbz	r1, 8008508 <_dtoa_r+0x48>
 80084f2:	685a      	ldr	r2, [r3, #4]
 80084f4:	604a      	str	r2, [r1, #4]
 80084f6:	2301      	movs	r3, #1
 80084f8:	4093      	lsls	r3, r2
 80084fa:	608b      	str	r3, [r1, #8]
 80084fc:	4620      	mov	r0, r4
 80084fe:	f001 f913 	bl	8009728 <_Bfree>
 8008502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008504:	2200      	movs	r2, #0
 8008506:	601a      	str	r2, [r3, #0]
 8008508:	9b01      	ldr	r3, [sp, #4]
 800850a:	2b00      	cmp	r3, #0
 800850c:	bfbf      	itttt	lt
 800850e:	2301      	movlt	r3, #1
 8008510:	602b      	strlt	r3, [r5, #0]
 8008512:	9b01      	ldrlt	r3, [sp, #4]
 8008514:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008518:	bfb2      	itee	lt
 800851a:	9301      	strlt	r3, [sp, #4]
 800851c:	2300      	movge	r3, #0
 800851e:	602b      	strge	r3, [r5, #0]
 8008520:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008524:	4ba8      	ldr	r3, [pc, #672]	; (80087c8 <_dtoa_r+0x308>)
 8008526:	ea33 0308 	bics.w	r3, r3, r8
 800852a:	d11b      	bne.n	8008564 <_dtoa_r+0xa4>
 800852c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800852e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008532:	6013      	str	r3, [r2, #0]
 8008534:	9b00      	ldr	r3, [sp, #0]
 8008536:	b923      	cbnz	r3, 8008542 <_dtoa_r+0x82>
 8008538:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800853c:	2800      	cmp	r0, #0
 800853e:	f000 8578 	beq.w	8009032 <_dtoa_r+0xb72>
 8008542:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008544:	b953      	cbnz	r3, 800855c <_dtoa_r+0x9c>
 8008546:	4ba1      	ldr	r3, [pc, #644]	; (80087cc <_dtoa_r+0x30c>)
 8008548:	e021      	b.n	800858e <_dtoa_r+0xce>
 800854a:	4ba1      	ldr	r3, [pc, #644]	; (80087d0 <_dtoa_r+0x310>)
 800854c:	9302      	str	r3, [sp, #8]
 800854e:	3308      	adds	r3, #8
 8008550:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008552:	6013      	str	r3, [r2, #0]
 8008554:	9802      	ldr	r0, [sp, #8]
 8008556:	b017      	add	sp, #92	; 0x5c
 8008558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800855c:	4b9b      	ldr	r3, [pc, #620]	; (80087cc <_dtoa_r+0x30c>)
 800855e:	9302      	str	r3, [sp, #8]
 8008560:	3303      	adds	r3, #3
 8008562:	e7f5      	b.n	8008550 <_dtoa_r+0x90>
 8008564:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008568:	2200      	movs	r2, #0
 800856a:	2300      	movs	r3, #0
 800856c:	4630      	mov	r0, r6
 800856e:	4639      	mov	r1, r7
 8008570:	f7f8 faa6 	bl	8000ac0 <__aeabi_dcmpeq>
 8008574:	4681      	mov	r9, r0
 8008576:	b160      	cbz	r0, 8008592 <_dtoa_r+0xd2>
 8008578:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800857a:	2301      	movs	r3, #1
 800857c:	6013      	str	r3, [r2, #0]
 800857e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008580:	2b00      	cmp	r3, #0
 8008582:	f000 8553 	beq.w	800902c <_dtoa_r+0xb6c>
 8008586:	4b93      	ldr	r3, [pc, #588]	; (80087d4 <_dtoa_r+0x314>)
 8008588:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800858a:	6013      	str	r3, [r2, #0]
 800858c:	3b01      	subs	r3, #1
 800858e:	9302      	str	r3, [sp, #8]
 8008590:	e7e0      	b.n	8008554 <_dtoa_r+0x94>
 8008592:	aa14      	add	r2, sp, #80	; 0x50
 8008594:	a915      	add	r1, sp, #84	; 0x54
 8008596:	ec47 6b10 	vmov	d0, r6, r7
 800859a:	4620      	mov	r0, r4
 800859c:	f001 fb11 	bl	8009bc2 <__d2b>
 80085a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80085a4:	4682      	mov	sl, r0
 80085a6:	2d00      	cmp	r5, #0
 80085a8:	d07e      	beq.n	80086a8 <_dtoa_r+0x1e8>
 80085aa:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80085ae:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80085b2:	4630      	mov	r0, r6
 80085b4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80085b8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80085bc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80085c0:	2200      	movs	r2, #0
 80085c2:	4b85      	ldr	r3, [pc, #532]	; (80087d8 <_dtoa_r+0x318>)
 80085c4:	f7f7 fe60 	bl	8000288 <__aeabi_dsub>
 80085c8:	a379      	add	r3, pc, #484	; (adr r3, 80087b0 <_dtoa_r+0x2f0>)
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	f7f8 f80f 	bl	80005f0 <__aeabi_dmul>
 80085d2:	a379      	add	r3, pc, #484	; (adr r3, 80087b8 <_dtoa_r+0x2f8>)
 80085d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d8:	f7f7 fe58 	bl	800028c <__adddf3>
 80085dc:	4606      	mov	r6, r0
 80085de:	4628      	mov	r0, r5
 80085e0:	460f      	mov	r7, r1
 80085e2:	f7f7 ff9f 	bl	8000524 <__aeabi_i2d>
 80085e6:	a376      	add	r3, pc, #472	; (adr r3, 80087c0 <_dtoa_r+0x300>)
 80085e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ec:	f7f8 f800 	bl	80005f0 <__aeabi_dmul>
 80085f0:	4602      	mov	r2, r0
 80085f2:	460b      	mov	r3, r1
 80085f4:	4630      	mov	r0, r6
 80085f6:	4639      	mov	r1, r7
 80085f8:	f7f7 fe48 	bl	800028c <__adddf3>
 80085fc:	4606      	mov	r6, r0
 80085fe:	460f      	mov	r7, r1
 8008600:	f7f8 faa6 	bl	8000b50 <__aeabi_d2iz>
 8008604:	2200      	movs	r2, #0
 8008606:	4683      	mov	fp, r0
 8008608:	2300      	movs	r3, #0
 800860a:	4630      	mov	r0, r6
 800860c:	4639      	mov	r1, r7
 800860e:	f7f8 fa61 	bl	8000ad4 <__aeabi_dcmplt>
 8008612:	b158      	cbz	r0, 800862c <_dtoa_r+0x16c>
 8008614:	4658      	mov	r0, fp
 8008616:	f7f7 ff85 	bl	8000524 <__aeabi_i2d>
 800861a:	4602      	mov	r2, r0
 800861c:	460b      	mov	r3, r1
 800861e:	4630      	mov	r0, r6
 8008620:	4639      	mov	r1, r7
 8008622:	f7f8 fa4d 	bl	8000ac0 <__aeabi_dcmpeq>
 8008626:	b908      	cbnz	r0, 800862c <_dtoa_r+0x16c>
 8008628:	f10b 3bff 	add.w	fp, fp, #4294967295
 800862c:	f1bb 0f16 	cmp.w	fp, #22
 8008630:	d859      	bhi.n	80086e6 <_dtoa_r+0x226>
 8008632:	496a      	ldr	r1, [pc, #424]	; (80087dc <_dtoa_r+0x31c>)
 8008634:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008638:	e9dd 2300 	ldrd	r2, r3, [sp]
 800863c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008640:	f7f8 fa66 	bl	8000b10 <__aeabi_dcmpgt>
 8008644:	2800      	cmp	r0, #0
 8008646:	d050      	beq.n	80086ea <_dtoa_r+0x22a>
 8008648:	f10b 3bff 	add.w	fp, fp, #4294967295
 800864c:	2300      	movs	r3, #0
 800864e:	930e      	str	r3, [sp, #56]	; 0x38
 8008650:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008652:	1b5d      	subs	r5, r3, r5
 8008654:	1e6b      	subs	r3, r5, #1
 8008656:	9306      	str	r3, [sp, #24]
 8008658:	bf45      	ittet	mi
 800865a:	f1c5 0301 	rsbmi	r3, r5, #1
 800865e:	9305      	strmi	r3, [sp, #20]
 8008660:	2300      	movpl	r3, #0
 8008662:	2300      	movmi	r3, #0
 8008664:	bf4c      	ite	mi
 8008666:	9306      	strmi	r3, [sp, #24]
 8008668:	9305      	strpl	r3, [sp, #20]
 800866a:	f1bb 0f00 	cmp.w	fp, #0
 800866e:	db3e      	blt.n	80086ee <_dtoa_r+0x22e>
 8008670:	9b06      	ldr	r3, [sp, #24]
 8008672:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008676:	445b      	add	r3, fp
 8008678:	9306      	str	r3, [sp, #24]
 800867a:	2300      	movs	r3, #0
 800867c:	9308      	str	r3, [sp, #32]
 800867e:	9b07      	ldr	r3, [sp, #28]
 8008680:	2b09      	cmp	r3, #9
 8008682:	f200 80af 	bhi.w	80087e4 <_dtoa_r+0x324>
 8008686:	2b05      	cmp	r3, #5
 8008688:	bfc4      	itt	gt
 800868a:	3b04      	subgt	r3, #4
 800868c:	9307      	strgt	r3, [sp, #28]
 800868e:	9b07      	ldr	r3, [sp, #28]
 8008690:	f1a3 0302 	sub.w	r3, r3, #2
 8008694:	bfcc      	ite	gt
 8008696:	2600      	movgt	r6, #0
 8008698:	2601      	movle	r6, #1
 800869a:	2b03      	cmp	r3, #3
 800869c:	f200 80ae 	bhi.w	80087fc <_dtoa_r+0x33c>
 80086a0:	e8df f003 	tbb	[pc, r3]
 80086a4:	772f8482 	.word	0x772f8482
 80086a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086aa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80086ac:	441d      	add	r5, r3
 80086ae:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80086b2:	2b20      	cmp	r3, #32
 80086b4:	dd11      	ble.n	80086da <_dtoa_r+0x21a>
 80086b6:	9a00      	ldr	r2, [sp, #0]
 80086b8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80086bc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80086c0:	fa22 f000 	lsr.w	r0, r2, r0
 80086c4:	fa08 f303 	lsl.w	r3, r8, r3
 80086c8:	4318      	orrs	r0, r3
 80086ca:	f7f7 ff1b 	bl	8000504 <__aeabi_ui2d>
 80086ce:	2301      	movs	r3, #1
 80086d0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80086d4:	3d01      	subs	r5, #1
 80086d6:	9312      	str	r3, [sp, #72]	; 0x48
 80086d8:	e772      	b.n	80085c0 <_dtoa_r+0x100>
 80086da:	f1c3 0020 	rsb	r0, r3, #32
 80086de:	9b00      	ldr	r3, [sp, #0]
 80086e0:	fa03 f000 	lsl.w	r0, r3, r0
 80086e4:	e7f1      	b.n	80086ca <_dtoa_r+0x20a>
 80086e6:	2301      	movs	r3, #1
 80086e8:	e7b1      	b.n	800864e <_dtoa_r+0x18e>
 80086ea:	900e      	str	r0, [sp, #56]	; 0x38
 80086ec:	e7b0      	b.n	8008650 <_dtoa_r+0x190>
 80086ee:	9b05      	ldr	r3, [sp, #20]
 80086f0:	eba3 030b 	sub.w	r3, r3, fp
 80086f4:	9305      	str	r3, [sp, #20]
 80086f6:	f1cb 0300 	rsb	r3, fp, #0
 80086fa:	9308      	str	r3, [sp, #32]
 80086fc:	2300      	movs	r3, #0
 80086fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8008700:	e7bd      	b.n	800867e <_dtoa_r+0x1be>
 8008702:	2301      	movs	r3, #1
 8008704:	9309      	str	r3, [sp, #36]	; 0x24
 8008706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008708:	2b00      	cmp	r3, #0
 800870a:	dd7a      	ble.n	8008802 <_dtoa_r+0x342>
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	9303      	str	r3, [sp, #12]
 8008710:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008712:	2200      	movs	r2, #0
 8008714:	606a      	str	r2, [r5, #4]
 8008716:	2104      	movs	r1, #4
 8008718:	f101 0214 	add.w	r2, r1, #20
 800871c:	429a      	cmp	r2, r3
 800871e:	d975      	bls.n	800880c <_dtoa_r+0x34c>
 8008720:	6869      	ldr	r1, [r5, #4]
 8008722:	4620      	mov	r0, r4
 8008724:	f000 ffcc 	bl	80096c0 <_Balloc>
 8008728:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800872a:	6028      	str	r0, [r5, #0]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	9302      	str	r3, [sp, #8]
 8008730:	9b03      	ldr	r3, [sp, #12]
 8008732:	2b0e      	cmp	r3, #14
 8008734:	f200 80e5 	bhi.w	8008902 <_dtoa_r+0x442>
 8008738:	2e00      	cmp	r6, #0
 800873a:	f000 80e2 	beq.w	8008902 <_dtoa_r+0x442>
 800873e:	ed9d 7b00 	vldr	d7, [sp]
 8008742:	f1bb 0f00 	cmp.w	fp, #0
 8008746:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800874a:	dd74      	ble.n	8008836 <_dtoa_r+0x376>
 800874c:	4a23      	ldr	r2, [pc, #140]	; (80087dc <_dtoa_r+0x31c>)
 800874e:	f00b 030f 	and.w	r3, fp, #15
 8008752:	ea4f 162b 	mov.w	r6, fp, asr #4
 8008756:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800875a:	06f0      	lsls	r0, r6, #27
 800875c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008760:	d559      	bpl.n	8008816 <_dtoa_r+0x356>
 8008762:	4b1f      	ldr	r3, [pc, #124]	; (80087e0 <_dtoa_r+0x320>)
 8008764:	ec51 0b17 	vmov	r0, r1, d7
 8008768:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800876c:	f7f8 f86a 	bl	8000844 <__aeabi_ddiv>
 8008770:	e9cd 0100 	strd	r0, r1, [sp]
 8008774:	f006 060f 	and.w	r6, r6, #15
 8008778:	2503      	movs	r5, #3
 800877a:	4f19      	ldr	r7, [pc, #100]	; (80087e0 <_dtoa_r+0x320>)
 800877c:	2e00      	cmp	r6, #0
 800877e:	d14c      	bne.n	800881a <_dtoa_r+0x35a>
 8008780:	4642      	mov	r2, r8
 8008782:	464b      	mov	r3, r9
 8008784:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008788:	f7f8 f85c 	bl	8000844 <__aeabi_ddiv>
 800878c:	e9cd 0100 	strd	r0, r1, [sp]
 8008790:	e06a      	b.n	8008868 <_dtoa_r+0x3a8>
 8008792:	2301      	movs	r3, #1
 8008794:	9309      	str	r3, [sp, #36]	; 0x24
 8008796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008798:	445b      	add	r3, fp
 800879a:	9304      	str	r3, [sp, #16]
 800879c:	3301      	adds	r3, #1
 800879e:	2b01      	cmp	r3, #1
 80087a0:	9303      	str	r3, [sp, #12]
 80087a2:	bfb8      	it	lt
 80087a4:	2301      	movlt	r3, #1
 80087a6:	e7b3      	b.n	8008710 <_dtoa_r+0x250>
 80087a8:	2300      	movs	r3, #0
 80087aa:	e7ab      	b.n	8008704 <_dtoa_r+0x244>
 80087ac:	2300      	movs	r3, #0
 80087ae:	e7f1      	b.n	8008794 <_dtoa_r+0x2d4>
 80087b0:	636f4361 	.word	0x636f4361
 80087b4:	3fd287a7 	.word	0x3fd287a7
 80087b8:	8b60c8b3 	.word	0x8b60c8b3
 80087bc:	3fc68a28 	.word	0x3fc68a28
 80087c0:	509f79fb 	.word	0x509f79fb
 80087c4:	3fd34413 	.word	0x3fd34413
 80087c8:	7ff00000 	.word	0x7ff00000
 80087cc:	0800a737 	.word	0x0800a737
 80087d0:	0800a72e 	.word	0x0800a72e
 80087d4:	0800a41c 	.word	0x0800a41c
 80087d8:	3ff80000 	.word	0x3ff80000
 80087dc:	0800a7c8 	.word	0x0800a7c8
 80087e0:	0800a7a0 	.word	0x0800a7a0
 80087e4:	2601      	movs	r6, #1
 80087e6:	2300      	movs	r3, #0
 80087e8:	9307      	str	r3, [sp, #28]
 80087ea:	9609      	str	r6, [sp, #36]	; 0x24
 80087ec:	f04f 33ff 	mov.w	r3, #4294967295
 80087f0:	9304      	str	r3, [sp, #16]
 80087f2:	9303      	str	r3, [sp, #12]
 80087f4:	2200      	movs	r2, #0
 80087f6:	2312      	movs	r3, #18
 80087f8:	920a      	str	r2, [sp, #40]	; 0x28
 80087fa:	e789      	b.n	8008710 <_dtoa_r+0x250>
 80087fc:	2301      	movs	r3, #1
 80087fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008800:	e7f4      	b.n	80087ec <_dtoa_r+0x32c>
 8008802:	2301      	movs	r3, #1
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	9303      	str	r3, [sp, #12]
 8008808:	461a      	mov	r2, r3
 800880a:	e7f5      	b.n	80087f8 <_dtoa_r+0x338>
 800880c:	686a      	ldr	r2, [r5, #4]
 800880e:	3201      	adds	r2, #1
 8008810:	606a      	str	r2, [r5, #4]
 8008812:	0049      	lsls	r1, r1, #1
 8008814:	e780      	b.n	8008718 <_dtoa_r+0x258>
 8008816:	2502      	movs	r5, #2
 8008818:	e7af      	b.n	800877a <_dtoa_r+0x2ba>
 800881a:	07f1      	lsls	r1, r6, #31
 800881c:	d508      	bpl.n	8008830 <_dtoa_r+0x370>
 800881e:	4640      	mov	r0, r8
 8008820:	4649      	mov	r1, r9
 8008822:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008826:	f7f7 fee3 	bl	80005f0 <__aeabi_dmul>
 800882a:	3501      	adds	r5, #1
 800882c:	4680      	mov	r8, r0
 800882e:	4689      	mov	r9, r1
 8008830:	1076      	asrs	r6, r6, #1
 8008832:	3708      	adds	r7, #8
 8008834:	e7a2      	b.n	800877c <_dtoa_r+0x2bc>
 8008836:	f000 809d 	beq.w	8008974 <_dtoa_r+0x4b4>
 800883a:	f1cb 0600 	rsb	r6, fp, #0
 800883e:	4b9f      	ldr	r3, [pc, #636]	; (8008abc <_dtoa_r+0x5fc>)
 8008840:	4f9f      	ldr	r7, [pc, #636]	; (8008ac0 <_dtoa_r+0x600>)
 8008842:	f006 020f 	and.w	r2, r6, #15
 8008846:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800884a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800884e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008852:	f7f7 fecd 	bl	80005f0 <__aeabi_dmul>
 8008856:	e9cd 0100 	strd	r0, r1, [sp]
 800885a:	1136      	asrs	r6, r6, #4
 800885c:	2300      	movs	r3, #0
 800885e:	2502      	movs	r5, #2
 8008860:	2e00      	cmp	r6, #0
 8008862:	d17c      	bne.n	800895e <_dtoa_r+0x49e>
 8008864:	2b00      	cmp	r3, #0
 8008866:	d191      	bne.n	800878c <_dtoa_r+0x2cc>
 8008868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800886a:	2b00      	cmp	r3, #0
 800886c:	f000 8084 	beq.w	8008978 <_dtoa_r+0x4b8>
 8008870:	e9dd 8900 	ldrd	r8, r9, [sp]
 8008874:	2200      	movs	r2, #0
 8008876:	4b93      	ldr	r3, [pc, #588]	; (8008ac4 <_dtoa_r+0x604>)
 8008878:	4640      	mov	r0, r8
 800887a:	4649      	mov	r1, r9
 800887c:	f7f8 f92a 	bl	8000ad4 <__aeabi_dcmplt>
 8008880:	2800      	cmp	r0, #0
 8008882:	d079      	beq.n	8008978 <_dtoa_r+0x4b8>
 8008884:	9b03      	ldr	r3, [sp, #12]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d076      	beq.n	8008978 <_dtoa_r+0x4b8>
 800888a:	9b04      	ldr	r3, [sp, #16]
 800888c:	2b00      	cmp	r3, #0
 800888e:	dd34      	ble.n	80088fa <_dtoa_r+0x43a>
 8008890:	2200      	movs	r2, #0
 8008892:	4b8d      	ldr	r3, [pc, #564]	; (8008ac8 <_dtoa_r+0x608>)
 8008894:	4640      	mov	r0, r8
 8008896:	4649      	mov	r1, r9
 8008898:	f7f7 feaa 	bl	80005f0 <__aeabi_dmul>
 800889c:	e9cd 0100 	strd	r0, r1, [sp]
 80088a0:	9e04      	ldr	r6, [sp, #16]
 80088a2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80088a6:	3501      	adds	r5, #1
 80088a8:	4628      	mov	r0, r5
 80088aa:	f7f7 fe3b 	bl	8000524 <__aeabi_i2d>
 80088ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088b2:	f7f7 fe9d 	bl	80005f0 <__aeabi_dmul>
 80088b6:	2200      	movs	r2, #0
 80088b8:	4b84      	ldr	r3, [pc, #528]	; (8008acc <_dtoa_r+0x60c>)
 80088ba:	f7f7 fce7 	bl	800028c <__adddf3>
 80088be:	4680      	mov	r8, r0
 80088c0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80088c4:	2e00      	cmp	r6, #0
 80088c6:	d15a      	bne.n	800897e <_dtoa_r+0x4be>
 80088c8:	2200      	movs	r2, #0
 80088ca:	4b81      	ldr	r3, [pc, #516]	; (8008ad0 <_dtoa_r+0x610>)
 80088cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088d0:	f7f7 fcda 	bl	8000288 <__aeabi_dsub>
 80088d4:	4642      	mov	r2, r8
 80088d6:	464b      	mov	r3, r9
 80088d8:	e9cd 0100 	strd	r0, r1, [sp]
 80088dc:	f7f8 f918 	bl	8000b10 <__aeabi_dcmpgt>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	f040 829b 	bne.w	8008e1c <_dtoa_r+0x95c>
 80088e6:	4642      	mov	r2, r8
 80088e8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80088ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088f0:	f7f8 f8f0 	bl	8000ad4 <__aeabi_dcmplt>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	f040 828f 	bne.w	8008e18 <_dtoa_r+0x958>
 80088fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80088fe:	e9cd 2300 	strd	r2, r3, [sp]
 8008902:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008904:	2b00      	cmp	r3, #0
 8008906:	f2c0 8150 	blt.w	8008baa <_dtoa_r+0x6ea>
 800890a:	f1bb 0f0e 	cmp.w	fp, #14
 800890e:	f300 814c 	bgt.w	8008baa <_dtoa_r+0x6ea>
 8008912:	4b6a      	ldr	r3, [pc, #424]	; (8008abc <_dtoa_r+0x5fc>)
 8008914:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008918:	e9d3 8900 	ldrd	r8, r9, [r3]
 800891c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800891e:	2b00      	cmp	r3, #0
 8008920:	f280 80da 	bge.w	8008ad8 <_dtoa_r+0x618>
 8008924:	9b03      	ldr	r3, [sp, #12]
 8008926:	2b00      	cmp	r3, #0
 8008928:	f300 80d6 	bgt.w	8008ad8 <_dtoa_r+0x618>
 800892c:	f040 8273 	bne.w	8008e16 <_dtoa_r+0x956>
 8008930:	2200      	movs	r2, #0
 8008932:	4b67      	ldr	r3, [pc, #412]	; (8008ad0 <_dtoa_r+0x610>)
 8008934:	4640      	mov	r0, r8
 8008936:	4649      	mov	r1, r9
 8008938:	f7f7 fe5a 	bl	80005f0 <__aeabi_dmul>
 800893c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008940:	f7f8 f8dc 	bl	8000afc <__aeabi_dcmpge>
 8008944:	9e03      	ldr	r6, [sp, #12]
 8008946:	4637      	mov	r7, r6
 8008948:	2800      	cmp	r0, #0
 800894a:	f040 824a 	bne.w	8008de2 <_dtoa_r+0x922>
 800894e:	9b02      	ldr	r3, [sp, #8]
 8008950:	9a02      	ldr	r2, [sp, #8]
 8008952:	1c5d      	adds	r5, r3, #1
 8008954:	2331      	movs	r3, #49	; 0x31
 8008956:	7013      	strb	r3, [r2, #0]
 8008958:	f10b 0b01 	add.w	fp, fp, #1
 800895c:	e245      	b.n	8008dea <_dtoa_r+0x92a>
 800895e:	07f2      	lsls	r2, r6, #31
 8008960:	d505      	bpl.n	800896e <_dtoa_r+0x4ae>
 8008962:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008966:	f7f7 fe43 	bl	80005f0 <__aeabi_dmul>
 800896a:	3501      	adds	r5, #1
 800896c:	2301      	movs	r3, #1
 800896e:	1076      	asrs	r6, r6, #1
 8008970:	3708      	adds	r7, #8
 8008972:	e775      	b.n	8008860 <_dtoa_r+0x3a0>
 8008974:	2502      	movs	r5, #2
 8008976:	e777      	b.n	8008868 <_dtoa_r+0x3a8>
 8008978:	465f      	mov	r7, fp
 800897a:	9e03      	ldr	r6, [sp, #12]
 800897c:	e794      	b.n	80088a8 <_dtoa_r+0x3e8>
 800897e:	9a02      	ldr	r2, [sp, #8]
 8008980:	4b4e      	ldr	r3, [pc, #312]	; (8008abc <_dtoa_r+0x5fc>)
 8008982:	4432      	add	r2, r6
 8008984:	9213      	str	r2, [sp, #76]	; 0x4c
 8008986:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008988:	1e71      	subs	r1, r6, #1
 800898a:	2a00      	cmp	r2, #0
 800898c:	d048      	beq.n	8008a20 <_dtoa_r+0x560>
 800898e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8008992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008996:	2000      	movs	r0, #0
 8008998:	494e      	ldr	r1, [pc, #312]	; (8008ad4 <_dtoa_r+0x614>)
 800899a:	f7f7 ff53 	bl	8000844 <__aeabi_ddiv>
 800899e:	4642      	mov	r2, r8
 80089a0:	464b      	mov	r3, r9
 80089a2:	f7f7 fc71 	bl	8000288 <__aeabi_dsub>
 80089a6:	9d02      	ldr	r5, [sp, #8]
 80089a8:	4680      	mov	r8, r0
 80089aa:	4689      	mov	r9, r1
 80089ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089b0:	f7f8 f8ce 	bl	8000b50 <__aeabi_d2iz>
 80089b4:	4606      	mov	r6, r0
 80089b6:	f7f7 fdb5 	bl	8000524 <__aeabi_i2d>
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089c2:	f7f7 fc61 	bl	8000288 <__aeabi_dsub>
 80089c6:	3630      	adds	r6, #48	; 0x30
 80089c8:	f805 6b01 	strb.w	r6, [r5], #1
 80089cc:	4642      	mov	r2, r8
 80089ce:	464b      	mov	r3, r9
 80089d0:	e9cd 0100 	strd	r0, r1, [sp]
 80089d4:	f7f8 f87e 	bl	8000ad4 <__aeabi_dcmplt>
 80089d8:	2800      	cmp	r0, #0
 80089da:	d165      	bne.n	8008aa8 <_dtoa_r+0x5e8>
 80089dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089e0:	2000      	movs	r0, #0
 80089e2:	4938      	ldr	r1, [pc, #224]	; (8008ac4 <_dtoa_r+0x604>)
 80089e4:	f7f7 fc50 	bl	8000288 <__aeabi_dsub>
 80089e8:	4642      	mov	r2, r8
 80089ea:	464b      	mov	r3, r9
 80089ec:	f7f8 f872 	bl	8000ad4 <__aeabi_dcmplt>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	f040 80ba 	bne.w	8008b6a <_dtoa_r+0x6aa>
 80089f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80089f8:	429d      	cmp	r5, r3
 80089fa:	f43f af7e 	beq.w	80088fa <_dtoa_r+0x43a>
 80089fe:	2200      	movs	r2, #0
 8008a00:	4b31      	ldr	r3, [pc, #196]	; (8008ac8 <_dtoa_r+0x608>)
 8008a02:	4640      	mov	r0, r8
 8008a04:	4649      	mov	r1, r9
 8008a06:	f7f7 fdf3 	bl	80005f0 <__aeabi_dmul>
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	4680      	mov	r8, r0
 8008a0e:	4689      	mov	r9, r1
 8008a10:	4b2d      	ldr	r3, [pc, #180]	; (8008ac8 <_dtoa_r+0x608>)
 8008a12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a16:	f7f7 fdeb 	bl	80005f0 <__aeabi_dmul>
 8008a1a:	e9cd 0100 	strd	r0, r1, [sp]
 8008a1e:	e7c5      	b.n	80089ac <_dtoa_r+0x4ec>
 8008a20:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8008a24:	4642      	mov	r2, r8
 8008a26:	464b      	mov	r3, r9
 8008a28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a2c:	f7f7 fde0 	bl	80005f0 <__aeabi_dmul>
 8008a30:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008a34:	9d02      	ldr	r5, [sp, #8]
 8008a36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a3a:	f7f8 f889 	bl	8000b50 <__aeabi_d2iz>
 8008a3e:	4606      	mov	r6, r0
 8008a40:	f7f7 fd70 	bl	8000524 <__aeabi_i2d>
 8008a44:	3630      	adds	r6, #48	; 0x30
 8008a46:	4602      	mov	r2, r0
 8008a48:	460b      	mov	r3, r1
 8008a4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a4e:	f7f7 fc1b 	bl	8000288 <__aeabi_dsub>
 8008a52:	f805 6b01 	strb.w	r6, [r5], #1
 8008a56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a58:	42ab      	cmp	r3, r5
 8008a5a:	4680      	mov	r8, r0
 8008a5c:	4689      	mov	r9, r1
 8008a5e:	f04f 0200 	mov.w	r2, #0
 8008a62:	d125      	bne.n	8008ab0 <_dtoa_r+0x5f0>
 8008a64:	4b1b      	ldr	r3, [pc, #108]	; (8008ad4 <_dtoa_r+0x614>)
 8008a66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a6a:	f7f7 fc0f 	bl	800028c <__adddf3>
 8008a6e:	4602      	mov	r2, r0
 8008a70:	460b      	mov	r3, r1
 8008a72:	4640      	mov	r0, r8
 8008a74:	4649      	mov	r1, r9
 8008a76:	f7f8 f84b 	bl	8000b10 <__aeabi_dcmpgt>
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	d175      	bne.n	8008b6a <_dtoa_r+0x6aa>
 8008a7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a82:	2000      	movs	r0, #0
 8008a84:	4913      	ldr	r1, [pc, #76]	; (8008ad4 <_dtoa_r+0x614>)
 8008a86:	f7f7 fbff 	bl	8000288 <__aeabi_dsub>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	4640      	mov	r0, r8
 8008a90:	4649      	mov	r1, r9
 8008a92:	f7f8 f81f 	bl	8000ad4 <__aeabi_dcmplt>
 8008a96:	2800      	cmp	r0, #0
 8008a98:	f43f af2f 	beq.w	80088fa <_dtoa_r+0x43a>
 8008a9c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008aa0:	2b30      	cmp	r3, #48	; 0x30
 8008aa2:	f105 32ff 	add.w	r2, r5, #4294967295
 8008aa6:	d001      	beq.n	8008aac <_dtoa_r+0x5ec>
 8008aa8:	46bb      	mov	fp, r7
 8008aaa:	e04d      	b.n	8008b48 <_dtoa_r+0x688>
 8008aac:	4615      	mov	r5, r2
 8008aae:	e7f5      	b.n	8008a9c <_dtoa_r+0x5dc>
 8008ab0:	4b05      	ldr	r3, [pc, #20]	; (8008ac8 <_dtoa_r+0x608>)
 8008ab2:	f7f7 fd9d 	bl	80005f0 <__aeabi_dmul>
 8008ab6:	e9cd 0100 	strd	r0, r1, [sp]
 8008aba:	e7bc      	b.n	8008a36 <_dtoa_r+0x576>
 8008abc:	0800a7c8 	.word	0x0800a7c8
 8008ac0:	0800a7a0 	.word	0x0800a7a0
 8008ac4:	3ff00000 	.word	0x3ff00000
 8008ac8:	40240000 	.word	0x40240000
 8008acc:	401c0000 	.word	0x401c0000
 8008ad0:	40140000 	.word	0x40140000
 8008ad4:	3fe00000 	.word	0x3fe00000
 8008ad8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008adc:	9d02      	ldr	r5, [sp, #8]
 8008ade:	4642      	mov	r2, r8
 8008ae0:	464b      	mov	r3, r9
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	4639      	mov	r1, r7
 8008ae6:	f7f7 fead 	bl	8000844 <__aeabi_ddiv>
 8008aea:	f7f8 f831 	bl	8000b50 <__aeabi_d2iz>
 8008aee:	9000      	str	r0, [sp, #0]
 8008af0:	f7f7 fd18 	bl	8000524 <__aeabi_i2d>
 8008af4:	4642      	mov	r2, r8
 8008af6:	464b      	mov	r3, r9
 8008af8:	f7f7 fd7a 	bl	80005f0 <__aeabi_dmul>
 8008afc:	4602      	mov	r2, r0
 8008afe:	460b      	mov	r3, r1
 8008b00:	4630      	mov	r0, r6
 8008b02:	4639      	mov	r1, r7
 8008b04:	f7f7 fbc0 	bl	8000288 <__aeabi_dsub>
 8008b08:	9e00      	ldr	r6, [sp, #0]
 8008b0a:	9f03      	ldr	r7, [sp, #12]
 8008b0c:	3630      	adds	r6, #48	; 0x30
 8008b0e:	f805 6b01 	strb.w	r6, [r5], #1
 8008b12:	9e02      	ldr	r6, [sp, #8]
 8008b14:	1bae      	subs	r6, r5, r6
 8008b16:	42b7      	cmp	r7, r6
 8008b18:	4602      	mov	r2, r0
 8008b1a:	460b      	mov	r3, r1
 8008b1c:	d138      	bne.n	8008b90 <_dtoa_r+0x6d0>
 8008b1e:	f7f7 fbb5 	bl	800028c <__adddf3>
 8008b22:	4606      	mov	r6, r0
 8008b24:	460f      	mov	r7, r1
 8008b26:	4602      	mov	r2, r0
 8008b28:	460b      	mov	r3, r1
 8008b2a:	4640      	mov	r0, r8
 8008b2c:	4649      	mov	r1, r9
 8008b2e:	f7f7 ffd1 	bl	8000ad4 <__aeabi_dcmplt>
 8008b32:	b9c8      	cbnz	r0, 8008b68 <_dtoa_r+0x6a8>
 8008b34:	4632      	mov	r2, r6
 8008b36:	463b      	mov	r3, r7
 8008b38:	4640      	mov	r0, r8
 8008b3a:	4649      	mov	r1, r9
 8008b3c:	f7f7 ffc0 	bl	8000ac0 <__aeabi_dcmpeq>
 8008b40:	b110      	cbz	r0, 8008b48 <_dtoa_r+0x688>
 8008b42:	9b00      	ldr	r3, [sp, #0]
 8008b44:	07db      	lsls	r3, r3, #31
 8008b46:	d40f      	bmi.n	8008b68 <_dtoa_r+0x6a8>
 8008b48:	4651      	mov	r1, sl
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	f000 fdec 	bl	8009728 <_Bfree>
 8008b50:	2300      	movs	r3, #0
 8008b52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b54:	702b      	strb	r3, [r5, #0]
 8008b56:	f10b 0301 	add.w	r3, fp, #1
 8008b5a:	6013      	str	r3, [r2, #0]
 8008b5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f43f acf8 	beq.w	8008554 <_dtoa_r+0x94>
 8008b64:	601d      	str	r5, [r3, #0]
 8008b66:	e4f5      	b.n	8008554 <_dtoa_r+0x94>
 8008b68:	465f      	mov	r7, fp
 8008b6a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008b6e:	2a39      	cmp	r2, #57	; 0x39
 8008b70:	f105 33ff 	add.w	r3, r5, #4294967295
 8008b74:	d106      	bne.n	8008b84 <_dtoa_r+0x6c4>
 8008b76:	9a02      	ldr	r2, [sp, #8]
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d107      	bne.n	8008b8c <_dtoa_r+0x6cc>
 8008b7c:	2330      	movs	r3, #48	; 0x30
 8008b7e:	7013      	strb	r3, [r2, #0]
 8008b80:	3701      	adds	r7, #1
 8008b82:	4613      	mov	r3, r2
 8008b84:	781a      	ldrb	r2, [r3, #0]
 8008b86:	3201      	adds	r2, #1
 8008b88:	701a      	strb	r2, [r3, #0]
 8008b8a:	e78d      	b.n	8008aa8 <_dtoa_r+0x5e8>
 8008b8c:	461d      	mov	r5, r3
 8008b8e:	e7ec      	b.n	8008b6a <_dtoa_r+0x6aa>
 8008b90:	2200      	movs	r2, #0
 8008b92:	4ba4      	ldr	r3, [pc, #656]	; (8008e24 <_dtoa_r+0x964>)
 8008b94:	f7f7 fd2c 	bl	80005f0 <__aeabi_dmul>
 8008b98:	2200      	movs	r2, #0
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	460f      	mov	r7, r1
 8008ba0:	f7f7 ff8e 	bl	8000ac0 <__aeabi_dcmpeq>
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	d09a      	beq.n	8008ade <_dtoa_r+0x61e>
 8008ba8:	e7ce      	b.n	8008b48 <_dtoa_r+0x688>
 8008baa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bac:	2a00      	cmp	r2, #0
 8008bae:	f000 80cd 	beq.w	8008d4c <_dtoa_r+0x88c>
 8008bb2:	9a07      	ldr	r2, [sp, #28]
 8008bb4:	2a01      	cmp	r2, #1
 8008bb6:	f300 80af 	bgt.w	8008d18 <_dtoa_r+0x858>
 8008bba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008bbc:	2a00      	cmp	r2, #0
 8008bbe:	f000 80a7 	beq.w	8008d10 <_dtoa_r+0x850>
 8008bc2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008bc6:	9e08      	ldr	r6, [sp, #32]
 8008bc8:	9d05      	ldr	r5, [sp, #20]
 8008bca:	9a05      	ldr	r2, [sp, #20]
 8008bcc:	441a      	add	r2, r3
 8008bce:	9205      	str	r2, [sp, #20]
 8008bd0:	9a06      	ldr	r2, [sp, #24]
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	441a      	add	r2, r3
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	9206      	str	r2, [sp, #24]
 8008bda:	f000 fe45 	bl	8009868 <__i2b>
 8008bde:	4607      	mov	r7, r0
 8008be0:	2d00      	cmp	r5, #0
 8008be2:	dd0c      	ble.n	8008bfe <_dtoa_r+0x73e>
 8008be4:	9b06      	ldr	r3, [sp, #24]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	dd09      	ble.n	8008bfe <_dtoa_r+0x73e>
 8008bea:	42ab      	cmp	r3, r5
 8008bec:	9a05      	ldr	r2, [sp, #20]
 8008bee:	bfa8      	it	ge
 8008bf0:	462b      	movge	r3, r5
 8008bf2:	1ad2      	subs	r2, r2, r3
 8008bf4:	9205      	str	r2, [sp, #20]
 8008bf6:	9a06      	ldr	r2, [sp, #24]
 8008bf8:	1aed      	subs	r5, r5, r3
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	9306      	str	r3, [sp, #24]
 8008bfe:	9b08      	ldr	r3, [sp, #32]
 8008c00:	b1f3      	cbz	r3, 8008c40 <_dtoa_r+0x780>
 8008c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 80a5 	beq.w	8008d54 <_dtoa_r+0x894>
 8008c0a:	2e00      	cmp	r6, #0
 8008c0c:	dd10      	ble.n	8008c30 <_dtoa_r+0x770>
 8008c0e:	4639      	mov	r1, r7
 8008c10:	4632      	mov	r2, r6
 8008c12:	4620      	mov	r0, r4
 8008c14:	f000 febe 	bl	8009994 <__pow5mult>
 8008c18:	4652      	mov	r2, sl
 8008c1a:	4601      	mov	r1, r0
 8008c1c:	4607      	mov	r7, r0
 8008c1e:	4620      	mov	r0, r4
 8008c20:	f000 fe2b 	bl	800987a <__multiply>
 8008c24:	4651      	mov	r1, sl
 8008c26:	4680      	mov	r8, r0
 8008c28:	4620      	mov	r0, r4
 8008c2a:	f000 fd7d 	bl	8009728 <_Bfree>
 8008c2e:	46c2      	mov	sl, r8
 8008c30:	9b08      	ldr	r3, [sp, #32]
 8008c32:	1b9a      	subs	r2, r3, r6
 8008c34:	d004      	beq.n	8008c40 <_dtoa_r+0x780>
 8008c36:	4651      	mov	r1, sl
 8008c38:	4620      	mov	r0, r4
 8008c3a:	f000 feab 	bl	8009994 <__pow5mult>
 8008c3e:	4682      	mov	sl, r0
 8008c40:	2101      	movs	r1, #1
 8008c42:	4620      	mov	r0, r4
 8008c44:	f000 fe10 	bl	8009868 <__i2b>
 8008c48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	4606      	mov	r6, r0
 8008c4e:	f340 8083 	ble.w	8008d58 <_dtoa_r+0x898>
 8008c52:	461a      	mov	r2, r3
 8008c54:	4601      	mov	r1, r0
 8008c56:	4620      	mov	r0, r4
 8008c58:	f000 fe9c 	bl	8009994 <__pow5mult>
 8008c5c:	9b07      	ldr	r3, [sp, #28]
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	4606      	mov	r6, r0
 8008c62:	dd7c      	ble.n	8008d5e <_dtoa_r+0x89e>
 8008c64:	f04f 0800 	mov.w	r8, #0
 8008c68:	6933      	ldr	r3, [r6, #16]
 8008c6a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008c6e:	6918      	ldr	r0, [r3, #16]
 8008c70:	f000 fdac 	bl	80097cc <__hi0bits>
 8008c74:	f1c0 0020 	rsb	r0, r0, #32
 8008c78:	9b06      	ldr	r3, [sp, #24]
 8008c7a:	4418      	add	r0, r3
 8008c7c:	f010 001f 	ands.w	r0, r0, #31
 8008c80:	f000 8096 	beq.w	8008db0 <_dtoa_r+0x8f0>
 8008c84:	f1c0 0320 	rsb	r3, r0, #32
 8008c88:	2b04      	cmp	r3, #4
 8008c8a:	f340 8087 	ble.w	8008d9c <_dtoa_r+0x8dc>
 8008c8e:	9b05      	ldr	r3, [sp, #20]
 8008c90:	f1c0 001c 	rsb	r0, r0, #28
 8008c94:	4403      	add	r3, r0
 8008c96:	9305      	str	r3, [sp, #20]
 8008c98:	9b06      	ldr	r3, [sp, #24]
 8008c9a:	4405      	add	r5, r0
 8008c9c:	4403      	add	r3, r0
 8008c9e:	9306      	str	r3, [sp, #24]
 8008ca0:	9b05      	ldr	r3, [sp, #20]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	dd05      	ble.n	8008cb2 <_dtoa_r+0x7f2>
 8008ca6:	4651      	mov	r1, sl
 8008ca8:	461a      	mov	r2, r3
 8008caa:	4620      	mov	r0, r4
 8008cac:	f000 fec0 	bl	8009a30 <__lshift>
 8008cb0:	4682      	mov	sl, r0
 8008cb2:	9b06      	ldr	r3, [sp, #24]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	dd05      	ble.n	8008cc4 <_dtoa_r+0x804>
 8008cb8:	4631      	mov	r1, r6
 8008cba:	461a      	mov	r2, r3
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f000 feb7 	bl	8009a30 <__lshift>
 8008cc2:	4606      	mov	r6, r0
 8008cc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d074      	beq.n	8008db4 <_dtoa_r+0x8f4>
 8008cca:	4631      	mov	r1, r6
 8008ccc:	4650      	mov	r0, sl
 8008cce:	f000 ff00 	bl	8009ad2 <__mcmp>
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	da6e      	bge.n	8008db4 <_dtoa_r+0x8f4>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	4651      	mov	r1, sl
 8008cda:	220a      	movs	r2, #10
 8008cdc:	4620      	mov	r0, r4
 8008cde:	f000 fd3a 	bl	8009756 <__multadd>
 8008ce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008ce8:	4682      	mov	sl, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	f000 81a8 	beq.w	8009040 <_dtoa_r+0xb80>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	4639      	mov	r1, r7
 8008cf4:	220a      	movs	r2, #10
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	f000 fd2d 	bl	8009756 <__multadd>
 8008cfc:	9b04      	ldr	r3, [sp, #16]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	4607      	mov	r7, r0
 8008d02:	f300 80c8 	bgt.w	8008e96 <_dtoa_r+0x9d6>
 8008d06:	9b07      	ldr	r3, [sp, #28]
 8008d08:	2b02      	cmp	r3, #2
 8008d0a:	f340 80c4 	ble.w	8008e96 <_dtoa_r+0x9d6>
 8008d0e:	e059      	b.n	8008dc4 <_dtoa_r+0x904>
 8008d10:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d12:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008d16:	e756      	b.n	8008bc6 <_dtoa_r+0x706>
 8008d18:	9b03      	ldr	r3, [sp, #12]
 8008d1a:	1e5e      	subs	r6, r3, #1
 8008d1c:	9b08      	ldr	r3, [sp, #32]
 8008d1e:	42b3      	cmp	r3, r6
 8008d20:	bfbf      	itttt	lt
 8008d22:	9b08      	ldrlt	r3, [sp, #32]
 8008d24:	9608      	strlt	r6, [sp, #32]
 8008d26:	1af2      	sublt	r2, r6, r3
 8008d28:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8008d2a:	bfb6      	itet	lt
 8008d2c:	189b      	addlt	r3, r3, r2
 8008d2e:	1b9e      	subge	r6, r3, r6
 8008d30:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8008d32:	9b03      	ldr	r3, [sp, #12]
 8008d34:	bfb8      	it	lt
 8008d36:	2600      	movlt	r6, #0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	bfb9      	ittee	lt
 8008d3c:	9b05      	ldrlt	r3, [sp, #20]
 8008d3e:	9a03      	ldrlt	r2, [sp, #12]
 8008d40:	9d05      	ldrge	r5, [sp, #20]
 8008d42:	9b03      	ldrge	r3, [sp, #12]
 8008d44:	bfbc      	itt	lt
 8008d46:	1a9d      	sublt	r5, r3, r2
 8008d48:	2300      	movlt	r3, #0
 8008d4a:	e73e      	b.n	8008bca <_dtoa_r+0x70a>
 8008d4c:	9e08      	ldr	r6, [sp, #32]
 8008d4e:	9d05      	ldr	r5, [sp, #20]
 8008d50:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008d52:	e745      	b.n	8008be0 <_dtoa_r+0x720>
 8008d54:	9a08      	ldr	r2, [sp, #32]
 8008d56:	e76e      	b.n	8008c36 <_dtoa_r+0x776>
 8008d58:	9b07      	ldr	r3, [sp, #28]
 8008d5a:	2b01      	cmp	r3, #1
 8008d5c:	dc19      	bgt.n	8008d92 <_dtoa_r+0x8d2>
 8008d5e:	9b00      	ldr	r3, [sp, #0]
 8008d60:	b9bb      	cbnz	r3, 8008d92 <_dtoa_r+0x8d2>
 8008d62:	9b01      	ldr	r3, [sp, #4]
 8008d64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d68:	b99b      	cbnz	r3, 8008d92 <_dtoa_r+0x8d2>
 8008d6a:	9b01      	ldr	r3, [sp, #4]
 8008d6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d70:	0d1b      	lsrs	r3, r3, #20
 8008d72:	051b      	lsls	r3, r3, #20
 8008d74:	b183      	cbz	r3, 8008d98 <_dtoa_r+0x8d8>
 8008d76:	9b05      	ldr	r3, [sp, #20]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	9305      	str	r3, [sp, #20]
 8008d7c:	9b06      	ldr	r3, [sp, #24]
 8008d7e:	3301      	adds	r3, #1
 8008d80:	9306      	str	r3, [sp, #24]
 8008d82:	f04f 0801 	mov.w	r8, #1
 8008d86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	f47f af6d 	bne.w	8008c68 <_dtoa_r+0x7a8>
 8008d8e:	2001      	movs	r0, #1
 8008d90:	e772      	b.n	8008c78 <_dtoa_r+0x7b8>
 8008d92:	f04f 0800 	mov.w	r8, #0
 8008d96:	e7f6      	b.n	8008d86 <_dtoa_r+0x8c6>
 8008d98:	4698      	mov	r8, r3
 8008d9a:	e7f4      	b.n	8008d86 <_dtoa_r+0x8c6>
 8008d9c:	d080      	beq.n	8008ca0 <_dtoa_r+0x7e0>
 8008d9e:	9a05      	ldr	r2, [sp, #20]
 8008da0:	331c      	adds	r3, #28
 8008da2:	441a      	add	r2, r3
 8008da4:	9205      	str	r2, [sp, #20]
 8008da6:	9a06      	ldr	r2, [sp, #24]
 8008da8:	441a      	add	r2, r3
 8008daa:	441d      	add	r5, r3
 8008dac:	4613      	mov	r3, r2
 8008dae:	e776      	b.n	8008c9e <_dtoa_r+0x7de>
 8008db0:	4603      	mov	r3, r0
 8008db2:	e7f4      	b.n	8008d9e <_dtoa_r+0x8de>
 8008db4:	9b03      	ldr	r3, [sp, #12]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	dc36      	bgt.n	8008e28 <_dtoa_r+0x968>
 8008dba:	9b07      	ldr	r3, [sp, #28]
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	dd33      	ble.n	8008e28 <_dtoa_r+0x968>
 8008dc0:	9b03      	ldr	r3, [sp, #12]
 8008dc2:	9304      	str	r3, [sp, #16]
 8008dc4:	9b04      	ldr	r3, [sp, #16]
 8008dc6:	b963      	cbnz	r3, 8008de2 <_dtoa_r+0x922>
 8008dc8:	4631      	mov	r1, r6
 8008dca:	2205      	movs	r2, #5
 8008dcc:	4620      	mov	r0, r4
 8008dce:	f000 fcc2 	bl	8009756 <__multadd>
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	4606      	mov	r6, r0
 8008dd6:	4650      	mov	r0, sl
 8008dd8:	f000 fe7b 	bl	8009ad2 <__mcmp>
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	f73f adb6 	bgt.w	800894e <_dtoa_r+0x48e>
 8008de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008de4:	9d02      	ldr	r5, [sp, #8]
 8008de6:	ea6f 0b03 	mvn.w	fp, r3
 8008dea:	2300      	movs	r3, #0
 8008dec:	9303      	str	r3, [sp, #12]
 8008dee:	4631      	mov	r1, r6
 8008df0:	4620      	mov	r0, r4
 8008df2:	f000 fc99 	bl	8009728 <_Bfree>
 8008df6:	2f00      	cmp	r7, #0
 8008df8:	f43f aea6 	beq.w	8008b48 <_dtoa_r+0x688>
 8008dfc:	9b03      	ldr	r3, [sp, #12]
 8008dfe:	b12b      	cbz	r3, 8008e0c <_dtoa_r+0x94c>
 8008e00:	42bb      	cmp	r3, r7
 8008e02:	d003      	beq.n	8008e0c <_dtoa_r+0x94c>
 8008e04:	4619      	mov	r1, r3
 8008e06:	4620      	mov	r0, r4
 8008e08:	f000 fc8e 	bl	8009728 <_Bfree>
 8008e0c:	4639      	mov	r1, r7
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f000 fc8a 	bl	8009728 <_Bfree>
 8008e14:	e698      	b.n	8008b48 <_dtoa_r+0x688>
 8008e16:	2600      	movs	r6, #0
 8008e18:	4637      	mov	r7, r6
 8008e1a:	e7e2      	b.n	8008de2 <_dtoa_r+0x922>
 8008e1c:	46bb      	mov	fp, r7
 8008e1e:	4637      	mov	r7, r6
 8008e20:	e595      	b.n	800894e <_dtoa_r+0x48e>
 8008e22:	bf00      	nop
 8008e24:	40240000 	.word	0x40240000
 8008e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e2a:	bb93      	cbnz	r3, 8008e92 <_dtoa_r+0x9d2>
 8008e2c:	9b03      	ldr	r3, [sp, #12]
 8008e2e:	9304      	str	r3, [sp, #16]
 8008e30:	9d02      	ldr	r5, [sp, #8]
 8008e32:	4631      	mov	r1, r6
 8008e34:	4650      	mov	r0, sl
 8008e36:	f7ff fab7 	bl	80083a8 <quorem>
 8008e3a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008e3e:	f805 9b01 	strb.w	r9, [r5], #1
 8008e42:	9b02      	ldr	r3, [sp, #8]
 8008e44:	9a04      	ldr	r2, [sp, #16]
 8008e46:	1aeb      	subs	r3, r5, r3
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	f300 80dc 	bgt.w	8009006 <_dtoa_r+0xb46>
 8008e4e:	9b02      	ldr	r3, [sp, #8]
 8008e50:	2a01      	cmp	r2, #1
 8008e52:	bfac      	ite	ge
 8008e54:	189b      	addge	r3, r3, r2
 8008e56:	3301      	addlt	r3, #1
 8008e58:	4698      	mov	r8, r3
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	9303      	str	r3, [sp, #12]
 8008e5e:	4651      	mov	r1, sl
 8008e60:	2201      	movs	r2, #1
 8008e62:	4620      	mov	r0, r4
 8008e64:	f000 fde4 	bl	8009a30 <__lshift>
 8008e68:	4631      	mov	r1, r6
 8008e6a:	4682      	mov	sl, r0
 8008e6c:	f000 fe31 	bl	8009ad2 <__mcmp>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	f300 808d 	bgt.w	8008f90 <_dtoa_r+0xad0>
 8008e76:	d103      	bne.n	8008e80 <_dtoa_r+0x9c0>
 8008e78:	f019 0f01 	tst.w	r9, #1
 8008e7c:	f040 8088 	bne.w	8008f90 <_dtoa_r+0xad0>
 8008e80:	4645      	mov	r5, r8
 8008e82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008e86:	2b30      	cmp	r3, #48	; 0x30
 8008e88:	f105 32ff 	add.w	r2, r5, #4294967295
 8008e8c:	d1af      	bne.n	8008dee <_dtoa_r+0x92e>
 8008e8e:	4615      	mov	r5, r2
 8008e90:	e7f7      	b.n	8008e82 <_dtoa_r+0x9c2>
 8008e92:	9b03      	ldr	r3, [sp, #12]
 8008e94:	9304      	str	r3, [sp, #16]
 8008e96:	2d00      	cmp	r5, #0
 8008e98:	dd05      	ble.n	8008ea6 <_dtoa_r+0x9e6>
 8008e9a:	4639      	mov	r1, r7
 8008e9c:	462a      	mov	r2, r5
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	f000 fdc6 	bl	8009a30 <__lshift>
 8008ea4:	4607      	mov	r7, r0
 8008ea6:	f1b8 0f00 	cmp.w	r8, #0
 8008eaa:	d04c      	beq.n	8008f46 <_dtoa_r+0xa86>
 8008eac:	6879      	ldr	r1, [r7, #4]
 8008eae:	4620      	mov	r0, r4
 8008eb0:	f000 fc06 	bl	80096c0 <_Balloc>
 8008eb4:	693a      	ldr	r2, [r7, #16]
 8008eb6:	3202      	adds	r2, #2
 8008eb8:	4605      	mov	r5, r0
 8008eba:	0092      	lsls	r2, r2, #2
 8008ebc:	f107 010c 	add.w	r1, r7, #12
 8008ec0:	300c      	adds	r0, #12
 8008ec2:	f7fe fc91 	bl	80077e8 <memcpy>
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	4629      	mov	r1, r5
 8008eca:	4620      	mov	r0, r4
 8008ecc:	f000 fdb0 	bl	8009a30 <__lshift>
 8008ed0:	9b00      	ldr	r3, [sp, #0]
 8008ed2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008ed6:	9703      	str	r7, [sp, #12]
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	4607      	mov	r7, r0
 8008ede:	9305      	str	r3, [sp, #20]
 8008ee0:	4631      	mov	r1, r6
 8008ee2:	4650      	mov	r0, sl
 8008ee4:	f7ff fa60 	bl	80083a8 <quorem>
 8008ee8:	9903      	ldr	r1, [sp, #12]
 8008eea:	4605      	mov	r5, r0
 8008eec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008ef0:	4650      	mov	r0, sl
 8008ef2:	f000 fdee 	bl	8009ad2 <__mcmp>
 8008ef6:	463a      	mov	r2, r7
 8008ef8:	9000      	str	r0, [sp, #0]
 8008efa:	4631      	mov	r1, r6
 8008efc:	4620      	mov	r0, r4
 8008efe:	f000 fe02 	bl	8009b06 <__mdiff>
 8008f02:	68c3      	ldr	r3, [r0, #12]
 8008f04:	4602      	mov	r2, r0
 8008f06:	bb03      	cbnz	r3, 8008f4a <_dtoa_r+0xa8a>
 8008f08:	4601      	mov	r1, r0
 8008f0a:	9006      	str	r0, [sp, #24]
 8008f0c:	4650      	mov	r0, sl
 8008f0e:	f000 fde0 	bl	8009ad2 <__mcmp>
 8008f12:	9a06      	ldr	r2, [sp, #24]
 8008f14:	4603      	mov	r3, r0
 8008f16:	4611      	mov	r1, r2
 8008f18:	4620      	mov	r0, r4
 8008f1a:	9306      	str	r3, [sp, #24]
 8008f1c:	f000 fc04 	bl	8009728 <_Bfree>
 8008f20:	9b06      	ldr	r3, [sp, #24]
 8008f22:	b9a3      	cbnz	r3, 8008f4e <_dtoa_r+0xa8e>
 8008f24:	9a07      	ldr	r2, [sp, #28]
 8008f26:	b992      	cbnz	r2, 8008f4e <_dtoa_r+0xa8e>
 8008f28:	9a05      	ldr	r2, [sp, #20]
 8008f2a:	b982      	cbnz	r2, 8008f4e <_dtoa_r+0xa8e>
 8008f2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008f30:	d029      	beq.n	8008f86 <_dtoa_r+0xac6>
 8008f32:	9b00      	ldr	r3, [sp, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	dd01      	ble.n	8008f3c <_dtoa_r+0xa7c>
 8008f38:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8008f3c:	f108 0501 	add.w	r5, r8, #1
 8008f40:	f888 9000 	strb.w	r9, [r8]
 8008f44:	e753      	b.n	8008dee <_dtoa_r+0x92e>
 8008f46:	4638      	mov	r0, r7
 8008f48:	e7c2      	b.n	8008ed0 <_dtoa_r+0xa10>
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	e7e3      	b.n	8008f16 <_dtoa_r+0xa56>
 8008f4e:	9a00      	ldr	r2, [sp, #0]
 8008f50:	2a00      	cmp	r2, #0
 8008f52:	db04      	blt.n	8008f5e <_dtoa_r+0xa9e>
 8008f54:	d125      	bne.n	8008fa2 <_dtoa_r+0xae2>
 8008f56:	9a07      	ldr	r2, [sp, #28]
 8008f58:	bb1a      	cbnz	r2, 8008fa2 <_dtoa_r+0xae2>
 8008f5a:	9a05      	ldr	r2, [sp, #20]
 8008f5c:	bb0a      	cbnz	r2, 8008fa2 <_dtoa_r+0xae2>
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	ddec      	ble.n	8008f3c <_dtoa_r+0xa7c>
 8008f62:	4651      	mov	r1, sl
 8008f64:	2201      	movs	r2, #1
 8008f66:	4620      	mov	r0, r4
 8008f68:	f000 fd62 	bl	8009a30 <__lshift>
 8008f6c:	4631      	mov	r1, r6
 8008f6e:	4682      	mov	sl, r0
 8008f70:	f000 fdaf 	bl	8009ad2 <__mcmp>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	dc03      	bgt.n	8008f80 <_dtoa_r+0xac0>
 8008f78:	d1e0      	bne.n	8008f3c <_dtoa_r+0xa7c>
 8008f7a:	f019 0f01 	tst.w	r9, #1
 8008f7e:	d0dd      	beq.n	8008f3c <_dtoa_r+0xa7c>
 8008f80:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008f84:	d1d8      	bne.n	8008f38 <_dtoa_r+0xa78>
 8008f86:	2339      	movs	r3, #57	; 0x39
 8008f88:	f888 3000 	strb.w	r3, [r8]
 8008f8c:	f108 0801 	add.w	r8, r8, #1
 8008f90:	4645      	mov	r5, r8
 8008f92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f96:	2b39      	cmp	r3, #57	; 0x39
 8008f98:	f105 32ff 	add.w	r2, r5, #4294967295
 8008f9c:	d03b      	beq.n	8009016 <_dtoa_r+0xb56>
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	e040      	b.n	8009024 <_dtoa_r+0xb64>
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	f108 0501 	add.w	r5, r8, #1
 8008fa8:	dd05      	ble.n	8008fb6 <_dtoa_r+0xaf6>
 8008faa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008fae:	d0ea      	beq.n	8008f86 <_dtoa_r+0xac6>
 8008fb0:	f109 0901 	add.w	r9, r9, #1
 8008fb4:	e7c4      	b.n	8008f40 <_dtoa_r+0xa80>
 8008fb6:	9b02      	ldr	r3, [sp, #8]
 8008fb8:	9a04      	ldr	r2, [sp, #16]
 8008fba:	f805 9c01 	strb.w	r9, [r5, #-1]
 8008fbe:	1aeb      	subs	r3, r5, r3
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	46a8      	mov	r8, r5
 8008fc4:	f43f af4b 	beq.w	8008e5e <_dtoa_r+0x99e>
 8008fc8:	4651      	mov	r1, sl
 8008fca:	2300      	movs	r3, #0
 8008fcc:	220a      	movs	r2, #10
 8008fce:	4620      	mov	r0, r4
 8008fd0:	f000 fbc1 	bl	8009756 <__multadd>
 8008fd4:	9b03      	ldr	r3, [sp, #12]
 8008fd6:	9903      	ldr	r1, [sp, #12]
 8008fd8:	42bb      	cmp	r3, r7
 8008fda:	4682      	mov	sl, r0
 8008fdc:	f04f 0300 	mov.w	r3, #0
 8008fe0:	f04f 020a 	mov.w	r2, #10
 8008fe4:	4620      	mov	r0, r4
 8008fe6:	d104      	bne.n	8008ff2 <_dtoa_r+0xb32>
 8008fe8:	f000 fbb5 	bl	8009756 <__multadd>
 8008fec:	9003      	str	r0, [sp, #12]
 8008fee:	4607      	mov	r7, r0
 8008ff0:	e776      	b.n	8008ee0 <_dtoa_r+0xa20>
 8008ff2:	f000 fbb0 	bl	8009756 <__multadd>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	9003      	str	r0, [sp, #12]
 8008ffa:	220a      	movs	r2, #10
 8008ffc:	4639      	mov	r1, r7
 8008ffe:	4620      	mov	r0, r4
 8009000:	f000 fba9 	bl	8009756 <__multadd>
 8009004:	e7f3      	b.n	8008fee <_dtoa_r+0xb2e>
 8009006:	4651      	mov	r1, sl
 8009008:	2300      	movs	r3, #0
 800900a:	220a      	movs	r2, #10
 800900c:	4620      	mov	r0, r4
 800900e:	f000 fba2 	bl	8009756 <__multadd>
 8009012:	4682      	mov	sl, r0
 8009014:	e70d      	b.n	8008e32 <_dtoa_r+0x972>
 8009016:	9b02      	ldr	r3, [sp, #8]
 8009018:	4293      	cmp	r3, r2
 800901a:	d105      	bne.n	8009028 <_dtoa_r+0xb68>
 800901c:	9a02      	ldr	r2, [sp, #8]
 800901e:	f10b 0b01 	add.w	fp, fp, #1
 8009022:	2331      	movs	r3, #49	; 0x31
 8009024:	7013      	strb	r3, [r2, #0]
 8009026:	e6e2      	b.n	8008dee <_dtoa_r+0x92e>
 8009028:	4615      	mov	r5, r2
 800902a:	e7b2      	b.n	8008f92 <_dtoa_r+0xad2>
 800902c:	4b09      	ldr	r3, [pc, #36]	; (8009054 <_dtoa_r+0xb94>)
 800902e:	f7ff baae 	b.w	800858e <_dtoa_r+0xce>
 8009032:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009034:	2b00      	cmp	r3, #0
 8009036:	f47f aa88 	bne.w	800854a <_dtoa_r+0x8a>
 800903a:	4b07      	ldr	r3, [pc, #28]	; (8009058 <_dtoa_r+0xb98>)
 800903c:	f7ff baa7 	b.w	800858e <_dtoa_r+0xce>
 8009040:	9b04      	ldr	r3, [sp, #16]
 8009042:	2b00      	cmp	r3, #0
 8009044:	f73f aef4 	bgt.w	8008e30 <_dtoa_r+0x970>
 8009048:	9b07      	ldr	r3, [sp, #28]
 800904a:	2b02      	cmp	r3, #2
 800904c:	f77f aef0 	ble.w	8008e30 <_dtoa_r+0x970>
 8009050:	e6b8      	b.n	8008dc4 <_dtoa_r+0x904>
 8009052:	bf00      	nop
 8009054:	0800a41b 	.word	0x0800a41b
 8009058:	0800a72e 	.word	0x0800a72e

0800905c <print_e>:
 800905c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800905e:	b087      	sub	sp, #28
 8009060:	ec43 2b10 	vmov	d0, r2, r3
 8009064:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009066:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800906a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800906c:	ab04      	add	r3, sp, #16
 800906e:	9301      	str	r3, [sp, #4]
 8009070:	ab03      	add	r3, sp, #12
 8009072:	9300      	str	r3, [sp, #0]
 8009074:	460f      	mov	r7, r1
 8009076:	ab05      	add	r3, sp, #20
 8009078:	2102      	movs	r1, #2
 800907a:	1c62      	adds	r2, r4, #1
 800907c:	f7ff fa20 	bl	80084c0 <_dtoa_r>
 8009080:	4601      	mov	r1, r0
 8009082:	9805      	ldr	r0, [sp, #20]
 8009084:	f242 730f 	movw	r3, #9999	; 0x270f
 8009088:	4298      	cmp	r0, r3
 800908a:	d104      	bne.n	8009096 <print_e+0x3a>
 800908c:	4638      	mov	r0, r7
 800908e:	f7ff f8c2 	bl	8008216 <strcpy>
 8009092:	b007      	add	sp, #28
 8009094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009096:	780b      	ldrb	r3, [r1, #0]
 8009098:	703b      	strb	r3, [r7, #0]
 800909a:	b945      	cbnz	r5, 80090ae <print_e+0x52>
 800909c:	b93c      	cbnz	r4, 80090ae <print_e+0x52>
 800909e:	1c7b      	adds	r3, r7, #1
 80090a0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80090a4:	b93a      	cbnz	r2, 80090b6 <print_e+0x5a>
 80090a6:	2e67      	cmp	r6, #103	; 0x67
 80090a8:	d10b      	bne.n	80090c2 <print_e+0x66>
 80090aa:	2665      	movs	r6, #101	; 0x65
 80090ac:	e014      	b.n	80090d8 <print_e+0x7c>
 80090ae:	222e      	movs	r2, #46	; 0x2e
 80090b0:	1cbb      	adds	r3, r7, #2
 80090b2:	707a      	strb	r2, [r7, #1]
 80090b4:	e7f4      	b.n	80090a0 <print_e+0x44>
 80090b6:	2c00      	cmp	r4, #0
 80090b8:	ddf5      	ble.n	80090a6 <print_e+0x4a>
 80090ba:	f803 2b01 	strb.w	r2, [r3], #1
 80090be:	3c01      	subs	r4, #1
 80090c0:	e7ee      	b.n	80090a0 <print_e+0x44>
 80090c2:	2e47      	cmp	r6, #71	; 0x47
 80090c4:	d03c      	beq.n	8009140 <print_e+0xe4>
 80090c6:	4619      	mov	r1, r3
 80090c8:	2530      	movs	r5, #48	; 0x30
 80090ca:	1a62      	subs	r2, r4, r1
 80090cc:	441a      	add	r2, r3
 80090ce:	2a00      	cmp	r2, #0
 80090d0:	dc33      	bgt.n	800913a <print_e+0xde>
 80090d2:	2c00      	cmp	r4, #0
 80090d4:	bfa8      	it	ge
 80090d6:	191b      	addge	r3, r3, r4
 80090d8:	1e41      	subs	r1, r0, #1
 80090da:	2900      	cmp	r1, #0
 80090dc:	bfb8      	it	lt
 80090de:	f1c0 0001 	rsblt	r0, r0, #1
 80090e2:	461a      	mov	r2, r3
 80090e4:	9105      	str	r1, [sp, #20]
 80090e6:	bfac      	ite	ge
 80090e8:	202b      	movge	r0, #43	; 0x2b
 80090ea:	9005      	strlt	r0, [sp, #20]
 80090ec:	f802 6b02 	strb.w	r6, [r2], #2
 80090f0:	bfa8      	it	ge
 80090f2:	7058      	strbge	r0, [r3, #1]
 80090f4:	9805      	ldr	r0, [sp, #20]
 80090f6:	bfbc      	itt	lt
 80090f8:	242d      	movlt	r4, #45	; 0x2d
 80090fa:	705c      	strblt	r4, [r3, #1]
 80090fc:	2863      	cmp	r0, #99	; 0x63
 80090fe:	4611      	mov	r1, r2
 8009100:	dd0b      	ble.n	800911a <print_e+0xbe>
 8009102:	2364      	movs	r3, #100	; 0x64
 8009104:	fb90 f3f3 	sdiv	r3, r0, r3
 8009108:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800910c:	7011      	strb	r1, [r2, #0]
 800910e:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8009112:	fb01 0303 	mla	r3, r1, r3, r0
 8009116:	9305      	str	r3, [sp, #20]
 8009118:	1c51      	adds	r1, r2, #1
 800911a:	9a05      	ldr	r2, [sp, #20]
 800911c:	230a      	movs	r3, #10
 800911e:	fb92 f3f3 	sdiv	r3, r2, r3
 8009122:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009126:	7008      	strb	r0, [r1, #0]
 8009128:	f06f 0009 	mvn.w	r0, #9
 800912c:	fb00 2303 	mla	r3, r0, r3, r2
 8009130:	3330      	adds	r3, #48	; 0x30
 8009132:	704b      	strb	r3, [r1, #1]
 8009134:	2300      	movs	r3, #0
 8009136:	708b      	strb	r3, [r1, #2]
 8009138:	e7ab      	b.n	8009092 <print_e+0x36>
 800913a:	f801 5b01 	strb.w	r5, [r1], #1
 800913e:	e7c4      	b.n	80090ca <print_e+0x6e>
 8009140:	2645      	movs	r6, #69	; 0x45
 8009142:	e7c9      	b.n	80090d8 <print_e+0x7c>
 8009144:	0000      	movs	r0, r0
	...

08009148 <_gcvt>:
 8009148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800914c:	ec55 4b10 	vmov	r4, r5, d0
 8009150:	b088      	sub	sp, #32
 8009152:	4681      	mov	r9, r0
 8009154:	4688      	mov	r8, r1
 8009156:	4616      	mov	r6, r2
 8009158:	469a      	mov	sl, r3
 800915a:	2200      	movs	r2, #0
 800915c:	2300      	movs	r3, #0
 800915e:	ee10 0a10 	vmov	r0, s0
 8009162:	4629      	mov	r1, r5
 8009164:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8009166:	f7f7 fcb5 	bl	8000ad4 <__aeabi_dcmplt>
 800916a:	b110      	cbz	r0, 8009172 <_gcvt+0x2a>
 800916c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009170:	461d      	mov	r5, r3
 8009172:	2200      	movs	r2, #0
 8009174:	2300      	movs	r3, #0
 8009176:	4620      	mov	r0, r4
 8009178:	4629      	mov	r1, r5
 800917a:	f7f7 fca1 	bl	8000ac0 <__aeabi_dcmpeq>
 800917e:	b138      	cbz	r0, 8009190 <_gcvt+0x48>
 8009180:	2330      	movs	r3, #48	; 0x30
 8009182:	7033      	strb	r3, [r6, #0]
 8009184:	2300      	movs	r3, #0
 8009186:	7073      	strb	r3, [r6, #1]
 8009188:	4630      	mov	r0, r6
 800918a:	b008      	add	sp, #32
 800918c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009190:	a34e      	add	r3, pc, #312	; (adr r3, 80092cc <_gcvt+0x184>)
 8009192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009196:	4620      	mov	r0, r4
 8009198:	4629      	mov	r1, r5
 800919a:	f7f7 fca5 	bl	8000ae8 <__aeabi_dcmple>
 800919e:	b160      	cbz	r0, 80091ba <_gcvt+0x72>
 80091a0:	f108 33ff 	add.w	r3, r8, #4294967295
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	9702      	str	r7, [sp, #8]
 80091a8:	f8cd a004 	str.w	sl, [sp, #4]
 80091ac:	4622      	mov	r2, r4
 80091ae:	462b      	mov	r3, r5
 80091b0:	4631      	mov	r1, r6
 80091b2:	4648      	mov	r0, r9
 80091b4:	f7ff ff52 	bl	800905c <print_e>
 80091b8:	e7e6      	b.n	8009188 <_gcvt+0x40>
 80091ba:	4640      	mov	r0, r8
 80091bc:	f000 fd50 	bl	8009c60 <_mprec_log10>
 80091c0:	4620      	mov	r0, r4
 80091c2:	ec53 2b10 	vmov	r2, r3, d0
 80091c6:	4629      	mov	r1, r5
 80091c8:	f7f7 fc98 	bl	8000afc <__aeabi_dcmpge>
 80091cc:	2800      	cmp	r0, #0
 80091ce:	d1e7      	bne.n	80091a0 <_gcvt+0x58>
 80091d0:	2200      	movs	r2, #0
 80091d2:	4b3d      	ldr	r3, [pc, #244]	; (80092c8 <_gcvt+0x180>)
 80091d4:	4620      	mov	r0, r4
 80091d6:	4629      	mov	r1, r5
 80091d8:	f7f7 fc7c 	bl	8000ad4 <__aeabi_dcmplt>
 80091dc:	aa07      	add	r2, sp, #28
 80091de:	ab06      	add	r3, sp, #24
 80091e0:	9201      	str	r2, [sp, #4]
 80091e2:	9300      	str	r3, [sp, #0]
 80091e4:	4642      	mov	r2, r8
 80091e6:	ab05      	add	r3, sp, #20
 80091e8:	b1e0      	cbz	r0, 8009224 <_gcvt+0xdc>
 80091ea:	2103      	movs	r1, #3
 80091ec:	ec45 4b10 	vmov	d0, r4, r5
 80091f0:	4648      	mov	r0, r9
 80091f2:	f7ff f965 	bl	80084c0 <_dtoa_r>
 80091f6:	9a05      	ldr	r2, [sp, #20]
 80091f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d013      	beq.n	8009228 <_gcvt+0xe0>
 8009200:	4633      	mov	r3, r6
 8009202:	7801      	ldrb	r1, [r0, #0]
 8009204:	9d05      	ldr	r5, [sp, #20]
 8009206:	eba8 0203 	sub.w	r2, r8, r3
 800920a:	4604      	mov	r4, r0
 800920c:	4432      	add	r2, r6
 800920e:	3001      	adds	r0, #1
 8009210:	b9a1      	cbnz	r1, 800923c <_gcvt+0xf4>
 8009212:	1aad      	subs	r5, r5, r2
 8009214:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8009218:	18a8      	adds	r0, r5, r2
 800921a:	2800      	cmp	r0, #0
 800921c:	dc37      	bgt.n	800928e <_gcvt+0x146>
 800921e:	b179      	cbz	r1, 8009240 <_gcvt+0xf8>
 8009220:	9005      	str	r0, [sp, #20]
 8009222:	e00d      	b.n	8009240 <_gcvt+0xf8>
 8009224:	2102      	movs	r1, #2
 8009226:	e7e1      	b.n	80091ec <_gcvt+0xa4>
 8009228:	4601      	mov	r1, r0
 800922a:	4630      	mov	r0, r6
 800922c:	f7fe fff3 	bl	8008216 <strcpy>
 8009230:	e7aa      	b.n	8009188 <_gcvt+0x40>
 8009232:	3d01      	subs	r5, #1
 8009234:	f803 1b01 	strb.w	r1, [r3], #1
 8009238:	9505      	str	r5, [sp, #20]
 800923a:	e7e2      	b.n	8009202 <_gcvt+0xba>
 800923c:	2d00      	cmp	r5, #0
 800923e:	dcf8      	bgt.n	8009232 <_gcvt+0xea>
 8009240:	b90f      	cbnz	r7, 8009246 <_gcvt+0xfe>
 8009242:	7821      	ldrb	r1, [r4, #0]
 8009244:	b301      	cbz	r1, 8009288 <_gcvt+0x140>
 8009246:	429e      	cmp	r6, r3
 8009248:	bf02      	ittt	eq
 800924a:	1c73      	addeq	r3, r6, #1
 800924c:	2130      	moveq	r1, #48	; 0x30
 800924e:	7031      	strbeq	r1, [r6, #0]
 8009250:	212e      	movs	r1, #46	; 0x2e
 8009252:	7019      	strb	r1, [r3, #0]
 8009254:	9905      	ldr	r1, [sp, #20]
 8009256:	3301      	adds	r3, #1
 8009258:	2000      	movs	r0, #0
 800925a:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800925e:	2900      	cmp	r1, #0
 8009260:	460d      	mov	r5, r1
 8009262:	db20      	blt.n	80092a6 <_gcvt+0x15e>
 8009264:	b100      	cbz	r0, 8009268 <_gcvt+0x120>
 8009266:	9105      	str	r1, [sp, #20]
 8009268:	3c01      	subs	r4, #1
 800926a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 800926e:	b109      	cbz	r1, 8009274 <_gcvt+0x12c>
 8009270:	2a00      	cmp	r2, #0
 8009272:	dc20      	bgt.n	80092b6 <_gcvt+0x16e>
 8009274:	b147      	cbz	r7, 8009288 <_gcvt+0x140>
 8009276:	4618      	mov	r0, r3
 8009278:	2430      	movs	r4, #48	; 0x30
 800927a:	1a11      	subs	r1, r2, r0
 800927c:	4419      	add	r1, r3
 800927e:	2900      	cmp	r1, #0
 8009280:	dc1d      	bgt.n	80092be <_gcvt+0x176>
 8009282:	2a00      	cmp	r2, #0
 8009284:	bfa8      	it	ge
 8009286:	189b      	addge	r3, r3, r2
 8009288:	2200      	movs	r2, #0
 800928a:	701a      	strb	r2, [r3, #0]
 800928c:	e77c      	b.n	8009188 <_gcvt+0x40>
 800928e:	2a00      	cmp	r2, #0
 8009290:	ddc5      	ble.n	800921e <_gcvt+0xd6>
 8009292:	f803 eb01 	strb.w	lr, [r3], #1
 8009296:	3a01      	subs	r2, #1
 8009298:	2101      	movs	r1, #1
 800929a:	e7bd      	b.n	8009218 <_gcvt+0xd0>
 800929c:	f803 eb01 	strb.w	lr, [r3], #1
 80092a0:	3a01      	subs	r2, #1
 80092a2:	2001      	movs	r0, #1
 80092a4:	e7db      	b.n	800925e <_gcvt+0x116>
 80092a6:	2a00      	cmp	r2, #0
 80092a8:	f101 0101 	add.w	r1, r1, #1
 80092ac:	dcf6      	bgt.n	800929c <_gcvt+0x154>
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d0da      	beq.n	8009268 <_gcvt+0x120>
 80092b2:	9505      	str	r5, [sp, #20]
 80092b4:	e7d8      	b.n	8009268 <_gcvt+0x120>
 80092b6:	f803 1b01 	strb.w	r1, [r3], #1
 80092ba:	3a01      	subs	r2, #1
 80092bc:	e7d5      	b.n	800926a <_gcvt+0x122>
 80092be:	f800 4b01 	strb.w	r4, [r0], #1
 80092c2:	e7da      	b.n	800927a <_gcvt+0x132>
 80092c4:	f3af 8000 	nop.w
 80092c8:	3ff00000 	.word	0x3ff00000
 80092cc:	eb1c432d 	.word	0xeb1c432d
 80092d0:	3f1a36e2 	.word	0x3f1a36e2

080092d4 <__sflush_r>:
 80092d4:	898a      	ldrh	r2, [r1, #12]
 80092d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092da:	4605      	mov	r5, r0
 80092dc:	0710      	lsls	r0, r2, #28
 80092de:	460c      	mov	r4, r1
 80092e0:	d45a      	bmi.n	8009398 <__sflush_r+0xc4>
 80092e2:	684b      	ldr	r3, [r1, #4]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	dc05      	bgt.n	80092f4 <__sflush_r+0x20>
 80092e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	dc02      	bgt.n	80092f4 <__sflush_r+0x20>
 80092ee:	2000      	movs	r0, #0
 80092f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092f6:	2e00      	cmp	r6, #0
 80092f8:	d0f9      	beq.n	80092ee <__sflush_r+0x1a>
 80092fa:	2300      	movs	r3, #0
 80092fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009300:	682f      	ldr	r7, [r5, #0]
 8009302:	602b      	str	r3, [r5, #0]
 8009304:	d033      	beq.n	800936e <__sflush_r+0x9a>
 8009306:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	075a      	lsls	r2, r3, #29
 800930c:	d505      	bpl.n	800931a <__sflush_r+0x46>
 800930e:	6863      	ldr	r3, [r4, #4]
 8009310:	1ac0      	subs	r0, r0, r3
 8009312:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009314:	b10b      	cbz	r3, 800931a <__sflush_r+0x46>
 8009316:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009318:	1ac0      	subs	r0, r0, r3
 800931a:	2300      	movs	r3, #0
 800931c:	4602      	mov	r2, r0
 800931e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009320:	6a21      	ldr	r1, [r4, #32]
 8009322:	4628      	mov	r0, r5
 8009324:	47b0      	blx	r6
 8009326:	1c43      	adds	r3, r0, #1
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	d106      	bne.n	800933a <__sflush_r+0x66>
 800932c:	6829      	ldr	r1, [r5, #0]
 800932e:	291d      	cmp	r1, #29
 8009330:	d84b      	bhi.n	80093ca <__sflush_r+0xf6>
 8009332:	4a2b      	ldr	r2, [pc, #172]	; (80093e0 <__sflush_r+0x10c>)
 8009334:	40ca      	lsrs	r2, r1
 8009336:	07d6      	lsls	r6, r2, #31
 8009338:	d547      	bpl.n	80093ca <__sflush_r+0xf6>
 800933a:	2200      	movs	r2, #0
 800933c:	6062      	str	r2, [r4, #4]
 800933e:	04d9      	lsls	r1, r3, #19
 8009340:	6922      	ldr	r2, [r4, #16]
 8009342:	6022      	str	r2, [r4, #0]
 8009344:	d504      	bpl.n	8009350 <__sflush_r+0x7c>
 8009346:	1c42      	adds	r2, r0, #1
 8009348:	d101      	bne.n	800934e <__sflush_r+0x7a>
 800934a:	682b      	ldr	r3, [r5, #0]
 800934c:	b903      	cbnz	r3, 8009350 <__sflush_r+0x7c>
 800934e:	6560      	str	r0, [r4, #84]	; 0x54
 8009350:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009352:	602f      	str	r7, [r5, #0]
 8009354:	2900      	cmp	r1, #0
 8009356:	d0ca      	beq.n	80092ee <__sflush_r+0x1a>
 8009358:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800935c:	4299      	cmp	r1, r3
 800935e:	d002      	beq.n	8009366 <__sflush_r+0x92>
 8009360:	4628      	mov	r0, r5
 8009362:	f000 fca9 	bl	8009cb8 <_free_r>
 8009366:	2000      	movs	r0, #0
 8009368:	6360      	str	r0, [r4, #52]	; 0x34
 800936a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800936e:	6a21      	ldr	r1, [r4, #32]
 8009370:	2301      	movs	r3, #1
 8009372:	4628      	mov	r0, r5
 8009374:	47b0      	blx	r6
 8009376:	1c41      	adds	r1, r0, #1
 8009378:	d1c6      	bne.n	8009308 <__sflush_r+0x34>
 800937a:	682b      	ldr	r3, [r5, #0]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d0c3      	beq.n	8009308 <__sflush_r+0x34>
 8009380:	2b1d      	cmp	r3, #29
 8009382:	d001      	beq.n	8009388 <__sflush_r+0xb4>
 8009384:	2b16      	cmp	r3, #22
 8009386:	d101      	bne.n	800938c <__sflush_r+0xb8>
 8009388:	602f      	str	r7, [r5, #0]
 800938a:	e7b0      	b.n	80092ee <__sflush_r+0x1a>
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009392:	81a3      	strh	r3, [r4, #12]
 8009394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009398:	690f      	ldr	r7, [r1, #16]
 800939a:	2f00      	cmp	r7, #0
 800939c:	d0a7      	beq.n	80092ee <__sflush_r+0x1a>
 800939e:	0793      	lsls	r3, r2, #30
 80093a0:	680e      	ldr	r6, [r1, #0]
 80093a2:	bf08      	it	eq
 80093a4:	694b      	ldreq	r3, [r1, #20]
 80093a6:	600f      	str	r7, [r1, #0]
 80093a8:	bf18      	it	ne
 80093aa:	2300      	movne	r3, #0
 80093ac:	eba6 0807 	sub.w	r8, r6, r7
 80093b0:	608b      	str	r3, [r1, #8]
 80093b2:	f1b8 0f00 	cmp.w	r8, #0
 80093b6:	dd9a      	ble.n	80092ee <__sflush_r+0x1a>
 80093b8:	4643      	mov	r3, r8
 80093ba:	463a      	mov	r2, r7
 80093bc:	6a21      	ldr	r1, [r4, #32]
 80093be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80093c0:	4628      	mov	r0, r5
 80093c2:	47b0      	blx	r6
 80093c4:	2800      	cmp	r0, #0
 80093c6:	dc07      	bgt.n	80093d8 <__sflush_r+0x104>
 80093c8:	89a3      	ldrh	r3, [r4, #12]
 80093ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093ce:	81a3      	strh	r3, [r4, #12]
 80093d0:	f04f 30ff 	mov.w	r0, #4294967295
 80093d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d8:	4407      	add	r7, r0
 80093da:	eba8 0800 	sub.w	r8, r8, r0
 80093de:	e7e8      	b.n	80093b2 <__sflush_r+0xde>
 80093e0:	20400001 	.word	0x20400001

080093e4 <_fflush_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	690b      	ldr	r3, [r1, #16]
 80093e8:	4605      	mov	r5, r0
 80093ea:	460c      	mov	r4, r1
 80093ec:	b1db      	cbz	r3, 8009426 <_fflush_r+0x42>
 80093ee:	b118      	cbz	r0, 80093f8 <_fflush_r+0x14>
 80093f0:	6983      	ldr	r3, [r0, #24]
 80093f2:	b90b      	cbnz	r3, 80093f8 <_fflush_r+0x14>
 80093f4:	f000 f860 	bl	80094b8 <__sinit>
 80093f8:	4b0c      	ldr	r3, [pc, #48]	; (800942c <_fflush_r+0x48>)
 80093fa:	429c      	cmp	r4, r3
 80093fc:	d109      	bne.n	8009412 <_fflush_r+0x2e>
 80093fe:	686c      	ldr	r4, [r5, #4]
 8009400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009404:	b17b      	cbz	r3, 8009426 <_fflush_r+0x42>
 8009406:	4621      	mov	r1, r4
 8009408:	4628      	mov	r0, r5
 800940a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800940e:	f7ff bf61 	b.w	80092d4 <__sflush_r>
 8009412:	4b07      	ldr	r3, [pc, #28]	; (8009430 <_fflush_r+0x4c>)
 8009414:	429c      	cmp	r4, r3
 8009416:	d101      	bne.n	800941c <_fflush_r+0x38>
 8009418:	68ac      	ldr	r4, [r5, #8]
 800941a:	e7f1      	b.n	8009400 <_fflush_r+0x1c>
 800941c:	4b05      	ldr	r3, [pc, #20]	; (8009434 <_fflush_r+0x50>)
 800941e:	429c      	cmp	r4, r3
 8009420:	bf08      	it	eq
 8009422:	68ec      	ldreq	r4, [r5, #12]
 8009424:	e7ec      	b.n	8009400 <_fflush_r+0x1c>
 8009426:	2000      	movs	r0, #0
 8009428:	bd38      	pop	{r3, r4, r5, pc}
 800942a:	bf00      	nop
 800942c:	0800a75c 	.word	0x0800a75c
 8009430:	0800a77c 	.word	0x0800a77c
 8009434:	0800a73c 	.word	0x0800a73c

08009438 <_cleanup_r>:
 8009438:	4901      	ldr	r1, [pc, #4]	; (8009440 <_cleanup_r+0x8>)
 800943a:	f000 b8a9 	b.w	8009590 <_fwalk_reent>
 800943e:	bf00      	nop
 8009440:	080093e5 	.word	0x080093e5

08009444 <std.isra.0>:
 8009444:	2300      	movs	r3, #0
 8009446:	b510      	push	{r4, lr}
 8009448:	4604      	mov	r4, r0
 800944a:	6003      	str	r3, [r0, #0]
 800944c:	6043      	str	r3, [r0, #4]
 800944e:	6083      	str	r3, [r0, #8]
 8009450:	8181      	strh	r1, [r0, #12]
 8009452:	6643      	str	r3, [r0, #100]	; 0x64
 8009454:	81c2      	strh	r2, [r0, #14]
 8009456:	6103      	str	r3, [r0, #16]
 8009458:	6143      	str	r3, [r0, #20]
 800945a:	6183      	str	r3, [r0, #24]
 800945c:	4619      	mov	r1, r3
 800945e:	2208      	movs	r2, #8
 8009460:	305c      	adds	r0, #92	; 0x5c
 8009462:	f7fe f9cc 	bl	80077fe <memset>
 8009466:	4b05      	ldr	r3, [pc, #20]	; (800947c <std.isra.0+0x38>)
 8009468:	6263      	str	r3, [r4, #36]	; 0x24
 800946a:	4b05      	ldr	r3, [pc, #20]	; (8009480 <std.isra.0+0x3c>)
 800946c:	62a3      	str	r3, [r4, #40]	; 0x28
 800946e:	4b05      	ldr	r3, [pc, #20]	; (8009484 <std.isra.0+0x40>)
 8009470:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009472:	4b05      	ldr	r3, [pc, #20]	; (8009488 <std.isra.0+0x44>)
 8009474:	6224      	str	r4, [r4, #32]
 8009476:	6323      	str	r3, [r4, #48]	; 0x30
 8009478:	bd10      	pop	{r4, pc}
 800947a:	bf00      	nop
 800947c:	0800a11d 	.word	0x0800a11d
 8009480:	0800a13f 	.word	0x0800a13f
 8009484:	0800a177 	.word	0x0800a177
 8009488:	0800a19b 	.word	0x0800a19b

0800948c <__sfmoreglue>:
 800948c:	b570      	push	{r4, r5, r6, lr}
 800948e:	1e4a      	subs	r2, r1, #1
 8009490:	2568      	movs	r5, #104	; 0x68
 8009492:	4355      	muls	r5, r2
 8009494:	460e      	mov	r6, r1
 8009496:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800949a:	f000 fc5b 	bl	8009d54 <_malloc_r>
 800949e:	4604      	mov	r4, r0
 80094a0:	b140      	cbz	r0, 80094b4 <__sfmoreglue+0x28>
 80094a2:	2100      	movs	r1, #0
 80094a4:	e880 0042 	stmia.w	r0, {r1, r6}
 80094a8:	300c      	adds	r0, #12
 80094aa:	60a0      	str	r0, [r4, #8]
 80094ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80094b0:	f7fe f9a5 	bl	80077fe <memset>
 80094b4:	4620      	mov	r0, r4
 80094b6:	bd70      	pop	{r4, r5, r6, pc}

080094b8 <__sinit>:
 80094b8:	6983      	ldr	r3, [r0, #24]
 80094ba:	b510      	push	{r4, lr}
 80094bc:	4604      	mov	r4, r0
 80094be:	bb33      	cbnz	r3, 800950e <__sinit+0x56>
 80094c0:	6483      	str	r3, [r0, #72]	; 0x48
 80094c2:	64c3      	str	r3, [r0, #76]	; 0x4c
 80094c4:	6503      	str	r3, [r0, #80]	; 0x50
 80094c6:	4b12      	ldr	r3, [pc, #72]	; (8009510 <__sinit+0x58>)
 80094c8:	4a12      	ldr	r2, [pc, #72]	; (8009514 <__sinit+0x5c>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	6282      	str	r2, [r0, #40]	; 0x28
 80094ce:	4298      	cmp	r0, r3
 80094d0:	bf04      	itt	eq
 80094d2:	2301      	moveq	r3, #1
 80094d4:	6183      	streq	r3, [r0, #24]
 80094d6:	f000 f81f 	bl	8009518 <__sfp>
 80094da:	6060      	str	r0, [r4, #4]
 80094dc:	4620      	mov	r0, r4
 80094de:	f000 f81b 	bl	8009518 <__sfp>
 80094e2:	60a0      	str	r0, [r4, #8]
 80094e4:	4620      	mov	r0, r4
 80094e6:	f000 f817 	bl	8009518 <__sfp>
 80094ea:	2200      	movs	r2, #0
 80094ec:	60e0      	str	r0, [r4, #12]
 80094ee:	2104      	movs	r1, #4
 80094f0:	6860      	ldr	r0, [r4, #4]
 80094f2:	f7ff ffa7 	bl	8009444 <std.isra.0>
 80094f6:	2201      	movs	r2, #1
 80094f8:	2109      	movs	r1, #9
 80094fa:	68a0      	ldr	r0, [r4, #8]
 80094fc:	f7ff ffa2 	bl	8009444 <std.isra.0>
 8009500:	2202      	movs	r2, #2
 8009502:	2112      	movs	r1, #18
 8009504:	68e0      	ldr	r0, [r4, #12]
 8009506:	f7ff ff9d 	bl	8009444 <std.isra.0>
 800950a:	2301      	movs	r3, #1
 800950c:	61a3      	str	r3, [r4, #24]
 800950e:	bd10      	pop	{r4, pc}
 8009510:	0800a6f8 	.word	0x0800a6f8
 8009514:	08009439 	.word	0x08009439

08009518 <__sfp>:
 8009518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951a:	4b1c      	ldr	r3, [pc, #112]	; (800958c <__sfp+0x74>)
 800951c:	681e      	ldr	r6, [r3, #0]
 800951e:	69b3      	ldr	r3, [r6, #24]
 8009520:	4607      	mov	r7, r0
 8009522:	b913      	cbnz	r3, 800952a <__sfp+0x12>
 8009524:	4630      	mov	r0, r6
 8009526:	f7ff ffc7 	bl	80094b8 <__sinit>
 800952a:	3648      	adds	r6, #72	; 0x48
 800952c:	68b4      	ldr	r4, [r6, #8]
 800952e:	6873      	ldr	r3, [r6, #4]
 8009530:	3b01      	subs	r3, #1
 8009532:	d503      	bpl.n	800953c <__sfp+0x24>
 8009534:	6833      	ldr	r3, [r6, #0]
 8009536:	b133      	cbz	r3, 8009546 <__sfp+0x2e>
 8009538:	6836      	ldr	r6, [r6, #0]
 800953a:	e7f7      	b.n	800952c <__sfp+0x14>
 800953c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009540:	b16d      	cbz	r5, 800955e <__sfp+0x46>
 8009542:	3468      	adds	r4, #104	; 0x68
 8009544:	e7f4      	b.n	8009530 <__sfp+0x18>
 8009546:	2104      	movs	r1, #4
 8009548:	4638      	mov	r0, r7
 800954a:	f7ff ff9f 	bl	800948c <__sfmoreglue>
 800954e:	6030      	str	r0, [r6, #0]
 8009550:	2800      	cmp	r0, #0
 8009552:	d1f1      	bne.n	8009538 <__sfp+0x20>
 8009554:	230c      	movs	r3, #12
 8009556:	603b      	str	r3, [r7, #0]
 8009558:	4604      	mov	r4, r0
 800955a:	4620      	mov	r0, r4
 800955c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800955e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009562:	81e3      	strh	r3, [r4, #14]
 8009564:	2301      	movs	r3, #1
 8009566:	81a3      	strh	r3, [r4, #12]
 8009568:	6665      	str	r5, [r4, #100]	; 0x64
 800956a:	6025      	str	r5, [r4, #0]
 800956c:	60a5      	str	r5, [r4, #8]
 800956e:	6065      	str	r5, [r4, #4]
 8009570:	6125      	str	r5, [r4, #16]
 8009572:	6165      	str	r5, [r4, #20]
 8009574:	61a5      	str	r5, [r4, #24]
 8009576:	2208      	movs	r2, #8
 8009578:	4629      	mov	r1, r5
 800957a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800957e:	f7fe f93e 	bl	80077fe <memset>
 8009582:	6365      	str	r5, [r4, #52]	; 0x34
 8009584:	63a5      	str	r5, [r4, #56]	; 0x38
 8009586:	64a5      	str	r5, [r4, #72]	; 0x48
 8009588:	64e5      	str	r5, [r4, #76]	; 0x4c
 800958a:	e7e6      	b.n	800955a <__sfp+0x42>
 800958c:	0800a6f8 	.word	0x0800a6f8

08009590 <_fwalk_reent>:
 8009590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009594:	4680      	mov	r8, r0
 8009596:	4689      	mov	r9, r1
 8009598:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800959c:	2600      	movs	r6, #0
 800959e:	b914      	cbnz	r4, 80095a6 <_fwalk_reent+0x16>
 80095a0:	4630      	mov	r0, r6
 80095a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095a6:	68a5      	ldr	r5, [r4, #8]
 80095a8:	6867      	ldr	r7, [r4, #4]
 80095aa:	3f01      	subs	r7, #1
 80095ac:	d501      	bpl.n	80095b2 <_fwalk_reent+0x22>
 80095ae:	6824      	ldr	r4, [r4, #0]
 80095b0:	e7f5      	b.n	800959e <_fwalk_reent+0xe>
 80095b2:	89ab      	ldrh	r3, [r5, #12]
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d907      	bls.n	80095c8 <_fwalk_reent+0x38>
 80095b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095bc:	3301      	adds	r3, #1
 80095be:	d003      	beq.n	80095c8 <_fwalk_reent+0x38>
 80095c0:	4629      	mov	r1, r5
 80095c2:	4640      	mov	r0, r8
 80095c4:	47c8      	blx	r9
 80095c6:	4306      	orrs	r6, r0
 80095c8:	3568      	adds	r5, #104	; 0x68
 80095ca:	e7ee      	b.n	80095aa <_fwalk_reent+0x1a>

080095cc <_localeconv_r>:
 80095cc:	4b04      	ldr	r3, [pc, #16]	; (80095e0 <_localeconv_r+0x14>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	6a18      	ldr	r0, [r3, #32]
 80095d2:	4b04      	ldr	r3, [pc, #16]	; (80095e4 <_localeconv_r+0x18>)
 80095d4:	2800      	cmp	r0, #0
 80095d6:	bf08      	it	eq
 80095d8:	4618      	moveq	r0, r3
 80095da:	30f0      	adds	r0, #240	; 0xf0
 80095dc:	4770      	bx	lr
 80095de:	bf00      	nop
 80095e0:	20000518 	.word	0x20000518
 80095e4:	2000057c 	.word	0x2000057c

080095e8 <__swhatbuf_r>:
 80095e8:	b570      	push	{r4, r5, r6, lr}
 80095ea:	460e      	mov	r6, r1
 80095ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095f0:	2900      	cmp	r1, #0
 80095f2:	b090      	sub	sp, #64	; 0x40
 80095f4:	4614      	mov	r4, r2
 80095f6:	461d      	mov	r5, r3
 80095f8:	da07      	bge.n	800960a <__swhatbuf_r+0x22>
 80095fa:	2300      	movs	r3, #0
 80095fc:	602b      	str	r3, [r5, #0]
 80095fe:	89b3      	ldrh	r3, [r6, #12]
 8009600:	061a      	lsls	r2, r3, #24
 8009602:	d410      	bmi.n	8009626 <__swhatbuf_r+0x3e>
 8009604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009608:	e00e      	b.n	8009628 <__swhatbuf_r+0x40>
 800960a:	aa01      	add	r2, sp, #4
 800960c:	f000 fdec 	bl	800a1e8 <_fstat_r>
 8009610:	2800      	cmp	r0, #0
 8009612:	dbf2      	blt.n	80095fa <__swhatbuf_r+0x12>
 8009614:	9a02      	ldr	r2, [sp, #8]
 8009616:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800961a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800961e:	425a      	negs	r2, r3
 8009620:	415a      	adcs	r2, r3
 8009622:	602a      	str	r2, [r5, #0]
 8009624:	e7ee      	b.n	8009604 <__swhatbuf_r+0x1c>
 8009626:	2340      	movs	r3, #64	; 0x40
 8009628:	2000      	movs	r0, #0
 800962a:	6023      	str	r3, [r4, #0]
 800962c:	b010      	add	sp, #64	; 0x40
 800962e:	bd70      	pop	{r4, r5, r6, pc}

08009630 <__smakebuf_r>:
 8009630:	898b      	ldrh	r3, [r1, #12]
 8009632:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009634:	079d      	lsls	r5, r3, #30
 8009636:	4606      	mov	r6, r0
 8009638:	460c      	mov	r4, r1
 800963a:	d507      	bpl.n	800964c <__smakebuf_r+0x1c>
 800963c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009640:	6023      	str	r3, [r4, #0]
 8009642:	6123      	str	r3, [r4, #16]
 8009644:	2301      	movs	r3, #1
 8009646:	6163      	str	r3, [r4, #20]
 8009648:	b002      	add	sp, #8
 800964a:	bd70      	pop	{r4, r5, r6, pc}
 800964c:	ab01      	add	r3, sp, #4
 800964e:	466a      	mov	r2, sp
 8009650:	f7ff ffca 	bl	80095e8 <__swhatbuf_r>
 8009654:	9900      	ldr	r1, [sp, #0]
 8009656:	4605      	mov	r5, r0
 8009658:	4630      	mov	r0, r6
 800965a:	f000 fb7b 	bl	8009d54 <_malloc_r>
 800965e:	b948      	cbnz	r0, 8009674 <__smakebuf_r+0x44>
 8009660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009664:	059a      	lsls	r2, r3, #22
 8009666:	d4ef      	bmi.n	8009648 <__smakebuf_r+0x18>
 8009668:	f023 0303 	bic.w	r3, r3, #3
 800966c:	f043 0302 	orr.w	r3, r3, #2
 8009670:	81a3      	strh	r3, [r4, #12]
 8009672:	e7e3      	b.n	800963c <__smakebuf_r+0xc>
 8009674:	4b0d      	ldr	r3, [pc, #52]	; (80096ac <__smakebuf_r+0x7c>)
 8009676:	62b3      	str	r3, [r6, #40]	; 0x28
 8009678:	89a3      	ldrh	r3, [r4, #12]
 800967a:	6020      	str	r0, [r4, #0]
 800967c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009680:	81a3      	strh	r3, [r4, #12]
 8009682:	9b00      	ldr	r3, [sp, #0]
 8009684:	6163      	str	r3, [r4, #20]
 8009686:	9b01      	ldr	r3, [sp, #4]
 8009688:	6120      	str	r0, [r4, #16]
 800968a:	b15b      	cbz	r3, 80096a4 <__smakebuf_r+0x74>
 800968c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009690:	4630      	mov	r0, r6
 8009692:	f000 fdbb 	bl	800a20c <_isatty_r>
 8009696:	b128      	cbz	r0, 80096a4 <__smakebuf_r+0x74>
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	f023 0303 	bic.w	r3, r3, #3
 800969e:	f043 0301 	orr.w	r3, r3, #1
 80096a2:	81a3      	strh	r3, [r4, #12]
 80096a4:	89a3      	ldrh	r3, [r4, #12]
 80096a6:	431d      	orrs	r5, r3
 80096a8:	81a5      	strh	r5, [r4, #12]
 80096aa:	e7cd      	b.n	8009648 <__smakebuf_r+0x18>
 80096ac:	08009439 	.word	0x08009439

080096b0 <malloc>:
 80096b0:	4b02      	ldr	r3, [pc, #8]	; (80096bc <malloc+0xc>)
 80096b2:	4601      	mov	r1, r0
 80096b4:	6818      	ldr	r0, [r3, #0]
 80096b6:	f000 bb4d 	b.w	8009d54 <_malloc_r>
 80096ba:	bf00      	nop
 80096bc:	20000518 	.word	0x20000518

080096c0 <_Balloc>:
 80096c0:	b570      	push	{r4, r5, r6, lr}
 80096c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80096c4:	4604      	mov	r4, r0
 80096c6:	460e      	mov	r6, r1
 80096c8:	b93d      	cbnz	r5, 80096da <_Balloc+0x1a>
 80096ca:	2010      	movs	r0, #16
 80096cc:	f7ff fff0 	bl	80096b0 <malloc>
 80096d0:	6260      	str	r0, [r4, #36]	; 0x24
 80096d2:	6045      	str	r5, [r0, #4]
 80096d4:	6085      	str	r5, [r0, #8]
 80096d6:	6005      	str	r5, [r0, #0]
 80096d8:	60c5      	str	r5, [r0, #12]
 80096da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80096dc:	68eb      	ldr	r3, [r5, #12]
 80096de:	b183      	cbz	r3, 8009702 <_Balloc+0x42>
 80096e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80096e8:	b9b8      	cbnz	r0, 800971a <_Balloc+0x5a>
 80096ea:	2101      	movs	r1, #1
 80096ec:	fa01 f506 	lsl.w	r5, r1, r6
 80096f0:	1d6a      	adds	r2, r5, #5
 80096f2:	0092      	lsls	r2, r2, #2
 80096f4:	4620      	mov	r0, r4
 80096f6:	f000 fad1 	bl	8009c9c <_calloc_r>
 80096fa:	b160      	cbz	r0, 8009716 <_Balloc+0x56>
 80096fc:	6046      	str	r6, [r0, #4]
 80096fe:	6085      	str	r5, [r0, #8]
 8009700:	e00e      	b.n	8009720 <_Balloc+0x60>
 8009702:	2221      	movs	r2, #33	; 0x21
 8009704:	2104      	movs	r1, #4
 8009706:	4620      	mov	r0, r4
 8009708:	f000 fac8 	bl	8009c9c <_calloc_r>
 800970c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800970e:	60e8      	str	r0, [r5, #12]
 8009710:	68db      	ldr	r3, [r3, #12]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d1e4      	bne.n	80096e0 <_Balloc+0x20>
 8009716:	2000      	movs	r0, #0
 8009718:	bd70      	pop	{r4, r5, r6, pc}
 800971a:	6802      	ldr	r2, [r0, #0]
 800971c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009720:	2300      	movs	r3, #0
 8009722:	6103      	str	r3, [r0, #16]
 8009724:	60c3      	str	r3, [r0, #12]
 8009726:	bd70      	pop	{r4, r5, r6, pc}

08009728 <_Bfree>:
 8009728:	b570      	push	{r4, r5, r6, lr}
 800972a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800972c:	4606      	mov	r6, r0
 800972e:	460d      	mov	r5, r1
 8009730:	b93c      	cbnz	r4, 8009742 <_Bfree+0x1a>
 8009732:	2010      	movs	r0, #16
 8009734:	f7ff ffbc 	bl	80096b0 <malloc>
 8009738:	6270      	str	r0, [r6, #36]	; 0x24
 800973a:	6044      	str	r4, [r0, #4]
 800973c:	6084      	str	r4, [r0, #8]
 800973e:	6004      	str	r4, [r0, #0]
 8009740:	60c4      	str	r4, [r0, #12]
 8009742:	b13d      	cbz	r5, 8009754 <_Bfree+0x2c>
 8009744:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009746:	686a      	ldr	r2, [r5, #4]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800974e:	6029      	str	r1, [r5, #0]
 8009750:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009754:	bd70      	pop	{r4, r5, r6, pc}

08009756 <__multadd>:
 8009756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800975a:	690d      	ldr	r5, [r1, #16]
 800975c:	461f      	mov	r7, r3
 800975e:	4606      	mov	r6, r0
 8009760:	460c      	mov	r4, r1
 8009762:	f101 0e14 	add.w	lr, r1, #20
 8009766:	2300      	movs	r3, #0
 8009768:	f8de 0000 	ldr.w	r0, [lr]
 800976c:	b281      	uxth	r1, r0
 800976e:	fb02 7101 	mla	r1, r2, r1, r7
 8009772:	0c0f      	lsrs	r7, r1, #16
 8009774:	0c00      	lsrs	r0, r0, #16
 8009776:	fb02 7000 	mla	r0, r2, r0, r7
 800977a:	b289      	uxth	r1, r1
 800977c:	3301      	adds	r3, #1
 800977e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009782:	429d      	cmp	r5, r3
 8009784:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009788:	f84e 1b04 	str.w	r1, [lr], #4
 800978c:	dcec      	bgt.n	8009768 <__multadd+0x12>
 800978e:	b1d7      	cbz	r7, 80097c6 <__multadd+0x70>
 8009790:	68a3      	ldr	r3, [r4, #8]
 8009792:	429d      	cmp	r5, r3
 8009794:	db12      	blt.n	80097bc <__multadd+0x66>
 8009796:	6861      	ldr	r1, [r4, #4]
 8009798:	4630      	mov	r0, r6
 800979a:	3101      	adds	r1, #1
 800979c:	f7ff ff90 	bl	80096c0 <_Balloc>
 80097a0:	6922      	ldr	r2, [r4, #16]
 80097a2:	3202      	adds	r2, #2
 80097a4:	f104 010c 	add.w	r1, r4, #12
 80097a8:	4680      	mov	r8, r0
 80097aa:	0092      	lsls	r2, r2, #2
 80097ac:	300c      	adds	r0, #12
 80097ae:	f7fe f81b 	bl	80077e8 <memcpy>
 80097b2:	4621      	mov	r1, r4
 80097b4:	4630      	mov	r0, r6
 80097b6:	f7ff ffb7 	bl	8009728 <_Bfree>
 80097ba:	4644      	mov	r4, r8
 80097bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097c0:	3501      	adds	r5, #1
 80097c2:	615f      	str	r7, [r3, #20]
 80097c4:	6125      	str	r5, [r4, #16]
 80097c6:	4620      	mov	r0, r4
 80097c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080097cc <__hi0bits>:
 80097cc:	0c02      	lsrs	r2, r0, #16
 80097ce:	0412      	lsls	r2, r2, #16
 80097d0:	4603      	mov	r3, r0
 80097d2:	b9b2      	cbnz	r2, 8009802 <__hi0bits+0x36>
 80097d4:	0403      	lsls	r3, r0, #16
 80097d6:	2010      	movs	r0, #16
 80097d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80097dc:	bf04      	itt	eq
 80097de:	021b      	lsleq	r3, r3, #8
 80097e0:	3008      	addeq	r0, #8
 80097e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80097e6:	bf04      	itt	eq
 80097e8:	011b      	lsleq	r3, r3, #4
 80097ea:	3004      	addeq	r0, #4
 80097ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80097f0:	bf04      	itt	eq
 80097f2:	009b      	lsleq	r3, r3, #2
 80097f4:	3002      	addeq	r0, #2
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	db06      	blt.n	8009808 <__hi0bits+0x3c>
 80097fa:	005b      	lsls	r3, r3, #1
 80097fc:	d503      	bpl.n	8009806 <__hi0bits+0x3a>
 80097fe:	3001      	adds	r0, #1
 8009800:	4770      	bx	lr
 8009802:	2000      	movs	r0, #0
 8009804:	e7e8      	b.n	80097d8 <__hi0bits+0xc>
 8009806:	2020      	movs	r0, #32
 8009808:	4770      	bx	lr

0800980a <__lo0bits>:
 800980a:	6803      	ldr	r3, [r0, #0]
 800980c:	f013 0207 	ands.w	r2, r3, #7
 8009810:	4601      	mov	r1, r0
 8009812:	d00b      	beq.n	800982c <__lo0bits+0x22>
 8009814:	07da      	lsls	r2, r3, #31
 8009816:	d423      	bmi.n	8009860 <__lo0bits+0x56>
 8009818:	0798      	lsls	r0, r3, #30
 800981a:	bf49      	itett	mi
 800981c:	085b      	lsrmi	r3, r3, #1
 800981e:	089b      	lsrpl	r3, r3, #2
 8009820:	2001      	movmi	r0, #1
 8009822:	600b      	strmi	r3, [r1, #0]
 8009824:	bf5c      	itt	pl
 8009826:	600b      	strpl	r3, [r1, #0]
 8009828:	2002      	movpl	r0, #2
 800982a:	4770      	bx	lr
 800982c:	b298      	uxth	r0, r3
 800982e:	b9a8      	cbnz	r0, 800985c <__lo0bits+0x52>
 8009830:	0c1b      	lsrs	r3, r3, #16
 8009832:	2010      	movs	r0, #16
 8009834:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009838:	bf04      	itt	eq
 800983a:	0a1b      	lsreq	r3, r3, #8
 800983c:	3008      	addeq	r0, #8
 800983e:	071a      	lsls	r2, r3, #28
 8009840:	bf04      	itt	eq
 8009842:	091b      	lsreq	r3, r3, #4
 8009844:	3004      	addeq	r0, #4
 8009846:	079a      	lsls	r2, r3, #30
 8009848:	bf04      	itt	eq
 800984a:	089b      	lsreq	r3, r3, #2
 800984c:	3002      	addeq	r0, #2
 800984e:	07da      	lsls	r2, r3, #31
 8009850:	d402      	bmi.n	8009858 <__lo0bits+0x4e>
 8009852:	085b      	lsrs	r3, r3, #1
 8009854:	d006      	beq.n	8009864 <__lo0bits+0x5a>
 8009856:	3001      	adds	r0, #1
 8009858:	600b      	str	r3, [r1, #0]
 800985a:	4770      	bx	lr
 800985c:	4610      	mov	r0, r2
 800985e:	e7e9      	b.n	8009834 <__lo0bits+0x2a>
 8009860:	2000      	movs	r0, #0
 8009862:	4770      	bx	lr
 8009864:	2020      	movs	r0, #32
 8009866:	4770      	bx	lr

08009868 <__i2b>:
 8009868:	b510      	push	{r4, lr}
 800986a:	460c      	mov	r4, r1
 800986c:	2101      	movs	r1, #1
 800986e:	f7ff ff27 	bl	80096c0 <_Balloc>
 8009872:	2201      	movs	r2, #1
 8009874:	6144      	str	r4, [r0, #20]
 8009876:	6102      	str	r2, [r0, #16]
 8009878:	bd10      	pop	{r4, pc}

0800987a <__multiply>:
 800987a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800987e:	4614      	mov	r4, r2
 8009880:	690a      	ldr	r2, [r1, #16]
 8009882:	6923      	ldr	r3, [r4, #16]
 8009884:	429a      	cmp	r2, r3
 8009886:	bfb8      	it	lt
 8009888:	460b      	movlt	r3, r1
 800988a:	4689      	mov	r9, r1
 800988c:	bfbc      	itt	lt
 800988e:	46a1      	movlt	r9, r4
 8009890:	461c      	movlt	r4, r3
 8009892:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009896:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800989a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800989e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80098a2:	eb07 060a 	add.w	r6, r7, sl
 80098a6:	429e      	cmp	r6, r3
 80098a8:	bfc8      	it	gt
 80098aa:	3101      	addgt	r1, #1
 80098ac:	f7ff ff08 	bl	80096c0 <_Balloc>
 80098b0:	f100 0514 	add.w	r5, r0, #20
 80098b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80098b8:	462b      	mov	r3, r5
 80098ba:	2200      	movs	r2, #0
 80098bc:	4543      	cmp	r3, r8
 80098be:	d316      	bcc.n	80098ee <__multiply+0x74>
 80098c0:	f104 0214 	add.w	r2, r4, #20
 80098c4:	f109 0114 	add.w	r1, r9, #20
 80098c8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80098cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	9c01      	ldr	r4, [sp, #4]
 80098d4:	4294      	cmp	r4, r2
 80098d6:	4613      	mov	r3, r2
 80098d8:	d80c      	bhi.n	80098f4 <__multiply+0x7a>
 80098da:	2e00      	cmp	r6, #0
 80098dc:	dd03      	ble.n	80098e6 <__multiply+0x6c>
 80098de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d054      	beq.n	8009990 <__multiply+0x116>
 80098e6:	6106      	str	r6, [r0, #16]
 80098e8:	b003      	add	sp, #12
 80098ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ee:	f843 2b04 	str.w	r2, [r3], #4
 80098f2:	e7e3      	b.n	80098bc <__multiply+0x42>
 80098f4:	f8b3 a000 	ldrh.w	sl, [r3]
 80098f8:	3204      	adds	r2, #4
 80098fa:	f1ba 0f00 	cmp.w	sl, #0
 80098fe:	d020      	beq.n	8009942 <__multiply+0xc8>
 8009900:	46ae      	mov	lr, r5
 8009902:	4689      	mov	r9, r1
 8009904:	f04f 0c00 	mov.w	ip, #0
 8009908:	f859 4b04 	ldr.w	r4, [r9], #4
 800990c:	f8be b000 	ldrh.w	fp, [lr]
 8009910:	b2a3      	uxth	r3, r4
 8009912:	fb0a b303 	mla	r3, sl, r3, fp
 8009916:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800991a:	f8de 4000 	ldr.w	r4, [lr]
 800991e:	4463      	add	r3, ip
 8009920:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009924:	fb0a c40b 	mla	r4, sl, fp, ip
 8009928:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800992c:	b29b      	uxth	r3, r3
 800992e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009932:	454f      	cmp	r7, r9
 8009934:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009938:	f84e 3b04 	str.w	r3, [lr], #4
 800993c:	d8e4      	bhi.n	8009908 <__multiply+0x8e>
 800993e:	f8ce c000 	str.w	ip, [lr]
 8009942:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8009946:	f1b9 0f00 	cmp.w	r9, #0
 800994a:	d01f      	beq.n	800998c <__multiply+0x112>
 800994c:	682b      	ldr	r3, [r5, #0]
 800994e:	46ae      	mov	lr, r5
 8009950:	468c      	mov	ip, r1
 8009952:	f04f 0a00 	mov.w	sl, #0
 8009956:	f8bc 4000 	ldrh.w	r4, [ip]
 800995a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800995e:	fb09 b404 	mla	r4, r9, r4, fp
 8009962:	44a2      	add	sl, r4
 8009964:	b29b      	uxth	r3, r3
 8009966:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800996a:	f84e 3b04 	str.w	r3, [lr], #4
 800996e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009972:	f8be 4000 	ldrh.w	r4, [lr]
 8009976:	0c1b      	lsrs	r3, r3, #16
 8009978:	fb09 4303 	mla	r3, r9, r3, r4
 800997c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009980:	4567      	cmp	r7, ip
 8009982:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009986:	d8e6      	bhi.n	8009956 <__multiply+0xdc>
 8009988:	f8ce 3000 	str.w	r3, [lr]
 800998c:	3504      	adds	r5, #4
 800998e:	e7a0      	b.n	80098d2 <__multiply+0x58>
 8009990:	3e01      	subs	r6, #1
 8009992:	e7a2      	b.n	80098da <__multiply+0x60>

08009994 <__pow5mult>:
 8009994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009998:	4615      	mov	r5, r2
 800999a:	f012 0203 	ands.w	r2, r2, #3
 800999e:	4606      	mov	r6, r0
 80099a0:	460f      	mov	r7, r1
 80099a2:	d007      	beq.n	80099b4 <__pow5mult+0x20>
 80099a4:	3a01      	subs	r2, #1
 80099a6:	4c21      	ldr	r4, [pc, #132]	; (8009a2c <__pow5mult+0x98>)
 80099a8:	2300      	movs	r3, #0
 80099aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80099ae:	f7ff fed2 	bl	8009756 <__multadd>
 80099b2:	4607      	mov	r7, r0
 80099b4:	10ad      	asrs	r5, r5, #2
 80099b6:	d035      	beq.n	8009a24 <__pow5mult+0x90>
 80099b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80099ba:	b93c      	cbnz	r4, 80099cc <__pow5mult+0x38>
 80099bc:	2010      	movs	r0, #16
 80099be:	f7ff fe77 	bl	80096b0 <malloc>
 80099c2:	6270      	str	r0, [r6, #36]	; 0x24
 80099c4:	6044      	str	r4, [r0, #4]
 80099c6:	6084      	str	r4, [r0, #8]
 80099c8:	6004      	str	r4, [r0, #0]
 80099ca:	60c4      	str	r4, [r0, #12]
 80099cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80099d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80099d4:	b94c      	cbnz	r4, 80099ea <__pow5mult+0x56>
 80099d6:	f240 2171 	movw	r1, #625	; 0x271
 80099da:	4630      	mov	r0, r6
 80099dc:	f7ff ff44 	bl	8009868 <__i2b>
 80099e0:	2300      	movs	r3, #0
 80099e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80099e6:	4604      	mov	r4, r0
 80099e8:	6003      	str	r3, [r0, #0]
 80099ea:	f04f 0800 	mov.w	r8, #0
 80099ee:	07eb      	lsls	r3, r5, #31
 80099f0:	d50a      	bpl.n	8009a08 <__pow5mult+0x74>
 80099f2:	4639      	mov	r1, r7
 80099f4:	4622      	mov	r2, r4
 80099f6:	4630      	mov	r0, r6
 80099f8:	f7ff ff3f 	bl	800987a <__multiply>
 80099fc:	4639      	mov	r1, r7
 80099fe:	4681      	mov	r9, r0
 8009a00:	4630      	mov	r0, r6
 8009a02:	f7ff fe91 	bl	8009728 <_Bfree>
 8009a06:	464f      	mov	r7, r9
 8009a08:	106d      	asrs	r5, r5, #1
 8009a0a:	d00b      	beq.n	8009a24 <__pow5mult+0x90>
 8009a0c:	6820      	ldr	r0, [r4, #0]
 8009a0e:	b938      	cbnz	r0, 8009a20 <__pow5mult+0x8c>
 8009a10:	4622      	mov	r2, r4
 8009a12:	4621      	mov	r1, r4
 8009a14:	4630      	mov	r0, r6
 8009a16:	f7ff ff30 	bl	800987a <__multiply>
 8009a1a:	6020      	str	r0, [r4, #0]
 8009a1c:	f8c0 8000 	str.w	r8, [r0]
 8009a20:	4604      	mov	r4, r0
 8009a22:	e7e4      	b.n	80099ee <__pow5mult+0x5a>
 8009a24:	4638      	mov	r0, r7
 8009a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a2a:	bf00      	nop
 8009a2c:	0800a890 	.word	0x0800a890

08009a30 <__lshift>:
 8009a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a34:	460c      	mov	r4, r1
 8009a36:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a3a:	6923      	ldr	r3, [r4, #16]
 8009a3c:	6849      	ldr	r1, [r1, #4]
 8009a3e:	eb0a 0903 	add.w	r9, sl, r3
 8009a42:	68a3      	ldr	r3, [r4, #8]
 8009a44:	4607      	mov	r7, r0
 8009a46:	4616      	mov	r6, r2
 8009a48:	f109 0501 	add.w	r5, r9, #1
 8009a4c:	42ab      	cmp	r3, r5
 8009a4e:	db31      	blt.n	8009ab4 <__lshift+0x84>
 8009a50:	4638      	mov	r0, r7
 8009a52:	f7ff fe35 	bl	80096c0 <_Balloc>
 8009a56:	2200      	movs	r2, #0
 8009a58:	4680      	mov	r8, r0
 8009a5a:	f100 0314 	add.w	r3, r0, #20
 8009a5e:	4611      	mov	r1, r2
 8009a60:	4552      	cmp	r2, sl
 8009a62:	db2a      	blt.n	8009aba <__lshift+0x8a>
 8009a64:	6920      	ldr	r0, [r4, #16]
 8009a66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a6a:	f104 0114 	add.w	r1, r4, #20
 8009a6e:	f016 021f 	ands.w	r2, r6, #31
 8009a72:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8009a76:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8009a7a:	d022      	beq.n	8009ac2 <__lshift+0x92>
 8009a7c:	f1c2 0c20 	rsb	ip, r2, #32
 8009a80:	2000      	movs	r0, #0
 8009a82:	680e      	ldr	r6, [r1, #0]
 8009a84:	4096      	lsls	r6, r2
 8009a86:	4330      	orrs	r0, r6
 8009a88:	f843 0b04 	str.w	r0, [r3], #4
 8009a8c:	f851 0b04 	ldr.w	r0, [r1], #4
 8009a90:	458e      	cmp	lr, r1
 8009a92:	fa20 f00c 	lsr.w	r0, r0, ip
 8009a96:	d8f4      	bhi.n	8009a82 <__lshift+0x52>
 8009a98:	6018      	str	r0, [r3, #0]
 8009a9a:	b108      	cbz	r0, 8009aa0 <__lshift+0x70>
 8009a9c:	f109 0502 	add.w	r5, r9, #2
 8009aa0:	3d01      	subs	r5, #1
 8009aa2:	4638      	mov	r0, r7
 8009aa4:	f8c8 5010 	str.w	r5, [r8, #16]
 8009aa8:	4621      	mov	r1, r4
 8009aaa:	f7ff fe3d 	bl	8009728 <_Bfree>
 8009aae:	4640      	mov	r0, r8
 8009ab0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab4:	3101      	adds	r1, #1
 8009ab6:	005b      	lsls	r3, r3, #1
 8009ab8:	e7c8      	b.n	8009a4c <__lshift+0x1c>
 8009aba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009abe:	3201      	adds	r2, #1
 8009ac0:	e7ce      	b.n	8009a60 <__lshift+0x30>
 8009ac2:	3b04      	subs	r3, #4
 8009ac4:	f851 2b04 	ldr.w	r2, [r1], #4
 8009ac8:	f843 2f04 	str.w	r2, [r3, #4]!
 8009acc:	458e      	cmp	lr, r1
 8009ace:	d8f9      	bhi.n	8009ac4 <__lshift+0x94>
 8009ad0:	e7e6      	b.n	8009aa0 <__lshift+0x70>

08009ad2 <__mcmp>:
 8009ad2:	6903      	ldr	r3, [r0, #16]
 8009ad4:	690a      	ldr	r2, [r1, #16]
 8009ad6:	1a9b      	subs	r3, r3, r2
 8009ad8:	b530      	push	{r4, r5, lr}
 8009ada:	d10c      	bne.n	8009af6 <__mcmp+0x24>
 8009adc:	0092      	lsls	r2, r2, #2
 8009ade:	3014      	adds	r0, #20
 8009ae0:	3114      	adds	r1, #20
 8009ae2:	1884      	adds	r4, r0, r2
 8009ae4:	4411      	add	r1, r2
 8009ae6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009aea:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009aee:	4295      	cmp	r5, r2
 8009af0:	d003      	beq.n	8009afa <__mcmp+0x28>
 8009af2:	d305      	bcc.n	8009b00 <__mcmp+0x2e>
 8009af4:	2301      	movs	r3, #1
 8009af6:	4618      	mov	r0, r3
 8009af8:	bd30      	pop	{r4, r5, pc}
 8009afa:	42a0      	cmp	r0, r4
 8009afc:	d3f3      	bcc.n	8009ae6 <__mcmp+0x14>
 8009afe:	e7fa      	b.n	8009af6 <__mcmp+0x24>
 8009b00:	f04f 33ff 	mov.w	r3, #4294967295
 8009b04:	e7f7      	b.n	8009af6 <__mcmp+0x24>

08009b06 <__mdiff>:
 8009b06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b0a:	460d      	mov	r5, r1
 8009b0c:	4607      	mov	r7, r0
 8009b0e:	4611      	mov	r1, r2
 8009b10:	4628      	mov	r0, r5
 8009b12:	4614      	mov	r4, r2
 8009b14:	f7ff ffdd 	bl	8009ad2 <__mcmp>
 8009b18:	1e06      	subs	r6, r0, #0
 8009b1a:	d108      	bne.n	8009b2e <__mdiff+0x28>
 8009b1c:	4631      	mov	r1, r6
 8009b1e:	4638      	mov	r0, r7
 8009b20:	f7ff fdce 	bl	80096c0 <_Balloc>
 8009b24:	2301      	movs	r3, #1
 8009b26:	6103      	str	r3, [r0, #16]
 8009b28:	6146      	str	r6, [r0, #20]
 8009b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b2e:	bfa4      	itt	ge
 8009b30:	4623      	movge	r3, r4
 8009b32:	462c      	movge	r4, r5
 8009b34:	4638      	mov	r0, r7
 8009b36:	6861      	ldr	r1, [r4, #4]
 8009b38:	bfa6      	itte	ge
 8009b3a:	461d      	movge	r5, r3
 8009b3c:	2600      	movge	r6, #0
 8009b3e:	2601      	movlt	r6, #1
 8009b40:	f7ff fdbe 	bl	80096c0 <_Balloc>
 8009b44:	692b      	ldr	r3, [r5, #16]
 8009b46:	60c6      	str	r6, [r0, #12]
 8009b48:	6926      	ldr	r6, [r4, #16]
 8009b4a:	f105 0914 	add.w	r9, r5, #20
 8009b4e:	f104 0214 	add.w	r2, r4, #20
 8009b52:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009b56:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009b5a:	f100 0514 	add.w	r5, r0, #20
 8009b5e:	f04f 0c00 	mov.w	ip, #0
 8009b62:	f852 ab04 	ldr.w	sl, [r2], #4
 8009b66:	f859 4b04 	ldr.w	r4, [r9], #4
 8009b6a:	fa1c f18a 	uxtah	r1, ip, sl
 8009b6e:	b2a3      	uxth	r3, r4
 8009b70:	1ac9      	subs	r1, r1, r3
 8009b72:	0c23      	lsrs	r3, r4, #16
 8009b74:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009b78:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009b7c:	b289      	uxth	r1, r1
 8009b7e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009b82:	45c8      	cmp	r8, r9
 8009b84:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009b88:	4696      	mov	lr, r2
 8009b8a:	f845 3b04 	str.w	r3, [r5], #4
 8009b8e:	d8e8      	bhi.n	8009b62 <__mdiff+0x5c>
 8009b90:	45be      	cmp	lr, r7
 8009b92:	d305      	bcc.n	8009ba0 <__mdiff+0x9a>
 8009b94:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009b98:	b18b      	cbz	r3, 8009bbe <__mdiff+0xb8>
 8009b9a:	6106      	str	r6, [r0, #16]
 8009b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ba0:	f85e 1b04 	ldr.w	r1, [lr], #4
 8009ba4:	fa1c f381 	uxtah	r3, ip, r1
 8009ba8:	141a      	asrs	r2, r3, #16
 8009baa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bb4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009bb8:	f845 3b04 	str.w	r3, [r5], #4
 8009bbc:	e7e8      	b.n	8009b90 <__mdiff+0x8a>
 8009bbe:	3e01      	subs	r6, #1
 8009bc0:	e7e8      	b.n	8009b94 <__mdiff+0x8e>

08009bc2 <__d2b>:
 8009bc2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009bc6:	460e      	mov	r6, r1
 8009bc8:	2101      	movs	r1, #1
 8009bca:	ec59 8b10 	vmov	r8, r9, d0
 8009bce:	4615      	mov	r5, r2
 8009bd0:	f7ff fd76 	bl	80096c0 <_Balloc>
 8009bd4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009bd8:	4607      	mov	r7, r0
 8009bda:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009bde:	bb34      	cbnz	r4, 8009c2e <__d2b+0x6c>
 8009be0:	9301      	str	r3, [sp, #4]
 8009be2:	f1b8 0f00 	cmp.w	r8, #0
 8009be6:	d027      	beq.n	8009c38 <__d2b+0x76>
 8009be8:	a802      	add	r0, sp, #8
 8009bea:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009bee:	f7ff fe0c 	bl	800980a <__lo0bits>
 8009bf2:	9900      	ldr	r1, [sp, #0]
 8009bf4:	b1f0      	cbz	r0, 8009c34 <__d2b+0x72>
 8009bf6:	9a01      	ldr	r2, [sp, #4]
 8009bf8:	f1c0 0320 	rsb	r3, r0, #32
 8009bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8009c00:	430b      	orrs	r3, r1
 8009c02:	40c2      	lsrs	r2, r0
 8009c04:	617b      	str	r3, [r7, #20]
 8009c06:	9201      	str	r2, [sp, #4]
 8009c08:	9b01      	ldr	r3, [sp, #4]
 8009c0a:	61bb      	str	r3, [r7, #24]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	bf14      	ite	ne
 8009c10:	2102      	movne	r1, #2
 8009c12:	2101      	moveq	r1, #1
 8009c14:	6139      	str	r1, [r7, #16]
 8009c16:	b1c4      	cbz	r4, 8009c4a <__d2b+0x88>
 8009c18:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009c1c:	4404      	add	r4, r0
 8009c1e:	6034      	str	r4, [r6, #0]
 8009c20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c24:	6028      	str	r0, [r5, #0]
 8009c26:	4638      	mov	r0, r7
 8009c28:	b003      	add	sp, #12
 8009c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c32:	e7d5      	b.n	8009be0 <__d2b+0x1e>
 8009c34:	6179      	str	r1, [r7, #20]
 8009c36:	e7e7      	b.n	8009c08 <__d2b+0x46>
 8009c38:	a801      	add	r0, sp, #4
 8009c3a:	f7ff fde6 	bl	800980a <__lo0bits>
 8009c3e:	9b01      	ldr	r3, [sp, #4]
 8009c40:	617b      	str	r3, [r7, #20]
 8009c42:	2101      	movs	r1, #1
 8009c44:	6139      	str	r1, [r7, #16]
 8009c46:	3020      	adds	r0, #32
 8009c48:	e7e5      	b.n	8009c16 <__d2b+0x54>
 8009c4a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009c4e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c52:	6030      	str	r0, [r6, #0]
 8009c54:	6918      	ldr	r0, [r3, #16]
 8009c56:	f7ff fdb9 	bl	80097cc <__hi0bits>
 8009c5a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009c5e:	e7e1      	b.n	8009c24 <__d2b+0x62>

08009c60 <_mprec_log10>:
 8009c60:	2817      	cmp	r0, #23
 8009c62:	b5d0      	push	{r4, r6, r7, lr}
 8009c64:	4604      	mov	r4, r0
 8009c66:	dc07      	bgt.n	8009c78 <_mprec_log10+0x18>
 8009c68:	4b09      	ldr	r3, [pc, #36]	; (8009c90 <_mprec_log10+0x30>)
 8009c6a:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 8009c6e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009c72:	ec41 0b10 	vmov	d0, r0, r1
 8009c76:	bdd0      	pop	{r4, r6, r7, pc}
 8009c78:	4906      	ldr	r1, [pc, #24]	; (8009c94 <_mprec_log10+0x34>)
 8009c7a:	4f07      	ldr	r7, [pc, #28]	; (8009c98 <_mprec_log10+0x38>)
 8009c7c:	2000      	movs	r0, #0
 8009c7e:	2600      	movs	r6, #0
 8009c80:	4632      	mov	r2, r6
 8009c82:	463b      	mov	r3, r7
 8009c84:	f7f6 fcb4 	bl	80005f0 <__aeabi_dmul>
 8009c88:	3c01      	subs	r4, #1
 8009c8a:	d1f9      	bne.n	8009c80 <_mprec_log10+0x20>
 8009c8c:	e7f1      	b.n	8009c72 <_mprec_log10+0x12>
 8009c8e:	bf00      	nop
 8009c90:	0800a7c8 	.word	0x0800a7c8
 8009c94:	3ff00000 	.word	0x3ff00000
 8009c98:	40240000 	.word	0x40240000

08009c9c <_calloc_r>:
 8009c9c:	b538      	push	{r3, r4, r5, lr}
 8009c9e:	fb02 f401 	mul.w	r4, r2, r1
 8009ca2:	4621      	mov	r1, r4
 8009ca4:	f000 f856 	bl	8009d54 <_malloc_r>
 8009ca8:	4605      	mov	r5, r0
 8009caa:	b118      	cbz	r0, 8009cb4 <_calloc_r+0x18>
 8009cac:	4622      	mov	r2, r4
 8009cae:	2100      	movs	r1, #0
 8009cb0:	f7fd fda5 	bl	80077fe <memset>
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	bd38      	pop	{r3, r4, r5, pc}

08009cb8 <_free_r>:
 8009cb8:	b538      	push	{r3, r4, r5, lr}
 8009cba:	4605      	mov	r5, r0
 8009cbc:	2900      	cmp	r1, #0
 8009cbe:	d045      	beq.n	8009d4c <_free_r+0x94>
 8009cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cc4:	1f0c      	subs	r4, r1, #4
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	bfb8      	it	lt
 8009cca:	18e4      	addlt	r4, r4, r3
 8009ccc:	f000 faec 	bl	800a2a8 <__malloc_lock>
 8009cd0:	4a1f      	ldr	r2, [pc, #124]	; (8009d50 <_free_r+0x98>)
 8009cd2:	6813      	ldr	r3, [r2, #0]
 8009cd4:	4610      	mov	r0, r2
 8009cd6:	b933      	cbnz	r3, 8009ce6 <_free_r+0x2e>
 8009cd8:	6063      	str	r3, [r4, #4]
 8009cda:	6014      	str	r4, [r2, #0]
 8009cdc:	4628      	mov	r0, r5
 8009cde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ce2:	f000 bae2 	b.w	800a2aa <__malloc_unlock>
 8009ce6:	42a3      	cmp	r3, r4
 8009ce8:	d90c      	bls.n	8009d04 <_free_r+0x4c>
 8009cea:	6821      	ldr	r1, [r4, #0]
 8009cec:	1862      	adds	r2, r4, r1
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	bf04      	itt	eq
 8009cf2:	681a      	ldreq	r2, [r3, #0]
 8009cf4:	685b      	ldreq	r3, [r3, #4]
 8009cf6:	6063      	str	r3, [r4, #4]
 8009cf8:	bf04      	itt	eq
 8009cfa:	1852      	addeq	r2, r2, r1
 8009cfc:	6022      	streq	r2, [r4, #0]
 8009cfe:	6004      	str	r4, [r0, #0]
 8009d00:	e7ec      	b.n	8009cdc <_free_r+0x24>
 8009d02:	4613      	mov	r3, r2
 8009d04:	685a      	ldr	r2, [r3, #4]
 8009d06:	b10a      	cbz	r2, 8009d0c <_free_r+0x54>
 8009d08:	42a2      	cmp	r2, r4
 8009d0a:	d9fa      	bls.n	8009d02 <_free_r+0x4a>
 8009d0c:	6819      	ldr	r1, [r3, #0]
 8009d0e:	1858      	adds	r0, r3, r1
 8009d10:	42a0      	cmp	r0, r4
 8009d12:	d10b      	bne.n	8009d2c <_free_r+0x74>
 8009d14:	6820      	ldr	r0, [r4, #0]
 8009d16:	4401      	add	r1, r0
 8009d18:	1858      	adds	r0, r3, r1
 8009d1a:	4282      	cmp	r2, r0
 8009d1c:	6019      	str	r1, [r3, #0]
 8009d1e:	d1dd      	bne.n	8009cdc <_free_r+0x24>
 8009d20:	6810      	ldr	r0, [r2, #0]
 8009d22:	6852      	ldr	r2, [r2, #4]
 8009d24:	605a      	str	r2, [r3, #4]
 8009d26:	4401      	add	r1, r0
 8009d28:	6019      	str	r1, [r3, #0]
 8009d2a:	e7d7      	b.n	8009cdc <_free_r+0x24>
 8009d2c:	d902      	bls.n	8009d34 <_free_r+0x7c>
 8009d2e:	230c      	movs	r3, #12
 8009d30:	602b      	str	r3, [r5, #0]
 8009d32:	e7d3      	b.n	8009cdc <_free_r+0x24>
 8009d34:	6820      	ldr	r0, [r4, #0]
 8009d36:	1821      	adds	r1, r4, r0
 8009d38:	428a      	cmp	r2, r1
 8009d3a:	bf04      	itt	eq
 8009d3c:	6811      	ldreq	r1, [r2, #0]
 8009d3e:	6852      	ldreq	r2, [r2, #4]
 8009d40:	6062      	str	r2, [r4, #4]
 8009d42:	bf04      	itt	eq
 8009d44:	1809      	addeq	r1, r1, r0
 8009d46:	6021      	streq	r1, [r4, #0]
 8009d48:	605c      	str	r4, [r3, #4]
 8009d4a:	e7c7      	b.n	8009cdc <_free_r+0x24>
 8009d4c:	bd38      	pop	{r3, r4, r5, pc}
 8009d4e:	bf00      	nop
 8009d50:	20000748 	.word	0x20000748

08009d54 <_malloc_r>:
 8009d54:	b570      	push	{r4, r5, r6, lr}
 8009d56:	1ccd      	adds	r5, r1, #3
 8009d58:	f025 0503 	bic.w	r5, r5, #3
 8009d5c:	3508      	adds	r5, #8
 8009d5e:	2d0c      	cmp	r5, #12
 8009d60:	bf38      	it	cc
 8009d62:	250c      	movcc	r5, #12
 8009d64:	2d00      	cmp	r5, #0
 8009d66:	4606      	mov	r6, r0
 8009d68:	db01      	blt.n	8009d6e <_malloc_r+0x1a>
 8009d6a:	42a9      	cmp	r1, r5
 8009d6c:	d903      	bls.n	8009d76 <_malloc_r+0x22>
 8009d6e:	230c      	movs	r3, #12
 8009d70:	6033      	str	r3, [r6, #0]
 8009d72:	2000      	movs	r0, #0
 8009d74:	bd70      	pop	{r4, r5, r6, pc}
 8009d76:	f000 fa97 	bl	800a2a8 <__malloc_lock>
 8009d7a:	4a23      	ldr	r2, [pc, #140]	; (8009e08 <_malloc_r+0xb4>)
 8009d7c:	6814      	ldr	r4, [r2, #0]
 8009d7e:	4621      	mov	r1, r4
 8009d80:	b991      	cbnz	r1, 8009da8 <_malloc_r+0x54>
 8009d82:	4c22      	ldr	r4, [pc, #136]	; (8009e0c <_malloc_r+0xb8>)
 8009d84:	6823      	ldr	r3, [r4, #0]
 8009d86:	b91b      	cbnz	r3, 8009d90 <_malloc_r+0x3c>
 8009d88:	4630      	mov	r0, r6
 8009d8a:	f000 f9b7 	bl	800a0fc <_sbrk_r>
 8009d8e:	6020      	str	r0, [r4, #0]
 8009d90:	4629      	mov	r1, r5
 8009d92:	4630      	mov	r0, r6
 8009d94:	f000 f9b2 	bl	800a0fc <_sbrk_r>
 8009d98:	1c43      	adds	r3, r0, #1
 8009d9a:	d126      	bne.n	8009dea <_malloc_r+0x96>
 8009d9c:	230c      	movs	r3, #12
 8009d9e:	6033      	str	r3, [r6, #0]
 8009da0:	4630      	mov	r0, r6
 8009da2:	f000 fa82 	bl	800a2aa <__malloc_unlock>
 8009da6:	e7e4      	b.n	8009d72 <_malloc_r+0x1e>
 8009da8:	680b      	ldr	r3, [r1, #0]
 8009daa:	1b5b      	subs	r3, r3, r5
 8009dac:	d41a      	bmi.n	8009de4 <_malloc_r+0x90>
 8009dae:	2b0b      	cmp	r3, #11
 8009db0:	d90f      	bls.n	8009dd2 <_malloc_r+0x7e>
 8009db2:	600b      	str	r3, [r1, #0]
 8009db4:	50cd      	str	r5, [r1, r3]
 8009db6:	18cc      	adds	r4, r1, r3
 8009db8:	4630      	mov	r0, r6
 8009dba:	f000 fa76 	bl	800a2aa <__malloc_unlock>
 8009dbe:	f104 000b 	add.w	r0, r4, #11
 8009dc2:	1d23      	adds	r3, r4, #4
 8009dc4:	f020 0007 	bic.w	r0, r0, #7
 8009dc8:	1ac3      	subs	r3, r0, r3
 8009dca:	d01b      	beq.n	8009e04 <_malloc_r+0xb0>
 8009dcc:	425a      	negs	r2, r3
 8009dce:	50e2      	str	r2, [r4, r3]
 8009dd0:	bd70      	pop	{r4, r5, r6, pc}
 8009dd2:	428c      	cmp	r4, r1
 8009dd4:	bf0d      	iteet	eq
 8009dd6:	6863      	ldreq	r3, [r4, #4]
 8009dd8:	684b      	ldrne	r3, [r1, #4]
 8009dda:	6063      	strne	r3, [r4, #4]
 8009ddc:	6013      	streq	r3, [r2, #0]
 8009dde:	bf18      	it	ne
 8009de0:	460c      	movne	r4, r1
 8009de2:	e7e9      	b.n	8009db8 <_malloc_r+0x64>
 8009de4:	460c      	mov	r4, r1
 8009de6:	6849      	ldr	r1, [r1, #4]
 8009de8:	e7ca      	b.n	8009d80 <_malloc_r+0x2c>
 8009dea:	1cc4      	adds	r4, r0, #3
 8009dec:	f024 0403 	bic.w	r4, r4, #3
 8009df0:	42a0      	cmp	r0, r4
 8009df2:	d005      	beq.n	8009e00 <_malloc_r+0xac>
 8009df4:	1a21      	subs	r1, r4, r0
 8009df6:	4630      	mov	r0, r6
 8009df8:	f000 f980 	bl	800a0fc <_sbrk_r>
 8009dfc:	3001      	adds	r0, #1
 8009dfe:	d0cd      	beq.n	8009d9c <_malloc_r+0x48>
 8009e00:	6025      	str	r5, [r4, #0]
 8009e02:	e7d9      	b.n	8009db8 <_malloc_r+0x64>
 8009e04:	bd70      	pop	{r4, r5, r6, pc}
 8009e06:	bf00      	nop
 8009e08:	20000748 	.word	0x20000748
 8009e0c:	2000074c 	.word	0x2000074c

08009e10 <_realloc_r>:
 8009e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e12:	4607      	mov	r7, r0
 8009e14:	4614      	mov	r4, r2
 8009e16:	460e      	mov	r6, r1
 8009e18:	b921      	cbnz	r1, 8009e24 <_realloc_r+0x14>
 8009e1a:	4611      	mov	r1, r2
 8009e1c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e20:	f7ff bf98 	b.w	8009d54 <_malloc_r>
 8009e24:	b922      	cbnz	r2, 8009e30 <_realloc_r+0x20>
 8009e26:	f7ff ff47 	bl	8009cb8 <_free_r>
 8009e2a:	4625      	mov	r5, r4
 8009e2c:	4628      	mov	r0, r5
 8009e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e30:	f000 fa3c 	bl	800a2ac <_malloc_usable_size_r>
 8009e34:	4284      	cmp	r4, r0
 8009e36:	d90f      	bls.n	8009e58 <_realloc_r+0x48>
 8009e38:	4621      	mov	r1, r4
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	f7ff ff8a 	bl	8009d54 <_malloc_r>
 8009e40:	4605      	mov	r5, r0
 8009e42:	2800      	cmp	r0, #0
 8009e44:	d0f2      	beq.n	8009e2c <_realloc_r+0x1c>
 8009e46:	4631      	mov	r1, r6
 8009e48:	4622      	mov	r2, r4
 8009e4a:	f7fd fccd 	bl	80077e8 <memcpy>
 8009e4e:	4631      	mov	r1, r6
 8009e50:	4638      	mov	r0, r7
 8009e52:	f7ff ff31 	bl	8009cb8 <_free_r>
 8009e56:	e7e9      	b.n	8009e2c <_realloc_r+0x1c>
 8009e58:	4635      	mov	r5, r6
 8009e5a:	e7e7      	b.n	8009e2c <_realloc_r+0x1c>

08009e5c <__ssputs_r>:
 8009e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e60:	688e      	ldr	r6, [r1, #8]
 8009e62:	429e      	cmp	r6, r3
 8009e64:	4682      	mov	sl, r0
 8009e66:	460c      	mov	r4, r1
 8009e68:	4691      	mov	r9, r2
 8009e6a:	4698      	mov	r8, r3
 8009e6c:	d835      	bhi.n	8009eda <__ssputs_r+0x7e>
 8009e6e:	898a      	ldrh	r2, [r1, #12]
 8009e70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e74:	d031      	beq.n	8009eda <__ssputs_r+0x7e>
 8009e76:	6825      	ldr	r5, [r4, #0]
 8009e78:	6909      	ldr	r1, [r1, #16]
 8009e7a:	1a6f      	subs	r7, r5, r1
 8009e7c:	6965      	ldr	r5, [r4, #20]
 8009e7e:	2302      	movs	r3, #2
 8009e80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e84:	fb95 f5f3 	sdiv	r5, r5, r3
 8009e88:	f108 0301 	add.w	r3, r8, #1
 8009e8c:	443b      	add	r3, r7
 8009e8e:	429d      	cmp	r5, r3
 8009e90:	bf38      	it	cc
 8009e92:	461d      	movcc	r5, r3
 8009e94:	0553      	lsls	r3, r2, #21
 8009e96:	d531      	bpl.n	8009efc <__ssputs_r+0xa0>
 8009e98:	4629      	mov	r1, r5
 8009e9a:	f7ff ff5b 	bl	8009d54 <_malloc_r>
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	b950      	cbnz	r0, 8009eb8 <__ssputs_r+0x5c>
 8009ea2:	230c      	movs	r3, #12
 8009ea4:	f8ca 3000 	str.w	r3, [sl]
 8009ea8:	89a3      	ldrh	r3, [r4, #12]
 8009eaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eae:	81a3      	strh	r3, [r4, #12]
 8009eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eb8:	463a      	mov	r2, r7
 8009eba:	6921      	ldr	r1, [r4, #16]
 8009ebc:	f7fd fc94 	bl	80077e8 <memcpy>
 8009ec0:	89a3      	ldrh	r3, [r4, #12]
 8009ec2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eca:	81a3      	strh	r3, [r4, #12]
 8009ecc:	6126      	str	r6, [r4, #16]
 8009ece:	6165      	str	r5, [r4, #20]
 8009ed0:	443e      	add	r6, r7
 8009ed2:	1bed      	subs	r5, r5, r7
 8009ed4:	6026      	str	r6, [r4, #0]
 8009ed6:	60a5      	str	r5, [r4, #8]
 8009ed8:	4646      	mov	r6, r8
 8009eda:	4546      	cmp	r6, r8
 8009edc:	bf28      	it	cs
 8009ede:	4646      	movcs	r6, r8
 8009ee0:	4632      	mov	r2, r6
 8009ee2:	4649      	mov	r1, r9
 8009ee4:	6820      	ldr	r0, [r4, #0]
 8009ee6:	f000 f9c5 	bl	800a274 <memmove>
 8009eea:	68a3      	ldr	r3, [r4, #8]
 8009eec:	1b9b      	subs	r3, r3, r6
 8009eee:	60a3      	str	r3, [r4, #8]
 8009ef0:	6823      	ldr	r3, [r4, #0]
 8009ef2:	441e      	add	r6, r3
 8009ef4:	6026      	str	r6, [r4, #0]
 8009ef6:	2000      	movs	r0, #0
 8009ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009efc:	462a      	mov	r2, r5
 8009efe:	f7ff ff87 	bl	8009e10 <_realloc_r>
 8009f02:	4606      	mov	r6, r0
 8009f04:	2800      	cmp	r0, #0
 8009f06:	d1e1      	bne.n	8009ecc <__ssputs_r+0x70>
 8009f08:	6921      	ldr	r1, [r4, #16]
 8009f0a:	4650      	mov	r0, sl
 8009f0c:	f7ff fed4 	bl	8009cb8 <_free_r>
 8009f10:	e7c7      	b.n	8009ea2 <__ssputs_r+0x46>
	...

08009f14 <_svfiprintf_r>:
 8009f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f18:	b09d      	sub	sp, #116	; 0x74
 8009f1a:	4680      	mov	r8, r0
 8009f1c:	9303      	str	r3, [sp, #12]
 8009f1e:	898b      	ldrh	r3, [r1, #12]
 8009f20:	061c      	lsls	r4, r3, #24
 8009f22:	460d      	mov	r5, r1
 8009f24:	4616      	mov	r6, r2
 8009f26:	d50f      	bpl.n	8009f48 <_svfiprintf_r+0x34>
 8009f28:	690b      	ldr	r3, [r1, #16]
 8009f2a:	b96b      	cbnz	r3, 8009f48 <_svfiprintf_r+0x34>
 8009f2c:	2140      	movs	r1, #64	; 0x40
 8009f2e:	f7ff ff11 	bl	8009d54 <_malloc_r>
 8009f32:	6028      	str	r0, [r5, #0]
 8009f34:	6128      	str	r0, [r5, #16]
 8009f36:	b928      	cbnz	r0, 8009f44 <_svfiprintf_r+0x30>
 8009f38:	230c      	movs	r3, #12
 8009f3a:	f8c8 3000 	str.w	r3, [r8]
 8009f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f42:	e0c5      	b.n	800a0d0 <_svfiprintf_r+0x1bc>
 8009f44:	2340      	movs	r3, #64	; 0x40
 8009f46:	616b      	str	r3, [r5, #20]
 8009f48:	2300      	movs	r3, #0
 8009f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f4c:	2320      	movs	r3, #32
 8009f4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f52:	2330      	movs	r3, #48	; 0x30
 8009f54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f58:	f04f 0b01 	mov.w	fp, #1
 8009f5c:	4637      	mov	r7, r6
 8009f5e:	463c      	mov	r4, r7
 8009f60:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d13c      	bne.n	8009fe2 <_svfiprintf_r+0xce>
 8009f68:	ebb7 0a06 	subs.w	sl, r7, r6
 8009f6c:	d00b      	beq.n	8009f86 <_svfiprintf_r+0x72>
 8009f6e:	4653      	mov	r3, sl
 8009f70:	4632      	mov	r2, r6
 8009f72:	4629      	mov	r1, r5
 8009f74:	4640      	mov	r0, r8
 8009f76:	f7ff ff71 	bl	8009e5c <__ssputs_r>
 8009f7a:	3001      	adds	r0, #1
 8009f7c:	f000 80a3 	beq.w	800a0c6 <_svfiprintf_r+0x1b2>
 8009f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f82:	4453      	add	r3, sl
 8009f84:	9309      	str	r3, [sp, #36]	; 0x24
 8009f86:	783b      	ldrb	r3, [r7, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f000 809c 	beq.w	800a0c6 <_svfiprintf_r+0x1b2>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	f04f 32ff 	mov.w	r2, #4294967295
 8009f94:	9304      	str	r3, [sp, #16]
 8009f96:	9307      	str	r3, [sp, #28]
 8009f98:	9205      	str	r2, [sp, #20]
 8009f9a:	9306      	str	r3, [sp, #24]
 8009f9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009fa0:	931a      	str	r3, [sp, #104]	; 0x68
 8009fa2:	2205      	movs	r2, #5
 8009fa4:	7821      	ldrb	r1, [r4, #0]
 8009fa6:	4850      	ldr	r0, [pc, #320]	; (800a0e8 <_svfiprintf_r+0x1d4>)
 8009fa8:	f7f6 f91a 	bl	80001e0 <memchr>
 8009fac:	1c67      	adds	r7, r4, #1
 8009fae:	9b04      	ldr	r3, [sp, #16]
 8009fb0:	b9d8      	cbnz	r0, 8009fea <_svfiprintf_r+0xd6>
 8009fb2:	06d9      	lsls	r1, r3, #27
 8009fb4:	bf44      	itt	mi
 8009fb6:	2220      	movmi	r2, #32
 8009fb8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009fbc:	071a      	lsls	r2, r3, #28
 8009fbe:	bf44      	itt	mi
 8009fc0:	222b      	movmi	r2, #43	; 0x2b
 8009fc2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009fc6:	7822      	ldrb	r2, [r4, #0]
 8009fc8:	2a2a      	cmp	r2, #42	; 0x2a
 8009fca:	d016      	beq.n	8009ffa <_svfiprintf_r+0xe6>
 8009fcc:	9a07      	ldr	r2, [sp, #28]
 8009fce:	2100      	movs	r1, #0
 8009fd0:	200a      	movs	r0, #10
 8009fd2:	4627      	mov	r7, r4
 8009fd4:	3401      	adds	r4, #1
 8009fd6:	783b      	ldrb	r3, [r7, #0]
 8009fd8:	3b30      	subs	r3, #48	; 0x30
 8009fda:	2b09      	cmp	r3, #9
 8009fdc:	d951      	bls.n	800a082 <_svfiprintf_r+0x16e>
 8009fde:	b1c9      	cbz	r1, 800a014 <_svfiprintf_r+0x100>
 8009fe0:	e011      	b.n	800a006 <_svfiprintf_r+0xf2>
 8009fe2:	2b25      	cmp	r3, #37	; 0x25
 8009fe4:	d0c0      	beq.n	8009f68 <_svfiprintf_r+0x54>
 8009fe6:	4627      	mov	r7, r4
 8009fe8:	e7b9      	b.n	8009f5e <_svfiprintf_r+0x4a>
 8009fea:	4a3f      	ldr	r2, [pc, #252]	; (800a0e8 <_svfiprintf_r+0x1d4>)
 8009fec:	1a80      	subs	r0, r0, r2
 8009fee:	fa0b f000 	lsl.w	r0, fp, r0
 8009ff2:	4318      	orrs	r0, r3
 8009ff4:	9004      	str	r0, [sp, #16]
 8009ff6:	463c      	mov	r4, r7
 8009ff8:	e7d3      	b.n	8009fa2 <_svfiprintf_r+0x8e>
 8009ffa:	9a03      	ldr	r2, [sp, #12]
 8009ffc:	1d11      	adds	r1, r2, #4
 8009ffe:	6812      	ldr	r2, [r2, #0]
 800a000:	9103      	str	r1, [sp, #12]
 800a002:	2a00      	cmp	r2, #0
 800a004:	db01      	blt.n	800a00a <_svfiprintf_r+0xf6>
 800a006:	9207      	str	r2, [sp, #28]
 800a008:	e004      	b.n	800a014 <_svfiprintf_r+0x100>
 800a00a:	4252      	negs	r2, r2
 800a00c:	f043 0302 	orr.w	r3, r3, #2
 800a010:	9207      	str	r2, [sp, #28]
 800a012:	9304      	str	r3, [sp, #16]
 800a014:	783b      	ldrb	r3, [r7, #0]
 800a016:	2b2e      	cmp	r3, #46	; 0x2e
 800a018:	d10e      	bne.n	800a038 <_svfiprintf_r+0x124>
 800a01a:	787b      	ldrb	r3, [r7, #1]
 800a01c:	2b2a      	cmp	r3, #42	; 0x2a
 800a01e:	f107 0101 	add.w	r1, r7, #1
 800a022:	d132      	bne.n	800a08a <_svfiprintf_r+0x176>
 800a024:	9b03      	ldr	r3, [sp, #12]
 800a026:	1d1a      	adds	r2, r3, #4
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	9203      	str	r2, [sp, #12]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	bfb8      	it	lt
 800a030:	f04f 33ff 	movlt.w	r3, #4294967295
 800a034:	3702      	adds	r7, #2
 800a036:	9305      	str	r3, [sp, #20]
 800a038:	4c2c      	ldr	r4, [pc, #176]	; (800a0ec <_svfiprintf_r+0x1d8>)
 800a03a:	7839      	ldrb	r1, [r7, #0]
 800a03c:	2203      	movs	r2, #3
 800a03e:	4620      	mov	r0, r4
 800a040:	f7f6 f8ce 	bl	80001e0 <memchr>
 800a044:	b138      	cbz	r0, 800a056 <_svfiprintf_r+0x142>
 800a046:	2340      	movs	r3, #64	; 0x40
 800a048:	1b00      	subs	r0, r0, r4
 800a04a:	fa03 f000 	lsl.w	r0, r3, r0
 800a04e:	9b04      	ldr	r3, [sp, #16]
 800a050:	4303      	orrs	r3, r0
 800a052:	9304      	str	r3, [sp, #16]
 800a054:	3701      	adds	r7, #1
 800a056:	7839      	ldrb	r1, [r7, #0]
 800a058:	4825      	ldr	r0, [pc, #148]	; (800a0f0 <_svfiprintf_r+0x1dc>)
 800a05a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a05e:	2206      	movs	r2, #6
 800a060:	1c7e      	adds	r6, r7, #1
 800a062:	f7f6 f8bd 	bl	80001e0 <memchr>
 800a066:	2800      	cmp	r0, #0
 800a068:	d035      	beq.n	800a0d6 <_svfiprintf_r+0x1c2>
 800a06a:	4b22      	ldr	r3, [pc, #136]	; (800a0f4 <_svfiprintf_r+0x1e0>)
 800a06c:	b9fb      	cbnz	r3, 800a0ae <_svfiprintf_r+0x19a>
 800a06e:	9b03      	ldr	r3, [sp, #12]
 800a070:	3307      	adds	r3, #7
 800a072:	f023 0307 	bic.w	r3, r3, #7
 800a076:	3308      	adds	r3, #8
 800a078:	9303      	str	r3, [sp, #12]
 800a07a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a07c:	444b      	add	r3, r9
 800a07e:	9309      	str	r3, [sp, #36]	; 0x24
 800a080:	e76c      	b.n	8009f5c <_svfiprintf_r+0x48>
 800a082:	fb00 3202 	mla	r2, r0, r2, r3
 800a086:	2101      	movs	r1, #1
 800a088:	e7a3      	b.n	8009fd2 <_svfiprintf_r+0xbe>
 800a08a:	2300      	movs	r3, #0
 800a08c:	9305      	str	r3, [sp, #20]
 800a08e:	4618      	mov	r0, r3
 800a090:	240a      	movs	r4, #10
 800a092:	460f      	mov	r7, r1
 800a094:	3101      	adds	r1, #1
 800a096:	783a      	ldrb	r2, [r7, #0]
 800a098:	3a30      	subs	r2, #48	; 0x30
 800a09a:	2a09      	cmp	r2, #9
 800a09c:	d903      	bls.n	800a0a6 <_svfiprintf_r+0x192>
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d0ca      	beq.n	800a038 <_svfiprintf_r+0x124>
 800a0a2:	9005      	str	r0, [sp, #20]
 800a0a4:	e7c8      	b.n	800a038 <_svfiprintf_r+0x124>
 800a0a6:	fb04 2000 	mla	r0, r4, r0, r2
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e7f1      	b.n	800a092 <_svfiprintf_r+0x17e>
 800a0ae:	ab03      	add	r3, sp, #12
 800a0b0:	9300      	str	r3, [sp, #0]
 800a0b2:	462a      	mov	r2, r5
 800a0b4:	4b10      	ldr	r3, [pc, #64]	; (800a0f8 <_svfiprintf_r+0x1e4>)
 800a0b6:	a904      	add	r1, sp, #16
 800a0b8:	4640      	mov	r0, r8
 800a0ba:	f7fd fc3f 	bl	800793c <_printf_float>
 800a0be:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a0c2:	4681      	mov	r9, r0
 800a0c4:	d1d9      	bne.n	800a07a <_svfiprintf_r+0x166>
 800a0c6:	89ab      	ldrh	r3, [r5, #12]
 800a0c8:	065b      	lsls	r3, r3, #25
 800a0ca:	f53f af38 	bmi.w	8009f3e <_svfiprintf_r+0x2a>
 800a0ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0d0:	b01d      	add	sp, #116	; 0x74
 800a0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d6:	ab03      	add	r3, sp, #12
 800a0d8:	9300      	str	r3, [sp, #0]
 800a0da:	462a      	mov	r2, r5
 800a0dc:	4b06      	ldr	r3, [pc, #24]	; (800a0f8 <_svfiprintf_r+0x1e4>)
 800a0de:	a904      	add	r1, sp, #16
 800a0e0:	4640      	mov	r0, r8
 800a0e2:	f7fd fee1 	bl	8007ea8 <_printf_i>
 800a0e6:	e7ea      	b.n	800a0be <_svfiprintf_r+0x1aa>
 800a0e8:	0800a89c 	.word	0x0800a89c
 800a0ec:	0800a8a2 	.word	0x0800a8a2
 800a0f0:	0800a8a6 	.word	0x0800a8a6
 800a0f4:	0800793d 	.word	0x0800793d
 800a0f8:	08009e5d 	.word	0x08009e5d

0800a0fc <_sbrk_r>:
 800a0fc:	b538      	push	{r3, r4, r5, lr}
 800a0fe:	4c06      	ldr	r4, [pc, #24]	; (800a118 <_sbrk_r+0x1c>)
 800a100:	2300      	movs	r3, #0
 800a102:	4605      	mov	r5, r0
 800a104:	4608      	mov	r0, r1
 800a106:	6023      	str	r3, [r4, #0]
 800a108:	f000 f922 	bl	800a350 <_sbrk>
 800a10c:	1c43      	adds	r3, r0, #1
 800a10e:	d102      	bne.n	800a116 <_sbrk_r+0x1a>
 800a110:	6823      	ldr	r3, [r4, #0]
 800a112:	b103      	cbz	r3, 800a116 <_sbrk_r+0x1a>
 800a114:	602b      	str	r3, [r5, #0]
 800a116:	bd38      	pop	{r3, r4, r5, pc}
 800a118:	20000eec 	.word	0x20000eec

0800a11c <__sread>:
 800a11c:	b510      	push	{r4, lr}
 800a11e:	460c      	mov	r4, r1
 800a120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a124:	f000 f8cc 	bl	800a2c0 <_read_r>
 800a128:	2800      	cmp	r0, #0
 800a12a:	bfab      	itete	ge
 800a12c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a12e:	89a3      	ldrhlt	r3, [r4, #12]
 800a130:	181b      	addge	r3, r3, r0
 800a132:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a136:	bfac      	ite	ge
 800a138:	6563      	strge	r3, [r4, #84]	; 0x54
 800a13a:	81a3      	strhlt	r3, [r4, #12]
 800a13c:	bd10      	pop	{r4, pc}

0800a13e <__swrite>:
 800a13e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a142:	461f      	mov	r7, r3
 800a144:	898b      	ldrh	r3, [r1, #12]
 800a146:	05db      	lsls	r3, r3, #23
 800a148:	4605      	mov	r5, r0
 800a14a:	460c      	mov	r4, r1
 800a14c:	4616      	mov	r6, r2
 800a14e:	d505      	bpl.n	800a15c <__swrite+0x1e>
 800a150:	2302      	movs	r3, #2
 800a152:	2200      	movs	r2, #0
 800a154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a158:	f000 f868 	bl	800a22c <_lseek_r>
 800a15c:	89a3      	ldrh	r3, [r4, #12]
 800a15e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a162:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a166:	81a3      	strh	r3, [r4, #12]
 800a168:	4632      	mov	r2, r6
 800a16a:	463b      	mov	r3, r7
 800a16c:	4628      	mov	r0, r5
 800a16e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a172:	f000 b817 	b.w	800a1a4 <_write_r>

0800a176 <__sseek>:
 800a176:	b510      	push	{r4, lr}
 800a178:	460c      	mov	r4, r1
 800a17a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a17e:	f000 f855 	bl	800a22c <_lseek_r>
 800a182:	1c43      	adds	r3, r0, #1
 800a184:	89a3      	ldrh	r3, [r4, #12]
 800a186:	bf15      	itete	ne
 800a188:	6560      	strne	r0, [r4, #84]	; 0x54
 800a18a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a18e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a192:	81a3      	strheq	r3, [r4, #12]
 800a194:	bf18      	it	ne
 800a196:	81a3      	strhne	r3, [r4, #12]
 800a198:	bd10      	pop	{r4, pc}

0800a19a <__sclose>:
 800a19a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a19e:	f000 b813 	b.w	800a1c8 <_close_r>
	...

0800a1a4 <_write_r>:
 800a1a4:	b538      	push	{r3, r4, r5, lr}
 800a1a6:	4c07      	ldr	r4, [pc, #28]	; (800a1c4 <_write_r+0x20>)
 800a1a8:	4605      	mov	r5, r0
 800a1aa:	4608      	mov	r0, r1
 800a1ac:	4611      	mov	r1, r2
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	6022      	str	r2, [r4, #0]
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	f000 f8da 	bl	800a36c <_write>
 800a1b8:	1c43      	adds	r3, r0, #1
 800a1ba:	d102      	bne.n	800a1c2 <_write_r+0x1e>
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	b103      	cbz	r3, 800a1c2 <_write_r+0x1e>
 800a1c0:	602b      	str	r3, [r5, #0]
 800a1c2:	bd38      	pop	{r3, r4, r5, pc}
 800a1c4:	20000eec 	.word	0x20000eec

0800a1c8 <_close_r>:
 800a1c8:	b538      	push	{r3, r4, r5, lr}
 800a1ca:	4c06      	ldr	r4, [pc, #24]	; (800a1e4 <_close_r+0x1c>)
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	4605      	mov	r5, r0
 800a1d0:	4608      	mov	r0, r1
 800a1d2:	6023      	str	r3, [r4, #0]
 800a1d4:	f000 f894 	bl	800a300 <_close>
 800a1d8:	1c43      	adds	r3, r0, #1
 800a1da:	d102      	bne.n	800a1e2 <_close_r+0x1a>
 800a1dc:	6823      	ldr	r3, [r4, #0]
 800a1de:	b103      	cbz	r3, 800a1e2 <_close_r+0x1a>
 800a1e0:	602b      	str	r3, [r5, #0]
 800a1e2:	bd38      	pop	{r3, r4, r5, pc}
 800a1e4:	20000eec 	.word	0x20000eec

0800a1e8 <_fstat_r>:
 800a1e8:	b538      	push	{r3, r4, r5, lr}
 800a1ea:	4c07      	ldr	r4, [pc, #28]	; (800a208 <_fstat_r+0x20>)
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	4605      	mov	r5, r0
 800a1f0:	4608      	mov	r0, r1
 800a1f2:	4611      	mov	r1, r2
 800a1f4:	6023      	str	r3, [r4, #0]
 800a1f6:	f000 f88b 	bl	800a310 <_fstat>
 800a1fa:	1c43      	adds	r3, r0, #1
 800a1fc:	d102      	bne.n	800a204 <_fstat_r+0x1c>
 800a1fe:	6823      	ldr	r3, [r4, #0]
 800a200:	b103      	cbz	r3, 800a204 <_fstat_r+0x1c>
 800a202:	602b      	str	r3, [r5, #0]
 800a204:	bd38      	pop	{r3, r4, r5, pc}
 800a206:	bf00      	nop
 800a208:	20000eec 	.word	0x20000eec

0800a20c <_isatty_r>:
 800a20c:	b538      	push	{r3, r4, r5, lr}
 800a20e:	4c06      	ldr	r4, [pc, #24]	; (800a228 <_isatty_r+0x1c>)
 800a210:	2300      	movs	r3, #0
 800a212:	4605      	mov	r5, r0
 800a214:	4608      	mov	r0, r1
 800a216:	6023      	str	r3, [r4, #0]
 800a218:	f000 f882 	bl	800a320 <_isatty>
 800a21c:	1c43      	adds	r3, r0, #1
 800a21e:	d102      	bne.n	800a226 <_isatty_r+0x1a>
 800a220:	6823      	ldr	r3, [r4, #0]
 800a222:	b103      	cbz	r3, 800a226 <_isatty_r+0x1a>
 800a224:	602b      	str	r3, [r5, #0]
 800a226:	bd38      	pop	{r3, r4, r5, pc}
 800a228:	20000eec 	.word	0x20000eec

0800a22c <_lseek_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	4c07      	ldr	r4, [pc, #28]	; (800a24c <_lseek_r+0x20>)
 800a230:	4605      	mov	r5, r0
 800a232:	4608      	mov	r0, r1
 800a234:	4611      	mov	r1, r2
 800a236:	2200      	movs	r2, #0
 800a238:	6022      	str	r2, [r4, #0]
 800a23a:	461a      	mov	r2, r3
 800a23c:	f000 f878 	bl	800a330 <_lseek>
 800a240:	1c43      	adds	r3, r0, #1
 800a242:	d102      	bne.n	800a24a <_lseek_r+0x1e>
 800a244:	6823      	ldr	r3, [r4, #0]
 800a246:	b103      	cbz	r3, 800a24a <_lseek_r+0x1e>
 800a248:	602b      	str	r3, [r5, #0]
 800a24a:	bd38      	pop	{r3, r4, r5, pc}
 800a24c:	20000eec 	.word	0x20000eec

0800a250 <__ascii_mbtowc>:
 800a250:	b082      	sub	sp, #8
 800a252:	b901      	cbnz	r1, 800a256 <__ascii_mbtowc+0x6>
 800a254:	a901      	add	r1, sp, #4
 800a256:	b142      	cbz	r2, 800a26a <__ascii_mbtowc+0x1a>
 800a258:	b14b      	cbz	r3, 800a26e <__ascii_mbtowc+0x1e>
 800a25a:	7813      	ldrb	r3, [r2, #0]
 800a25c:	600b      	str	r3, [r1, #0]
 800a25e:	7812      	ldrb	r2, [r2, #0]
 800a260:	1c10      	adds	r0, r2, #0
 800a262:	bf18      	it	ne
 800a264:	2001      	movne	r0, #1
 800a266:	b002      	add	sp, #8
 800a268:	4770      	bx	lr
 800a26a:	4610      	mov	r0, r2
 800a26c:	e7fb      	b.n	800a266 <__ascii_mbtowc+0x16>
 800a26e:	f06f 0001 	mvn.w	r0, #1
 800a272:	e7f8      	b.n	800a266 <__ascii_mbtowc+0x16>

0800a274 <memmove>:
 800a274:	4288      	cmp	r0, r1
 800a276:	b510      	push	{r4, lr}
 800a278:	eb01 0302 	add.w	r3, r1, r2
 800a27c:	d803      	bhi.n	800a286 <memmove+0x12>
 800a27e:	1e42      	subs	r2, r0, #1
 800a280:	4299      	cmp	r1, r3
 800a282:	d10c      	bne.n	800a29e <memmove+0x2a>
 800a284:	bd10      	pop	{r4, pc}
 800a286:	4298      	cmp	r0, r3
 800a288:	d2f9      	bcs.n	800a27e <memmove+0xa>
 800a28a:	1881      	adds	r1, r0, r2
 800a28c:	1ad2      	subs	r2, r2, r3
 800a28e:	42d3      	cmn	r3, r2
 800a290:	d100      	bne.n	800a294 <memmove+0x20>
 800a292:	bd10      	pop	{r4, pc}
 800a294:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a298:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a29c:	e7f7      	b.n	800a28e <memmove+0x1a>
 800a29e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2a2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a2a6:	e7eb      	b.n	800a280 <memmove+0xc>

0800a2a8 <__malloc_lock>:
 800a2a8:	4770      	bx	lr

0800a2aa <__malloc_unlock>:
 800a2aa:	4770      	bx	lr

0800a2ac <_malloc_usable_size_r>:
 800a2ac:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	f1a0 0004 	sub.w	r0, r0, #4
 800a2b6:	bfbc      	itt	lt
 800a2b8:	580b      	ldrlt	r3, [r1, r0]
 800a2ba:	18c0      	addlt	r0, r0, r3
 800a2bc:	4770      	bx	lr
	...

0800a2c0 <_read_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4c07      	ldr	r4, [pc, #28]	; (800a2e0 <_read_r+0x20>)
 800a2c4:	4605      	mov	r5, r0
 800a2c6:	4608      	mov	r0, r1
 800a2c8:	4611      	mov	r1, r2
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	6022      	str	r2, [r4, #0]
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	f000 f836 	bl	800a340 <_read>
 800a2d4:	1c43      	adds	r3, r0, #1
 800a2d6:	d102      	bne.n	800a2de <_read_r+0x1e>
 800a2d8:	6823      	ldr	r3, [r4, #0]
 800a2da:	b103      	cbz	r3, 800a2de <_read_r+0x1e>
 800a2dc:	602b      	str	r3, [r5, #0]
 800a2de:	bd38      	pop	{r3, r4, r5, pc}
 800a2e0:	20000eec 	.word	0x20000eec

0800a2e4 <__ascii_wctomb>:
 800a2e4:	b149      	cbz	r1, 800a2fa <__ascii_wctomb+0x16>
 800a2e6:	2aff      	cmp	r2, #255	; 0xff
 800a2e8:	bf85      	ittet	hi
 800a2ea:	238a      	movhi	r3, #138	; 0x8a
 800a2ec:	6003      	strhi	r3, [r0, #0]
 800a2ee:	700a      	strbls	r2, [r1, #0]
 800a2f0:	f04f 30ff 	movhi.w	r0, #4294967295
 800a2f4:	bf98      	it	ls
 800a2f6:	2001      	movls	r0, #1
 800a2f8:	4770      	bx	lr
 800a2fa:	4608      	mov	r0, r1
 800a2fc:	4770      	bx	lr
	...

0800a300 <_close>:
 800a300:	4b02      	ldr	r3, [pc, #8]	; (800a30c <_close+0xc>)
 800a302:	2258      	movs	r2, #88	; 0x58
 800a304:	601a      	str	r2, [r3, #0]
 800a306:	f04f 30ff 	mov.w	r0, #4294967295
 800a30a:	4770      	bx	lr
 800a30c:	20000eec 	.word	0x20000eec

0800a310 <_fstat>:
 800a310:	4b02      	ldr	r3, [pc, #8]	; (800a31c <_fstat+0xc>)
 800a312:	2258      	movs	r2, #88	; 0x58
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	f04f 30ff 	mov.w	r0, #4294967295
 800a31a:	4770      	bx	lr
 800a31c:	20000eec 	.word	0x20000eec

0800a320 <_isatty>:
 800a320:	4b02      	ldr	r3, [pc, #8]	; (800a32c <_isatty+0xc>)
 800a322:	2258      	movs	r2, #88	; 0x58
 800a324:	601a      	str	r2, [r3, #0]
 800a326:	2000      	movs	r0, #0
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	20000eec 	.word	0x20000eec

0800a330 <_lseek>:
 800a330:	4b02      	ldr	r3, [pc, #8]	; (800a33c <_lseek+0xc>)
 800a332:	2258      	movs	r2, #88	; 0x58
 800a334:	601a      	str	r2, [r3, #0]
 800a336:	f04f 30ff 	mov.w	r0, #4294967295
 800a33a:	4770      	bx	lr
 800a33c:	20000eec 	.word	0x20000eec

0800a340 <_read>:
 800a340:	4b02      	ldr	r3, [pc, #8]	; (800a34c <_read+0xc>)
 800a342:	2258      	movs	r2, #88	; 0x58
 800a344:	601a      	str	r2, [r3, #0]
 800a346:	f04f 30ff 	mov.w	r0, #4294967295
 800a34a:	4770      	bx	lr
 800a34c:	20000eec 	.word	0x20000eec

0800a350 <_sbrk>:
 800a350:	4b04      	ldr	r3, [pc, #16]	; (800a364 <_sbrk+0x14>)
 800a352:	6819      	ldr	r1, [r3, #0]
 800a354:	4602      	mov	r2, r0
 800a356:	b909      	cbnz	r1, 800a35c <_sbrk+0xc>
 800a358:	4903      	ldr	r1, [pc, #12]	; (800a368 <_sbrk+0x18>)
 800a35a:	6019      	str	r1, [r3, #0]
 800a35c:	6818      	ldr	r0, [r3, #0]
 800a35e:	4402      	add	r2, r0
 800a360:	601a      	str	r2, [r3, #0]
 800a362:	4770      	bx	lr
 800a364:	20000750 	.word	0x20000750
 800a368:	20000ef0 	.word	0x20000ef0

0800a36c <_write>:
 800a36c:	4b02      	ldr	r3, [pc, #8]	; (800a378 <_write+0xc>)
 800a36e:	2258      	movs	r2, #88	; 0x58
 800a370:	601a      	str	r2, [r3, #0]
 800a372:	f04f 30ff 	mov.w	r0, #4294967295
 800a376:	4770      	bx	lr
 800a378:	20000eec 	.word	0x20000eec

0800a37c <_init>:
 800a37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a37e:	bf00      	nop
 800a380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a382:	bc08      	pop	{r3}
 800a384:	469e      	mov	lr, r3
 800a386:	4770      	bx	lr

0800a388 <_fini>:
 800a388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38a:	bf00      	nop
 800a38c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a38e:	bc08      	pop	{r3}
 800a390:	469e      	mov	lr, r3
 800a392:	4770      	bx	lr
