

================================================================
== Vivado HLS Report for 'rsaModExp_interleaveModMult'
================================================================
* Date:           Sun Jan 15 23:34:25 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        ws_rsa64bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     21.97|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24590|  24590|  24590|  24590|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  24588|  24588|        12|          -|          -|  2049|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   7517|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|   36936|   6156|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   4119|
|Register         |        -|      -|   16441|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|   53377|  17792|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|      50|     33|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-------+------+
    |                Instance               |               Module               | BRAM_18K| DSP48E|   FF  |  LUT |
    +---------------------------------------+------------------------------------+---------+-------+-------+------+
    |rsaModExp_add_2052ns_2052ns_2052_4_U1  |rsaModExp_add_2052ns_2052ns_2052_4  |        0|      0|  12312|  2052|
    |rsaModExp_sub_2052ns_2052ns_2052_4_U2  |rsaModExp_sub_2052ns_2052ns_2052_4  |        0|      0|  12312|  2052|
    |rsaModExp_sub_2052ns_2052ns_2052_4_U3  |rsaModExp_sub_2052ns_2052ns_2052_4  |        0|      0|  12312|  2052|
    +---------------------------------------+------------------------------------+---------+-------+-------+------+
    |Total                                  |                                    |        0|      0|  36936|  6156|
    +---------------------------------------+------------------------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+------+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+------+------------+------------+
    |i_fu_99_p2               |     +    |      0|  0|    13|           2|          13|
    |tmp_4_fu_119_p2          |   icmp   |      0|  0|   674|        2052|        2052|
    |tmp_5_fu_129_p2          |   icmp   |      0|  0|   674|        2052|        2052|
    |P_V_4_fu_109_p3          |  select  |      0|  0|  2052|           1|        2052|
    |P_V_5_fu_137_p3          |  select  |      0|  0|  2052|           1|        2052|
    |p_036_1_P_V_2_fu_123_p3  |  select  |      0|  0|  2052|           1|        2052|
    +-------------------------+----------+-------+---+------+------------+------------+
    |Total                    |          |      0|  0|  7517|        4109|       10273|
    +-------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------+------+-----------+------+-----------+
    |       Name      |  LUT | Input Size| Bits | Total Bits|
    +-----------------+------+-----------+------+-----------+
    |ap_NS_fsm        |     6|         14|     1|         14|
    |ap_return        |  2048|          2|  2048|       4096|
    |i_assign_reg_49  |    13|          2|    13|         26|
    |p_Val2_s_reg_38  |  2052|          2|  2052|       4104|
    +-----------------+------+-----------+------+-----------+
    |Total            |  4119|         20|  4114|       8240|
    +-----------------+------+-----------+------+-----------+

    * Register: 
    +-----------------------+------+----+------+-----------+
    |          Name         |  FF  | LUT| Bits | Const Bits|
    +-----------------------+------+----+------+-----------+
    |P_V_4_reg_175          |  2052|   0|  2052|          0|
    |ap_CS_fsm              |    13|   0|    13|          0|
    |ap_return              |  2048|   0|  2048|          0|
    |ap_return_preg         |  2048|   0|  2048|          0|
    |i_assign_reg_49        |    13|   0|    13|          0|
    |i_reg_170              |    13|   0|    13|          0|
    |p_036_1_P_V_2_reg_187  |  2052|   0|  2052|          0|
    |p_Val2_s_reg_38        |  2052|   0|  2052|          0|
    |r_V_reg_159            |  2051|   0|  2052|          1|
    |tmp_13_reg_165         |     1|   0|     1|          0|
    |tmp_4_reg_182          |     1|   0|     1|          0|
    |tmp_5_reg_194          |     1|   0|     1|          0|
    |tmp_reg_143            |  2048|   0|  2052|          4|
    |tmp_s_reg_151          |  2048|   0|  2052|          4|
    +-----------------------+------+----+------+-----------+
    |Total                  | 16441|   0| 16450|          9|
    +-----------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+------+------------+-----------------------------+--------------+
| RTL Ports | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+-----------+-----+------+------------+-----------------------------+--------------+
|ap_clk     |  in |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_rst     |  in |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_start   |  in |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_done    | out |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_idle    | out |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_ready   | out |     1| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|ap_return  | out |  2048| ap_ctrl_hs | rsaModExp_interleaveModMult | return value |
|Y_V        |  in |  2048|   ap_none  |             Y_V             |    scalar    |
|M_V        |  in |  2048|   ap_none  |             M_V             |    scalar    |
+-----------+-----+------+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_10)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: M_V_read [1/1] 1.04ns
:0  %M_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %M_V)

ST_1: Y_V_read [1/1] 1.04ns
:1  %Y_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %Y_V)

ST_1: tmp [1/1] 0.00ns
:2  %tmp = zext i2048 %M_V_read to i2052

ST_1: tmp_s [1/1] 0.00ns
:3  %tmp_s = zext i2048 %Y_V_read to i2052

ST_1: stg_18 [1/1] 1.57ns
:4  br label %1


 <State 2>: 17.01ns
ST_2: p_Val2_s [1/1] 0.00ns
:0  %p_Val2_s = phi i2052 [ 0, %0 ], [ %P_V_5, %_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: i_assign [1/1] 0.00ns
:1  %i_assign = phi i13 [ 2048, %0 ], [ %i, %_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: i_assign_cast [1/1] 0.00ns
:2  %i_assign_cast = sext i13 %i_assign to i32

ST_2: tmp_10 [1/1] 0.00ns
:3  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %i_assign, i32 12)

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2049, i64 2049, i64 2049)

ST_2: stg_24 [1/1] 0.00ns
:5  br i1 %tmp_10, label %2, label %_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: r_V [1/1] 0.00ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %r_V = shl i2052 %p_Val2_s, 1

ST_2: tmp_13 [1/1] 0.00ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i2049.i32(i2049 -32317006071311007300714876688669951960444102669715484032130345427524655138867890893197201411522913463688717960921898019494119559150490921095088152386448283120630877367300996091750197750389652106796057638384067568276792218642619756161838094338476170470581645852036305042887575891541065808607552399123930385521914333389668342420684974786564569494856176035326322058077805659331026192708460314150258592864177116725943603718461857357598351152301645904403697613233287231227125684710820209725157101726931323469678542580656697935045997268352998638215525166389437335543602135433229604645318478604952148193555853611059596230656, i32 %i_assign_cast)

ST_2: P_V_1 [4/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %P_V_1 = add i2052 %r_V, %tmp_s

ST_2: i [1/1] 1.96ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %i = add i13 -1, %i_assign

ST_2: tmp_11 [1/1] 0.00ns
:0  %tmp_11 = trunc i2052 %p_Val2_s to i2048

ST_2: stg_30 [1/1] 0.00ns
:1  ret i2048 %tmp_11


 <State 3>: 17.01ns
ST_3: P_V_1 [3/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %P_V_1 = add i2052 %r_V, %tmp_s


 <State 4>: 17.01ns
ST_4: P_V_1 [2/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %P_V_1 = add i2052 %r_V, %tmp_s


 <State 5>: 18.38ns
ST_5: P_V_1 [1/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %P_V_1 = add i2052 %r_V, %tmp_s

ST_5: P_V_4 [1/1] 1.37ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %P_V_4 = select i1 %tmp_13, i2052 %P_V_1, i2052 %r_V


 <State 6>: 17.01ns
ST_6: P_V_2 [4/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %P_V_2 = sub i2052 %P_V_4, %tmp


 <State 7>: 17.01ns
ST_7: P_V_2 [3/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %P_V_2 = sub i2052 %P_V_4, %tmp


 <State 8>: 21.97ns
ST_8: tmp_4 [1/1] 21.97ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_4 = icmp ult i2052 %P_V_4, %tmp

ST_8: P_V_2 [2/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %P_V_2 = sub i2052 %P_V_4, %tmp


 <State 9>: 18.38ns
ST_9: P_V_2 [1/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %P_V_2 = sub i2052 %P_V_4, %tmp

ST_9: p_036_1_P_V_2 [1/1] 1.37ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %p_036_1_P_V_2 = select i1 %tmp_4, i2052 %P_V_4, i2052 %P_V_2


 <State 10>: 21.97ns
ST_10: tmp_5 [1/1] 21.97ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_5 = icmp ult i2052 %p_036_1_P_V_2, %tmp

ST_10: P_V_3 [4/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %P_V_3 = sub i2052 %p_036_1_P_V_2, %tmp


 <State 11>: 17.01ns
ST_11: P_V_3 [3/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %P_V_3 = sub i2052 %p_036_1_P_V_2, %tmp


 <State 12>: 17.01ns
ST_12: P_V_3 [2/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %P_V_3 = sub i2052 %p_036_1_P_V_2, %tmp


 <State 13>: 18.38ns
ST_13: P_V_3 [1/4] 17.01ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %P_V_3 = sub i2052 %p_036_1_P_V_2, %tmp

ST_13: P_V_5 [1/1] 1.37ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %P_V_5 = select i1 %tmp_5, i2052 %p_036_1_P_V_2, i2052 %P_V_3

ST_13: stg_47 [1/1] 0.00ns
_ZlsILi2052ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ Y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
M_V_read      (read             ) [ 00000000000000]
Y_V_read      (read             ) [ 00000000000000]
tmp           (zext             ) [ 00111111111111]
tmp_s         (zext             ) [ 00111111111111]
stg_18        (br               ) [ 01111111111111]
p_Val2_s      (phi              ) [ 00100000000000]
i_assign      (phi              ) [ 00100000000000]
i_assign_cast (sext             ) [ 00000000000000]
tmp_10        (bitselect        ) [ 00111111111111]
empty         (speclooptripcount) [ 00000000000000]
stg_24        (br               ) [ 00000000000000]
r_V           (shl              ) [ 00011100000000]
tmp_13        (bitselect        ) [ 00011100000000]
i             (add              ) [ 01111111111111]
tmp_11        (trunc            ) [ 00000000000000]
stg_30        (ret              ) [ 00000000000000]
P_V_1         (add              ) [ 00000000000000]
P_V_4         (select           ) [ 00000011110000]
tmp_4         (icmp             ) [ 00000000010000]
P_V_2         (sub              ) [ 00000000000000]
p_036_1_P_V_2 (select           ) [ 00000000001111]
tmp_5         (icmp             ) [ 00000000000111]
P_V_3         (sub              ) [ 00000000000000]
P_V_5         (select           ) [ 01111111111111]
stg_47        (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2048"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2049.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="M_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="2048" slack="0"/>
<pin id="28" dir="0" index="1" bw="2048" slack="0"/>
<pin id="29" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="Y_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="2048" slack="0"/>
<pin id="34" dir="0" index="1" bw="2048" slack="0"/>
<pin id="35" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1005" name="p_Val2_s_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="2052" slack="1"/>
<pin id="40" dir="1" index="1" bw="2052" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_Val2_s_phi_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="1"/>
<pin id="44" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="2052" slack="1"/>
<pin id="46" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="4" bw="2052" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="49" class="1005" name="i_assign_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="13" slack="1"/>
<pin id="51" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="i_assign_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="13" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="13" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2048" slack="0"/>
<pin id="62" dir="1" index="1" bw="2052" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2048" slack="0"/>
<pin id="66" dir="1" index="1" bw="2052" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_assign_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="13" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_assign_cast/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_10_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="13" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="r_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2052" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="2052" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_13_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="2049" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2052" slack="0"/>
<pin id="96" dir="0" index="1" bw="2048" slack="1"/>
<pin id="97" dir="1" index="2" bw="2052" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="P_V_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="13" slack="0"/>
<pin id="102" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_11_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2052" slack="0"/>
<pin id="107" dir="1" index="1" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="P_V_4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="3"/>
<pin id="111" dir="0" index="1" bw="2052" slack="0"/>
<pin id="112" dir="0" index="2" bw="2052" slack="3"/>
<pin id="113" dir="1" index="3" bw="2052" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="P_V_4/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2052" slack="1"/>
<pin id="117" dir="0" index="1" bw="2048" slack="5"/>
<pin id="118" dir="1" index="2" bw="2052" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="P_V_2/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_4_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2052" slack="3"/>
<pin id="121" dir="0" index="1" bw="2052" slack="7"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_036_1_P_V_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="2052" slack="4"/>
<pin id="126" dir="0" index="2" bw="2052" slack="0"/>
<pin id="127" dir="1" index="3" bw="2052" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_036_1_P_V_2/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_5_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2052" slack="1"/>
<pin id="131" dir="0" index="1" bw="2052" slack="9"/>
<pin id="132" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2052" slack="1"/>
<pin id="135" dir="0" index="1" bw="2048" slack="9"/>
<pin id="136" dir="1" index="2" bw="2052" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="P_V_3/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="P_V_5_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="3"/>
<pin id="139" dir="0" index="1" bw="2052" slack="4"/>
<pin id="140" dir="0" index="2" bw="2052" slack="0"/>
<pin id="141" dir="1" index="3" bw="2052" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="P_V_5/13 "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2052" slack="5"/>
<pin id="145" dir="1" index="1" bw="2052" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_s_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2052" slack="1"/>
<pin id="153" dir="1" index="1" bw="2052" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="159" class="1005" name="r_V_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2052" slack="1"/>
<pin id="161" dir="1" index="1" bw="2052" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_13_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="3"/>
<pin id="167" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="175" class="1005" name="P_V_4_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2052" slack="1"/>
<pin id="177" dir="1" index="1" bw="2052" slack="1"/>
</pin_list>
<bind>
<opset="P_V_4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_4_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="p_036_1_P_V_2_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2052" slack="1"/>
<pin id="189" dir="1" index="1" bw="2052" slack="1"/>
</pin_list>
<bind>
<opset="p_036_1_P_V_2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_5_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="3"/>
<pin id="196" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="P_V_5_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2052" slack="1"/>
<pin id="201" dir="1" index="1" bw="2052" slack="1"/>
</pin_list>
<bind>
<opset="P_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="26" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="32" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="53" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="53" pin="4"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="42" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="68" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="80" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="53" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="42" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="94" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="128"><net_src comp="115" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="60" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="154"><net_src comp="64" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="162"><net_src comp="80" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="168"><net_src comp="86" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="173"><net_src comp="99" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="178"><net_src comp="109" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="185"><net_src comp="119" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="190"><net_src comp="123" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="197"><net_src comp="129" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="202"><net_src comp="137" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="42" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rsaModExp_interleaveModMult : Y_V | {1 }
	Port: rsaModExp_interleaveModMult : M_V | {1 }
  - Chain level:
	State 1
	State 2
		i_assign_cast : 1
		tmp_10 : 1
		stg_24 : 2
		r_V : 1
		tmp_13 : 2
		P_V_1 : 1
		i : 1
		tmp_11 : 1
		stg_30 : 2
	State 3
	State 4
	State 5
		P_V_4 : 1
	State 6
	State 7
	State 8
	State 9
		p_036_1_P_V_2 : 1
	State 10
	State 11
	State 12
	State 13
		P_V_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    sub   |      grp_fu_115      |  12312  |   2052  |
|          |      grp_fu_133      |  12312  |   2052  |
|----------|----------------------|---------|---------|
|    add   |       grp_fu_94      |  12312  |   2052  |
|          |        i_fu_99       |    0    |    13   |
|----------|----------------------|---------|---------|
|          |     P_V_4_fu_109     |    0    |   2052  |
|  select  | p_036_1_P_V_2_fu_123 |    0    |   2052  |
|          |     P_V_5_fu_137     |    0    |   2052  |
|----------|----------------------|---------|---------|
|   icmp   |     tmp_4_fu_119     |    0    |   674   |
|          |     tmp_5_fu_129     |    0    |   674   |
|----------|----------------------|---------|---------|
|   read   |  M_V_read_read_fu_26 |    0    |    0    |
|          |  Y_V_read_read_fu_32 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |       tmp_fu_60      |    0    |    0    |
|          |      tmp_s_fu_64     |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |  i_assign_cast_fu_68 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_10_fu_72     |    0    |    0    |
|          |     tmp_13_fu_86     |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |       r_V_fu_80      |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     tmp_11_fu_105    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |  36936  |  13673  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    P_V_4_reg_175    |  2052  |
|    P_V_5_reg_199    |  2052  |
|   i_assign_reg_49   |   13   |
|      i_reg_170      |   13   |
|p_036_1_P_V_2_reg_187|  2052  |
|   p_Val2_s_reg_38   |  2052  |
|     r_V_reg_159     |  2052  |
|    tmp_13_reg_165   |    1   |
|    tmp_4_reg_182    |    1   |
|    tmp_5_reg_194    |    1   |
|     tmp_reg_143     |  2052  |
|    tmp_s_reg_151    |  2052  |
+---------------------+--------+
|        Total        |  14393 |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_94 |  p0  |   2  | 2052 |  4104  ||   2052  |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |  4104  ||  1.571  ||   2052  |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  36936 |  13673 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |  2052  |
|  Register |    -   |  14393 |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  51329 |  15725 |
+-----------+--------+--------+--------+
