<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pulsecontroller_impl1.ncd.
Design name: PulseController
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue Mar 23 22:41:00 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui -msgset C:/Users/scott/Documents/PulseController/promote.xml PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 3.020000 MHz (0 errors)</A></LI>            3015 items scored, 0 timing errors detected.
Report:  106.349MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 3.020000 MHz ;
            3015 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 321.723ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y1_pw_i9  (to clk +)

   Delay:               9.270ns  (26.1% logic, 73.9% route), 6 logic levels.

 Constraint Details:

      9.270ns physical path delay SLICE_173 to SLICE_161 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 321.723ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.566       R7C7A.F1 to       R4C6A.A1 o_select_indicator_c
CTOF_DEL    ---     0.410       R4C6A.A1 to       R4C6A.F1 SLICE_161
ROUTE         1     0.000       R4C6A.F1 to      R4C6A.DI1 y1_pw_12_N_91_9 (to clk)
                  --------
                    9.270   (26.1% logic, 73.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C6A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.723ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y1_pw_i8  (to clk +)

   Delay:               9.270ns  (26.1% logic, 73.9% route), 6 logic levels.

 Constraint Details:

      9.270ns physical path delay SLICE_173 to SLICE_161 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 321.723ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.566       R7C7A.F1 to       R4C6A.A0 o_select_indicator_c
CTOF_DEL    ---     0.410       R4C6A.A0 to       R4C6A.F0 SLICE_161
ROUTE         1     0.000       R4C6A.F0 to      R4C6A.DI0 y1_pw_12_N_91_8 (to clk)
                  --------
                    9.270   (26.1% logic, 73.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C6A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.819ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y0_pw_i5  (to clk +)

   Delay:               9.174ns  (26.4% logic, 73.6% route), 6 logic levels.

 Constraint Details:

      9.174ns physical path delay SLICE_173 to SLICE_152 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 321.819ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.470       R7C7A.F1 to       R9C5B.C1 o_select_indicator_c
CTOF_DEL    ---     0.410       R9C5B.C1 to       R9C5B.F1 SLICE_152
ROUTE         1     0.000       R9C5B.F1 to      R9C5B.DI1 y0_pw_12_N_78_5 (to clk)
                  --------
                    9.174   (26.4% logic, 73.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R9C5B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.928ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y0_pw_i7  (to clk +)

   Delay:               9.065ns  (26.7% logic, 73.3% route), 6 logic levels.

 Constraint Details:

      9.065ns physical path delay SLICE_173 to SLICE_153 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 321.928ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.361       R7C7A.F1 to       R9C5A.D1 o_select_indicator_c
CTOF_DEL    ---     0.410       R9C5A.D1 to       R9C5A.F1 SLICE_153
ROUTE         1     0.000       R9C5A.F1 to      R9C5A.DI1 y0_pw_12_N_78_7 (to clk)
                  --------
                    9.065   (26.7% logic, 73.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R9C5A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.931ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count__i2  (from clk +)
   Destination:    FF         Data in        wb_dat_i_i0_i2  (to clk +)

   Delay:               9.062ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      9.062ns physical path delay SLICE_115 to SLICE_144 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 321.931ns

 Physical Path Details:

      Data path SLICE_115 to SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R3C5C.CLK to       R3C5C.Q0 SLICE_115 (from clk)
ROUTE        28     2.790       R3C5C.Q0 to       R7C7D.B0 count_2
CTOF_DEL    ---     0.410       R7C7D.B0 to       R7C7D.F0 SLICE_185
ROUTE         3     2.132       R7C7D.F0 to       R3C9D.A1 n3033
CTOF_DEL    ---     0.410       R3C9D.A1 to       R3C9D.F1 SLICE_174
ROUTE         1     1.129       R3C9D.F1 to       R4C7B.A0 n1538
CTOOFX_DEL  ---     0.604       R4C7B.A0 to     R4C7B.OFX0 i853/SLICE_165
ROUTE         1     0.809     R4C7B.OFX0 to       R4C5D.B0 n1970
CTOF_DEL    ---     0.410       R4C5D.B0 to       R4C5D.F0 SLICE_144
ROUTE         1     0.000       R4C5D.F0 to      R4C5D.DI0 n1971 (to clk)
                  --------
                    9.062   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R3C5C.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_144:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C5D.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.943ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y0_pw_i4  (to clk +)

   Delay:               9.050ns  (26.7% logic, 73.3% route), 6 logic levels.

 Constraint Details:

      9.050ns physical path delay SLICE_173 to SLICE_152 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 321.943ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.346       R7C7A.F1 to       R9C5B.B0 o_select_indicator_c
CTOF_DEL    ---     0.410       R9C5B.B0 to       R9C5B.F0 SLICE_152
ROUTE         1     0.000       R9C5B.F0 to      R9C5B.DI0 y0_pw_12_N_78_4 (to clk)
                  --------
                    9.050   (26.7% logic, 73.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R9C5B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y1_pw_i7  (to clk +)

   Delay:               8.941ns  (27.0% logic, 73.0% route), 6 logic levels.

 Constraint Details:

      8.941ns physical path delay SLICE_173 to SLICE_160 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 322.052ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.237       R7C7A.F1 to       R4C9A.A1 o_select_indicator_c
CTOF_DEL    ---     0.410       R4C9A.A1 to       R4C9A.F1 SLICE_160
ROUTE         1     0.000       R4C9A.F1 to      R4C9A.DI1 y1_pw_12_N_91_7 (to clk)
                  --------
                    8.941   (27.0% logic, 73.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C9A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y1_pw_i6  (to clk +)

   Delay:               8.941ns  (27.0% logic, 73.0% route), 6 logic levels.

 Constraint Details:

      8.941ns physical path delay SLICE_173 to SLICE_160 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 322.052ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.237       R7C7A.F1 to       R4C9A.A0 o_select_indicator_c
CTOF_DEL    ---     0.410       R4C9A.A0 to       R4C9A.F0 SLICE_160
ROUTE         1     0.000       R4C9A.F0 to      R4C9A.DI0 y1_pw_12_N_91_6 (to clk)
                  --------
                    8.941   (27.0% logic, 73.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C9A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y1_pw_i11  (to clk +)

   Delay:               8.941ns  (27.0% logic, 73.0% route), 6 logic levels.

 Constraint Details:

      8.941ns physical path delay SLICE_173 to SLICE_162 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 322.052ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.237       R7C7A.F1 to       R4C9C.A1 o_select_indicator_c
CTOF_DEL    ---     0.410       R4C9C.A1 to       R4C9C.F1 SLICE_162
ROUTE         1     0.000       R4C9C.F1 to      R4C9C.DI1 y1_pw_12_N_91_11 (to clk)
                  --------
                    8.941   (27.0% logic, 73.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C9C.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a2_pulsein/pw__i1  (from clk +)
   Destination:    FF         Data in        y1_pw_i10  (to clk +)

   Delay:               8.941ns  (27.0% logic, 73.0% route), 6 logic levels.

 Constraint Details:

      8.941ns physical path delay SLICE_173 to SLICE_162 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 322.052ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368      R5C7B.CLK to       R5C7B.Q0 SLICE_173 (from clk)
ROUTE         1     1.117       R5C7B.Q0 to       R4C7A.B0 a2_pw_1
CTOF_DEL    ---     0.410       R4C7A.B0 to       R4C7A.F0 SLICE_169
ROUTE         1     0.525       R4C7A.F0 to       R4C7A.A1 n2798
CTOF_DEL    ---     0.410       R4C7A.A1 to       R4C7A.F1 SLICE_169
ROUTE         1     1.556       R4C7A.F1 to       R8C8C.B1 n14_adj_267
CTOF_DEL    ---     0.410       R8C8C.B1 to       R8C8C.F1 SLICE_156
ROUTE         1     1.088       R8C8C.F1 to       R7C7A.A1 n5_adj_271
CTOF_DEL    ---     0.410       R7C7A.A1 to       R7C7A.F1 SLICE_163
ROUTE        28     2.237       R7C7A.F1 to       R4C9C.A0 o_select_indicator_c
CTOF_DEL    ---     0.410       R4C9C.A0 to       R4C9C.F0 SLICE_162
ROUTE         1     0.000       R4C9C.F0 to      R4C9C.DI0 y1_pw_12_N_91_10 (to clk)
                  --------
                    8.941   (27.0% logic, 73.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R5C7B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     2.823        OSC.OSC to      R4C9C.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

Report:  106.349MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 3.020000 MHz ;      |    3.020 MHz|  106.349 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: i2c1_sclo   Source: efb/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: i2c1_scli   Source: scl.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk   Source: internal_oscillator.OSC   Loads: 151
   Covered under: FREQUENCY NET "clk" 3.020000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3015 paths, 1 nets, and 1306 connections (98.49% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue Mar 23 22:41:00 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui -msgset C:/Users/scott/Documents/PulseController/promote.xml PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 3.020000 MHz (0 errors)</A></LI>            3015 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 3.020000 MHz ;
            3015 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a4_pulsein/signal_sync0_18  (from clk +)
   Destination:    FF         Data in        a4_pulsein/signal_sync1_19  (to clk +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay a4_pulsein/SLICE_223 to a4_pulsein/SLICE_223 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path a4_pulsein/SLICE_223 to a4_pulsein/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R2C14A.CLK to      R2C14A.Q1 a4_pulsein/SLICE_223 (from clk)
ROUTE         1     0.149      R2C14A.Q1 to      R2C14A.M0 a4_pulsein/signal_sync0 (to clk)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a4_pulsein/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R2C14A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a4_pulsein/SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R2C14A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a3_pulsein/signal_sync0_18  (from clk +)
   Destination:    FF         Data in        a3_pulsein/signal_sync1_19  (to clk +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay a3_pulsein/SLICE_215 to a3_pulsein/SLICE_215 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path a3_pulsein/SLICE_215 to a3_pulsein/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R5C16A.CLK to      R5C16A.Q1 a3_pulsein/SLICE_215 (from clk)
ROUTE         1     0.149      R5C16A.Q1 to      R5C16A.M0 a3_pulsein/signal_sync0 (to clk)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a3_pulsein/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R5C16A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a3_pulsein/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R5C16A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i0  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i0  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_116 to SLICE_113 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_116 to SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R7C5C.CLK to       R7C5C.Q0 SLICE_116 (from clk)
ROUTE         2     0.151       R7C5C.Q0 to       R7C5B.M1 i2c_pw0_0 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C5C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C5B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i2  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i2  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_117 to SLICE_231 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_117 to SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R8C6D.CLK to       R8C6D.Q0 SLICE_117 (from clk)
ROUTE         2     0.151       R8C6D.Q0 to       R8C6B.M1 i2c_pw0_2 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R8C6D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R8C6B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i9  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i9  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_120 to SLICE_234 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_120 to SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R7C6A.CLK to       R7C6A.Q1 SLICE_120 (from clk)
ROUTE         2     0.151       R7C6A.Q1 to       R7C6D.M0 i2c_pw0_9 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C6A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C6D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i8  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i8  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_120 to SLICE_234 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_120 to SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R7C6A.CLK to       R7C6A.Q0 SLICE_120 (from clk)
ROUTE         2     0.151       R7C6A.Q0 to       R7C6D.M1 i2c_pw0_8 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C6A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R7C6D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw1_i8  (from clk +)
   Destination:    FF         Data in        b1_pw_i0_i8  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_127 to SLICE_240 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_127 to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R4C6B.CLK to       R4C6B.Q0 SLICE_127 (from clk)
ROUTE         2     0.151       R4C6B.Q0 to       R4C6D.M1 i2c_pw1_8 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R4C6B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R4C6D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a1_pulsein/count_499__i11  (from clk +)
   Destination:    FF         Data in        a1_pulsein/pw_i0_i11  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay a1_pulsein/SLICE_32 to SLICE_174 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path a1_pulsein/SLICE_32 to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R3C9C.CLK to       R3C9C.Q0 a1_pulsein/SLICE_32 (from clk)
ROUTE         2     0.151       R3C9C.Q0 to       R3C9D.M1 a1_pulsein/count_11 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a1_pulsein/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R3C9C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R3C9D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a1_pulsein/count_499__i10  (from clk +)
   Destination:    FF         Data in        a1_pulsein/pw_i0_i10  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay a1_pulsein/SLICE_33 to SLICE_174 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path a1_pulsein/SLICE_33 to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R3C9B.CLK to       R3C9B.Q1 a1_pulsein/SLICE_33 (from clk)
ROUTE         2     0.151       R3C9B.Q1 to       R3C9D.M0 a1_pulsein/count_10 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a1_pulsein/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R3C9B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to      R3C9D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a4_pulsein/signal_20  (from clk +)
   Destination:    FF         Data in        a4_pulsein/high_21  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay a4_pulsein/SLICE_92 to a4_pulsein/SLICE_92 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path a4_pulsein/SLICE_92 to a4_pulsein/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C12C.CLK to      R3C12C.Q0 a4_pulsein/SLICE_92 (from clk)
ROUTE        15     0.151      R3C12C.Q0 to      R3C12C.M1 a4_pulsein/signal (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a4_pulsein/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R3C12C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a4_pulsein/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.190        OSC.OSC to     R3C12C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 3.020000 MHz ;      |     0.000 ns|     0.299 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: i2c1_sclo   Source: efb/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: i2c1_scli   Source: scl.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk   Source: internal_oscillator.OSC   Loads: 151
   Covered under: FREQUENCY NET "clk" 3.020000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3015 paths, 1 nets, and 1306 connections (98.49% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
