Fitter Route Stage Report for syntest_simple_dpram
Wed Apr  3 16:28:21 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Estimated Delay Added for Hold Timing Summary
  6. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                     ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name   ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; sink_o ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; clk_i  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+--------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 1,415 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 5 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 735 / 2,570,048 ( < 1 % )   ;
; Direct links                 ; 93 / 3,375,986 ( < 1 % )    ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 343 / 1,214,760 ( < 1 % )   ;
; R32 interconnects            ; 4 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 7 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 632 / 2,336,152 ( < 1 % )   ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 2 / 704 ( < 1 % )           ;
; Spine clocks                 ; 2 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Wed Apr  3 16:25:57 2019
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off syntest_simple_dpram -c syntest_simple_dpram
Info: qfit2_default_script.tcl version: #1
Info: Project  = syntest_simple_dpram
Info: Revision = syntest_simple_dpram
Info (170193): Fitter routing operations beginning
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during Routing is 0.14 seconds.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_i           ; clk_i                ; 102.4             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                     ;
+------------------------------------------------------+------------------------------------------------------------------------+-------------------+
; Source Register                                      ; Destination Register                                                   ; Delay Added in ns ;
+------------------------------------------------------+------------------------------------------------------------------------+-------------------+
; i_sink|\i:1:counter[1]                               ; i_sink|output_stage1[16]                                               ; 0.429             ;
; i_source|\g_reg_banks:0:outputs[2]                   ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a21~reg0                 ; 0.420             ;
; i_source|\g_reg_banks:0:outputs[6]                   ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a25~reg0                 ; 0.410             ;
; i_source|\g_reg_banks:0:outputs[33]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.378             ;
; i_sink|\i:0:counter[0]                               ; i_sink|output_stage1[18]                                               ; 0.370             ;
; i_source|\g_reg_banks:0:outputs[28]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.360             ;
; i_sink|output_stage1[0]                              ; i_sink|i_atv_dummy_reduce|reduced[0]                                   ; 0.352             ;
; i_source|\g_reg_banks:0:outputs[25]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.350             ;
; i_source|\g_reg_banks:0:outputs[30]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.342             ;
; i_sink|output_stage1[1]                              ; i_sink|i_atv_dummy_reduce|reduced[0]                                   ; 0.340             ;
; i_sink|output_stage1[15]                             ; i_sink|i_atv_dummy_reduce|reduced[3]                                   ; 0.337             ;
; i_source|\g_reg_banks:0:outputs[27]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.330             ;
; i_source|\g_reg_banks:0:outputs[5]                   ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a24~reg0                 ; 0.328             ;
; i_sink|output_stage1[3]                              ; i_sink|i_atv_dummy_reduce|reduced[0]                                   ; 0.315             ;
; i_source|\g_reg_banks:0:outputs[34]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.310             ;
; i_source|\g_reg_banks:0:outputs[9]                   ; i_source|\g_reg_banks:0:regs[10]                                       ; 0.307             ;
; i_source|\g_reg_banks:0:outputs[32]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.304             ;
; i_sink|output_stage1[6]                              ; i_sink|i_atv_dummy_reduce|reduced[1]                                   ; 0.302             ;
; i_mut|ram_data_rtl_0|auto_generated|address_reg_b[0] ; i_mut|ram_out_reg[7]                                                   ; 0.302             ;
; i_source|\g_reg_banks:0:outputs[29]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.298             ;
; i_source|\g_reg_banks:0:outputs[46]                  ; i_source|\g_reg_banks:0:regs[47]                                       ; 0.297             ;
; i_source|\g_reg_banks:0:outputs[38]                  ; i_source|\g_reg_banks:0:regs[39]                                       ; 0.297             ;
; i_source|\g_reg_banks:0:outputs[13]                  ; i_source|\g_reg_banks:0:regs[14]                                       ; 0.295             ;
; i_source|\g_reg_banks:0:outputs[26]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.295             ;
; i_sink|i_atv_dummy_reduce|reduced[1]                 ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; 0.292             ;
; i_source|\g_reg_banks:0:regs[32]                     ; i_source|\g_reg_banks:0:outputs[32]                                    ; 0.292             ;
; i_source|\g_reg_banks:0:regs[52]                     ; i_source|\g_reg_banks:0:outputs[52]                                    ; 0.291             ;
; i_source|\g_reg_banks:0:outputs[41]                  ; i_source|\g_reg_banks:0:regs[42]                                       ; 0.291             ;
; i_sink|output_stage1[2]                              ; i_sink|i_atv_dummy_reduce|reduced[0]                                   ; 0.291             ;
; i_sink|output_stage1[7]                              ; i_sink|i_atv_dummy_reduce|reduced[1]                                   ; 0.287             ;
; i_sink|output_stage1[11]                             ; i_sink|i_atv_dummy_reduce|reduced[2]                                   ; 0.287             ;
; i_source|\g_reg_banks:0:regs[9]                      ; i_source|\g_reg_banks:0:outputs[9]                                     ; 0.285             ;
; i_source|\g_reg_banks:0:outputs[20]                  ; i_source|\g_reg_banks:0:regs[21]                                       ; 0.285             ;
; i_source|\g_reg_banks:0:regs[0]                      ; i_source|\g_reg_banks:0:outputs[0]                                     ; 0.285             ;
; i_source|\g_reg_banks:0:outputs[31]                  ; i_mut|ram_data_rtl_0|auto_generated|ram_block1a1~reg0                  ; 0.285             ;
; i_sink|\i:2:counter[1]                               ; i_sink|output_stage1[18]                                               ; 0.285             ;
; i_source|\g_reg_banks:0:regs[41]                     ; i_source|\g_reg_banks:0:outputs[41]                                    ; 0.284             ;
; i_sink|output_stage1[4]                              ; i_sink|i_atv_dummy_reduce|reduced[0]                                   ; 0.284             ;
; i_source|\g_reg_banks:0:regs[30]                     ; i_source|\g_reg_banks:0:outputs[30]                                    ; 0.282             ;
; i_source|\g_reg_banks:0:regs[42]                     ; i_source|\g_reg_banks:0:outputs[42]                                    ; 0.281             ;
; i_source|\g_reg_banks:0:outputs[39]                  ; i_source|\g_reg_banks:0:regs[40]                                       ; 0.281             ;
; i_sink|i_atv_dummy_reduce|reduced[2]                 ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; 0.278             ;
; i_source|\g_reg_banks:0:regs[35]                     ; i_source|\g_reg_banks:0:outputs[35]                                    ; 0.277             ;
; i_source|\g_reg_banks:0:outputs[8]                   ; i_source|\g_reg_banks:0:regs[9]                                        ; 0.277             ;
; i_sink|output_stage1[10]                             ; i_sink|i_atv_dummy_reduce|reduced[2]                                   ; 0.277             ;
; i_source|\g_reg_banks:0:outputs[40]                  ; i_source|\g_reg_banks:0:regs[41]                                       ; 0.277             ;
; i_sink|output_stage1[14]                             ; i_sink|i_atv_dummy_reduce|reduced[2]                                   ; 0.275             ;
; i_source|\g_reg_banks:0:outputs[14]                  ; i_source|\g_reg_banks:0:regs[15]                                       ; 0.274             ;
; i_source|\g_reg_banks:0:regs[5]                      ; i_source|\g_reg_banks:0:outputs[5]                                     ; 0.274             ;
; i_source|\g_reg_banks:0:regs[4]                      ; i_source|\g_reg_banks:0:outputs[4]                                     ; 0.274             ;
; i_source|\g_reg_banks:0:regs[34]                     ; i_source|\g_reg_banks:0:outputs[34]                                    ; 0.272             ;
; i_source|\g_reg_banks:0:regs[40]                     ; i_source|\g_reg_banks:0:outputs[40]                                    ; 0.272             ;
; i_source|\g_reg_banks:0:outputs[11]                  ; i_source|\g_reg_banks:0:regs[12]                                       ; 0.272             ;
; i_sink|\i:3:counter[1]                               ; i_sink|\i:3:counter[2]                                                 ; 0.272             ;
; i_source|\g_reg_banks:0:outputs[44]                  ; i_source|\g_reg_banks:0:regs[45]                                       ; 0.271             ;
; i_sink|output_stage1[13]                             ; i_sink|i_atv_dummy_reduce|reduced[2]                                   ; 0.271             ;
; i_source|\g_reg_banks:0:outputs[10]                  ; i_source|\g_reg_banks:0:regs[11]                                       ; 0.268             ;
; i_source|\g_reg_banks:0:outputs[36]                  ; i_source|\g_reg_banks:0:regs[0]                                        ; 0.265             ;
; i_source|\g_reg_banks:0:regs[49]                     ; i_source|\g_reg_banks:0:outputs[49]                                    ; 0.265             ;
; i_source|\g_reg_banks:0:regs[44]                     ; i_source|\g_reg_banks:0:outputs[44]                                    ; 0.265             ;
; i_source|\g_reg_banks:0:regs[15]                     ; i_source|\g_reg_banks:0:outputs[15]                                    ; 0.265             ;
; i_source|\g_reg_banks:0:regs[19]                     ; i_source|\g_reg_banks:0:outputs[19]                                    ; 0.265             ;
; i_source|\g_reg_banks:0:regs[10]                     ; i_source|\g_reg_banks:0:outputs[10]                                    ; 0.262             ;
; i_source|\g_reg_banks:0:regs[25]                     ; i_source|\g_reg_banks:0:outputs[25]                                    ; 0.262             ;
; i_source|\g_reg_banks:0:regs[12]                     ; i_source|\g_reg_banks:0:outputs[12]                                    ; 0.262             ;
; i_source|\g_reg_banks:0:regs[45]                     ; i_source|\g_reg_banks:0:outputs[45]                                    ; 0.261             ;
; i_source|\g_reg_banks:0:regs[11]                     ; i_source|\g_reg_banks:0:outputs[11]                                    ; 0.258             ;
; i_source|\g_reg_banks:0:regs[38]                     ; i_source|\g_reg_banks:0:outputs[38]                                    ; 0.258             ;
; i_sink|output_stage1[12]                             ; i_sink|i_atv_dummy_reduce|reduced[2]                                   ; 0.257             ;
; i_source|\g_reg_banks:0:regs[7]                      ; i_source|\g_reg_banks:0:outputs[7]                                     ; 0.254             ;
; i_sink|output_stage1[17]                             ; i_sink|i_atv_dummy_reduce|reduced[3]                                   ; 0.252             ;
; i_source|\g_reg_banks:0:regs[27]                     ; i_source|\g_reg_banks:0:outputs[27]                                    ; 0.251             ;
; i_sink|output_stage1[5]                              ; i_sink|i_atv_dummy_reduce|reduced[1]                                   ; 0.251             ;
; i_source|\g_reg_banks:0:regs[39]                     ; i_source|\g_reg_banks:0:outputs[39]                                    ; 0.248             ;
; i_source|\g_reg_banks:0:outputs[48]                  ; i_source|\g_reg_banks:0:regs[49]                                       ; 0.248             ;
; i_source|\g_reg_banks:0:outputs[4]                   ; i_source|\g_reg_banks:0:regs[5]                                        ; 0.245             ;
; i_sink|output_stage1[16]                             ; i_sink|i_atv_dummy_reduce|reduced[3]                                   ; 0.244             ;
; i_source|\g_reg_banks:0:outputs[37]                  ; i_source|\g_reg_banks:0:regs[0]                                        ; 0.241             ;
; i_source|\g_reg_banks:0:outputs[3]                   ; i_source|\g_reg_banks:0:regs[4]                                        ; 0.241             ;
; i_source|\g_reg_banks:0:regs[13]                     ; i_source|\g_reg_banks:0:outputs[13]                                    ; 0.235             ;
; i_source|\g_reg_banks:0:regs[47]                     ; i_source|\g_reg_banks:0:outputs[47]                                    ; 0.235             ;
; i_source|\g_reg_banks:0:regs[21]                     ; i_source|\g_reg_banks:0:outputs[21]                                    ; 0.234             ;
; i_sink|i_atv_dummy_reduce|reduced[3]                 ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|reduced[0] ; 0.231             ;
; i_source|\g_reg_banks:0:outputs[18]                  ; i_source|\g_reg_banks:0:regs[19]                                       ; 0.231             ;
; i_source|\g_reg_banks:0:outputs[43]                  ; i_source|\g_reg_banks:0:regs[44]                                       ; 0.227             ;
; i_source|\g_reg_banks:0:regs[14]                     ; i_source|\g_reg_banks:0:outputs[14]                                    ; 0.227             ;
; i_source|\g_reg_banks:0:outputs[52]                  ; i_source|\g_reg_banks:0:regs[0]                                        ; 0.225             ;
; i_source|\g_reg_banks:0:outputs[35]                  ; i_source|\g_reg_banks:0:regs[36]                                       ; 0.222             ;
; i_sink|output_stage1[18]                             ; i_sink|i_atv_dummy_reduce|reduced[3]                                   ; 0.221             ;
; i_sink|\i:0:counter[2]                               ; i_sink|output_stage1[0]                                                ; 0.209             ;
; i_sink|\i:0:counter[1]                               ; i_sink|output_stage1[19]                                               ; 0.207             ;
; i_source|\g_reg_banks:0:outputs[22]                  ; i_source|\g_reg_banks:0:regs[23]                                       ; 0.202             ;
; i_sink|\i:3:counter[2]                               ; i_sink|output_stage1[8]                                                ; 0.191             ;
; i_source|\g_reg_banks:0:outputs[16]                  ; i_source|\g_reg_banks:0:regs[17]                                       ; 0.189             ;
; i_source|\g_reg_banks:0:outputs[21]                  ; i_source|\g_reg_banks:0:regs[22]                                       ; 0.181             ;
; i_source|\g_reg_banks:0:outputs[7]                   ; i_source|\g_reg_banks:0:regs[8]                                        ; 0.181             ;
; i_source|\g_reg_banks:0:outputs[50]                  ; i_source|\g_reg_banks:0:regs[51]                                       ; 0.179             ;
; i_sink|\i:2:counter[2]                               ; i_sink|output_stage1[6]                                                ; 0.178             ;
; i_source|\g_reg_banks:0:outputs[19]                  ; i_source|\g_reg_banks:0:regs[20]                                       ; 0.175             ;
; i_sink|output_stage1[8]                              ; i_sink|i_atv_dummy_reduce|reduced[1]                                   ; 0.172             ;
+------------------------------------------------------+------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


