[{"commit":{"message":"Merge branch 'master' into JDK-8351156-x86-c1-fpustack"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRGenerator_x86.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_Instruction.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIR.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIR.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIRAssembler.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIRAssembler.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LinearScan.cpp"}],"sha":"fcdb63452ab1383e8b7d31dab8573858e6938c1d"},{"commit":{"message":"Fixing build failures after reg2stack"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_FrameMap_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_FrameMap_x86.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRGenerator_x86.cpp"}],"sha":"593501fa124cb4a9efdb4627b43e2e8bda82f741"},{"commit":{"message":"Remove remaining FPU uses in LIRAssembler_x86"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.cpp"}],"sha":"0526eddbb0cead1c0917a70ee46cffe4016daca9"},{"commit":{"message":"Touchups"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LinearScan_x86.hpp"}],"sha":"061362d1bde7f9f341767763571fd6bdb82bac8b"},{"commit":{"message":"Initial fix"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_FpuStackSim_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c1_FpuStackSim_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LinearScan_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/c1_FpuStackSim_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/c1_FpuStackSim_arm.hpp"},{"filename":"src\/hotspot\/cpu\/arm\/c1_LIRAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/c1_LinearScan_arm.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c1_FpuStackSim_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c1_LIRAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c1_LinearScan_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_FpuStackSim_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_FpuStackSim_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_arith_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LinearScan_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/s390\/c1_FpuStackSim_s390.hpp"},{"filename":"src\/hotspot\/cpu\/s390\/c1_LIRAssembler_s390.cpp"},{"filename":"src\/hotspot\/cpu\/s390\/c1_LinearScan_s390.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_FpuStackSim_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_FpuStackSim_x86.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LinearScan_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LinearScan_x86.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_MacroAssembler_x86.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_FpuStackSim.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_Instruction.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIR.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIR.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIRAssembler.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIRAssembler.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LinearScan.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LinearScan.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_globals.hpp"}],"sha":"dc7829196bc34ff74f47ddff5ef8355e05e09597"}]