// Seed: 314878539
module module_0 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(id_5),
        .id_6(id_7)
    ),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_15 = -1;
  wire id_16, id_17;
  wire id_18;
endmodule
module module_1 (
    output tri0  id_0,
    output tri0  id_1,
    output uwire id_2,
    output wand  id_3
    , id_6,
    input  wire  id_4
);
  tri   id_7;
  logic id_8;
  tri1  id_9;
  ;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7,
      id_8
  );
  assign id_7 = -1 == id_8;
  wire id_10;
  ;
  assign id_9 = -1'b0;
endmodule
