

================================================================
== Vivado HLS Report for 'scurve_adder'
================================================================
* Date:           Sat Dec  7 12:24:30 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        scurve_adder_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z035ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.77|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   73|  2097196|   73|  2097196|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |   32|       32|         1|          1|          1|           32|    yes   |
        |- Loop 2  |    0|  2097123|         5|          1|          1| 0 ~ 2097120 |    yes   |
        |- Loop 3  |   34|       34|         4|          1|          1|           32|    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     411|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      58|      72|
|Memory           |        4|      -|      26|       7|
|Multiplexer      |        -|      -|       -|     503|
|Register         |        0|      -|     856|     160|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     940|    1153|
+-----------------+---------+-------+--------+--------+
|Available        |     1000|    900|  343800|  171900|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+----+----+
    |            Instance           |            Module           | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------------+-----------------------------+---------+-------+----+----+
    |scurve_adder_CTRL_BUS_s_axi_U  |scurve_adder_CTRL_BUS_s_axi  |        0|      0|  58|  72|
    +-------------------------------+-----------------------------+---------+-------+----+----+
    |Total                          |                             |        0|      0|  58|  72|
    +-------------------------------+-----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dub_pix_ch0_user_V_U  |scurve_adder_dub_dEe  |        0|   4|   1|    32|    2|     1|           64|
    |dub_pix_ch0_id_V_U    |scurve_adder_dub_eOg  |        0|  10|   3|    32|    5|     1|          160|
    |dub_pix_ch0_dest_V_U  |scurve_adder_dub_fYi  |        0|  12|   3|    32|    6|     1|          192|
    |sum_pix1_ch0_U        |scurve_adder_sum_bkb  |        2|   0|   0|    32|   32|     1|         1024|
    |sum_pix2_ch0_U        |scurve_adder_sum_bkb  |        2|   0|   0|    32|   32|     1|         1024|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        4|  26|   7|   160|   77|     5|         2464|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_352_p2                         |     +    |      0|  0|  15|           6|           1|
    |i_4_fu_467_p2                         |     +    |      0|  0|  15|           6|           1|
    |i_5_fu_396_p2                         |     +    |      0|  0|  15|           1|           6|
    |indvar_flatten_next_fu_376_p2         |     +    |      0|  0|  28|          21|           1|
    |tmp_11_fu_455_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_446_p2                       |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp1_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter1      |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_dest_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_dest_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_id_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_id_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream0_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_346_p2                   |   icmp   |      0|  0|  11|           6|           7|
    |exitcond2_fu_382_p2                   |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_flatten_fu_371_p2            |   icmp   |      0|  0|  18|          21|          21|
    |exitcond_fu_461_p2                    |   icmp   |      0|  0|  11|           6|           7|
    |in_stream0_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |in_stream0_V_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |in_stream0_V_id_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |in_stream0_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_479_p2                  |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp2_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15                      |    or    |      0|  0|   2|           1|           1|
    |tmp_data_V_1_fu_497_p2                |    or    |      0|  0|  64|          64|          64|
    |i_1_mid2_fu_388_p3                    |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 411|         256|         224|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  44|          9|    1|          9|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3         |   9|          2|    1|          2|
    |dub_pix_ch0_dest_V_address0     |  15|          3|    5|         15|
    |dub_pix_ch0_id_V_address0       |  15|          3|    5|         15|
    |dub_pix_ch0_user_V_address0     |  15|          3|    5|         15|
    |i_1_reg_314                     |   9|          2|    6|         12|
    |i_2_reg_325                     |   9|          2|    6|         12|
    |i_reg_292                       |   9|          2|    6|         12|
    |in_stream0_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream0_V_data_V_0_data_out  |   9|          2|   16|         32|
    |in_stream0_V_data_V_0_state     |  15|          3|    2|          6|
    |in_stream0_V_dest_V_0_data_out  |   9|          2|    6|         12|
    |in_stream0_V_dest_V_0_state     |  15|          3|    2|          6|
    |in_stream0_V_id_V_0_data_out    |   9|          2|    5|         10|
    |in_stream0_V_id_V_0_state       |  15|          3|    2|          6|
    |in_stream0_V_user_V_0_data_out  |   9|          2|    2|          4|
    |in_stream0_V_user_V_0_state     |  15|          3|    2|          6|
    |indvar_flatten_reg_303          |   9|          2|   21|         42|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out  |   9|          2|   64|        128|
    |out_stream_V_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |out_stream_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_id_V_1_data_out    |   9|          2|    5|         10|
    |out_stream_V_id_V_1_state       |  15|          3|    2|          6|
    |out_stream_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_stream_V_last_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_user_V_1_data_out  |   9|          2|    2|          4|
    |out_stream_V_user_V_1_state     |  15|          3|    2|          6|
    |reg_336                         |   9|          2|   32|         64|
    |reg_341                         |   9|          2|   32|         64|
    |sum_pix1_ch0_address0           |  15|          3|    5|         15|
    |sum_pix1_ch0_address1           |  15|          3|    5|         15|
    |sum_pix2_ch0_address0           |  15|          3|    5|         15|
    |sum_pix2_ch0_address1           |  15|          3|    5|         15|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 503|        105|  274|        612|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |N_ADDS_read_reg_504              |  16|   0|   16|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |exitcond_flatten_reg_522         |   1|   0|    1|          0|
    |exitcond_reg_603                 |   1|   0|    1|          0|
    |i_1_mid2_reg_531                 |   6|   0|    6|          0|
    |i_1_reg_314                      |   6|   0|    6|          0|
    |i_2_reg_325                      |   6|   0|    6|          0|
    |i_reg_292                        |   6|   0|    6|          0|
    |in_stream0_V_data_V_0_payload_A  |  16|   0|   16|          0|
    |in_stream0_V_data_V_0_payload_B  |  16|   0|   16|          0|
    |in_stream0_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream0_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream0_V_data_V_0_state      |   2|   0|    2|          0|
    |in_stream0_V_dest_V_0_payload_A  |   6|   0|    6|          0|
    |in_stream0_V_dest_V_0_payload_B  |   6|   0|    6|          0|
    |in_stream0_V_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream0_V_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream0_V_dest_V_0_state      |   2|   0|    2|          0|
    |in_stream0_V_id_V_0_payload_A    |   5|   0|    5|          0|
    |in_stream0_V_id_V_0_payload_B    |   5|   0|    5|          0|
    |in_stream0_V_id_V_0_sel_rd       |   1|   0|    1|          0|
    |in_stream0_V_id_V_0_sel_wr       |   1|   0|    1|          0|
    |in_stream0_V_id_V_0_state        |   2|   0|    2|          0|
    |in_stream0_V_user_V_0_payload_A  |   2|   0|    2|          0|
    |in_stream0_V_user_V_0_payload_B  |   2|   0|    2|          0|
    |in_stream0_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream0_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream0_V_user_V_0_state      |   2|   0|    2|          0|
    |indvar_flatten_reg_303           |  21|   0|   21|          0|
    |out_stream_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |out_stream_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |out_stream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |out_stream_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |out_stream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_V_dest_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |out_stream_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |out_stream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |out_stream_V_id_V_1_state        |   2|   0|    2|          0|
    |out_stream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_keep_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_stream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_V_last_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_strb_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |out_stream_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |out_stream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_V_user_V_1_state      |   2|   0|    2|          0|
    |phitmp_reg_546                   |   8|   0|    8|          0|
    |phitmp_reg_546_pp1_iter2_reg     |   8|   0|    8|          0|
    |reg_336                          |  32|   0|   32|          0|
    |reg_341                          |  32|   0|   32|          0|
    |sum_pix1_ch0_addr_2_reg_551      |   5|   0|    5|          0|
    |sum_pix2_ch0_addr_2_reg_557      |   5|   0|    5|          0|
    |sum_pix_tot_dest_V_reg_598       |   6|   0|    6|          0|
    |sum_pix_tot_id_V_reg_593         |   5|   0|    5|          0|
    |sum_pix_tot_user_V_reg_588       |   2|   0|    2|          0|
    |tmp_11_reg_568                   |  32|   0|   32|          0|
    |tmp_2_reg_541                    |   8|   0|    8|          0|
    |tmp_2_reg_541_pp1_iter2_reg      |   8|   0|    8|          0|
    |tmp_8_reg_563                    |  32|   0|   32|          0|
    |tmp_last_V_reg_622               |   1|   0|    1|          0|
    |tmp_reg_517                      |  16|   0|   21|          5|
    |exitcond_flatten_reg_522         |  64|  32|    1|          0|
    |exitcond_reg_603                 |  64|  32|    1|          0|
    |sum_pix1_ch0_addr_2_reg_551      |  64|  32|    5|          0|
    |sum_pix2_ch0_addr_2_reg_557      |  64|  32|    5|          0|
    |tmp_last_V_reg_622               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 856| 160|  554|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     scurve_adder    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     scurve_adder    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     scurve_adder    | return value |
|in_stream0_TDATA        |  in |   16|    axis    | in_stream0_V_data_V |    pointer   |
|in_stream0_TVALID       |  in |    1|    axis    | in_stream0_V_dest_V |    pointer   |
|in_stream0_TREADY       | out |    1|    axis    | in_stream0_V_dest_V |    pointer   |
|in_stream0_TDEST        |  in |    6|    axis    | in_stream0_V_dest_V |    pointer   |
|in_stream0_TKEEP        |  in |    2|    axis    | in_stream0_V_keep_V |    pointer   |
|in_stream0_TSTRB        |  in |    2|    axis    | in_stream0_V_strb_V |    pointer   |
|in_stream0_TUSER        |  in |    2|    axis    | in_stream0_V_user_V |    pointer   |
|in_stream0_TLAST        |  in |    1|    axis    | in_stream0_V_last_V |    pointer   |
|in_stream0_TID          |  in |    5|    axis    |  in_stream0_V_id_V  |    pointer   |
|out_stream_TDATA        | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID       | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TREADY       |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TDEST        | out |    6|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TKEEP        | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB        | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
|out_stream_TUSER        | out |    2|    axis    | out_stream_V_user_V |    pointer   |
|out_stream_TLAST        | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TID          | out |    5|    axis    |  out_stream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

