strict digraph "compose( ,  )" {
	node [label="\N"];
	"8:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c02756950>",
		fillcolor=cadetblue,
		label="8:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c02756950>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"8:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5c02a6a0d0>",
		fillcolor=linen,
		label="7:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c027a6390>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c03fbd490>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c027a6ed0>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c027a3650>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c02a6add0>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c0274ed10>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c02743690>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "8:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c027b1290>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5c02756c10>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027a6590>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027a6590>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5c027aa090>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:CS"	[cond="[]",
		lineno=None];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027b1590>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027b1590>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c02a6a210>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c02a6a210>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027a6b10>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027a6b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c0274eed0>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c0274eed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027c6190>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027c6190>]",
		style=filled,
		typ=BlockingSubstitution];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027a3410>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027a3410>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027bd510>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5c027bd510>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CA" -> "8:BS"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"16:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
}
