
ET024006DHU_EXAMPLE2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007e4c  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000a000  8000a000  0000a400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000f9c  8000a200  8000a200  0000a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  8000b19c  8000b19c  0000b59c  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         00000530  00000008  8000b1a0  0000b808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000005b0  00000538  00000538  00000000  2**2
                  ALLOC
  9 .heap         0000e518  00000ae8  00000ae8  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000bd38  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 000010d0  00000000  00000000  0000bd68  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 0000240d  00000000  00000000  0000ce38  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00026391  00000000  00000000  0000f245  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005cce  00000000  00000000  000355d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0001029b  00000000  00000000  0003b2a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002c3c  00000000  00000000  0004b540  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000054e1  00000000  00000000  0004e17c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000cf33  00000000  00000000  0005365d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00bfe3b8  00000000  00000000  00060590  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .debug_ranges 000018b0  00000000  00000000  00c5e948  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c1 f0 	sub	pc,pc,-15888

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e1 f4 	sub	pc,pc,-7692

Disassembly of section .text:

80002008 <et024006_SetLimits>:
80002008:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000200c:	fc 1e c0 00 	movh	lr,0xc000
80002010:	30 28       	mov	r8,2
80002012:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002014:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80002018:	fc 18 c0 20 	movh	r8,0xc020
8000201c:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000201e:	30 37       	mov	r7,3
80002020:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002022:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002024:	30 4c       	mov	r12,4
80002026:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002028:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000202c:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000202e:	30 5c       	mov	r12,5
80002030:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002032:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002034:	30 6a       	mov	r10,6
80002036:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002038:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
8000203c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000203e:	30 7a       	mov	r10,7
80002040:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002042:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002044:	30 8a       	mov	r10,8
80002046:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002048:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
8000204c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000204e:	30 9a       	mov	r10,9
80002050:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002052:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002054:	e3 cd 80 80 	ldm	sp++,r7,pc

80002058 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002058:	fc 19 c0 00 	movh	r9,0xc000
8000205c:	30 28       	mov	r8,2
8000205e:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002060:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
80002064:	fc 18 c0 20 	movh	r8,0xc020
80002068:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000206a:	30 3a       	mov	r10,3
8000206c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000206e:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002070:	30 6a       	mov	r10,6
80002072:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002074:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
80002078:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000207a:	30 7a       	mov	r10,7
8000207c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000207e:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
80002080:	5e fc       	retal	r12
80002082:	d7 03       	nop

80002084 <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
80002084:	eb cd 40 80 	pushm	r7,lr
80002088:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
8000208a:	5c 7b       	castu.h	r11
8000208c:	5c 7c       	castu.h	r12
8000208e:	f0 1f 00 06 	mcall	800020a4 <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002092:	32 29       	mov	r9,34
80002094:	fc 18 c0 00 	movh	r8,0xc000
80002098:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
8000209a:	fc 18 c0 20 	movh	r8,0xc020
8000209e:	b0 07       	st.h	r8[0x0],r7
#endif

}
800020a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800020a4:	80 00       	ld.sh	r0,r0[0x0]
800020a6:	20 58       	sub	r8,5

800020a8 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
800020a8:	d4 31       	pushm	r0-r7,lr
800020aa:	20 dd       	sub	sp,52
800020ac:	18 97       	mov	r7,r12
800020ae:	50 6b       	stdsp	sp[0x18],r11
800020b0:	50 8a       	stdsp	sp[0x20],r10
800020b2:	50 29       	stdsp	sp[0x8],r9
800020b4:	10 94       	mov	r4,r8
800020b6:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
800020b8:	19 89       	ld.ub	r9,r12[0x0]
800020ba:	30 08       	mov	r8,0
800020bc:	f0 09 18 00 	cp.b	r9,r8
800020c0:	e0 80 01 0c 	breq	800022d8 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
800020c4:	16 98       	mov	r8,r11
800020c6:	11 3a       	ld.ub	r10,r8++
800020c8:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
800020ca:	11 89       	ld.ub	r9,r8[0x0]
800020cc:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
800020ce:	11 98       	ld.ub	r8,r8[0x1]
800020d0:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
800020d2:	5b f3       	cp.w	r3,-1
800020d4:	e0 81 00 8d 	brne	800021ee <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
800020d8:	e0 69 00 ef 	mov	r9,239
800020dc:	e0 6a 01 3f 	mov	r10,319
800020e0:	30 0b       	mov	r11,0
800020e2:	16 9c       	mov	r12,r11
800020e4:	f0 1f 00 7e 	mcall	800022dc <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
800020e8:	40 58       	lddsp	r8,sp[0x14]
800020ea:	50 c8       	stdsp	sp[0x30],r8
800020ec:	f0 08 00 18 	add	r8,r8,r8<<0x1
800020f0:	a5 78       	lsl	r8,0x5
800020f2:	40 69       	lddsp	r9,sp[0x18]
800020f4:	10 09       	add	r9,r8
800020f6:	50 b9       	stdsp	sp[0x2c],r9
800020f8:	ee c8 ff ff 	sub	r8,r7,-1
800020fc:	50 98       	stdsp	sp[0x24],r8
800020fe:	40 8a       	lddsp	r10,sp[0x20]
80002100:	5c 8a       	casts.h	r10
80002102:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
80002104:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
80002106:	08 90       	mov	r0,r4
80002108:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
8000210a:	40 99       	lddsp	r9,sp[0x24]
8000210c:	f3 38 ff ff 	ld.ub	r8,r9[-1]
80002110:	30 aa       	mov	r10,10
80002112:	f4 08 18 00 	cp.b	r8,r10
80002116:	c0 b1       	brne	8000212c <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80002118:	40 28       	lddsp	r8,sp[0x8]
8000211a:	40 39       	lddsp	r9,sp[0xc]
8000211c:	12 08       	add	r8,r9
8000211e:	5c 88       	casts.h	r8
80002120:	50 28       	stdsp	sp[0x8],r8
80002122:	40 98       	lddsp	r8,sp[0x24]
80002124:	40 8a       	lddsp	r10,sp[0x20]
80002126:	5c 8a       	casts.h	r10
80002128:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
8000212a:	c5 a8       	rjmp	800021de <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
8000212c:	30 99       	mov	r9,9
8000212e:	f2 08 18 00 	cp.b	r8,r9
80002132:	c0 81       	brne	80002142 <et024006_PrintString+0x9a>
        x += xfont;
80002134:	40 a8       	lddsp	r8,sp[0x28]
80002136:	40 49       	lddsp	r9,sp[0x10]
80002138:	12 08       	add	r8,r9
8000213a:	5c 88       	casts.h	r8
8000213c:	50 a8       	stdsp	sp[0x28],r8
8000213e:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
80002140:	c4 f8       	rjmp	800021de <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
80002142:	f0 ca 00 20 	sub	r10,r8,32
80002146:	35 f9       	mov	r9,95
80002148:	f2 0a 18 00 	cp.b	r10,r9
8000214c:	e0 88 00 04 	brls	80002154 <et024006_PrintString+0xac>
80002150:	40 b5       	lddsp	r5,sp[0x2c]
80002152:	c0 a8       	rjmp	80002166 <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
80002154:	22 08       	sub	r8,32
80002156:	40 ca       	lddsp	r10,sp[0x30]
80002158:	f0 0a 02 45 	mul	r5,r8,r10
8000215c:	40 59       	lddsp	r9,sp[0x14]
8000215e:	12 05       	add	r5,r9
80002160:	40 68       	lddsp	r8,sp[0x18]
80002162:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
80002166:	40 22       	lddsp	r2,sp[0x8]
80002168:	5c 72       	castu.h	r2
8000216a:	40 3a       	lddsp	r10,sp[0xc]
8000216c:	e4 0a 00 0a 	add	r10,r2,r10
80002170:	50 1a       	stdsp	sp[0x4],r10
80002172:	04 3a       	cp.w	r10,r2
80002174:	e0 8a 00 2f 	brle	800021d2 <et024006_PrintString+0x12a>
80002178:	40 21       	lddsp	r1,sp[0x8]
8000217a:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
8000217c:	40 a9       	lddsp	r9,sp[0x28]
8000217e:	5c 79       	castu.h	r9
80002180:	50 09       	stdsp	sp[0x0],r9
80002182:	12 94       	mov	r4,r9
80002184:	40 48       	lddsp	r8,sp[0x10]
80002186:	10 04       	add	r4,r8
80002188:	40 aa       	lddsp	r10,sp[0x28]
8000218a:	5c 8a       	casts.h	r10
8000218c:	50 7a       	stdsp	sp[0x1c],r10
8000218e:	c1 b8       	rjmp	800021c4 <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
80002190:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
80002192:	0b 88       	ld.ub	r8,r5[0x0]
80002194:	ed e8 00 08 	and	r8,r6,r8
80002198:	e6 08 18 00 	cp.b	r8,r3
8000219c:	c0 50       	breq	800021a6 <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
8000219e:	00 9a       	mov	r10,r0
800021a0:	04 9b       	mov	r11,r2
800021a2:	f0 1f 00 50 	mcall	800022e0 <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021a6:	2f f7       	sub	r7,-1
800021a8:	5c 87       	casts.h	r7
800021aa:	0e 9c       	mov	r12,r7
800021ac:	5c 7c       	castu.h	r12
800021ae:	08 3c       	cp.w	r12,r4
800021b0:	cf 05       	brlt	80002190 <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800021b2:	2f f1       	sub	r1,-1
800021b4:	5c 81       	casts.h	r1
800021b6:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
800021ba:	40 19       	lddsp	r9,sp[0x4]
800021bc:	04 39       	cp.w	r9,r2
800021be:	e0 8a 00 0a 	brle	800021d2 <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
800021c2:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021c4:	40 0c       	lddsp	r12,sp[0x0]
800021c6:	08 3c       	cp.w	r12,r4
800021c8:	cf 54       	brge	800021b2 <et024006_PrintString+0x10a>
800021ca:	40 77       	lddsp	r7,sp[0x1c]
800021cc:	e0 66 00 80 	mov	r6,128
800021d0:	ce 1b       	rjmp	80002192 <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
800021d2:	40 a8       	lddsp	r8,sp[0x28]
800021d4:	40 4a       	lddsp	r10,sp[0x10]
800021d6:	14 08       	add	r8,r10
800021d8:	5c 88       	casts.h	r8
800021da:	50 a8       	stdsp	sp[0x28],r8
800021dc:	40 98       	lddsp	r8,sp[0x24]
800021de:	40 99       	lddsp	r9,sp[0x24]
800021e0:	2f f9       	sub	r9,-1
800021e2:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800021e4:	11 88       	ld.ub	r8,r8[0x0]
800021e6:	e6 08 18 00 	cp.b	r8,r3
800021ea:	c9 01       	brne	8000210a <et024006_PrintString+0x62>
800021ec:	c7 68       	rjmp	800022d8 <et024006_PrintString+0x230>
800021ee:	f8 c8 ff ff 	sub	r8,r12,-1
800021f2:	50 08       	stdsp	sp[0x0],r8
800021f4:	40 8c       	lddsp	r12,sp[0x20]
800021f6:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800021f8:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800021fa:	5c 83       	casts.h	r3
800021fc:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
80002200:	40 0a       	lddsp	r10,sp[0x0]
80002202:	f5 31 ff ff 	ld.ub	r1,r10[-1]
80002206:	30 a8       	mov	r8,10
80002208:	f0 01 18 00 	cp.b	r1,r8
8000220c:	c0 b1       	brne	80002222 <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
8000220e:	40 28       	lddsp	r8,sp[0x8]
80002210:	40 39       	lddsp	r9,sp[0xc]
80002212:	12 08       	add	r8,r9
80002214:	5c 88       	casts.h	r8
80002216:	50 28       	stdsp	sp[0x8],r8
80002218:	14 98       	mov	r8,r10
8000221a:	40 8a       	lddsp	r10,sp[0x20]
8000221c:	5c 8a       	casts.h	r10
8000221e:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
80002220:	c5 28       	rjmp	800022c4 <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
80002222:	30 98       	mov	r8,9
80002224:	f0 01 18 00 	cp.b	r1,r8
80002228:	c0 71       	brne	80002236 <et024006_PrintString+0x18e>
        x += xfont;
8000222a:	40 49       	lddsp	r9,sp[0x10]
8000222c:	12 0c       	add	r12,r9
8000222e:	5c 8c       	casts.h	r12
80002230:	50 1c       	stdsp	sp[0x4],r12
80002232:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
80002234:	c4 88       	rjmp	800022c4 <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
80002236:	40 32       	lddsp	r2,sp[0xc]
80002238:	40 47       	lddsp	r7,sp[0x10]
8000223a:	f8 07 00 08 	add	r8,r12,r7
8000223e:	5c 88       	casts.h	r8
80002240:	50 18       	stdsp	sp[0x4],r8
80002242:	04 99       	mov	r9,r2
80002244:	20 19       	sub	r9,1
80002246:	40 28       	lddsp	r8,sp[0x8]
80002248:	10 09       	add	r9,r8
8000224a:	40 1a       	lddsp	r10,sp[0x4]
8000224c:	20 1a       	sub	r10,1
8000224e:	5c 79       	castu.h	r9
80002250:	5c 7a       	castu.h	r10
80002252:	10 9b       	mov	r11,r8
80002254:	5c 7b       	castu.h	r11
80002256:	5c 7c       	castu.h	r12
80002258:	f0 1f 00 21 	mcall	800022dc <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000225c:	32 29       	mov	r9,34
8000225e:	fc 18 c0 00 	movh	r8,0xc000
80002262:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
80002264:	40 3a       	lddsp	r10,sp[0xc]
80002266:	58 0a       	cp.w	r10,0
80002268:	c2 d0       	breq	800022c2 <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
8000226a:	e2 ce 00 20 	sub	lr,r1,32
8000226e:	40 59       	lddsp	r9,sp[0x14]
80002270:	f2 0e 02 4e 	mul	lr,r9,lr
80002274:	12 0e       	add	lr,r9
80002276:	40 68       	lddsp	r8,sp[0x18]
80002278:	f0 0e 00 0e 	add	lr,r8,lr
8000227c:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
8000227e:	e0 60 00 80 	mov	r0,128
80002282:	18 91       	mov	r1,r12
80002284:	c1 98       	rjmp	800022b6 <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
80002286:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80002288:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
8000228c:	ec 0a 18 00 	cp.b	r10,r6
80002290:	e8 0a 17 10 	movne	r10,r4
80002294:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
80002298:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
8000229c:	2f f8       	sub	r8,-1
8000229e:	5c 88       	casts.h	r8
800022a0:	f0 07 19 00 	cp.h	r7,r8
800022a4:	fe 9b ff f1 	brhi	80002286 <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800022a8:	2f fc       	sub	r12,-1
800022aa:	5c 8c       	casts.h	r12
800022ac:	f8 02 19 00 	cp.h	r2,r12
800022b0:	e0 88 00 09 	brls	800022c2 <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
800022b4:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800022b6:	58 07       	cp.w	r7,0
800022b8:	cf 80       	breq	800022a8 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
800022ba:	1d 8b       	ld.ub	r11,lr[0x0]
800022bc:	00 99       	mov	r9,r0
800022be:	02 98       	mov	r8,r1
800022c0:	ce 4b       	rjmp	80002288 <et024006_PrintString+0x1e0>
800022c2:	40 08       	lddsp	r8,sp[0x0]
800022c4:	40 09       	lddsp	r9,sp[0x0]
800022c6:	2f f9       	sub	r9,-1
800022c8:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800022ca:	11 88       	ld.ub	r8,r8[0x0]
800022cc:	ec 08 18 00 	cp.b	r8,r6
800022d0:	c0 40       	breq	800022d8 <et024006_PrintString+0x230>
800022d2:	40 1c       	lddsp	r12,sp[0x4]
800022d4:	5c 8c       	casts.h	r12
800022d6:	c9 5b       	rjmp	80002200 <et024006_PrintString+0x158>
  }
}
800022d8:	2f 3d       	sub	sp,-52
800022da:	d8 32       	popm	r0-r7,pc
800022dc:	80 00       	ld.sh	r0,r0[0x0]
800022de:	20 08       	sub	r8,0
800022e0:	80 00       	ld.sh	r0,r0[0x0]
800022e2:	20 84       	sub	r4,8

800022e4 <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800022e4:	32 29       	mov	r9,34
800022e6:	fc 18 c0 00 	movh	r8,0xc000
800022ea:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
800022ec:	58 7b       	cp.w	r11,7
800022ee:	e0 88 00 13 	brls	80002314 <et024006_DuplicatePixel+0x30>
800022f2:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
800022f4:	fc 18 c0 20 	movh	r8,0xc020
800022f8:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
800022fa:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
800022fc:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
800022fe:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002300:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002302:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002304:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002306:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80002308:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
8000230a:	58 79       	cp.w	r9,7
8000230c:	fe 9b ff f6 	brhi	800022f8 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80002310:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002314:	58 0b       	cp.w	r11,0
80002316:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80002318:	fc 18 c0 20 	movh	r8,0xc020
8000231c:	b0 0c       	st.h	r8[0x0],r12
    --count;
8000231e:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002320:	cf e1       	brne	8000231c <et024006_DuplicatePixel+0x38>
80002322:	5e fc       	retal	r12

80002324 <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
80002324:	eb cd 40 e0 	pushm	r5-r7,lr
80002328:	14 97       	mov	r7,r10
8000232a:	12 96       	mov	r6,r9
8000232c:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
8000232e:	f6 c9 00 01 	sub	r9,r11,1
80002332:	0c 09       	add	r9,r6
80002334:	f8 ca 00 01 	sub	r10,r12,1
80002338:	0e 0a       	add	r10,r7
8000233a:	5c 79       	castu.h	r9
8000233c:	5c 7a       	castu.h	r10
8000233e:	5c 7b       	castu.h	r11
80002340:	5c 7c       	castu.h	r12
80002342:	f0 1f 00 07 	mcall	8000235c <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
80002346:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
8000234a:	5c 77       	castu.h	r7
8000234c:	af 3b       	mul	r11,r7
8000234e:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
80002352:	f0 1f 00 04 	mcall	80002360 <et024006_DrawFilledRect+0x3c>
}
80002356:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000235a:	00 00       	add	r0,r0
8000235c:	80 00       	ld.sh	r0,r0[0x0]
8000235e:	20 08       	sub	r8,0
80002360:	80 00       	ld.sh	r0,r0[0x0]
80002362:	22 e4       	sub	r4,46

80002364 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002364:	fc 19 c0 00 	movh	r9,0xc000
80002368:	34 6a       	mov	r10,70
8000236a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000236c:	fc 18 c0 20 	movh	r8,0xc020
80002370:	e0 6b 00 94 	mov	r11,148
80002374:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002376:	34 7b       	mov	r11,71
80002378:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000237a:	34 1b       	mov	r11,65
8000237c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000237e:	34 8b       	mov	r11,72
80002380:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002382:	30 0b       	mov	r11,0
80002384:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002386:	34 9b       	mov	r11,73
80002388:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000238a:	33 3b       	mov	r11,51
8000238c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000238e:	34 ab       	mov	r11,74
80002390:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002392:	32 5b       	mov	r11,37
80002394:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002396:	34 bb       	mov	r11,75
80002398:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000239a:	34 5b       	mov	r11,69
8000239c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000239e:	34 cb       	mov	r11,76
800023a0:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023a2:	34 4b       	mov	r11,68
800023a4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023a6:	34 db       	mov	r11,77
800023a8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023aa:	37 7b       	mov	r11,119
800023ac:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023ae:	34 eb       	mov	r11,78
800023b0:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023b2:	31 2b       	mov	r11,18
800023b4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023b6:	34 fb       	mov	r11,79
800023b8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ba:	e0 6b 00 cc 	mov	r11,204
800023be:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023c0:	35 0b       	mov	r11,80
800023c2:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023c4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023c6:	35 1a       	mov	r10,81
800023c8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ca:	e0 69 00 82 	mov	r9,130
800023ce:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
800023d0:	5e fc       	retal	r12
800023d2:	d7 03       	nop

800023d4 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
800023d4:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
800023d8:	fe f7 04 80 	ld.w	r7,pc[1152]
800023dc:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
800023de:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
800023e0:	16 9c       	mov	r12,r11
800023e2:	f0 1f 01 1f 	mcall	8000285c <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
800023e6:	35 5c       	mov	r12,85
800023e8:	f0 1f 01 1e 	mcall	80002860 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
800023ec:	30 2b       	mov	r11,2
800023ee:	33 2c       	mov	r12,50
800023f0:	f0 1f 01 1d 	mcall	80002864 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
800023f4:	35 2c       	mov	r12,82
800023f6:	f0 1f 01 1d 	mcall	80002868 <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
800023fa:	35 2c       	mov	r12,82
800023fc:	f0 1f 01 1c 	mcall	8000286c <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002400:	6e 07       	ld.w	r7,r7[0x0]
80002402:	33 28       	mov	r8,50
80002404:	ee 08 06 46 	mulu.d	r6,r7,r8
80002408:	ee 78 42 40 	mov	r8,1000000
8000240c:	30 09       	mov	r9,0
8000240e:	ee 7a 42 3f 	mov	r10,999999
80002412:	30 0b       	mov	r11,0
80002414:	ec 0a 00 0a 	add	r10,r6,r10
80002418:	ee 0b 00 4b 	adc	r11,r7,r11
8000241c:	f0 1f 01 15 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002420:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002424:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002428:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000242c:	14 38       	cp.w	r8,r10
8000242e:	e0 88 00 09 	brls	80002440 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002432:	12 38       	cp.w	r8,r9
80002434:	fe 98 ff fa 	brls	80002428 <et024006_Init+0x54>
80002438:	12 3a       	cp.w	r10,r9
8000243a:	e0 83 00 a2 	brlo	8000257e <et024006_Init+0x1aa>
8000243e:	cf 5b       	rjmp	80002428 <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002440:	12 38       	cp.w	r8,r9
80002442:	e0 8b 00 9e 	brhi	8000257e <et024006_Init+0x1aa>
80002446:	12 3a       	cp.w	r10,r9
80002448:	e0 83 00 9b 	brlo	8000257e <et024006_Init+0x1aa>
8000244c:	ce eb       	rjmp	80002428 <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000244e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002452:	14 38       	cp.w	r8,r10
80002454:	e0 88 00 09 	brls	80002466 <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002458:	12 38       	cp.w	r8,r9
8000245a:	fe 98 ff fa 	brls	8000244e <et024006_Init+0x7a>
8000245e:	12 3a       	cp.w	r10,r9
80002460:	e0 83 00 a9 	brlo	800025b2 <et024006_Init+0x1de>
80002464:	cf 5b       	rjmp	8000244e <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002466:	12 38       	cp.w	r8,r9
80002468:	e0 8b 00 a5 	brhi	800025b2 <et024006_Init+0x1de>
8000246c:	12 3a       	cp.w	r10,r9
8000246e:	e0 83 00 a2 	brlo	800025b2 <et024006_Init+0x1de>
80002472:	ce eb       	rjmp	8000244e <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002474:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002478:	14 38       	cp.w	r8,r10
8000247a:	e0 88 00 09 	brls	8000248c <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000247e:	12 38       	cp.w	r8,r9
80002480:	fe 98 ff fa 	brls	80002474 <et024006_Init+0xa0>
80002484:	12 3a       	cp.w	r10,r9
80002486:	e0 83 01 1e 	brlo	800026c2 <et024006_Init+0x2ee>
8000248a:	cf 5b       	rjmp	80002474 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000248c:	12 38       	cp.w	r8,r9
8000248e:	e0 8b 01 1a 	brhi	800026c2 <et024006_Init+0x2ee>
80002492:	12 3a       	cp.w	r10,r9
80002494:	e0 83 01 17 	brlo	800026c2 <et024006_Init+0x2ee>
80002498:	ce eb       	rjmp	80002474 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000249a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000249e:	14 38       	cp.w	r8,r10
800024a0:	e0 88 00 09 	brls	800024b2 <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800024a4:	12 38       	cp.w	r8,r9
800024a6:	fe 98 ff fa 	brls	8000249a <et024006_Init+0xc6>
800024aa:	12 3a       	cp.w	r10,r9
800024ac:	e0 83 01 29 	brlo	800026fe <et024006_Init+0x32a>
800024b0:	cf 5b       	rjmp	8000249a <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024b2:	12 38       	cp.w	r8,r9
800024b4:	e0 8b 01 25 	brhi	800026fe <et024006_Init+0x32a>
800024b8:	12 3a       	cp.w	r10,r9
800024ba:	e0 83 01 22 	brlo	800026fe <et024006_Init+0x32a>
800024be:	ce eb       	rjmp	8000249a <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800024c0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800024c4:	14 38       	cp.w	r8,r10
800024c6:	e0 88 00 09 	brls	800024d8 <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800024ca:	12 38       	cp.w	r8,r9
800024cc:	fe 98 ff fa 	brls	800024c0 <et024006_Init+0xec>
800024d0:	12 3a       	cp.w	r10,r9
800024d2:	e0 83 01 35 	brlo	8000273c <et024006_Init+0x368>
800024d6:	cf 5b       	rjmp	800024c0 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024d8:	12 38       	cp.w	r8,r9
800024da:	e0 8b 01 31 	brhi	8000273c <et024006_Init+0x368>
800024de:	12 3a       	cp.w	r10,r9
800024e0:	e0 83 01 2e 	brlo	8000273c <et024006_Init+0x368>
800024e4:	ce eb       	rjmp	800024c0 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800024e6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800024ea:	14 38       	cp.w	r8,r10
800024ec:	e0 88 00 09 	brls	800024fe <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800024f0:	12 38       	cp.w	r8,r9
800024f2:	fe 98 ff fa 	brls	800024e6 <et024006_Init+0x112>
800024f6:	12 3a       	cp.w	r10,r9
800024f8:	e0 83 01 40 	brlo	80002778 <et024006_Init+0x3a4>
800024fc:	cf 5b       	rjmp	800024e6 <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024fe:	12 38       	cp.w	r8,r9
80002500:	e0 8b 01 3c 	brhi	80002778 <et024006_Init+0x3a4>
80002504:	12 3a       	cp.w	r10,r9
80002506:	e0 83 01 39 	brlo	80002778 <et024006_Init+0x3a4>
8000250a:	ce eb       	rjmp	800024e6 <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000250c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002510:	14 38       	cp.w	r8,r10
80002512:	e0 88 00 09 	brls	80002524 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002516:	12 38       	cp.w	r8,r9
80002518:	fe 98 ff fa 	brls	8000250c <et024006_Init+0x138>
8000251c:	12 3a       	cp.w	r10,r9
8000251e:	e0 83 01 4b 	brlo	800027b4 <et024006_Init+0x3e0>
80002522:	cf 5b       	rjmp	8000250c <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002524:	12 38       	cp.w	r8,r9
80002526:	e0 8b 01 47 	brhi	800027b4 <et024006_Init+0x3e0>
8000252a:	12 3a       	cp.w	r10,r9
8000252c:	e0 83 01 44 	brlo	800027b4 <et024006_Init+0x3e0>
80002530:	ce eb       	rjmp	8000250c <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002532:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002536:	14 38       	cp.w	r8,r10
80002538:	e0 88 00 09 	brls	8000254a <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000253c:	12 38       	cp.w	r8,r9
8000253e:	fe 98 ff fa 	brls	80002532 <et024006_Init+0x15e>
80002542:	12 3a       	cp.w	r10,r9
80002544:	e0 83 01 56 	brlo	800027f0 <et024006_Init+0x41c>
80002548:	cf 5b       	rjmp	80002532 <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000254a:	12 38       	cp.w	r8,r9
8000254c:	e0 8b 01 52 	brhi	800027f0 <et024006_Init+0x41c>
80002550:	12 3a       	cp.w	r10,r9
80002552:	e0 83 01 4f 	brlo	800027f0 <et024006_Init+0x41c>
80002556:	ce eb       	rjmp	80002532 <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002558:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000255c:	14 38       	cp.w	r8,r10
8000255e:	e0 88 00 09 	brls	80002570 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002562:	12 38       	cp.w	r8,r9
80002564:	fe 98 ff fa 	brls	80002558 <et024006_Init+0x184>
80002568:	12 3a       	cp.w	r10,r9
8000256a:	e0 83 01 64 	brlo	80002832 <et024006_Init+0x45e>
8000256e:	cf 5b       	rjmp	80002558 <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002570:	12 38       	cp.w	r8,r9
80002572:	e0 8b 01 60 	brhi	80002832 <et024006_Init+0x45e>
80002576:	12 3a       	cp.w	r10,r9
80002578:	e0 83 01 5d 	brlo	80002832 <et024006_Init+0x45e>
8000257c:	ce eb       	rjmp	80002558 <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
8000257e:	35 2c       	mov	r12,82
80002580:	f0 1f 00 ba 	mcall	80002868 <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002584:	fe f8 02 d4 	ld.w	r8,pc[724]
80002588:	70 07       	ld.w	r7,r8[0x0]
8000258a:	30 58       	mov	r8,5
8000258c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002590:	e0 68 03 e8 	mov	r8,1000
80002594:	30 09       	mov	r9,0
80002596:	e0 6a 03 e7 	mov	r10,999
8000259a:	30 0b       	mov	r11,0
8000259c:	ec 0a 00 0a 	add	r10,r6,r10
800025a0:	ee 0b 00 4b 	adc	r11,r7,r11
800025a4:	f0 1f 00 b3 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800025a8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025ac:	f0 0a 00 0a 	add	r10,r8,r10
800025b0:	c4 fb       	rjmp	8000244e <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
800025b2:	f0 1f 00 b1 	mcall	80002874 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025b6:	fc 19 c0 00 	movh	r9,0xc000
800025ba:	30 1a       	mov	r10,1
800025bc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025be:	fc 18 c0 20 	movh	r8,0xc020
800025c2:	30 6b       	mov	r11,6
800025c4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025c6:	33 ab       	mov	r11,58
800025c8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025ca:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025cc:	33 bb       	mov	r11,59
800025ce:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025d0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025d2:	33 ca       	mov	r10,60
800025d4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025d6:	e0 6a 00 f0 	mov	r10,240
800025da:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025dc:	33 db       	mov	r11,61
800025de:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025e0:	30 07       	mov	r7,0
800025e2:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025e4:	33 eb       	mov	r11,62
800025e6:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025e8:	33 8b       	mov	r11,56
800025ea:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025ec:	34 0c       	mov	r12,64
800025ee:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025f0:	30 fe       	mov	lr,15
800025f2:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025f4:	34 1e       	mov	lr,65
800025f6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025f8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025fa:	32 7a       	mov	r10,39
800025fc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025fe:	30 2a       	mov	r10,2
80002600:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002602:	32 8e       	mov	lr,40
80002604:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002606:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002608:	32 9e       	mov	lr,41
8000260a:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000260c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000260e:	32 ae       	mov	lr,42
80002610:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002612:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002614:	32 ce       	mov	lr,44
80002616:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002618:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000261a:	32 de       	mov	lr,45
8000261c:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000261e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002620:	31 9a       	mov	r10,25
80002622:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002624:	34 9a       	mov	r10,73
80002626:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002628:	e0 6a 00 93 	mov	r10,147
8000262c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000262e:	30 8a       	mov	r10,8
80002630:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002632:	31 6a       	mov	r10,22
80002634:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002636:	36 8a       	mov	r10,104
80002638:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000263a:	32 3a       	mov	r10,35
8000263c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000263e:	e0 6a 00 95 	mov	r10,149
80002642:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002644:	32 4e       	mov	lr,36
80002646:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002648:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000264a:	32 5a       	mov	r10,37
8000264c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000264e:	e0 6a 00 ff 	mov	r10,255
80002652:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002654:	e0 6a 00 90 	mov	r10,144
80002658:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000265a:	37 fa       	mov	r10,127
8000265c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000265e:	33 5a       	mov	r10,53
80002660:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002662:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002664:	33 6a       	mov	r10,54
80002666:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002668:	37 8a       	mov	r10,120
8000266a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000266c:	31 da       	mov	r10,29
8000266e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002670:	30 7a       	mov	r10,7
80002672:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002674:	31 ea       	mov	r10,30
80002676:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002678:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000267a:	31 fa       	mov	r10,31
8000267c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000267e:	30 4a       	mov	r10,4
80002680:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002682:	32 0a       	mov	r10,32
80002684:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002686:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002688:	34 4a       	mov	r10,68
8000268a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000268c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000268e:	34 5a       	mov	r10,69
80002690:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002692:	31 29       	mov	r9,18
80002694:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002696:	4f 18       	lddpc	r8,80002858 <et024006_Init+0x484>
80002698:	70 07       	ld.w	r7,r8[0x0]
8000269a:	30 a8       	mov	r8,10
8000269c:	ee 08 06 46 	mulu.d	r6,r7,r8
800026a0:	e0 68 03 e8 	mov	r8,1000
800026a4:	30 09       	mov	r9,0
800026a6:	e0 6a 03 e7 	mov	r10,999
800026aa:	30 0b       	mov	r11,0
800026ac:	ec 0a 00 0a 	add	r10,r6,r10
800026b0:	ee 0b 00 4b 	adc	r11,r7,r11
800026b4:	f0 1f 00 6f 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800026b8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800026bc:	f0 0a 00 0a 	add	r10,r8,r10
800026c0:	cd aa       	rjmp	80002474 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800026c2:	31 c9       	mov	r9,28
800026c4:	fc 18 c0 00 	movh	r8,0xc000
800026c8:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800026ca:	30 49       	mov	r9,4
800026cc:	fc 18 c0 20 	movh	r8,0xc020
800026d0:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800026d2:	4e 28       	lddpc	r8,80002858 <et024006_Init+0x484>
800026d4:	70 07       	ld.w	r7,r8[0x0]
800026d6:	31 48       	mov	r8,20
800026d8:	ee 08 06 46 	mulu.d	r6,r7,r8
800026dc:	e0 68 03 e8 	mov	r8,1000
800026e0:	30 09       	mov	r9,0
800026e2:	e0 6a 03 e7 	mov	r10,999
800026e6:	30 0b       	mov	r11,0
800026e8:	ec 0a 00 0a 	add	r10,r6,r10
800026ec:	ee 0b 00 4b 	adc	r11,r7,r11
800026f0:	f0 1f 00 60 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800026f4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800026f8:	f0 0a 00 0a 	add	r10,r8,r10
800026fc:	cc fa       	rjmp	8000249a <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800026fe:	34 39       	mov	r9,67
80002700:	fc 18 c0 00 	movh	r8,0xc000
80002704:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002706:	e0 69 00 80 	mov	r9,128
8000270a:	fc 18 c0 20 	movh	r8,0xc020
8000270e:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002710:	4d 28       	lddpc	r8,80002858 <et024006_Init+0x484>
80002712:	70 07       	ld.w	r7,r8[0x0]
80002714:	30 58       	mov	r8,5
80002716:	ee 08 06 46 	mulu.d	r6,r7,r8
8000271a:	e0 68 03 e8 	mov	r8,1000
8000271e:	30 09       	mov	r9,0
80002720:	e0 6a 03 e7 	mov	r10,999
80002724:	30 0b       	mov	r11,0
80002726:	ec 0a 00 0a 	add	r10,r6,r10
8000272a:	ee 0b 00 4b 	adc	r11,r7,r11
8000272e:	f0 1f 00 51 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002732:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002736:	f0 0a 00 0a 	add	r10,r8,r10
8000273a:	cc 3a       	rjmp	800024c0 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000273c:	31 b9       	mov	r9,27
8000273e:	fc 18 c0 00 	movh	r8,0xc000
80002742:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002744:	30 89       	mov	r9,8
80002746:	fc 18 c0 20 	movh	r8,0xc020
8000274a:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000274c:	4c 38       	lddpc	r8,80002858 <et024006_Init+0x484>
8000274e:	70 07       	ld.w	r7,r8[0x0]
80002750:	32 88       	mov	r8,40
80002752:	ee 08 06 46 	mulu.d	r6,r7,r8
80002756:	e0 68 03 e8 	mov	r8,1000
8000275a:	30 09       	mov	r9,0
8000275c:	e0 6a 03 e7 	mov	r10,999
80002760:	30 0b       	mov	r11,0
80002762:	ec 0a 00 0a 	add	r10,r6,r10
80002766:	ee 0b 00 4b 	adc	r11,r7,r11
8000276a:	f0 1f 00 42 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000276e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002772:	f0 0a 00 0a 	add	r10,r8,r10
80002776:	cb 8a       	rjmp	800024e6 <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002778:	31 b9       	mov	r9,27
8000277a:	fc 18 c0 00 	movh	r8,0xc000
8000277e:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002780:	31 09       	mov	r9,16
80002782:	fc 18 c0 20 	movh	r8,0xc020
80002786:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002788:	4b 48       	lddpc	r8,80002858 <et024006_Init+0x484>
8000278a:	70 07       	ld.w	r7,r8[0x0]
8000278c:	32 88       	mov	r8,40
8000278e:	ee 08 06 46 	mulu.d	r6,r7,r8
80002792:	e0 68 03 e8 	mov	r8,1000
80002796:	30 09       	mov	r9,0
80002798:	e0 6a 03 e7 	mov	r10,999
8000279c:	30 0b       	mov	r11,0
8000279e:	ec 0a 00 0a 	add	r10,r6,r10
800027a2:	ee 0b 00 4b 	adc	r11,r7,r11
800027a6:	f0 1f 00 33 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800027aa:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800027ae:	f0 0a 00 0a 	add	r10,r8,r10
800027b2:	ca da       	rjmp	8000250c <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027b4:	32 69       	mov	r9,38
800027b6:	fc 18 c0 00 	movh	r8,0xc000
800027ba:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027bc:	30 49       	mov	r9,4
800027be:	fc 18 c0 20 	movh	r8,0xc020
800027c2:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800027c4:	4a 58       	lddpc	r8,80002858 <et024006_Init+0x484>
800027c6:	70 07       	ld.w	r7,r8[0x0]
800027c8:	32 88       	mov	r8,40
800027ca:	ee 08 06 46 	mulu.d	r6,r7,r8
800027ce:	e0 68 03 e8 	mov	r8,1000
800027d2:	30 09       	mov	r9,0
800027d4:	e0 6a 03 e7 	mov	r10,999
800027d8:	30 0b       	mov	r11,0
800027da:	ec 0a 00 0a 	add	r10,r6,r10
800027de:	ee 0b 00 4b 	adc	r11,r7,r11
800027e2:	f0 1f 00 24 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800027e6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800027ea:	f0 0a 00 0a 	add	r10,r8,r10
800027ee:	ca 2a       	rjmp	80002532 <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027f0:	fc 19 c0 00 	movh	r9,0xc000
800027f4:	32 6a       	mov	r10,38
800027f6:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027f8:	fc 18 c0 20 	movh	r8,0xc020
800027fc:	32 4b       	mov	r11,36
800027fe:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002800:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002802:	32 c9       	mov	r9,44
80002804:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002806:	49 58       	lddpc	r8,80002858 <et024006_Init+0x484>
80002808:	70 07       	ld.w	r7,r8[0x0]
8000280a:	32 88       	mov	r8,40
8000280c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002810:	e0 68 03 e8 	mov	r8,1000
80002814:	30 09       	mov	r9,0
80002816:	e0 6a 03 e7 	mov	r10,999
8000281a:	30 0b       	mov	r11,0
8000281c:	ec 0a 00 0a 	add	r10,r6,r10
80002820:	ee 0b 00 4b 	adc	r11,r7,r11
80002824:	f0 1f 00 13 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002828:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000282c:	f0 0a 00 0a 	add	r10,r8,r10
80002830:	c9 4a       	rjmp	80002558 <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002832:	fc 19 c0 00 	movh	r9,0xc000
80002836:	32 68       	mov	r8,38
80002838:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000283a:	fc 18 c0 20 	movh	r8,0xc020
8000283e:	33 ca       	mov	r10,60
80002840:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002842:	37 0a       	mov	r10,112
80002844:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
80002846:	90 0b       	ld.sh	r11,r8[0x0]
80002848:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000284a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000284c:	16 99       	mov	r9,r11
8000284e:	a3 b9       	sbr	r9,0x3
80002850:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
80002852:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002856:	00 00       	add	r0,r0
80002858:	00 00       	add	r0,r0
8000285a:	05 38       	ld.ub	r8,r2++
8000285c:	80 00       	ld.sh	r0,r0[0x0]
8000285e:	32 b8       	mov	r8,43
80002860:	80 00       	ld.sh	r0,r0[0x0]
80002862:	34 58       	mov	r8,69
80002864:	80 00       	ld.sh	r0,r0[0x0]
80002866:	33 d4       	mov	r4,61
80002868:	80 00       	ld.sh	r0,r0[0x0]
8000286a:	34 86       	mov	r6,72
8000286c:	80 00       	ld.sh	r0,r0[0x0]
8000286e:	34 a2       	mov	r2,74
80002870:	80 00       	ld.sh	r0,r0[0x0]
80002872:	4b 2a       	lddpc	r10,80002938 <sd_mmc_spi_get_capacity+0xc0>
80002874:	80 00       	ld.sh	r0,r0[0x0]
80002876:	23 64       	sub	r4,54

80002878 <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
80002878:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
8000287a:	4c 18       	lddpc	r8,8000297c <sd_mmc_spi_get_capacity+0x104>
8000287c:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000287e:	4c 18       	lddpc	r8,80002980 <sd_mmc_spi_get_capacity+0x108>
80002880:	11 8a       	ld.ub	r10,r8[0x0]
80002882:	30 38       	mov	r8,3
80002884:	f0 0a 18 00 	cp.b	r10,r8
80002888:	c2 71       	brne	800028d6 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
8000288a:	4b d8       	lddpc	r8,8000297c <sd_mmc_spi_get_capacity+0x104>
8000288c:	f1 3a 00 08 	ld.ub	r10,r8[8]
80002890:	f1 39 00 09 	ld.ub	r9,r8[9]
80002894:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002898:	11 fa       	ld.ub	r10,r8[0x7]
8000289a:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000289e:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
800028a2:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
800028a4:	f4 0b 16 0d 	lsr	r11,r10,0xd
800028a8:	16 99       	mov	r9,r11
800028aa:	f4 08 15 13 	lsl	r8,r10,0x13
800028ae:	4b 6a       	lddpc	r10,80002984 <sd_mmc_spi_get_capacity+0x10c>
800028b0:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
800028b4:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800028b8:	4b 48       	lddpc	r8,80002988 <sd_mmc_spi_get_capacity+0x110>
800028ba:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
800028bc:	f4 ea 00 00 	ld.d	r10,r10[0]
800028c0:	90 09       	ld.sh	r9,r8[0x0]
800028c2:	f4 08 16 09 	lsr	r8,r10,0x9
800028c6:	f1 eb 11 78 	or	r8,r8,r11<<0x17
800028ca:	20 18       	sub	r8,1
800028cc:	b7 79       	lsl	r9,0x17
800028ce:	12 08       	add	r8,r9
800028d0:	4a f9       	lddpc	r9,8000298c <sd_mmc_spi_get_capacity+0x114>
800028d2:	93 08       	st.w	r9[0x0],r8
800028d4:	c4 28       	rjmp	80002958 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
800028d6:	4a a8       	lddpc	r8,8000297c <sd_mmc_spi_get_capacity+0x104>
800028d8:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
800028dc:	f1 39 00 08 	ld.ub	r9,r8[8]
800028e0:	a7 89       	lsr	r9,0x6
800028e2:	11 fe       	ld.ub	lr,r8[0x7]
800028e4:	f2 0e 00 29 	add	r9,r9,lr<<0x2
800028e8:	11 ee       	ld.ub	lr,r8[0x6]
800028ea:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
800028ee:	ab 6e       	lsl	lr,0xa
800028f0:	1c 09       	add	r9,lr
800028f2:	2f f9       	sub	r9,-1
800028f4:	f1 38 00 09 	ld.ub	r8,r8[9]
800028f8:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800028fc:	f8 0e 16 07 	lsr	lr,r12,0x7
80002900:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002904:	2f e8       	sub	r8,-2
80002906:	f2 08 09 49 	lsl	r9,r9,r8
8000290a:	20 19       	sub	r9,1
8000290c:	4a 08       	lddpc	r8,8000298c <sd_mmc_spi_get_capacity+0x114>
8000290e:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
80002910:	70 0e       	ld.w	lr,r8[0x0]
80002912:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
80002916:	2f fe       	sub	lr,-1
80002918:	fc 0b 09 48 	lsl	r8,lr,r11
8000291c:	30 09       	mov	r9,0
8000291e:	49 ae       	lddpc	lr,80002984 <sd_mmc_spi_get_capacity+0x10c>
80002920:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
80002924:	49 98       	lddpc	r8,80002988 <sd_mmc_spi_get_capacity+0x110>
80002926:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
80002928:	30 98       	mov	r8,9
8000292a:	f0 0b 18 00 	cp.b	r11,r8
8000292e:	e0 88 00 08 	brls	8000293e <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
80002932:	49 78       	lddpc	r8,8000298c <sd_mmc_spi_get_capacity+0x114>
80002934:	70 09       	ld.w	r9,r8[0x0]
80002936:	20 9b       	sub	r11,9
80002938:	f2 0b 09 4b 	lsl	r11,r9,r11
8000293c:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
8000293e:	58 0a       	cp.w	r10,0
80002940:	c0 c1       	brne	80002958 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
80002942:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
80002946:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
8000294a:	48 d9       	lddpc	r9,8000297c <sd_mmc_spi_get_capacity+0x104>
8000294c:	f3 39 00 0b 	ld.ub	r9,r9[11]
80002950:	a3 7c       	lsl	r12,0x3
80002952:	f9 e9 12 59 	or	r9,r12,r9>>0x5
80002956:	c0 c8       	rjmp	8000296e <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
80002958:	48 9a       	lddpc	r10,8000297c <sd_mmc_spi_get_capacity+0x104>
8000295a:	f5 39 00 0a 	ld.ub	r9,r10[10]
8000295e:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
80002962:	f5 38 00 0b 	ld.ub	r8,r10[11]
80002966:	a7 98       	lsr	r8,0x7
80002968:	f0 09 00 18 	add	r8,r8,r9<<0x1
8000296c:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
8000296e:	2f f9       	sub	r9,-1
80002970:	2f f8       	sub	r8,-1
80002972:	b1 39       	mul	r9,r8
80002974:	48 78       	lddpc	r8,80002990 <sd_mmc_spi_get_capacity+0x118>
80002976:	b0 09       	st.h	r8[0x0],r9
}
80002978:	d8 02       	popm	pc
8000297a:	00 00       	add	r0,r0
8000297c:	00 00       	add	r0,r0
8000297e:	08 b4       	st.h	r4++,r4
80002980:	00 00       	add	r0,r0
80002982:	08 b2       	st.h	r4++,r2
80002984:	00 00       	add	r0,r0
80002986:	08 a0       	st.w	r4++,r0
80002988:	00 00       	add	r0,r0
8000298a:	08 a8       	st.w	r4++,r8
8000298c:	00 00       	add	r0,r0
8000298e:	08 ac       	st.w	r4++,r12
80002990:	00 00       	add	r0,r0
80002992:	08 aa       	st.w	r4++,r10

80002994 <sd_mmc_spi_write_close>:
//! page programming.
//!
void sd_mmc_spi_write_close (void)
{

}
80002994:	5e fc       	retal	r12
80002996:	d7 03       	nop

80002998 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002998:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
8000299a:	e0 6b 00 ff 	mov	r11,255
8000299e:	fe 7c 24 00 	mov	r12,-56320
800029a2:	f0 1f 00 0e 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
800029a6:	e0 6b 00 ff 	mov	r11,255
800029aa:	fe 7c 24 00 	mov	r12,-56320
800029ae:	f0 1f 00 0b 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
800029b2:	e0 6b 00 ff 	mov	r11,255
800029b6:	fe 7c 24 00 	mov	r12,-56320
800029ba:	f0 1f 00 08 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
800029be:	e0 6b 00 ff 	mov	r11,255
800029c2:	fe 7c 24 00 	mov	r12,-56320
800029c6:	f0 1f 00 05 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029ca:	30 1b       	mov	r11,1
800029cc:	fe 7c 24 00 	mov	r12,-56320
800029d0:	f0 1f 00 03 	mcall	800029dc <sd_mmc_spi_read_close_PDCA+0x44>

}
800029d4:	d8 02       	popm	pc
800029d6:	00 00       	add	r0,r0
800029d8:	80 00       	ld.sh	r0,r0[0x0]
800029da:	3a 22       	mov	r2,-94
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	39 3e       	mov	lr,-109

800029e0 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
800029e0:	d4 01       	pushm	lr
800029e2:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
800029e4:	18 9b       	mov	r11,r12
800029e6:	fe 7c 24 00 	mov	r12,-56320
800029ea:	f0 1f 00 09 	mcall	80002a0c <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
800029ee:	fa cb ff fe 	sub	r11,sp,-2
800029f2:	fe 7c 24 00 	mov	r12,-56320
800029f6:	f0 1f 00 07 	mcall	80002a10 <sd_mmc_spi_send_and_read+0x30>
800029fa:	58 1c       	cp.w	r12,1
800029fc:	c0 41       	brne	80002a04 <sd_mmc_spi_send_and_read+0x24>
800029fe:	e0 6c 00 ff 	mov	r12,255
80002a02:	c0 28       	rjmp	80002a06 <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002a04:	1b bc       	ld.ub	r12,sp[0x3]
}
80002a06:	2f fd       	sub	sp,-4
80002a08:	d8 02       	popm	pc
80002a0a:	00 00       	add	r0,r0
80002a0c:	80 00       	ld.sh	r0,r0[0x0]
80002a0e:	3a 22       	mov	r2,-94
80002a10:	80 00       	ld.sh	r0,r0[0x0]
80002a12:	3a 3e       	mov	lr,-93

80002a14 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002a14:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002a16:	30 1b       	mov	r11,1
80002a18:	fe 7c 24 00 	mov	r12,-56320
80002a1c:	f0 1f 00 10 	mcall	80002a5c <sd_mmc_spi_wait_not_busy+0x48>
80002a20:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002a22:	e0 65 00 ff 	mov	r5,255
80002a26:	48 f4       	lddpc	r4,80002a60 <sd_mmc_spi_wait_not_busy+0x4c>
80002a28:	3f f6       	mov	r6,-1
80002a2a:	c0 b8       	rjmp	80002a40 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
80002a2c:	2f f7       	sub	r7,-1
    if (retry == 200000)
80002a2e:	e2 57 0d 40 	cp.w	r7,200000
80002a32:	c0 71       	brne	80002a40 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002a34:	30 1b       	mov	r11,1
80002a36:	fe 7c 24 00 	mov	r12,-56320
80002a3a:	f0 1f 00 0b 	mcall	80002a64 <sd_mmc_spi_wait_not_busy+0x50>
80002a3e:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002a40:	0a 9c       	mov	r12,r5
80002a42:	f0 1f 00 0a 	mcall	80002a68 <sd_mmc_spi_wait_not_busy+0x54>
80002a46:	a8 8c       	st.b	r4[0x0],r12
80002a48:	ec 0c 18 00 	cp.b	r12,r6
80002a4c:	cf 01       	brne	80002a2c <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002a4e:	30 1b       	mov	r11,1
80002a50:	fe 7c 24 00 	mov	r12,-56320
80002a54:	f0 1f 00 04 	mcall	80002a64 <sd_mmc_spi_wait_not_busy+0x50>
80002a58:	da 2a       	popm	r4-r7,pc,r12=1
80002a5a:	00 00       	add	r0,r0
80002a5c:	80 00       	ld.sh	r0,r0[0x0]
80002a5e:	38 f2       	mov	r2,-113
80002a60:	00 00       	add	r0,r0
80002a62:	08 c4       	st.b	r4++,r4
80002a64:	80 00       	ld.sh	r0,r0[0x0]
80002a66:	39 3e       	mov	lr,-109
80002a68:	80 00       	ld.sh	r0,r0[0x0]
80002a6a:	29 e0       	sub	r0,-98

80002a6c <sd_mmc_spi_write_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_write_open (uint32_t pos)
{
80002a6c:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9; // gl_ptr_mem = pos * 512
80002a6e:	a9 7c       	lsl	r12,0x9
80002a70:	48 38       	lddpc	r8,80002a7c <sd_mmc_spi_write_open+0x10>
80002a72:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
80002a74:	f0 1f 00 03 	mcall	80002a80 <sd_mmc_spi_write_open+0x14>
}
80002a78:	d8 02       	popm	pc
80002a7a:	00 00       	add	r0,r0
80002a7c:	00 00       	add	r0,r0
80002a7e:	05 40       	ld.w	r0,--r2
80002a80:	80 00       	ld.sh	r0,r0[0x0]
80002a82:	2a 14       	sub	r4,-95

80002a84 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
80002a84:	eb cd 40 f8 	pushm	r3-r7,lr
80002a88:	18 96       	mov	r6,r12
80002a8a:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
80002a8c:	e0 6b 00 ff 	mov	r11,255
80002a90:	fe 7c 24 00 	mov	r12,-56320
80002a94:	f0 1f 00 2b 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002a98:	0c 9b       	mov	r11,r6
80002a9a:	a7 ab       	sbr	r11,0x6
80002a9c:	5c 5b       	castu.b	r11
80002a9e:	fe 7c 24 00 	mov	r12,-56320
80002aa2:	f0 1f 00 28 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002aa6:	ee 0b 16 18 	lsr	r11,r7,0x18
80002aaa:	fe 7c 24 00 	mov	r12,-56320
80002aae:	f0 1f 00 25 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002ab2:	ee 0b 16 10 	lsr	r11,r7,0x10
80002ab6:	fe 7c 24 00 	mov	r12,-56320
80002aba:	f0 1f 00 22 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002abe:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002ac2:	fe 7c 24 00 	mov	r12,-56320
80002ac6:	f0 1f 00 1f 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002aca:	0e 9b       	mov	r11,r7
80002acc:	5c 7b       	castu.h	r11
80002ace:	fe 7c 24 00 	mov	r12,-56320
80002ad2:	f0 1f 00 1c 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  switch(command)
80002ad6:	30 08       	mov	r8,0
80002ad8:	f0 06 18 00 	cp.b	r6,r8
80002adc:	c0 60       	breq	80002ae8 <sd_mmc_spi_command+0x64>
80002ade:	30 88       	mov	r8,8
80002ae0:	f0 06 18 00 	cp.b	r6,r8
80002ae4:	c1 01       	brne	80002b04 <sd_mmc_spi_command+0x80>
80002ae6:	c0 88       	rjmp	80002af6 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002ae8:	e0 6b 00 95 	mov	r11,149
80002aec:	fe 7c 24 00 	mov	r12,-56320
80002af0:	f0 1f 00 14 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
         break;
80002af4:	c0 e8       	rjmp	80002b10 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002af6:	e0 6b 00 87 	mov	r11,135
80002afa:	fe 7c 24 00 	mov	r12,-56320
80002afe:	f0 1f 00 11 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
         break;
80002b02:	c0 78       	rjmp	80002b10 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002b04:	e0 6b 00 ff 	mov	r11,255
80002b08:	fe 7c 24 00 	mov	r12,-56320
80002b0c:	f0 1f 00 0d 	mcall	80002b40 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002b10:	3f f9       	mov	r9,-1
80002b12:	48 d8       	lddpc	r8,80002b44 <sd_mmc_spi_command+0xc0>
80002b14:	b0 89       	st.b	r8[0x0],r9
80002b16:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002b18:	e0 64 00 ff 	mov	r4,255
80002b1c:	10 93       	mov	r3,r8
80002b1e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002b20:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002b22:	c0 68       	rjmp	80002b2e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002b24:	2f f7       	sub	r7,-1
80002b26:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002b28:	ea 07 18 00 	cp.b	r7,r5
80002b2c:	c0 80       	breq	80002b3c <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002b2e:	08 9c       	mov	r12,r4
80002b30:	f0 1f 00 06 	mcall	80002b48 <sd_mmc_spi_command+0xc4>
80002b34:	a6 8c       	st.b	r3[0x0],r12
80002b36:	ec 0c 18 00 	cp.b	r12,r6
80002b3a:	cf 50       	breq	80002b24 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
80002b3c:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	3a 22       	mov	r2,-94
80002b44:	00 00       	add	r0,r0
80002b46:	08 c4       	st.b	r4++,r4
80002b48:	80 00       	ld.sh	r0,r0[0x0]
80002b4a:	29 e0       	sub	r0,-98

80002b4c <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
80002b4c:	eb cd 40 c0 	pushm	r6-r7,lr
80002b50:	18 97       	mov	r7,r12
80002b52:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002b54:	30 1b       	mov	r11,1
80002b56:	fe 7c 24 00 	mov	r12,-56320
80002b5a:	f0 1f 00 09 	mcall	80002b7c <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
80002b5e:	0c 9b       	mov	r11,r6
80002b60:	0e 9c       	mov	r12,r7
80002b62:	f0 1f 00 08 	mcall	80002b80 <sd_mmc_spi_send_command+0x34>
80002b66:	48 87       	lddpc	r7,80002b84 <sd_mmc_spi_send_command+0x38>
80002b68:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002b6a:	30 1b       	mov	r11,1
80002b6c:	fe 7c 24 00 	mov	r12,-56320
80002b70:	f0 1f 00 06 	mcall	80002b88 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
80002b74:	0f 8c       	ld.ub	r12,r7[0x0]
80002b76:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002b7a:	00 00       	add	r0,r0
80002b7c:	80 00       	ld.sh	r0,r0[0x0]
80002b7e:	38 f2       	mov	r2,-113
80002b80:	80 00       	ld.sh	r0,r0[0x0]
80002b82:	2a 84       	sub	r4,-88
80002b84:	00 00       	add	r0,r0
80002b86:	08 c4       	st.b	r4++,r4
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	39 3e       	mov	lr,-109

80002b8c <sd_mmc_spi_write_sector_from_ram>:
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
{
80002b8c:	eb cd 40 e0 	pushm	r5-r7,lr
80002b90:	18 97       	mov	r7,r12
  const uint8_t *_ram = ram;
  uint16_t i;

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002b92:	f0 1f 00 49 	mcall	80002cb4 <sd_mmc_spi_write_sector_from_ram+0x128>
80002b96:	e0 80 00 8c 	breq	80002cae <sd_mmc_spi_write_sector_from_ram+0x122>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002b9a:	30 1b       	mov	r11,1
80002b9c:	fe 7c 24 00 	mov	r12,-56320
80002ba0:	f0 1f 00 46 	mcall	80002cb8 <sd_mmc_spi_write_sector_from_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002ba4:	4c 68       	lddpc	r8,80002cbc <sd_mmc_spi_write_sector_from_ram+0x130>
80002ba6:	11 89       	ld.ub	r9,r8[0x0]
80002ba8:	30 38       	mov	r8,3
80002baa:	f0 09 18 00 	cp.b	r9,r8
80002bae:	c0 a1       	brne	80002bc2 <sd_mmc_spi_write_sector_from_ram+0x36>
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem>>9);
80002bb0:	4c 48       	lddpc	r8,80002cc0 <sd_mmc_spi_write_sector_from_ram+0x134>
80002bb2:	70 0b       	ld.w	r11,r8[0x0]
80002bb4:	a9 9b       	lsr	r11,0x9
80002bb6:	31 8c       	mov	r12,24
80002bb8:	f0 1f 00 43 	mcall	80002cc4 <sd_mmc_spi_write_sector_from_ram+0x138>
80002bbc:	4c 38       	lddpc	r8,80002cc8 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002bbe:	b0 8c       	st.b	r8[0x0],r12
80002bc0:	c0 88       	rjmp	80002bd0 <sd_mmc_spi_write_sector_from_ram+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem);
80002bc2:	4c 08       	lddpc	r8,80002cc0 <sd_mmc_spi_write_sector_from_ram+0x134>
80002bc4:	70 0b       	ld.w	r11,r8[0x0]
80002bc6:	31 8c       	mov	r12,24
80002bc8:	f0 1f 00 3f 	mcall	80002cc4 <sd_mmc_spi_write_sector_from_ram+0x138>
80002bcc:	4b f8       	lddpc	r8,80002cc8 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002bce:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if(r1 != 0x00)
80002bd0:	4b e8       	lddpc	r8,80002cc8 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002bd2:	11 89       	ld.ub	r9,r8[0x0]
80002bd4:	30 08       	mov	r8,0
80002bd6:	f0 09 18 00 	cp.b	r9,r8
80002bda:	c0 80       	breq	80002bea <sd_mmc_spi_write_sector_from_ram+0x5e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002bdc:	30 1b       	mov	r11,1
80002bde:	fe 7c 24 00 	mov	r12,-56320
80002be2:	f0 1f 00 3b 	mcall	80002ccc <sd_mmc_spi_write_sector_from_ram+0x140>
80002be6:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;
  }
  // send dummy
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002bea:	e0 6b 00 ff 	mov	r11,255
80002bee:	fe 7c 24 00 	mov	r12,-56320
80002bf2:	f0 1f 00 38 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
80002bf6:	e0 6b 00 fe 	mov	r11,254
80002bfa:	fe 7c 24 00 	mov	r12,-56320
80002bfe:	f0 1f 00 35 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>
//!
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
80002c02:	ee c6 fe 00 	sub	r6,r7,-512
  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,*_ram++);
80002c06:	fe 75 24 00 	mov	r5,-56320
80002c0a:	0f 3b       	ld.ub	r11,r7++
80002c0c:	0a 9c       	mov	r12,r5
80002c0e:	f0 1f 00 31 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
80002c12:	0c 37       	cp.w	r7,r6
80002c14:	cf b1       	brne	80002c0a <sd_mmc_spi_write_sector_from_ram+0x7e>
  {
    spi_write(SD_MMC_SPI,*_ram++);
  }

  spi_write(SD_MMC_SPI,0xFF);    // send CRC (field required but value ignored)
80002c16:	e0 6b 00 ff 	mov	r11,255
80002c1a:	fe 7c 24 00 	mov	r12,-56320
80002c1e:	f0 1f 00 2d 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002c22:	e0 6b 00 ff 	mov	r11,255
80002c26:	fe 7c 24 00 	mov	r12,-56320
80002c2a:	f0 1f 00 2a 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>

  // read data response token
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002c2e:	e0 6c 00 ff 	mov	r12,255
80002c32:	f0 1f 00 29 	mcall	80002cd4 <sd_mmc_spi_write_sector_from_ram+0x148>
80002c36:	4a 58       	lddpc	r8,80002cc8 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002c38:	b0 8c       	st.b	r8[0x0],r12
  if( (r1&MMC_DR_MASK) != MMC_DR_ACCEPT)
80002c3a:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002c3e:	58 5c       	cp.w	r12,5
80002c40:	c1 40       	breq	80002c68 <sd_mmc_spi_write_sector_from_ram+0xdc>
  {
    spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002c42:	e0 6b 00 ff 	mov	r11,255
80002c46:	fe 7c 24 00 	mov	r12,-56320
80002c4a:	f0 1f 00 22 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_write(SD_MMC_SPI,0xFF);
80002c4e:	e0 6b 00 ff 	mov	r11,255
80002c52:	fe 7c 24 00 	mov	r12,-56320
80002c56:	f0 1f 00 1f 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002c5a:	30 1b       	mov	r11,1
80002c5c:	fe 7c 24 00 	mov	r12,-56320
80002c60:	f0 1f 00 1b 	mcall	80002ccc <sd_mmc_spi_write_sector_from_ram+0x140>
80002c64:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;         // return ERROR byte
  }

  spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002c68:	e0 6b 00 ff 	mov	r11,255
80002c6c:	fe 7c 24 00 	mov	r12,-56320
80002c70:	f0 1f 00 18 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002c74:	e0 6b 00 ff 	mov	r11,255
80002c78:	fe 7c 24 00 	mov	r12,-56320
80002c7c:	f0 1f 00 15 	mcall	80002cd0 <sd_mmc_spi_write_sector_from_ram+0x144>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002c80:	30 1b       	mov	r11,1
80002c82:	fe 7c 24 00 	mov	r12,-56320
80002c86:	f0 1f 00 12 	mcall	80002ccc <sd_mmc_spi_write_sector_from_ram+0x140>
  gl_ptr_mem += 512;        // Update the memory pointer.
80002c8a:	48 e8       	lddpc	r8,80002cc0 <sd_mmc_spi_write_sector_from_ram+0x134>
80002c8c:	70 09       	ld.w	r9,r8[0x0]
80002c8e:	f2 c9 fe 00 	sub	r9,r9,-512
80002c92:	91 09       	st.w	r8[0x0],r9
80002c94:	30 07       	mov	r7,0
  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
  {
    i++;
    if (i == 10)
80002c96:	30 a6       	mov	r6,10
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002c98:	c0 68       	rjmp	80002ca4 <sd_mmc_spi_write_sector_from_ram+0x118>
  {
    i++;
80002c9a:	2f f7       	sub	r7,-1
80002c9c:	5c 87       	casts.h	r7
    if (i == 10)
80002c9e:	ec 07 19 00 	cp.h	r7,r6
80002ca2:	c0 60       	breq	80002cae <sd_mmc_spi_write_sector_from_ram+0x122>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002ca4:	f0 1f 00 04 	mcall	80002cb4 <sd_mmc_spi_write_sector_from_ram+0x128>
80002ca8:	cf 90       	breq	80002c9a <sd_mmc_spi_write_sector_from_ram+0x10e>
80002caa:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002cae:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002cb2:	00 00       	add	r0,r0
80002cb4:	80 00       	ld.sh	r0,r0[0x0]
80002cb6:	2a 14       	sub	r4,-95
80002cb8:	80 00       	ld.sh	r0,r0[0x0]
80002cba:	38 f2       	mov	r2,-113
80002cbc:	00 00       	add	r0,r0
80002cbe:	08 b2       	st.h	r4++,r2
80002cc0:	00 00       	add	r0,r0
80002cc2:	05 40       	ld.w	r0,--r2
80002cc4:	80 00       	ld.sh	r0,r0[0x0]
80002cc6:	2a 84       	sub	r4,-88
80002cc8:	00 00       	add	r0,r0
80002cca:	08 c4       	st.b	r4++,r4
80002ccc:	80 00       	ld.sh	r0,r0[0x0]
80002cce:	39 3e       	mov	lr,-109
80002cd0:	80 00       	ld.sh	r0,r0[0x0]
80002cd2:	3a 22       	mov	r2,-94
80002cd4:	80 00       	ld.sh	r0,r0[0x0]
80002cd6:	29 e0       	sub	r0,-98

80002cd8 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002cd8:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9;                    // gl_ptr_mem = pos * 512
80002cda:	a9 7c       	lsl	r12,0x9
80002cdc:	4a a8       	lddpc	r8,80002d84 <sd_mmc_spi_read_open_PDCA+0xac>
80002cde:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002ce0:	f0 1f 00 2a 	mcall	80002d88 <sd_mmc_spi_read_open_PDCA+0xb0>
80002ce4:	c4 f0       	breq	80002d82 <sd_mmc_spi_read_open_PDCA+0xaa>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
80002ce6:	30 1b       	mov	r11,1
80002ce8:	fe 7c 24 00 	mov	r12,-56320
80002cec:	f0 1f 00 28 	mcall	80002d8c <sd_mmc_spi_read_open_PDCA+0xb4>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002cf0:	4a 88       	lddpc	r8,80002d90 <sd_mmc_spi_read_open_PDCA+0xb8>
80002cf2:	11 89       	ld.ub	r9,r8[0x0]
80002cf4:	30 38       	mov	r8,3
80002cf6:	f0 09 18 00 	cp.b	r9,r8
80002cfa:	c0 a1       	brne	80002d0e <sd_mmc_spi_read_open_PDCA+0x36>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
80002cfc:	4a 28       	lddpc	r8,80002d84 <sd_mmc_spi_read_open_PDCA+0xac>
80002cfe:	70 0b       	ld.w	r11,r8[0x0]
80002d00:	a9 9b       	lsr	r11,0x9
80002d02:	31 1c       	mov	r12,17
80002d04:	f0 1f 00 24 	mcall	80002d94 <sd_mmc_spi_read_open_PDCA+0xbc>
80002d08:	4a 48       	lddpc	r8,80002d98 <sd_mmc_spi_read_open_PDCA+0xc0>
80002d0a:	b0 8c       	st.b	r8[0x0],r12
80002d0c:	c0 88       	rjmp	80002d1c <sd_mmc_spi_read_open_PDCA+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80002d0e:	49 e8       	lddpc	r8,80002d84 <sd_mmc_spi_read_open_PDCA+0xac>
80002d10:	70 0b       	ld.w	r11,r8[0x0]
80002d12:	31 1c       	mov	r12,17
80002d14:	f0 1f 00 20 	mcall	80002d94 <sd_mmc_spi_read_open_PDCA+0xbc>
80002d18:	4a 08       	lddpc	r8,80002d98 <sd_mmc_spi_read_open_PDCA+0xc0>
80002d1a:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
80002d1c:	49 f8       	lddpc	r8,80002d98 <sd_mmc_spi_read_open_PDCA+0xc0>
80002d1e:	11 89       	ld.ub	r9,r8[0x0]
80002d20:	30 08       	mov	r8,0
80002d22:	f0 09 18 00 	cp.b	r9,r8
80002d26:	c1 00       	breq	80002d46 <sd_mmc_spi_read_open_PDCA+0x6e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002d28:	30 1b       	mov	r11,1
80002d2a:	fe 7c 24 00 	mov	r12,-56320
80002d2e:	f0 1f 00 1c 	mcall	80002d9c <sd_mmc_spi_read_open_PDCA+0xc4>
80002d32:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
80002d34:	20 17       	sub	r7,1
80002d36:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
80002d38:	c0 d1       	brne	80002d52 <sd_mmc_spi_read_open_PDCA+0x7a>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80002d3a:	30 1b       	mov	r11,1
80002d3c:	fe 7c 24 00 	mov	r12,-56320
80002d40:	f0 1f 00 17 	mcall	80002d9c <sd_mmc_spi_read_open_PDCA+0xc4>
80002d44:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
80002d46:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002d4a:	e0 65 00 ff 	mov	r5,255
80002d4e:	49 34       	lddpc	r4,80002d98 <sd_mmc_spi_read_open_PDCA+0xc0>
80002d50:	3f f6       	mov	r6,-1
80002d52:	0a 9c       	mov	r12,r5
80002d54:	f0 1f 00 13 	mcall	80002da0 <sd_mmc_spi_read_open_PDCA+0xc8>
80002d58:	a8 8c       	st.b	r4[0x0],r12
80002d5a:	ec 0c 18 00 	cp.b	r12,r6
80002d5e:	ce b0       	breq	80002d34 <sd_mmc_spi_read_open_PDCA+0x5c>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
80002d60:	3f e8       	mov	r8,-2
80002d62:	f0 0c 18 00 	cp.b	r12,r8
80002d66:	c0 21       	brne	80002d6a <sd_mmc_spi_read_open_PDCA+0x92>
80002d68:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
80002d6a:	e0 6b 00 ff 	mov	r11,255
80002d6e:	fe 7c 24 00 	mov	r12,-56320
80002d72:	f0 1f 00 0d 	mcall	80002da4 <sd_mmc_spi_read_open_PDCA+0xcc>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002d76:	30 1b       	mov	r11,1
80002d78:	fe 7c 24 00 	mov	r12,-56320
80002d7c:	f0 1f 00 08 	mcall	80002d9c <sd_mmc_spi_read_open_PDCA+0xc4>
80002d80:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
80002d82:	d8 22       	popm	r4-r7,pc
80002d84:	00 00       	add	r0,r0
80002d86:	05 40       	ld.w	r0,--r2
80002d88:	80 00       	ld.sh	r0,r0[0x0]
80002d8a:	2a 14       	sub	r4,-95
80002d8c:	80 00       	ld.sh	r0,r0[0x0]
80002d8e:	38 f2       	mov	r2,-113
80002d90:	00 00       	add	r0,r0
80002d92:	08 b2       	st.h	r4++,r2
80002d94:	80 00       	ld.sh	r0,r0[0x0]
80002d96:	2a 84       	sub	r4,-88
80002d98:	00 00       	add	r0,r0
80002d9a:	08 c4       	st.b	r4++,r4
80002d9c:	80 00       	ld.sh	r0,r0[0x0]
80002d9e:	39 3e       	mov	lr,-109
80002da0:	80 00       	ld.sh	r0,r0[0x0]
80002da2:	29 e0       	sub	r0,-98
80002da4:	80 00       	ld.sh	r0,r0[0x0]
80002da6:	3a 22       	mov	r2,-94

80002da8 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002da8:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002dac:	f0 1f 00 1c 	mcall	80002e1c <sd_mmc_spi_check_hc+0x74>
80002db0:	c0 31       	brne	80002db6 <sd_mmc_spi_check_hc+0xe>
80002db2:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002db6:	30 1b       	mov	r11,1
80002db8:	fe 7c 24 00 	mov	r12,-56320
80002dbc:	f0 1f 00 19 	mcall	80002e20 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
80002dc0:	30 0b       	mov	r11,0
80002dc2:	33 ac       	mov	r12,58
80002dc4:	f0 1f 00 18 	mcall	80002e24 <sd_mmc_spi_check_hc+0x7c>
80002dc8:	49 88       	lddpc	r8,80002e28 <sd_mmc_spi_check_hc+0x80>
80002dca:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002dcc:	58 0c       	cp.w	r12,0
80002dce:	c0 80       	breq	80002dde <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002dd0:	30 1b       	mov	r11,1
80002dd2:	fe 7c 24 00 	mov	r12,-56320
80002dd6:	f0 1f 00 16 	mcall	80002e2c <sd_mmc_spi_check_hc+0x84>
80002dda:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
80002dde:	e0 6c 00 ff 	mov	r12,255
80002de2:	f0 1f 00 14 	mcall	80002e30 <sd_mmc_spi_check_hc+0x88>
80002de6:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002de8:	e0 6c 00 ff 	mov	r12,255
80002dec:	f0 1f 00 11 	mcall	80002e30 <sd_mmc_spi_check_hc+0x88>
80002df0:	48 e7       	lddpc	r7,80002e28 <sd_mmc_spi_check_hc+0x80>
80002df2:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002df4:	e0 6c 00 ff 	mov	r12,255
80002df8:	f0 1f 00 0e 	mcall	80002e30 <sd_mmc_spi_check_hc+0x88>
80002dfc:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002dfe:	e0 6c 00 ff 	mov	r12,255
80002e02:	f0 1f 00 0c 	mcall	80002e30 <sd_mmc_spi_check_hc+0x88>
80002e06:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002e08:	30 1b       	mov	r11,1
80002e0a:	fe 7c 24 00 	mov	r12,-56320
80002e0e:	f0 1f 00 08 	mcall	80002e2c <sd_mmc_spi_check_hc+0x84>
80002e12:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
80002e16:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e1a:	00 00       	add	r0,r0
80002e1c:	80 00       	ld.sh	r0,r0[0x0]
80002e1e:	2a 14       	sub	r4,-95
80002e20:	80 00       	ld.sh	r0,r0[0x0]
80002e22:	38 f2       	mov	r2,-113
80002e24:	80 00       	ld.sh	r0,r0[0x0]
80002e26:	2a 84       	sub	r4,-88
80002e28:	00 00       	add	r0,r0
80002e2a:	08 c4       	st.b	r4++,r4
80002e2c:	80 00       	ld.sh	r0,r0[0x0]
80002e2e:	39 3e       	mov	lr,-109
80002e30:	80 00       	ld.sh	r0,r0[0x0]
80002e32:	29 e0       	sub	r0,-98

80002e34 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002e34:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002e38:	f0 1f 00 27 	mcall	80002ed4 <sd_mmc_spi_get_if+0xa0>
80002e3c:	c0 31       	brne	80002e42 <sd_mmc_spi_get_if+0xe>
80002e3e:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002e42:	30 1b       	mov	r11,1
80002e44:	fe 7c 24 00 	mov	r12,-56320
80002e48:	f0 1f 00 24 	mcall	80002ed8 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
80002e4c:	e0 6b 01 aa 	mov	r11,426
80002e50:	30 8c       	mov	r12,8
80002e52:	f0 1f 00 23 	mcall	80002edc <sd_mmc_spi_get_if+0xa8>
80002e56:	4a 38       	lddpc	r8,80002ee0 <sd_mmc_spi_get_if+0xac>
80002e58:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002e5a:	e2 1c 00 04 	andl	r12,0x4,COH
80002e5e:	c0 80       	breq	80002e6e <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002e60:	30 1b       	mov	r11,1
80002e62:	fe 7c 24 00 	mov	r12,-56320
80002e66:	f0 1f 00 20 	mcall	80002ee4 <sd_mmc_spi_get_if+0xb0>
80002e6a:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002e6e:	e0 6c 00 ff 	mov	r12,255
80002e72:	f0 1f 00 1e 	mcall	80002ee8 <sd_mmc_spi_get_if+0xb4>
80002e76:	49 b7       	lddpc	r7,80002ee0 <sd_mmc_spi_get_if+0xac>
80002e78:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002e7a:	e0 6c 00 ff 	mov	r12,255
80002e7e:	f0 1f 00 1b 	mcall	80002ee8 <sd_mmc_spi_get_if+0xb4>
80002e82:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002e84:	e0 6c 00 ff 	mov	r12,255
80002e88:	f0 1f 00 18 	mcall	80002ee8 <sd_mmc_spi_get_if+0xb4>
80002e8c:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
80002e8e:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002e92:	c0 81       	brne	80002ea2 <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002e94:	30 1b       	mov	r11,1
80002e96:	fe 7c 24 00 	mov	r12,-56320
80002e9a:	f0 1f 00 13 	mcall	80002ee4 <sd_mmc_spi_get_if+0xb0>
80002e9e:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002ea2:	e0 6c 00 ff 	mov	r12,255
80002ea6:	f0 1f 00 11 	mcall	80002ee8 <sd_mmc_spi_get_if+0xb4>
80002eaa:	48 e8       	lddpc	r8,80002ee0 <sd_mmc_spi_get_if+0xac>
80002eac:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
80002eae:	3a a8       	mov	r8,-86
80002eb0:	f0 0c 18 00 	cp.b	r12,r8
80002eb4:	c0 80       	breq	80002ec4 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002eb6:	30 1b       	mov	r11,1
80002eb8:	fe 7c 24 00 	mov	r12,-56320
80002ebc:	f0 1f 00 0a 	mcall	80002ee4 <sd_mmc_spi_get_if+0xb0>
80002ec0:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002ec4:	30 1b       	mov	r11,1
80002ec6:	fe 7c 24 00 	mov	r12,-56320
80002eca:	f0 1f 00 07 	mcall	80002ee4 <sd_mmc_spi_get_if+0xb0>
80002ece:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80002ed2:	00 00       	add	r0,r0
80002ed4:	80 00       	ld.sh	r0,r0[0x0]
80002ed6:	2a 14       	sub	r4,-95
80002ed8:	80 00       	ld.sh	r0,r0[0x0]
80002eda:	38 f2       	mov	r2,-113
80002edc:	80 00       	ld.sh	r0,r0[0x0]
80002ede:	2a 84       	sub	r4,-88
80002ee0:	00 00       	add	r0,r0
80002ee2:	08 c4       	st.b	r4++,r4
80002ee4:	80 00       	ld.sh	r0,r0[0x0]
80002ee6:	39 3e       	mov	lr,-109
80002ee8:	80 00       	ld.sh	r0,r0[0x0]
80002eea:	29 e0       	sub	r0,-98

80002eec <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002eec:	eb cd 40 fc 	pushm	r2-r7,lr
80002ef0:	20 1d       	sub	sp,4
80002ef2:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002ef4:	f0 1f 00 32 	mcall	80002fbc <sd_mmc_spi_get_csd+0xd0>
80002ef8:	c5 f0       	breq	80002fb6 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002efa:	30 1b       	mov	r11,1
80002efc:	fe 7c 24 00 	mov	r12,-56320
80002f00:	f0 1f 00 30 	mcall	80002fc0 <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002f04:	30 0b       	mov	r11,0
80002f06:	30 9c       	mov	r12,9
80002f08:	f0 1f 00 2f 	mcall	80002fc4 <sd_mmc_spi_get_csd+0xd8>
80002f0c:	4a f8       	lddpc	r8,80002fc8 <sd_mmc_spi_get_csd+0xdc>
80002f0e:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002f10:	58 0c       	cp.w	r12,0
80002f12:	c0 81       	brne	80002f22 <sd_mmc_spi_get_csd+0x36>
80002f14:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002f16:	e0 64 00 ff 	mov	r4,255
80002f1a:	10 93       	mov	r3,r8
80002f1c:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
80002f1e:	30 95       	mov	r5,9
80002f20:	c1 78       	rjmp	80002f4e <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f22:	30 1b       	mov	r11,1
80002f24:	fe 7c 24 00 	mov	r12,-56320
80002f28:	f0 1f 00 29 	mcall	80002fcc <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
80002f2c:	30 09       	mov	r9,0
80002f2e:	4a 98       	lddpc	r8,80002fd0 <sd_mmc_spi_get_csd+0xe4>
80002f30:	b0 89       	st.b	r8[0x0],r9
80002f32:	30 0c       	mov	r12,0
    return false;
80002f34:	c4 18       	rjmp	80002fb6 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80002f36:	ea 07 18 00 	cp.b	r7,r5
80002f3a:	c0 81       	brne	80002f4a <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f3c:	30 1b       	mov	r11,1
80002f3e:	fe 7c 24 00 	mov	r12,-56320
80002f42:	f0 1f 00 23 	mcall	80002fcc <sd_mmc_spi_get_csd+0xe0>
80002f46:	30 0c       	mov	r12,0
      return false;
80002f48:	c3 78       	rjmp	80002fb6 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
80002f4a:	2f f7       	sub	r7,-1
80002f4c:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002f4e:	08 9c       	mov	r12,r4
80002f50:	f0 1f 00 21 	mcall	80002fd4 <sd_mmc_spi_get_csd+0xe8>
80002f54:	a6 8c       	st.b	r3[0x0],r12
80002f56:	ec 0c 18 00 	cp.b	r12,r6
80002f5a:	ce e1       	brne	80002f36 <sd_mmc_spi_get_csd+0x4a>
80002f5c:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002f5e:	e0 65 00 ff 	mov	r5,255
80002f62:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
80002f66:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002f6a:	0a 9b       	mov	r11,r5
80002f6c:	0c 9c       	mov	r12,r6
80002f6e:	f0 1f 00 1b 	mcall	80002fd8 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
80002f72:	08 9b       	mov	r11,r4
80002f74:	0c 9c       	mov	r12,r6
80002f76:	f0 1f 00 1a 	mcall	80002fdc <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002f7a:	9a 18       	ld.sh	r8,sp[0x2]
80002f7c:	e4 07 0b 08 	st.b	r2[r7],r8
80002f80:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
80002f82:	59 07       	cp.w	r7,16
80002f84:	cf 31       	brne	80002f6a <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002f86:	e0 6b 00 ff 	mov	r11,255
80002f8a:	fe 7c 24 00 	mov	r12,-56320
80002f8e:	f0 1f 00 13 	mcall	80002fd8 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
80002f92:	e0 6b 00 ff 	mov	r11,255
80002f96:	fe 7c 24 00 	mov	r12,-56320
80002f9a:	f0 1f 00 10 	mcall	80002fd8 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002f9e:	e0 6b 00 ff 	mov	r11,255
80002fa2:	fe 7c 24 00 	mov	r12,-56320
80002fa6:	f0 1f 00 0d 	mcall	80002fd8 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002faa:	30 1b       	mov	r11,1
80002fac:	fe 7c 24 00 	mov	r12,-56320
80002fb0:	f0 1f 00 07 	mcall	80002fcc <sd_mmc_spi_get_csd+0xe0>
80002fb4:	30 1c       	mov	r12,1
  return true;
}
80002fb6:	2f fd       	sub	sp,-4
80002fb8:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	2a 14       	sub	r4,-95
80002fc0:	80 00       	ld.sh	r0,r0[0x0]
80002fc2:	38 f2       	mov	r2,-113
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2a 84       	sub	r4,-88
80002fc8:	00 00       	add	r0,r0
80002fca:	08 c4       	st.b	r4++,r4
80002fcc:	80 00       	ld.sh	r0,r0[0x0]
80002fce:	39 3e       	mov	lr,-109
80002fd0:	00 00       	add	r0,r0
80002fd2:	05 58       	ld.sh	r8,--r2
80002fd4:	80 00       	ld.sh	r0,r0[0x0]
80002fd6:	29 e0       	sub	r0,-98
80002fd8:	80 00       	ld.sh	r0,r0[0x0]
80002fda:	3a 22       	mov	r2,-94
80002fdc:	80 00       	ld.sh	r0,r0[0x0]
80002fde:	3a 3e       	mov	lr,-93

80002fe0 <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
80002fe0:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
80002fe2:	fe fb 02 66 	ld.w	r11,pc[614]
80002fe6:	e6 68 1a 80 	mov	r8,400000
80002fea:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002fec:	fe f8 02 60 	ld.w	r8,pc[608]
80002ff0:	70 0a       	ld.w	r10,r8[0x0]
80002ff2:	fe 7c 24 00 	mov	r12,-56320
80002ff6:	f0 1f 00 97 	mcall	80003250 <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002ffa:	30 1b       	mov	r11,1
80002ffc:	fe 7c 24 00 	mov	r12,-56320
80003000:	f0 1f 00 95 	mcall	80003254 <sd_mmc_spi_internal_init+0x274>
80003004:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
80003006:	e0 66 00 ff 	mov	r6,255
8000300a:	fe 75 24 00 	mov	r5,-56320
8000300e:	0c 9b       	mov	r11,r6
80003010:	0a 9c       	mov	r12,r5
80003012:	f0 1f 00 92 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
80003016:	2f f7       	sub	r7,-1
80003018:	58 a7       	cp.w	r7,10
8000301a:	cf a1       	brne	8000300e <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000301c:	30 1b       	mov	r11,1
8000301e:	fe 7c 24 00 	mov	r12,-56320
80003022:	f0 1f 00 8f 	mcall	8000325c <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
80003026:	30 08       	mov	r8,0
80003028:	fe f9 02 38 	ld.w	r9,pc[568]
8000302c:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
8000302e:	fe f9 02 36 	ld.w	r9,pc[566]
80003032:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003034:	30 0b       	mov	r11,0
80003036:	16 9c       	mov	r12,r11
80003038:	f0 1f 00 8c 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
8000303c:	fe f8 02 30 	ld.w	r8,pc[560]
80003040:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003042:	e0 6b 00 ff 	mov	r11,255
80003046:	fe 7c 24 00 	mov	r12,-56320
8000304a:	f0 1f 00 84 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
8000304e:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80003050:	fe f6 02 1c 	ld.w	r6,pc[540]
80003054:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003056:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003058:	e0 62 00 ff 	mov	r2,255
8000305c:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
80003060:	36 54       	mov	r4,101
80003062:	c1 08       	rjmp	80003082 <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003064:	06 9b       	mov	r11,r3
80003066:	06 9c       	mov	r12,r3
80003068:	f0 1f 00 80 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
8000306c:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000306e:	04 9b       	mov	r11,r2
80003070:	02 9c       	mov	r12,r1
80003072:	f0 1f 00 7a 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80003076:	2f f7       	sub	r7,-1
80003078:	5c 87       	casts.h	r7
    if(retry > 100)
8000307a:	e8 07 19 00 	cp.h	r7,r4
8000307e:	e0 80 00 e4 	breq	80003246 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80003082:	0d 88       	ld.ub	r8,r6[0x0]
80003084:	ea 08 18 00 	cp.b	r8,r5
80003088:	ce e1       	brne	80003064 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
8000308a:	f0 1f 00 7a 	mcall	80003270 <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000308e:	5b fc       	cp.w	r12,-1
80003090:	e0 80 00 db 	breq	80003246 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80003094:	58 1c       	cp.w	r12,1
80003096:	c0 51       	brne	800030a0 <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80003098:	30 29       	mov	r9,2
8000309a:	4f 38       	lddpc	r8,80003264 <sd_mmc_spi_internal_init+0x284>
8000309c:	b0 89       	st.b	r8[0x0],r9
8000309e:	c4 c8       	rjmp	80003136 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
800030a0:	30 0b       	mov	r11,0
800030a2:	33 7c       	mov	r12,55
800030a4:	f0 1f 00 71 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
800030a8:	4f 17       	lddpc	r7,8000326c <sd_mmc_spi_internal_init+0x28c>
800030aa:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
800030ac:	e0 6b 00 ff 	mov	r11,255
800030b0:	fe 7c 24 00 	mov	r12,-56320
800030b4:	f0 1f 00 69 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800030b8:	30 0b       	mov	r11,0
800030ba:	32 9c       	mov	r12,41
800030bc:	f0 1f 00 6b 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
800030c0:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
800030c2:	e0 6b 00 ff 	mov	r11,255
800030c6:	fe 7c 24 00 	mov	r12,-56320
800030ca:	f0 1f 00 64 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
800030ce:	0f 88       	ld.ub	r8,r7[0x0]
800030d0:	e2 18 00 fe 	andl	r8,0xfe,COH
800030d4:	c0 51       	brne	800030de <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
800030d6:	30 19       	mov	r9,1
800030d8:	4e 38       	lddpc	r8,80003264 <sd_mmc_spi_internal_init+0x284>
800030da:	b0 89       	st.b	r8[0x0],r9
800030dc:	c2 d8       	rjmp	80003136 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
800030de:	30 09       	mov	r9,0
800030e0:	4e 18       	lddpc	r8,80003264 <sd_mmc_spi_internal_init+0x284>
800030e2:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800030e4:	30 0b       	mov	r11,0
800030e6:	16 9c       	mov	r12,r11
800030e8:	f0 1f 00 60 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
800030ec:	4e 08       	lddpc	r8,8000326c <sd_mmc_spi_internal_init+0x28c>
800030ee:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800030f0:	e0 6b 00 ff 	mov	r11,255
800030f4:	fe 7c 24 00 	mov	r12,-56320
800030f8:	f0 1f 00 58 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
800030fc:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800030fe:	4d c6       	lddpc	r6,8000326c <sd_mmc_spi_internal_init+0x28c>
80003100:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003102:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003104:	e0 62 00 ff 	mov	r2,255
80003108:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
8000310c:	36 54       	mov	r4,101
8000310e:	c1 08       	rjmp	8000312e <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003110:	06 9b       	mov	r11,r3
80003112:	06 9c       	mov	r12,r3
80003114:	f0 1f 00 55 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
80003118:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000311a:	04 9b       	mov	r11,r2
8000311c:	02 9c       	mov	r12,r1
8000311e:	f0 1f 00 4f 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
80003122:	2f f7       	sub	r7,-1
80003124:	5c 87       	casts.h	r7
        if(retry > 100)
80003126:	e8 07 19 00 	cp.h	r7,r4
8000312a:	e0 80 00 8e 	breq	80003246 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
8000312e:	0d 88       	ld.ub	r8,r6[0x0]
80003130:	ea 08 18 00 	cp.b	r8,r5
80003134:	ce e1       	brne	80003110 <sd_mmc_spi_internal_init+0x130>
80003136:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80003138:	4c b4       	lddpc	r4,80003264 <sd_mmc_spi_internal_init+0x284>
8000313a:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000313c:	0e 93       	mov	r3,r7
8000313e:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80003140:	4c b6       	lddpc	r6,8000326c <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003142:	e0 62 00 ff 	mov	r2,255
80003146:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
8000314a:	09 88       	ld.ub	r8,r4[0x0]
8000314c:	ea 08 18 00 	cp.b	r8,r5
80003150:	c1 10       	breq	80003172 <sd_mmc_spi_internal_init+0x192>
80003152:	c0 63       	brcs	8000315e <sd_mmc_spi_internal_init+0x17e>
80003154:	30 29       	mov	r9,2
80003156:	f2 08 18 00 	cp.b	r8,r9
8000315a:	c2 81       	brne	800031aa <sd_mmc_spi_internal_init+0x1ca>
8000315c:	c1 98       	rjmp	8000318e <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
8000315e:	06 9b       	mov	r11,r3
80003160:	30 1c       	mov	r12,1
80003162:	f0 1f 00 42 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
80003166:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003168:	04 9b       	mov	r11,r2
8000316a:	02 9c       	mov	r12,r1
8000316c:	f0 1f 00 3b 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
      break;
80003170:	c1 d8       	rjmp	800031aa <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80003172:	06 9b       	mov	r11,r3
80003174:	00 9c       	mov	r12,r0
80003176:	f0 1f 00 3d 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
8000317a:	06 9b       	mov	r11,r3
8000317c:	32 9c       	mov	r12,41
8000317e:	f0 1f 00 3b 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
80003182:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003184:	04 9b       	mov	r11,r2
80003186:	02 9c       	mov	r12,r1
80003188:	f0 1f 00 34 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
      break;
8000318c:	c0 f8       	rjmp	800031aa <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000318e:	06 9b       	mov	r11,r3
80003190:	00 9c       	mov	r12,r0
80003192:	f0 1f 00 36 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80003196:	fc 1b 40 00 	movh	r11,0x4000
8000319a:	32 9c       	mov	r12,41
8000319c:	f0 1f 00 33 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
800031a0:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800031a2:	04 9b       	mov	r11,r2
800031a4:	02 9c       	mov	r12,r1
800031a6:	f0 1f 00 2d 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
800031aa:	2f f7       	sub	r7,-1
800031ac:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
800031ae:	fe 78 c3 50 	mov	r8,-15536
800031b2:	f0 07 19 00 	cp.h	r7,r8
800031b6:	c4 80       	breq	80003246 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
800031b8:	0d 89       	ld.ub	r9,r6[0x0]
800031ba:	30 08       	mov	r8,0
800031bc:	f0 09 18 00 	cp.b	r9,r8
800031c0:	cc 51       	brne	8000314a <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
800031c2:	4a 98       	lddpc	r8,80003264 <sd_mmc_spi_internal_init+0x284>
800031c4:	11 89       	ld.ub	r9,r8[0x0]
800031c6:	30 28       	mov	r8,2
800031c8:	f0 09 18 00 	cp.b	r9,r8
800031cc:	c0 a1       	brne	800031e0 <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
800031ce:	f0 1f 00 2a 	mcall	80003274 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
800031d2:	5b fc       	cp.w	r12,-1
800031d4:	c3 90       	breq	80003246 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
800031d6:	58 1c       	cp.w	r12,1
800031d8:	c0 41       	brne	800031e0 <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
800031da:	30 39       	mov	r9,3
800031dc:	4a 28       	lddpc	r8,80003264 <sd_mmc_spi_internal_init+0x284>
800031de:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
800031e0:	30 0b       	mov	r11,0
800031e2:	33 bc       	mov	r12,59
800031e4:	f0 1f 00 21 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
800031e8:	4a 17       	lddpc	r7,8000326c <sd_mmc_spi_internal_init+0x28c>
800031ea:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800031ec:	e0 6b 00 ff 	mov	r11,255
800031f0:	fe 7c 24 00 	mov	r12,-56320
800031f4:	f0 1f 00 19 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
800031f8:	e0 6b 02 00 	mov	r11,512
800031fc:	31 0c       	mov	r12,16
800031fe:	f0 1f 00 1b 	mcall	80003268 <sd_mmc_spi_internal_init+0x288>
80003202:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003204:	e0 6b 00 ff 	mov	r11,255
80003208:	fe 7c 24 00 	mov	r12,-56320
8000320c:	f0 1f 00 13 	mcall	80003258 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80003210:	0f 89       	ld.ub	r9,r7[0x0]
80003212:	30 08       	mov	r8,0
80003214:	f0 09 18 00 	cp.b	r9,r8
80003218:	c1 71       	brne	80003246 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
8000321a:	49 8c       	lddpc	r12,80003278 <sd_mmc_spi_internal_init+0x298>
8000321c:	f0 1f 00 18 	mcall	8000327c <sd_mmc_spi_internal_init+0x29c>
80003220:	c1 30       	breq	80003246 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80003222:	f0 1f 00 18 	mcall	80003280 <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80003226:	30 19       	mov	r9,1
80003228:	48 e8       	lddpc	r8,80003260 <sd_mmc_spi_internal_init+0x280>
8000322a:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
8000322c:	48 7b       	lddpc	r11,80003248 <sd_mmc_spi_internal_init+0x268>
8000322e:	e0 68 1b 00 	mov	r8,6912
80003232:	ea 18 00 b7 	orh	r8,0xb7
80003236:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80003238:	48 58       	lddpc	r8,8000324c <sd_mmc_spi_internal_init+0x26c>
8000323a:	70 0a       	ld.w	r10,r8[0x0]
8000323c:	fe 7c 24 00 	mov	r12,-56320
80003240:	f0 1f 00 04 	mcall	80003250 <sd_mmc_spi_internal_init+0x270>
80003244:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80003246:	d8 3a       	popm	r0-r7,pc,r12=0
80003248:	00 00       	add	r0,r0
8000324a:	05 44       	ld.w	r4,--r2
8000324c:	00 00       	add	r0,r0
8000324e:	05 54       	ld.sh	r4,--r2
80003250:	80 00       	ld.sh	r0,r0[0x0]
80003252:	39 64       	mov	r4,-106
80003254:	80 00       	ld.sh	r0,r0[0x0]
80003256:	38 f2       	mov	r2,-113
80003258:	80 00       	ld.sh	r0,r0[0x0]
8000325a:	3a 22       	mov	r2,-94
8000325c:	80 00       	ld.sh	r0,r0[0x0]
8000325e:	39 3e       	mov	lr,-109
80003260:	00 00       	add	r0,r0
80003262:	05 58       	ld.sh	r8,--r2
80003264:	00 00       	add	r0,r0
80003266:	08 b2       	st.h	r4++,r2
80003268:	80 00       	ld.sh	r0,r0[0x0]
8000326a:	2b 4c       	sub	r12,-76
8000326c:	00 00       	add	r0,r0
8000326e:	08 c4       	st.b	r4++,r4
80003270:	80 00       	ld.sh	r0,r0[0x0]
80003272:	2e 34       	sub	r4,-29
80003274:	80 00       	ld.sh	r0,r0[0x0]
80003276:	2d a8       	sub	r8,-38
80003278:	00 00       	add	r0,r0
8000327a:	08 b4       	st.h	r4++,r4
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	2e ec       	sub	r12,-18
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	28 78       	sub	r8,-121

80003284 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80003284:	eb cd 40 10 	pushm	r4,lr
80003288:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
8000328c:	48 88       	lddpc	r8,800032ac <sd_mmc_spi_init+0x28>
8000328e:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80003290:	48 88       	lddpc	r8,800032b0 <sd_mmc_spi_init+0x2c>
80003292:	e8 ea 00 00 	ld.d	r10,r4[0]
80003296:	f0 eb 00 00 	st.d	r8[0],r10
8000329a:	e8 ea 00 08 	ld.d	r10,r4[8]
8000329e:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
800032a2:	f0 1f 00 05 	mcall	800032b4 <sd_mmc_spi_init+0x30>
}
800032a6:	e3 cd 80 10 	ldm	sp++,r4,pc
800032aa:	00 00       	add	r0,r0
800032ac:	00 00       	add	r0,r0
800032ae:	05 54       	ld.sh	r4,--r2
800032b0:	00 00       	add	r0,r0
800032b2:	05 44       	ld.w	r4,--r2
800032b4:	80 00       	ld.sh	r0,r0[0x0]
800032b6:	2f e0       	sub	r0,-2

800032b8 <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
800032b8:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
800032bc:	ee 78 42 3f 	mov	r8,999999
800032c0:	f8 08 00 09 	add	r9,r12,r8
800032c4:	e0 68 de 83 	mov	r8,56963
800032c8:	ea 18 43 1b 	orh	r8,0x431b
800032cc:	f2 08 06 48 	mulu.d	r8,r9,r8
800032d0:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
800032d4:	f0 08 00 25 	add	r5,r8,r8<<0x2
800032d8:	a3 65       	lsl	r5,0x2
800032da:	ea c5 fc 19 	sub	r5,r5,-999
800032de:	e0 69 4d d3 	mov	r9,19923
800032e2:	ea 19 10 62 	orh	r9,0x1062
800032e6:	ea 09 06 44 	mulu.d	r4,r5,r9
800032ea:	a7 85       	lsr	r5,0x6
800032ec:	f0 0a 15 04 	lsl	r10,r8,0x4
800032f0:	f4 08 01 07 	sub	r7,r10,r8
800032f4:	a1 77       	lsl	r7,0x1
800032f6:	ee c7 fc 19 	sub	r7,r7,-999
800032fa:	ee 09 06 46 	mulu.d	r6,r7,r9
800032fe:	0e 94       	mov	r4,r7
80003300:	a7 84       	lsr	r4,0x6
80003302:	f4 08 01 07 	sub	r7,r10,r8
80003306:	a3 67       	lsl	r7,0x2
80003308:	ee c7 fc 19 	sub	r7,r7,-999
8000330c:	ee 09 06 46 	mulu.d	r6,r7,r9
80003310:	a7 87       	lsr	r7,0x6
80003312:	f0 03 10 5a 	mul	r3,r8,90
80003316:	e6 c3 fc 19 	sub	r3,r3,-999
8000331a:	e6 09 06 42 	mulu.d	r2,r3,r9
8000331e:	e6 0c 16 06 	lsr	r12,r3,0x6
80003322:	e0 63 00 d2 	mov	r3,210
80003326:	f0 03 02 43 	mul	r3,r8,r3
8000332a:	e6 c3 fc 19 	sub	r3,r3,-999
8000332e:	e6 09 06 42 	mulu.d	r2,r3,r9
80003332:	e6 06 16 06 	lsr	r6,r3,0x6
80003336:	f4 08 01 0b 	sub	r11,r10,r8
8000333a:	a5 6b       	lsl	r11,0x4
8000333c:	f6 cb fc 19 	sub	r11,r11,-999
80003340:	f6 09 06 4a 	mulu.d	r10,r11,r9
80003344:	f6 0e 16 06 	lsr	lr,r11,0x6
80003348:	f0 03 10 64 	mul	r3,r8,100
8000334c:	e6 c3 fc 19 	sub	r3,r3,-999
80003350:	e6 09 06 42 	mulu.d	r2,r3,r9
80003354:	a7 83       	lsr	r3,0x6
80003356:	e0 6a 01 0e 	mov	r10,270
8000335a:	b5 38       	mul	r8,r10
8000335c:	f0 c8 fc 19 	sub	r8,r8,-999
80003360:	f0 09 06 48 	mulu.d	r8,r8,r9
80003364:	a7 89       	lsr	r9,0x6
80003366:	ec 04 00 0a 	add	r10,r6,r4
8000336a:	1c 3a       	cp.w	r10,lr
8000336c:	f4 0e 17 20 	movhs	lr,r10
80003370:	ee 05 00 0b 	add	r11,r7,r5
80003374:	18 3b       	cp.w	r11,r12
80003376:	f6 0c 17 20 	movhs	r12,r11
8000337a:	06 3b       	cp.w	r11,r3
8000337c:	e6 0b 17 30 	movlo	r11,r3
80003380:	12 3a       	cp.w	r10,r9
80003382:	f4 09 17 20 	movhs	r9,r10
80003386:	eb e4 11 05 	or	r5,r5,r4<<0x10
8000338a:	fe 6a 1c 00 	mov	r10,-123904
8000338e:	95 05       	st.w	r10[0x0],r5
80003390:	ef e6 11 07 	or	r7,r7,r6<<0x10
80003394:	ef ec 10 87 	or	r7,r7,r12<<0x8
80003398:	ef ee 11 87 	or	r7,r7,lr<<0x18
8000339c:	95 17       	st.w	r10[0x4],r7
8000339e:	1c 39       	cp.w	r9,lr
800033a0:	f2 0e 17 20 	movhs	lr,r9
800033a4:	18 3b       	cp.w	r11,r12
800033a6:	f8 0b 17 30 	movlo	r11,r12
800033aa:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
800033ae:	95 2b       	st.w	r10[0x8],r11
800033b0:	e0 68 10 03 	mov	r8,4099
800033b4:	95 38       	st.w	r10[0xc],r8
800033b6:	30 19       	mov	r9,1
800033b8:	48 48       	lddpc	r8,800033c8 <smc_init+0x110>
800033ba:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
800033bc:	31 4b       	mov	r11,20
800033be:	48 4c       	lddpc	r12,800033cc <smc_init+0x114>
800033c0:	f0 1f 00 04 	mcall	800033d0 <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
800033c4:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
800033c8:	00 00       	add	r0,r0
800033ca:	05 5c       	ld.sh	r12,--r2
800033cc:	80 00       	ld.sh	r0,r0[0x0]
800033ce:	a5 08       	ld.d	r8,r2
800033d0:	80 00       	ld.sh	r0,r0[0x0]
800033d2:	34 28       	mov	r8,66

800033d4 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800033d4:	f8 08 16 05 	lsr	r8,r12,0x5
800033d8:	a9 68       	lsl	r8,0x8
800033da:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
800033de:	58 1b       	cp.w	r11,1
800033e0:	c0 d0       	breq	800033fa <gpio_enable_module_pin+0x26>
800033e2:	c0 63       	brcs	800033ee <gpio_enable_module_pin+0x1a>
800033e4:	58 2b       	cp.w	r11,2
800033e6:	c1 00       	breq	80003406 <gpio_enable_module_pin+0x32>
800033e8:	58 3b       	cp.w	r11,3
800033ea:	c1 40       	breq	80003412 <gpio_enable_module_pin+0x3e>
800033ec:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800033ee:	30 19       	mov	r9,1
800033f0:	f2 0c 09 49 	lsl	r9,r9,r12
800033f4:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800033f6:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800033f8:	c1 28       	rjmp	8000341c <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800033fa:	30 19       	mov	r9,1
800033fc:	f2 0c 09 49 	lsl	r9,r9,r12
80003400:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003402:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003404:	c0 c8       	rjmp	8000341c <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003406:	30 19       	mov	r9,1
80003408:	f2 0c 09 49 	lsl	r9,r9,r12
8000340c:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000340e:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003410:	c0 68       	rjmp	8000341c <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003412:	30 19       	mov	r9,1
80003414:	f2 0c 09 49 	lsl	r9,r9,r12
80003418:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000341a:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000341c:	30 19       	mov	r9,1
8000341e:	f2 0c 09 4c 	lsl	r12,r9,r12
80003422:	91 2c       	st.w	r8[0x8],r12
80003424:	5e fd       	retal	0
80003426:	d7 03       	nop

80003428 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80003428:	d4 21       	pushm	r4-r7,lr
8000342a:	18 97       	mov	r7,r12
8000342c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000342e:	58 0b       	cp.w	r11,0
80003430:	c0 31       	brne	80003436 <gpio_enable_module+0xe>
80003432:	30 05       	mov	r5,0
80003434:	c0 d8       	rjmp	8000344e <gpio_enable_module+0x26>
80003436:	30 06       	mov	r6,0
80003438:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000343a:	6e 1b       	ld.w	r11,r7[0x4]
8000343c:	6e 0c       	ld.w	r12,r7[0x0]
8000343e:	f0 1f 00 06 	mcall	80003454 <gpio_enable_module+0x2c>
80003442:	18 45       	or	r5,r12
		gpiomap++;
80003444:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80003446:	2f f6       	sub	r6,-1
80003448:	0c 34       	cp.w	r4,r6
8000344a:	fe 9b ff f8 	brhi	8000343a <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000344e:	0a 9c       	mov	r12,r5
80003450:	d8 22       	popm	r4-r7,pc
80003452:	00 00       	add	r0,r0
80003454:	80 00       	ld.sh	r0,r0[0x0]
80003456:	33 d4       	mov	r4,61

80003458 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003458:	f8 08 16 05 	lsr	r8,r12,0x5
8000345c:	a9 68       	lsl	r8,0x8
8000345e:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80003462:	30 19       	mov	r9,1
80003464:	f2 0c 09 4c 	lsl	r12,r9,r12
80003468:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
8000346c:	91 1c       	st.w	r8[0x4],r12
}
8000346e:	5e fc       	retal	r12

80003470 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003470:	f8 08 16 05 	lsr	r8,r12,0x5
80003474:	a9 68       	lsl	r8,0x8
80003476:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
8000347a:	71 88       	ld.w	r8,r8[0x60]
8000347c:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80003480:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80003484:	5e fc       	retal	r12

80003486 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003486:	f8 08 16 05 	lsr	r8,r12,0x5
8000348a:	a9 68       	lsl	r8,0x8
8000348c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003490:	30 19       	mov	r9,1
80003492:	f2 0c 09 4c 	lsl	r12,r9,r12
80003496:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000349a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000349e:	91 1c       	st.w	r8[0x4],r12
}
800034a0:	5e fc       	retal	r12

800034a2 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800034a2:	f8 08 16 05 	lsr	r8,r12,0x5
800034a6:	a9 68       	lsl	r8,0x8
800034a8:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
800034ac:	30 19       	mov	r9,1
800034ae:	f2 0c 09 4c 	lsl	r12,r9,r12
800034b2:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
800034b6:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
800034ba:	91 1c       	st.w	r8[0x4],r12
}
800034bc:	5e fc       	retal	r12

800034be <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800034be:	f8 08 16 05 	lsr	r8,r12,0x5
800034c2:	a9 68       	lsl	r8,0x8
800034c4:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
800034c8:	30 19       	mov	r9,1
800034ca:	f2 0c 09 4c 	lsl	r12,r9,r12
800034ce:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
800034d2:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
800034d6:	91 1c       	st.w	r8[0x4],r12
}
800034d8:	5e fc       	retal	r12

800034da <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800034da:	c0 08       	rjmp	800034da <_unhandled_interrupt>

800034dc <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800034dc:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800034e0:	49 99       	lddpc	r9,80003544 <INTC_register_interrupt+0x68>
800034e2:	f2 08 00 39 	add	r9,r9,r8<<0x3
800034e6:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800034ea:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800034ec:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800034f0:	58 0a       	cp.w	r10,0
800034f2:	c0 91       	brne	80003504 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800034f4:	49 59       	lddpc	r9,80003548 <INTC_register_interrupt+0x6c>
800034f6:	49 6a       	lddpc	r10,8000354c <INTC_register_interrupt+0x70>
800034f8:	12 1a       	sub	r10,r9
800034fa:	fe 79 08 00 	mov	r9,-63488
800034fe:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003502:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003504:	58 1a       	cp.w	r10,1
80003506:	c0 a1       	brne	8000351a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003508:	49 09       	lddpc	r9,80003548 <INTC_register_interrupt+0x6c>
8000350a:	49 2a       	lddpc	r10,80003550 <INTC_register_interrupt+0x74>
8000350c:	12 1a       	sub	r10,r9
8000350e:	bf aa       	sbr	r10,0x1e
80003510:	fe 79 08 00 	mov	r9,-63488
80003514:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003518:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000351a:	58 2a       	cp.w	r10,2
8000351c:	c0 a1       	brne	80003530 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000351e:	48 b9       	lddpc	r9,80003548 <INTC_register_interrupt+0x6c>
80003520:	48 da       	lddpc	r10,80003554 <INTC_register_interrupt+0x78>
80003522:	12 1a       	sub	r10,r9
80003524:	bf ba       	sbr	r10,0x1f
80003526:	fe 79 08 00 	mov	r9,-63488
8000352a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000352e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80003530:	48 69       	lddpc	r9,80003548 <INTC_register_interrupt+0x6c>
80003532:	48 aa       	lddpc	r10,80003558 <INTC_register_interrupt+0x7c>
80003534:	12 1a       	sub	r10,r9
80003536:	ea 1a c0 00 	orh	r10,0xc000
8000353a:	fe 79 08 00 	mov	r9,-63488
8000353e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003542:	5e fc       	retal	r12
80003544:	80 00       	ld.sh	r0,r0[0x0]
80003546:	a5 a8       	sbr	r8,0x4
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	a0 00       	st.h	r0[0x0],r0
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	a1 04       	ld.d	r4,r0
80003550:	80 00       	ld.sh	r0,r0[0x0]
80003552:	a1 12       	ld.d	r2,--r0
80003554:	80 00       	ld.sh	r0,r0[0x0]
80003556:	a1 20       	st.d	r0++,r0
80003558:	80 00       	ld.sh	r0,r0[0x0]
8000355a:	a1 2e       	st.d	r0++,lr

8000355c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
8000355c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000355e:	49 18       	lddpc	r8,800035a0 <INTC_init_interrupts+0x44>
80003560:	e3 b8 00 01 	mtsr	0x4,r8
80003564:	49 0e       	lddpc	lr,800035a4 <INTC_init_interrupts+0x48>
80003566:	30 07       	mov	r7,0
80003568:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000356a:	49 0c       	lddpc	r12,800035a8 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000356c:	49 05       	lddpc	r5,800035ac <INTC_init_interrupts+0x50>
8000356e:	10 15       	sub	r5,r8
80003570:	fe 76 08 00 	mov	r6,-63488
80003574:	c1 08       	rjmp	80003594 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003576:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80003578:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000357a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000357c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80003580:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003582:	10 3a       	cp.w	r10,r8
80003584:	fe 9b ff fc 	brhi	8000357c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003588:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000358c:	2f f7       	sub	r7,-1
8000358e:	2f 8e       	sub	lr,-8
80003590:	59 47       	cp.w	r7,20
80003592:	c0 50       	breq	8000359c <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003594:	7c 08       	ld.w	r8,lr[0x0]
80003596:	58 08       	cp.w	r8,0
80003598:	ce f1       	brne	80003576 <INTC_init_interrupts+0x1a>
8000359a:	cf 7b       	rjmp	80003588 <INTC_init_interrupts+0x2c>
8000359c:	d8 22       	popm	r4-r7,pc
8000359e:	00 00       	add	r0,r0
800035a0:	80 00       	ld.sh	r0,r0[0x0]
800035a2:	a0 00       	st.h	r0[0x0],r0
800035a4:	80 00       	ld.sh	r0,r0[0x0]
800035a6:	a5 a8       	sbr	r8,0x4
800035a8:	80 00       	ld.sh	r0,r0[0x0]
800035aa:	34 da       	mov	r10,77
800035ac:	80 00       	ld.sh	r0,r0[0x0]
800035ae:	a1 04       	ld.d	r4,r0

800035b0 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800035b0:	fe 78 08 00 	mov	r8,-63488
800035b4:	e0 69 00 83 	mov	r9,131
800035b8:	f2 0c 01 0c 	sub	r12,r9,r12
800035bc:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800035c0:	f2 ca ff c0 	sub	r10,r9,-64
800035c4:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800035c8:	58 08       	cp.w	r8,0
800035ca:	c0 21       	brne	800035ce <_get_interrupt_handler+0x1e>
800035cc:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800035ce:	f0 08 12 00 	clz	r8,r8
800035d2:	48 5a       	lddpc	r10,800035e4 <_get_interrupt_handler+0x34>
800035d4:	f4 09 00 39 	add	r9,r10,r9<<0x3
800035d8:	f0 08 11 1f 	rsub	r8,r8,31
800035dc:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800035de:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800035e2:	5e fc       	retal	r12
800035e4:	80 00       	ld.sh	r0,r0[0x0]
800035e6:	a5 a8       	sbr	r8,0x4

800035e8 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
800035e8:	30 e8       	mov	r8,14
800035ea:	f0 0c 18 00 	cp.b	r12,r8
800035ee:	e0 88 00 03 	brls	800035f4 <pdca_get_handler+0xc>
800035f2:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
800035f4:	a7 6c       	lsl	r12,0x6
800035f6:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
800035fa:	5e fc       	retal	r12

800035fc <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
800035fc:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800035fe:	f0 1f 00 03 	mcall	80003608 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80003602:	30 28       	mov	r8,2
80003604:	99 58       	st.w	r12[0x14],r8
}
80003606:	d8 02       	popm	pc
80003608:	80 00       	ld.sh	r0,r0[0x0]
8000360a:	35 e8       	mov	r8,94

8000360c <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
8000360c:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000360e:	f0 1f 00 03 	mcall	80003618 <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80003612:	30 28       	mov	r8,2
80003614:	99 88       	st.w	r12[0x20],r8
}
80003616:	d8 02       	popm	pc
80003618:	80 00       	ld.sh	r0,r0[0x0]
8000361a:	35 e8       	mov	r8,94

8000361c <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
8000361c:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000361e:	f0 1f 00 07 	mcall	80003638 <pdca_disable_interrupt_reload_counter_zero+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003622:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003626:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80003628:	30 19       	mov	r9,1
8000362a:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
8000362c:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000362e:	e6 18 00 01 	andh	r8,0x1,COH
80003632:	c0 21       	brne	80003636 <pdca_disable_interrupt_reload_counter_zero+0x1a>
      cpu_irq_enable();
80003634:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003636:	d8 02       	popm	pc
80003638:	80 00       	ld.sh	r0,r0[0x0]
8000363a:	35 e8       	mov	r8,94

8000363c <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
8000363c:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000363e:	f0 1f 00 07 	mcall	80003658 <pdca_disable_interrupt_transfer_complete+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003642:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003646:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80003648:	30 29       	mov	r9,2
8000364a:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
8000364c:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000364e:	e6 18 00 01 	andh	r8,0x1,COH
80003652:	c0 21       	brne	80003656 <pdca_disable_interrupt_transfer_complete+0x1a>
      cpu_irq_enable();
80003654:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003656:	d8 02       	popm	pc
80003658:	80 00       	ld.sh	r0,r0[0x0]
8000365a:	35 e8       	mov	r8,94

8000365c <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
8000365c:	eb cd 40 c0 	pushm	r6-r7,lr
80003660:	16 96       	mov	r6,r11
80003662:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003664:	f0 1f 00 09 	mcall	80003688 <pdca_load_channel+0x2c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003668:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000366c:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
8000366e:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80003670:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80003672:	e0 69 01 00 	mov	r9,256
80003676:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80003678:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000367a:	e6 18 00 01 	andh	r8,0x1,COH
8000367e:	c0 21       	brne	80003682 <pdca_load_channel+0x26>
      cpu_irq_enable();
80003680:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003682:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003686:	00 00       	add	r0,r0
80003688:	80 00       	ld.sh	r0,r0[0x0]
8000368a:	35 e8       	mov	r8,94

8000368c <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
8000368c:	eb cd 40 e0 	pushm	r5-r7,lr
80003690:	18 95       	mov	r5,r12
80003692:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003694:	f0 1f 00 11 	mcall	800036d8 <pdca_init_channel+0x4c>
80003698:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
8000369a:	0a 9c       	mov	r12,r5
8000369c:	f0 1f 00 10 	mcall	800036dc <pdca_init_channel+0x50>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
800036a0:	0a 9c       	mov	r12,r5
800036a2:	f0 1f 00 10 	mcall	800036e0 <pdca_init_channel+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800036a6:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800036aa:	d3 03       	ssrf	0x10
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
800036ac:	6c 09       	ld.w	r9,r6[0x0]
800036ae:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
800036b0:	6c 19       	ld.w	r9,r6[0x4]
800036b2:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
800036b4:	6c 49       	ld.w	r9,r6[0x10]
800036b6:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
800036b8:	6c 29       	ld.w	r9,r6[0x8]
800036ba:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800036bc:	6c 39       	ld.w	r9,r6[0xc]
800036be:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
800036c0:	6c 59       	ld.w	r9,r6[0x14]
800036c2:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800036c4:	e0 69 01 00 	mov	r9,256
800036c8:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
800036ca:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800036cc:	e6 18 00 01 	andh	r8,0x1,COH
800036d0:	c0 21       	brne	800036d4 <pdca_init_channel+0x48>
      cpu_irq_enable();
800036d2:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
800036d4:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800036d8:	80 00       	ld.sh	r0,r0[0x0]
800036da:	35 e8       	mov	r8,94
800036dc:	80 00       	ld.sh	r0,r0[0x0]
800036de:	36 3c       	mov	r12,99
800036e0:	80 00       	ld.sh	r0,r0[0x0]
800036e2:	36 1c       	mov	r12,97

800036e4 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800036e4:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800036e6:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800036ea:	99 a8       	st.w	r12[0x28],r8
}
800036ec:	5e fc       	retal	r12
800036ee:	d7 03       	nop

800036f0 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800036f0:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800036f2:	ec 5b bb 9f 	cp.w	r11,899999
800036f6:	e0 8b 00 04 	brhi	800036fe <pm_enable_osc0_crystal+0xe>
800036fa:	30 4b       	mov	r11,4
800036fc:	c1 38       	rjmp	80003722 <pm_enable_osc0_crystal+0x32>
800036fe:	e0 68 c6 bf 	mov	r8,50879
80003702:	ea 18 00 2d 	orh	r8,0x2d
80003706:	10 3b       	cp.w	r11,r8
80003708:	e0 8b 00 04 	brhi	80003710 <pm_enable_osc0_crystal+0x20>
8000370c:	30 5b       	mov	r11,5
8000370e:	c0 a8       	rjmp	80003722 <pm_enable_osc0_crystal+0x32>
80003710:	e0 68 12 00 	mov	r8,4608
80003714:	ea 18 00 7a 	orh	r8,0x7a
80003718:	10 3b       	cp.w	r11,r8
8000371a:	f9 bb 03 06 	movlo	r11,6
8000371e:	f9 bb 02 07 	movhs	r11,7
80003722:	f0 1f 00 02 	mcall	80003728 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80003726:	d8 02       	popm	pc
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	36 e4       	mov	r4,110

8000372c <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
8000372c:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
8000372e:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80003732:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80003734:	78 08       	ld.w	r8,r12[0x0]
80003736:	a3 a8       	sbr	r8,0x2
80003738:	99 08       	st.w	r12[0x0],r8
}
8000373a:	5e fc       	retal	r12

8000373c <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
8000373c:	79 58       	ld.w	r8,r12[0x54]
8000373e:	e2 18 00 80 	andl	r8,0x80,COH
80003742:	cf d0       	breq	8000373c <pm_wait_for_clk0_ready>
}
80003744:	5e fc       	retal	r12
80003746:	d7 03       	nop

80003748 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80003748:	eb cd 40 80 	pushm	r7,lr
8000374c:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
8000374e:	f0 1f 00 04 	mcall	8000375c <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80003752:	0e 9c       	mov	r12,r7
80003754:	f0 1f 00 03 	mcall	80003760 <pm_enable_clk0+0x18>
}
80003758:	e3 cd 80 80 	ldm	sp++,r7,pc
8000375c:	80 00       	ld.sh	r0,r0[0x0]
8000375e:	37 2c       	mov	r12,114
80003760:	80 00       	ld.sh	r0,r0[0x0]
80003762:	37 3c       	mov	r12,115

80003764 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003764:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80003766:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000376a:	99 08       	st.w	r12[0x0],r8
}
8000376c:	5e fc       	retal	r12
8000376e:	d7 03       	nop

80003770 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003770:	eb cd 40 c0 	pushm	r6-r7,lr
80003774:	18 97       	mov	r7,r12
80003776:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80003778:	f0 1f 00 06 	mcall	80003790 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
8000377c:	0c 9b       	mov	r11,r6
8000377e:	0e 9c       	mov	r12,r7
80003780:	f0 1f 00 05 	mcall	80003794 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003784:	30 1b       	mov	r11,1
80003786:	0e 9c       	mov	r12,r7
80003788:	f0 1f 00 04 	mcall	80003798 <pm_switch_to_osc0+0x28>
}
8000378c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003790:	80 00       	ld.sh	r0,r0[0x0]
80003792:	36 f0       	mov	r0,111
80003794:	80 00       	ld.sh	r0,r0[0x0]
80003796:	37 48       	mov	r8,116
80003798:	80 00       	ld.sh	r0,r0[0x0]
8000379a:	37 64       	mov	r4,118

8000379c <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
8000379c:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
8000379e:	58 0c       	cp.w	r12,0
800037a0:	c0 40       	breq	800037a8 <pcl_switch_to_osc+0xc>
800037a2:	fe 7c d8 f0 	mov	r12,-10000
800037a6:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
800037a8:	fe 7c 0c 00 	mov	r12,-62464
800037ac:	f0 1f 00 02 	mcall	800037b4 <pcl_switch_to_osc+0x18>
800037b0:	d8 0a       	popm	pc,r12=0
800037b2:	00 00       	add	r0,r0
800037b4:	80 00       	ld.sh	r0,r0[0x0]
800037b6:	37 70       	mov	r0,119

800037b8 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800037b8:	58 0b       	cp.w	r11,0
800037ba:	c1 90       	breq	800037ec <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800037bc:	58 6c       	cp.w	r12,6
800037be:	e0 8b 00 17 	brhi	800037ec <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800037c2:	76 0a       	ld.w	r10,r11[0x0]
800037c4:	fe 78 30 00 	mov	r8,-53248
800037c8:	f8 c9 ff f0 	sub	r9,r12,-16
800037cc:	a5 79       	lsl	r9,0x5
800037ce:	f0 09 00 09 	add	r9,r8,r9
800037d2:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
800037d4:	76 19       	ld.w	r9,r11[0x4]
800037d6:	a5 7c       	lsl	r12,0x5
800037d8:	f0 0c 00 0c 	add	r12,r8,r12
800037dc:	f8 c8 fd fc 	sub	r8,r12,-516
800037e0:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
800037e2:	76 28       	ld.w	r8,r11[0x8]
800037e4:	f8 cc fd f8 	sub	r12,r12,-520
800037e8:	99 08       	st.w	r12[0x0],r8
800037ea:	5e fd       	retal	0

  return PWM_SUCCESS;
800037ec:	5e ff       	retal	1

800037ee <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
800037ee:	18 98       	mov	r8,r12
800037f0:	e0 18 ff 80 	andl	r8,0xff80
800037f4:	c0 20       	breq	800037f8 <pwm_start_channels+0xa>
800037f6:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
800037f8:	fe 78 30 00 	mov	r8,-53248
800037fc:	91 1c       	st.w	r8[0x4],r12
800037fe:	5e fd       	retal	0

80003800 <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
80003800:	58 6c       	cp.w	r12,6
80003802:	e0 88 00 03 	brls	80003808 <pwm_async_update_channel+0x8>
80003806:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
80003808:	76 0a       	ld.w	r10,r11[0x0]
8000380a:	fe 78 30 00 	mov	r8,-53248
8000380e:	f8 c9 ff f0 	sub	r9,r12,-16
80003812:	a5 79       	lsl	r9,0x5
80003814:	f0 09 00 09 	add	r9,r8,r9
80003818:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
8000381a:	76 49       	ld.w	r9,r11[0x10]
8000381c:	a5 7c       	lsl	r12,0x5
8000381e:	18 08       	add	r8,r12
80003820:	f0 c8 fd f0 	sub	r8,r8,-528
80003824:	91 09       	st.w	r8[0x0],r9
80003826:	5e fd       	retal	0

80003828 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003828:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
8000382c:	58 0c       	cp.w	r12,0
8000382e:	c0 21       	brne	80003832 <pwm_init+0xa>
80003830:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003832:	e6 18 00 01 	andh	r8,0x1,COH
80003836:	c0 91       	brne	80003848 <pwm_init+0x20>
80003838:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
8000383a:	fe 78 30 00 	mov	r8,-53248
8000383e:	37 f9       	mov	r9,127
80003840:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003842:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003844:	d5 03       	csrf	0x10
80003846:	c0 68       	rjmp	80003852 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003848:	fe 78 30 00 	mov	r8,-53248
8000384c:	37 f9       	mov	r9,127
8000384e:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003850:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80003852:	78 08       	ld.w	r8,r12[0x0]
80003854:	78 39       	ld.w	r9,r12[0xc]
80003856:	a9 69       	lsl	r9,0x8
80003858:	f3 e8 11 09 	or	r9,r9,r8<<0x10
8000385c:	78 18       	ld.w	r8,r12[0x4]
8000385e:	10 49       	or	r9,r8
80003860:	78 28       	ld.w	r8,r12[0x8]
80003862:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80003866:	fe 78 30 00 	mov	r8,-53248
8000386a:	91 09       	st.w	r8[0x0],r9
8000386c:	5e fd       	retal	0

8000386e <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
8000386e:	f8 c8 00 01 	sub	r8,r12,1
80003872:	f0 0b 00 0b 	add	r11,r8,r11
80003876:	f6 0c 0d 0a 	divu	r10,r11,r12
8000387a:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
8000387c:	f4 c8 00 01 	sub	r8,r10,1
80003880:	e0 48 00 fe 	cp.w	r8,254
80003884:	e0 88 00 03 	brls	8000388a <getBaudDiv+0x1c>
80003888:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
8000388a:	5c 8c       	casts.h	r12
}
8000388c:	5e fc       	retal	r12

8000388e <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
8000388e:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003892:	30 18       	mov	r8,1
80003894:	f0 09 18 00 	cp.b	r9,r8
80003898:	e0 88 00 04 	brls	800038a0 <spi_initMaster+0x12>
8000389c:	30 2c       	mov	r12,2
8000389e:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800038a0:	e0 68 00 80 	mov	r8,128
800038a4:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
800038a6:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
800038a8:	30 19       	mov	r9,1
800038aa:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
800038ae:	f7 39 00 0d 	ld.ub	r9,r11[13]
800038b2:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
800038b6:	30 09       	mov	r9,0
800038b8:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
800038bc:	30 fa       	mov	r10,15
800038be:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
800038c2:	99 18       	st.w	r12[0x4],r8
800038c4:	5e f9       	retal	r9

800038c6 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800038c6:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800038c8:	30 18       	mov	r8,1
800038ca:	f0 0b 18 00 	cp.b	r11,r8
800038ce:	5f be       	srhi	lr
800038d0:	f0 0a 18 00 	cp.b	r10,r8
800038d4:	5f b8       	srhi	r8
800038d6:	fd e8 10 08 	or	r8,lr,r8
800038da:	c0 30       	breq	800038e0 <spi_selectionMode+0x1a>
800038dc:	30 2c       	mov	r12,2
800038de:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800038e0:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800038e2:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800038e6:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800038ea:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800038ee:	99 18       	st.w	r12[0x4],r8
800038f0:	d8 0a       	popm	pc,r12=0

800038f2 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800038f2:	78 18       	ld.w	r8,r12[0x4]
800038f4:	ea 18 00 0f 	orh	r8,0xf
800038f8:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800038fa:	78 18       	ld.w	r8,r12[0x4]
800038fc:	e2 18 00 04 	andl	r8,0x4,COH
80003900:	c0 f0       	breq	8000391e <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80003902:	30 e8       	mov	r8,14
80003904:	f0 0b 18 00 	cp.b	r11,r8
80003908:	e0 8b 00 19 	brhi	8000393a <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
8000390c:	78 18       	ld.w	r8,r12[0x4]
8000390e:	b1 6b       	lsl	r11,0x10
80003910:	ea 1b ff f0 	orh	r11,0xfff0
80003914:	e8 1b ff ff 	orl	r11,0xffff
80003918:	10 6b       	and	r11,r8
8000391a:	99 1b       	st.w	r12[0x4],r11
8000391c:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
8000391e:	30 38       	mov	r8,3
80003920:	f0 0b 18 00 	cp.b	r11,r8
80003924:	e0 8b 00 0b 	brhi	8000393a <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80003928:	78 18       	ld.w	r8,r12[0x4]
8000392a:	2f 0b       	sub	r11,-16
8000392c:	30 19       	mov	r9,1
8000392e:	f2 0b 09 4b 	lsl	r11,r9,r11
80003932:	5c db       	com	r11
80003934:	10 6b       	and	r11,r8
80003936:	99 1b       	st.w	r12[0x4],r11
80003938:	5e fd       	retal	0
8000393a:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000393c:	5e fc       	retal	r12

8000393e <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000393e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80003942:	c0 58       	rjmp	8000394c <spi_unselectChip+0xe>
		if (!timeout--) {
80003944:	58 08       	cp.w	r8,0
80003946:	c0 21       	brne	8000394a <spi_unselectChip+0xc>
80003948:	5e ff       	retal	1
8000394a:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000394c:	78 49       	ld.w	r9,r12[0x10]
8000394e:	e2 19 02 00 	andl	r9,0x200,COH
80003952:	cf 90       	breq	80003944 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003954:	78 18       	ld.w	r8,r12[0x4]
80003956:	ea 18 00 0f 	orh	r8,0xf
8000395a:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000395c:	fc 18 01 00 	movh	r8,0x100
80003960:	99 08       	st.w	r12[0x0],r8
80003962:	5e fd       	retal	0

80003964 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80003964:	eb cd 40 f8 	pushm	r3-r7,lr
80003968:	18 95       	mov	r5,r12
8000396a:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000396c:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003970:	30 38       	mov	r8,3
80003972:	f0 06 18 00 	cp.b	r6,r8
80003976:	e0 8b 00 4d 	brhi	80003a10 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000397a:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000397e:	30 18       	mov	r8,1
80003980:	f0 04 18 00 	cp.b	r4,r8
80003984:	e0 8b 00 46 	brhi	80003a10 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003988:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000398c:	30 78       	mov	r8,7
8000398e:	f0 03 18 00 	cp.b	r3,r8
80003992:	e0 88 00 3f 	brls	80003a10 <spi_setupChipReg+0xac>
80003996:	31 08       	mov	r8,16
80003998:	f0 03 18 00 	cp.b	r3,r8
8000399c:	e0 8b 00 3a 	brhi	80003a10 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800039a0:	14 9b       	mov	r11,r10
800039a2:	6e 1c       	ld.w	r12,r7[0x4]
800039a4:	f0 1f 00 1d 	mcall	80003a18 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800039a8:	c3 45       	brlt	80003a10 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800039aa:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800039ac:	ec 09 16 01 	lsr	r9,r6,0x1
800039b0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800039b4:	ec 16 00 01 	eorl	r6,0x1
800039b8:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800039bc:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800039c0:	20 83       	sub	r3,8
800039c2:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800039c6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800039ca:	ef 39 00 09 	ld.ub	r9,r7[9]
800039ce:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800039d2:	ef 39 00 0a 	ld.ub	r9,r7[10]
800039d6:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800039da:	0f 89       	ld.ub	r9,r7[0x0]
800039dc:	30 1a       	mov	r10,1
800039de:	f4 09 18 00 	cp.b	r9,r10
800039e2:	c0 e0       	breq	800039fe <spi_setupChipReg+0x9a>
800039e4:	c0 a3       	brcs	800039f8 <spi_setupChipReg+0x94>
800039e6:	30 2a       	mov	r10,2
800039e8:	f4 09 18 00 	cp.b	r9,r10
800039ec:	c0 c0       	breq	80003a04 <spi_setupChipReg+0xa0>
800039ee:	30 3a       	mov	r10,3
800039f0:	f4 09 18 00 	cp.b	r9,r10
800039f4:	c0 e1       	brne	80003a10 <spi_setupChipReg+0xac>
800039f6:	c0 a8       	rjmp	80003a0a <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800039f8:	8b c8       	st.w	r5[0x30],r8
800039fa:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800039fe:	8b d8       	st.w	r5[0x34],r8
80003a00:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003a04:	8b e8       	st.w	r5[0x38],r8
80003a06:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003a0a:	8b f8       	st.w	r5[0x3c],r8
80003a0c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003a10:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003a12:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003a16:	00 00       	add	r0,r0
80003a18:	80 00       	ld.sh	r0,r0[0x0]
80003a1a:	38 6e       	mov	lr,-122

80003a1c <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80003a1c:	30 18       	mov	r8,1
80003a1e:	99 08       	st.w	r12[0x0],r8
}
80003a20:	5e fc       	retal	r12

80003a22 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003a22:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003a26:	c0 58       	rjmp	80003a30 <spi_write+0xe>
		if (!timeout--) {
80003a28:	58 08       	cp.w	r8,0
80003a2a:	c0 21       	brne	80003a2e <spi_write+0xc>
80003a2c:	5e ff       	retal	1
80003a2e:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003a30:	78 49       	ld.w	r9,r12[0x10]
80003a32:	e2 19 00 02 	andl	r9,0x2,COH
80003a36:	cf 90       	breq	80003a28 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003a38:	5c 7b       	castu.h	r11
80003a3a:	99 3b       	st.w	r12[0xc],r11
80003a3c:	5e fd       	retal	0

80003a3e <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80003a3e:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003a42:	c0 58       	rjmp	80003a4c <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003a44:	58 08       	cp.w	r8,0
80003a46:	c0 21       	brne	80003a4a <spi_read+0xc>
80003a48:	5e ff       	retal	1
80003a4a:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003a4c:	78 49       	ld.w	r9,r12[0x10]
80003a4e:	e2 19 02 01 	andl	r9,0x201,COH
80003a52:	e0 49 02 01 	cp.w	r9,513
80003a56:	cf 71       	brne	80003a44 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003a58:	78 28       	ld.w	r8,r12[0x8]
80003a5a:	b6 08       	st.h	r11[0x0],r8
80003a5c:	5e fd       	retal	0

80003a5e <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80003a5e:	76 09       	ld.w	r9,r11[0x0]
80003a60:	58 29       	cp.w	r9,2
80003a62:	e0 88 00 03 	brls	80003a68 <tc_init_waveform+0xa>
80003a66:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80003a68:	76 18       	ld.w	r8,r11[0x4]
80003a6a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80003a6e:	af ba       	sbr	r10,0xf
80003a70:	10 9b       	mov	r11,r8
80003a72:	e6 1b c0 00 	andh	r11,0xc000,COH
80003a76:	16 4a       	or	r10,r11
80003a78:	10 9b       	mov	r11,r8
80003a7a:	e6 1b 30 00 	andh	r11,0x3000,COH
80003a7e:	16 4a       	or	r10,r11
80003a80:	10 9b       	mov	r11,r8
80003a82:	e6 1b 0c 00 	andh	r11,0xc00,COH
80003a86:	16 4a       	or	r10,r11
80003a88:	10 9b       	mov	r11,r8
80003a8a:	e6 1b 03 00 	andh	r11,0x300,COH
80003a8e:	16 4a       	or	r10,r11
80003a90:	10 9b       	mov	r11,r8
80003a92:	e6 1b 00 c0 	andh	r11,0xc0,COH
80003a96:	16 4a       	or	r10,r11
80003a98:	10 9b       	mov	r11,r8
80003a9a:	e6 1b 00 30 	andh	r11,0x30,COH
80003a9e:	16 4a       	or	r10,r11
80003aa0:	10 9b       	mov	r11,r8
80003aa2:	e6 1b 00 0c 	andh	r11,0xc,COH
80003aa6:	16 4a       	or	r10,r11
80003aa8:	10 9b       	mov	r11,r8
80003aaa:	e6 1b 00 03 	andh	r11,0x3,COH
80003aae:	16 4a       	or	r10,r11
80003ab0:	10 9b       	mov	r11,r8
80003ab2:	e2 1b 60 00 	andl	r11,0x6000,COH
80003ab6:	16 4a       	or	r10,r11
80003ab8:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80003abc:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80003ac0:	10 9b       	mov	r11,r8
80003ac2:	e2 1b 0c 00 	andl	r11,0xc00,COH
80003ac6:	16 4a       	or	r10,r11
80003ac8:	10 9b       	mov	r11,r8
80003aca:	e2 1b 03 00 	andl	r11,0x300,COH
80003ace:	16 4a       	or	r10,r11
80003ad0:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80003ad4:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80003ad8:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80003adc:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80003ae0:	10 9b       	mov	r11,r8
80003ae2:	e2 1b 00 30 	andl	r11,0x30,COH
80003ae6:	16 4a       	or	r10,r11
80003ae8:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003aec:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80003af0:	a5 69       	lsl	r9,0x4
80003af2:	2f f9       	sub	r9,-1
80003af4:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003af8:	5e fd       	retal	0

80003afa <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003afa:	58 2b       	cp.w	r11,2
80003afc:	e0 88 00 03 	brls	80003b02 <tc_start+0x8>
80003b00:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80003b02:	a7 6b       	lsl	r11,0x6
80003b04:	16 0c       	add	r12,r11
80003b06:	30 58       	mov	r8,5
80003b08:	99 08       	st.w	r12[0x0],r8
80003b0a:	5e fd       	retal	0

80003b0c <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003b0c:	58 2b       	cp.w	r11,2
80003b0e:	e0 88 00 03 	brls	80003b14 <tc_read_sr+0x8>
80003b12:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80003b14:	a7 6b       	lsl	r11,0x6
80003b16:	2e 0b       	sub	r11,-32
80003b18:	16 0c       	add	r12,r11
80003b1a:	78 0c       	ld.w	r12,r12[0x0]
}
80003b1c:	5e fc       	retal	r12

80003b1e <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003b1e:	58 2b       	cp.w	r11,2
80003b20:	e0 88 00 03 	brls	80003b26 <tc_write_rc+0x8>
80003b24:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003b26:	f6 08 15 04 	lsl	r8,r11,0x4
80003b2a:	2f f8       	sub	r8,-1
80003b2c:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80003b30:	e2 18 80 00 	andl	r8,0x8000,COH
80003b34:	c0 c0       	breq	80003b4c <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003b36:	a7 6b       	lsl	r11,0x6
80003b38:	16 0c       	add	r12,r11
80003b3a:	2e 4c       	sub	r12,-28
80003b3c:	78 08       	ld.w	r8,r12[0x0]
80003b3e:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80003b42:	e0 18 00 00 	andl	r8,0x0
80003b46:	f3 e8 10 08 	or	r8,r9,r8
80003b4a:	99 08       	st.w	r12[0x0],r8

  return value;
80003b4c:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80003b50:	5e fc       	retal	r12

80003b52 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80003b52:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003b56:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003b5a:	58 2b       	cp.w	r11,2
80003b5c:	e0 88 00 04 	brls	80003b64 <tc_configure_interrupts+0x12>
80003b60:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80003b64:	ee 19 00 01 	eorh	r9,0x1
80003b68:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80003b6c:	74 08       	ld.w	r8,r10[0x0]
80003b6e:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80003b72:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003b76:	a7 6e       	lsl	lr,0x6
80003b78:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80003b7c:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80003b80:	0e 4e       	or	lr,r7
80003b82:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80003b86:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003b8a:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80003b8e:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80003b92:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80003b96:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003b9a:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80003b9e:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80003ba2:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003ba6:	fd e8 10 18 	or	r8,lr,r8<<0x1
80003baa:	f6 0e 15 06 	lsl	lr,r11,0x6
80003bae:	f8 0e 00 0e 	add	lr,r12,lr
80003bb2:	2d ce       	sub	lr,-36
80003bb4:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003bb6:	58 09       	cp.w	r9,0
80003bb8:	c0 20       	breq	80003bbc <tc_configure_interrupts+0x6a>
80003bba:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003bbc:	74 08       	ld.w	r8,r10[0x0]
80003bbe:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80003bc2:	e0 65 00 80 	mov	r5,128
80003bc6:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80003bca:	74 08       	ld.w	r8,r10[0x0]
80003bcc:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80003bd0:	f9 b4 00 40 	moveq	r4,64
80003bd4:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80003bd8:	74 08       	ld.w	r8,r10[0x0]
80003bda:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80003bde:	f9 b3 00 20 	moveq	r3,32
80003be2:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80003be6:	74 08       	ld.w	r8,r10[0x0]
80003be8:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80003bec:	f9 b2 00 10 	moveq	r2,16
80003bf0:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80003bf4:	74 08       	ld.w	r8,r10[0x0]
80003bf6:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003bfa:	f9 b6 00 08 	moveq	r6,8
80003bfe:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80003c02:	74 08       	ld.w	r8,r10[0x0]
80003c04:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003c08:	f9 b7 00 04 	moveq	r7,4
80003c0c:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80003c10:	74 08       	ld.w	r8,r10[0x0]
80003c12:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003c16:	f9 be 00 02 	moveq	lr,2
80003c1a:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003c1e:	74 08       	ld.w	r8,r10[0x0]
80003c20:	ec 18 00 01 	eorl	r8,0x1
80003c24:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c28:	eb e8 10 08 	or	r8,r5,r8
80003c2c:	08 48       	or	r8,r4
80003c2e:	06 48       	or	r8,r3
80003c30:	04 48       	or	r8,r2
80003c32:	0c 48       	or	r8,r6
80003c34:	0e 48       	or	r8,r7
80003c36:	1c 48       	or	r8,lr
80003c38:	f6 0a 15 06 	lsl	r10,r11,0x6
80003c3c:	f8 0a 00 0a 	add	r10,r12,r10
80003c40:	2d 8a       	sub	r10,-40
80003c42:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80003c44:	a7 6b       	lsl	r11,0x6
80003c46:	2e 0b       	sub	r11,-32
80003c48:	16 0c       	add	r12,r11
80003c4a:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003c4c:	58 09       	cp.w	r9,0
80003c4e:	c0 31       	brne	80003c54 <tc_configure_interrupts+0x102>
80003c50:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003c54:	d5 03       	csrf	0x10
80003c56:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80003c5a <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003c5a:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003c5c:	f6 08 15 04 	lsl	r8,r11,0x4
80003c60:	14 38       	cp.w	r8,r10
80003c62:	f9 b8 08 10 	movls	r8,16
80003c66:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003c6a:	f0 0b 02 4b 	mul	r11,r8,r11
80003c6e:	f6 09 16 01 	lsr	r9,r11,0x1
80003c72:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003c76:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003c7a:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003c7e:	f2 cb 00 01 	sub	r11,r9,1
80003c82:	e0 4b ff fe 	cp.w	r11,65534
80003c86:	e0 88 00 03 	brls	80003c8c <usart_set_async_baudrate+0x32>
80003c8a:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003c8c:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003c8e:	e8 6e 00 00 	mov	lr,524288
80003c92:	59 08       	cp.w	r8,16
80003c94:	fc 08 17 10 	movne	r8,lr
80003c98:	f9 b8 00 00 	moveq	r8,0
80003c9c:	e4 1b ff f7 	andh	r11,0xfff7
80003ca0:	e0 1b fe cf 	andl	r11,0xfecf
80003ca4:	16 48       	or	r8,r11
80003ca6:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003ca8:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003cac:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003cb0:	99 89       	st.w	r12[0x20],r9
80003cb2:	d8 0a       	popm	pc,r12=0

80003cb4 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80003cb4:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80003cb6:	e2 18 00 02 	andl	r8,0x2,COH
80003cba:	c0 31       	brne	80003cc0 <usart_write_char+0xc>
80003cbc:	30 2c       	mov	r12,2
80003cbe:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80003cc0:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003cc4:	99 7b       	st.w	r12[0x1c],r11
80003cc6:	5e fd       	retal	0

80003cc8 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80003cc8:	eb cd 40 e0 	pushm	r5-r7,lr
80003ccc:	18 96       	mov	r6,r12
80003cce:	16 95       	mov	r5,r11
80003cd0:	e0 67 27 0f 	mov	r7,9999
80003cd4:	c0 68       	rjmp	80003ce0 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80003cd6:	58 07       	cp.w	r7,0
80003cd8:	c0 31       	brne	80003cde <usart_putchar+0x16>
80003cda:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80003cde:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80003ce0:	0a 9b       	mov	r11,r5
80003ce2:	0c 9c       	mov	r12,r6
80003ce4:	f0 1f 00 03 	mcall	80003cf0 <usart_putchar+0x28>
80003ce8:	cf 71       	brne	80003cd6 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80003cea:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003cee:	00 00       	add	r0,r0
80003cf0:	80 00       	ld.sh	r0,r0[0x0]
80003cf2:	3c b4       	mov	r4,-53

80003cf4 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80003cf4:	eb cd 40 c0 	pushm	r6-r7,lr
80003cf8:	18 96       	mov	r6,r12
80003cfa:	16 97       	mov	r7,r11
  while (*string != '\0')
80003cfc:	17 8b       	ld.ub	r11,r11[0x0]
80003cfe:	58 0b       	cp.w	r11,0
80003d00:	c0 80       	breq	80003d10 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80003d02:	2f f7       	sub	r7,-1
80003d04:	0c 9c       	mov	r12,r6
80003d06:	f0 1f 00 04 	mcall	80003d14 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80003d0a:	0f 8b       	ld.ub	r11,r7[0x0]
80003d0c:	58 0b       	cp.w	r11,0
80003d0e:	cf a1       	brne	80003d02 <usart_write_line+0xe>
80003d10:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003d14:	80 00       	ld.sh	r0,r0[0x0]
80003d16:	3c c8       	mov	r8,-52

80003d18 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003d18:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003d1c:	e6 18 00 01 	andh	r8,0x1,COH
80003d20:	c0 71       	brne	80003d2e <usart_reset+0x16>
80003d22:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003d24:	3f f8       	mov	r8,-1
80003d26:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003d28:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003d2a:	d5 03       	csrf	0x10
80003d2c:	c0 48       	rjmp	80003d34 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80003d2e:	3f f8       	mov	r8,-1
80003d30:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003d32:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003d34:	30 08       	mov	r8,0
80003d36:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003d38:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003d3a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003d3c:	ea 68 61 0c 	mov	r8,680204
80003d40:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003d42:	5e fc       	retal	r12

80003d44 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003d44:	eb cd 40 e0 	pushm	r5-r7,lr
80003d48:	18 96       	mov	r6,r12
80003d4a:	16 97       	mov	r7,r11
80003d4c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80003d4e:	f0 1f 00 2f 	mcall	80003e08 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80003d52:	58 07       	cp.w	r7,0
80003d54:	c5 80       	breq	80003e04 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003d56:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003d58:	30 49       	mov	r9,4
80003d5a:	f2 08 18 00 	cp.b	r8,r9
80003d5e:	e0 88 00 53 	brls	80003e04 <usart_init_rs232+0xc0>
80003d62:	30 99       	mov	r9,9
80003d64:	f2 08 18 00 	cp.b	r8,r9
80003d68:	e0 8b 00 4e 	brhi	80003e04 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003d6c:	0f d9       	ld.ub	r9,r7[0x5]
80003d6e:	30 78       	mov	r8,7
80003d70:	f0 09 18 00 	cp.b	r9,r8
80003d74:	e0 8b 00 48 	brhi	80003e04 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003d78:	8e 39       	ld.sh	r9,r7[0x6]
80003d7a:	e0 68 01 01 	mov	r8,257
80003d7e:	f0 09 19 00 	cp.h	r9,r8
80003d82:	e0 8b 00 41 	brhi	80003e04 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003d86:	ef 39 00 08 	ld.ub	r9,r7[8]
80003d8a:	30 38       	mov	r8,3
80003d8c:	f0 09 18 00 	cp.b	r9,r8
80003d90:	e0 8b 00 3a 	brhi	80003e04 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003d94:	0a 9a       	mov	r10,r5
80003d96:	6e 0b       	ld.w	r11,r7[0x0]
80003d98:	0c 9c       	mov	r12,r6
80003d9a:	f0 1f 00 1d 	mcall	80003e0c <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003d9e:	58 1c       	cp.w	r12,1
80003da0:	c3 20       	breq	80003e04 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80003da2:	0f c8       	ld.ub	r8,r7[0x4]
80003da4:	30 99       	mov	r9,9
80003da6:	f2 08 18 00 	cp.b	r8,r9
80003daa:	c0 51       	brne	80003db4 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80003dac:	6c 18       	ld.w	r8,r6[0x4]
80003dae:	b1 b8       	sbr	r8,0x11
80003db0:	8d 18       	st.w	r6[0x4],r8
80003db2:	c0 68       	rjmp	80003dbe <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80003db4:	6c 19       	ld.w	r9,r6[0x4]
80003db6:	20 58       	sub	r8,5
80003db8:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80003dbc:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80003dbe:	6c 19       	ld.w	r9,r6[0x4]
80003dc0:	ef 3a 00 08 	ld.ub	r10,r7[8]
80003dc4:	0f d8       	ld.ub	r8,r7[0x5]
80003dc6:	a9 78       	lsl	r8,0x9
80003dc8:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80003dcc:	12 48       	or	r8,r9
80003dce:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80003dd0:	8e 38       	ld.sh	r8,r7[0x6]
80003dd2:	30 29       	mov	r9,2
80003dd4:	f2 08 19 00 	cp.h	r8,r9
80003dd8:	e0 88 00 09 	brls	80003dea <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80003ddc:	6c 18       	ld.w	r8,r6[0x4]
80003dde:	ad b8       	sbr	r8,0xd
80003de0:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80003de2:	8e b8       	ld.uh	r8,r7[0x6]
80003de4:	20 28       	sub	r8,2
80003de6:	8d a8       	st.w	r6[0x28],r8
80003de8:	c0 68       	rjmp	80003df4 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80003dea:	6c 19       	ld.w	r9,r6[0x4]
80003dec:	5c 78       	castu.h	r8
80003dee:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80003df2:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80003df4:	6c 18       	ld.w	r8,r6[0x4]
80003df6:	e0 18 ff f0 	andl	r8,0xfff0
80003dfa:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80003dfc:	35 08       	mov	r8,80
80003dfe:	8d 08       	st.w	r6[0x0],r8
80003e00:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003e04:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003e08:	80 00       	ld.sh	r0,r0[0x0]
80003e0a:	3d 18       	mov	r8,-47
80003e0c:	80 00       	ld.sh	r0,r0[0x0]
80003e0e:	3c 5a       	mov	r10,-59

80003e10 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003e10:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003e14:	fe c0 9e 14 	sub	r0,pc,-25068

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003e18:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003e1c:	d5 53       	csrf	0x15
  cp      r0, r1
80003e1e:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003e20:	e0 61 05 38 	mov	r1,1336
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003e24:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003e26:	c0 72       	brcc	80003e34 <idata_load_loop_end>
  cp      r0, r1
80003e28:	fe c2 8c 88 	sub	r2,pc,-29560

80003e2c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003e2c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80003e2e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80003e30:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80003e32:	cf d3       	brcs	80003e2c <idata_load_loop>

80003e34 <idata_load_loop_end>:
  mov     r2, 0
80003e34:	e0 60 05 38 	mov	r0,1336
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003e38:	e0 61 0a e8 	mov	r1,2792
  cp      r0, r1
  brlo    udata_clear_loop
80003e3c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003e3e:	c0 62       	brcc	80003e4a <udata_clear_loop_end>
80003e40:	30 02       	mov	r2,0
80003e42:	30 03       	mov	r3,0

80003e44 <udata_clear_loop>:
80003e44:	a1 22       	st.d	r0++,r2
80003e46:	02 30       	cp.w	r0,r1
80003e48:	cf e3       	brcs	80003e44 <udata_clear_loop>

80003e4a <udata_clear_loop_end>:
80003e4a:	fe cf fd 8a 	sub	pc,pc,-630
80003e4e:	d7 03       	nop

80003e50 <getClave>:
  INTC_register_interrupt(&pdca_int_handler_SD, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0

}


void getClave(char* clave){
80003e50:	30 08       	mov	r8,0
80003e52:	48 7a       	lddpc	r10,80003e6c <getClave+0x1c>
80003e54:	f0 0a 00 09 	add	r9,r8,r10
		for( int i = 0; i < 6; i++)
		{
			
			clave[i]= ( (U8)(*(ram_buffer + i)));
80003e58:	13 89       	ld.ub	r9,r9[0x0]
80003e5a:	f8 08 0b 09 	st.b	r12[r8],r9

}


void getClave(char* clave){
		for( int i = 0; i < 6; i++)
80003e5e:	2f f8       	sub	r8,-1
80003e60:	58 68       	cp.w	r8,6
80003e62:	cf 91       	brne	80003e54 <getClave+0x4>
		{
			
			clave[i]= ( (U8)(*(ram_buffer + i)));
		}
		clave[7]='\0';
80003e64:	30 08       	mov	r8,0
80003e66:	b8 f8       	st.b	r12[0x7],r8
}
80003e68:	5e fc       	retal	r12
80003e6a:	00 00       	add	r0,r0
80003e6c:	00 00       	add	r0,r0
80003e6e:	08 dc       	st.w	--r4,r12

80003e70 <wait>:

// Software wait
void wait(void)
{
80003e70:	20 1d       	sub	sp,4
	volatile int i;
	for(i = 0 ; i < 5000; i++);
80003e72:	30 08       	mov	r8,0
80003e74:	50 08       	stdsp	sp[0x0],r8
80003e76:	40 08       	lddsp	r8,sp[0x0]
80003e78:	e0 48 13 87 	cp.w	r8,4999
80003e7c:	e0 89 00 0a 	brgt	80003e90 <wait+0x20>
80003e80:	40 08       	lddsp	r8,sp[0x0]
80003e82:	2f f8       	sub	r8,-1
80003e84:	50 08       	stdsp	sp[0x0],r8
80003e86:	40 08       	lddsp	r8,sp[0x0]
80003e88:	e0 48 13 87 	cp.w	r8,4999
80003e8c:	fe 9a ff fa 	brle	80003e80 <wait+0x10>
}
80003e90:	2f fd       	sub	sp,-4
80003e92:	5e fc       	retal	r12

80003e94 <init_SD_DMA_RX>:

}


void init_SD_DMA_RX(void)
{
80003e94:	eb cd 40 b0 	pushm	r4-r5,r7,lr
80003e98:	20 cd       	sub	sp,48
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_RX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
80003e9a:	49 78       	lddpc	r8,80003ef4 <init_SD_DMA_RX+0x60>
80003e9c:	fa c7 ff e8 	sub	r7,sp,-24
80003ea0:	f0 ea 00 00 	ld.d	r10,r8[0]
80003ea4:	ee eb 00 00 	st.d	r7[0],r10
80003ea8:	f0 ea 00 08 	ld.d	r10,r8[8]
80003eac:	ee eb 00 08 	st.d	r7[8],r10
80003eb0:	f0 e8 00 10 	ld.d	r8,r8[16]
80003eb4:	ee e9 00 10 	st.d	r7[16],r8
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_TX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
80003eb8:	49 08       	lddpc	r8,80003ef8 <init_SD_DMA_RX+0x64>
80003eba:	1a 9b       	mov	r11,sp
80003ebc:	f0 e4 00 00 	ld.d	r4,r8[0]
80003ec0:	fa e5 00 00 	st.d	sp[0],r4
80003ec4:	f0 e4 00 08 	ld.d	r4,r8[8]
80003ec8:	fa e5 00 08 	st.d	sp[8],r4
80003ecc:	f0 e8 00 10 	ld.d	r8,r8[16]
80003ed0:	fa e9 00 10 	st.d	sp[16],r8

  // Init PDCA transmission channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_TX, &pdca_options_SPI_TX);
80003ed4:	30 1c       	mov	r12,1
80003ed6:	f0 1f 00 0a 	mcall	80003efc <init_SD_DMA_RX+0x68>

  // Init PDCA Reception channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_RX, &pdca_options_SPI_RX);
80003eda:	0e 9b       	mov	r11,r7
80003edc:	30 0c       	mov	r12,0
80003ede:	f0 1f 00 08 	mcall	80003efc <init_SD_DMA_RX+0x68>

  //! \brief Enable pdca transfer interrupt when completed
  INTC_register_interrupt(&pdca_int_handler_SD, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0
80003ee2:	30 1a       	mov	r10,1
80003ee4:	36 0b       	mov	r11,96
80003ee6:	48 7c       	lddpc	r12,80003f00 <init_SD_DMA_RX+0x6c>
80003ee8:	f0 1f 00 07 	mcall	80003f04 <init_SD_DMA_RX+0x70>

}
80003eec:	2f 4d       	sub	sp,-48
80003eee:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80003ef2:	00 00       	add	r0,r0
80003ef4:	80 00       	ld.sh	r0,r0[0x0]
80003ef6:	ab ec       	*unknown*
80003ef8:	80 00       	ld.sh	r0,r0[0x0]
80003efa:	a6 48       	st.h	r3[0x8],r8
80003efc:	80 00       	ld.sh	r0,r0[0x0]
80003efe:	36 8c       	mov	r12,104
80003f00:	80 00       	ld.sh	r0,r0[0x0]
80003f02:	3f 08       	mov	r8,-16
80003f04:	80 00       	ld.sh	r0,r0[0x0]
80003f06:	34 dc       	mov	r12,77

80003f08 <pdca_int_handler_SD>:



__attribute__((__interrupt__))
static void pdca_int_handler_SD(void)
{
80003f08:	d4 01       	pushm	lr
  // Disable all interrupts.
  Disable_global_interrupt();
80003f0a:	d3 03       	ssrf	0x10

  // Disable interrupt channel.
  pdca_disable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
80003f0c:	30 0c       	mov	r12,0
80003f0e:	f0 1f 00 0a 	mcall	80003f34 <pdca_int_handler_SD+0x2c>

  sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80003f12:	f0 1f 00 0a 	mcall	80003f38 <pdca_int_handler_SD+0x30>
  wait();
80003f16:	f0 1f 00 0a 	mcall	80003f3c <pdca_int_handler_SD+0x34>
  // Disable unnecessary channel
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_TX);
80003f1a:	30 1c       	mov	r12,1
80003f1c:	f0 1f 00 09 	mcall	80003f40 <pdca_int_handler_SD+0x38>
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_RX);
80003f20:	30 0c       	mov	r12,0
80003f22:	f0 1f 00 08 	mcall	80003f40 <pdca_int_handler_SD+0x38>

  // Enable all interrupts.
  Enable_global_interrupt();
80003f26:	d5 03       	csrf	0x10

  end_of_transfer = 1;
80003f28:	30 19       	mov	r9,1
80003f2a:	48 78       	lddpc	r8,80003f44 <pdca_int_handler_SD+0x3c>
80003f2c:	91 09       	st.w	r8[0x0],r9
}
80003f2e:	d4 02       	popm	lr
80003f30:	d6 03       	rete
80003f32:	00 00       	add	r0,r0
80003f34:	80 00       	ld.sh	r0,r0[0x0]
80003f36:	36 3c       	mov	r12,99
80003f38:	80 00       	ld.sh	r0,r0[0x0]
80003f3a:	29 98       	sub	r8,-103
80003f3c:	80 00       	ld.sh	r0,r0[0x0]
80003f3e:	3e 70       	mov	r0,-25
80003f40:	80 00       	ld.sh	r0,r0[0x0]
80003f42:	35 fc       	mov	r12,95
80003f44:	00 00       	add	r0,r0
80003f46:	06 58       	eor	r8,r3

80003f48 <init_Usart_DMA_RX>:
}




void init_Usart_DMA_RX(void){
80003f48:	eb cd 40 c0 	pushm	r6-r7,lr
80003f4c:	20 dd       	sub	sp,52
	
	const gpio_map_t usart_gpio_map = {
		{EXAMPLE_USART_RX_PIN, EXAMPLE_USART_RX_FUNCTION},
		{EXAMPLE_USART_TX_PIN, EXAMPLE_USART_TX_FUNCTION}
	};
80003f4e:	30 08       	mov	r8,0
80003f50:	50 98       	stdsp	sp[0x24],r8
80003f52:	50 a8       	stdsp	sp[0x28],r8
80003f54:	30 19       	mov	r9,1
80003f56:	50 b9       	stdsp	sp[0x2c],r9
80003f58:	50 c8       	stdsp	sp[0x30],r8
		.baudrate     = 57600,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE,
	};
80003f5a:	49 98       	lddpc	r8,80003fbc <init_Usart_DMA_RX+0x74>
80003f5c:	fa c6 ff e8 	sub	r6,sp,-24
80003f60:	f0 ea 00 00 	ld.d	r10,r8[0]
80003f64:	ec eb 00 00 	st.d	r6[0],r10
80003f68:	70 28       	ld.w	r8,r8[0x8]
80003f6a:	8d 28       	st.w	r6[0x8],r8

		/* Next memory address */
		.r_addr = NULL,
		/* Next transfer counter */
		.r_size = 0,
	};
80003f6c:	49 58       	lddpc	r8,80003fc0 <init_Usart_DMA_RX+0x78>
80003f6e:	1a 97       	mov	r7,sp
80003f70:	f0 ea 00 00 	ld.d	r10,r8[0]
80003f74:	fa eb 00 00 	st.d	sp[0],r10
80003f78:	f0 ea 00 08 	ld.d	r10,r8[8]
80003f7c:	fa eb 00 08 	st.d	sp[8],r10
80003f80:	f0 e8 00 10 	ld.d	r8,r8[16]
80003f84:	fa e9 00 10 	st.d	sp[16],r8

	/* Assign GPIO pins to USART. */
	gpio_enable_module(usart_gpio_map,
80003f88:	30 2b       	mov	r11,2
80003f8a:	fa cc ff dc 	sub	r12,sp,-36
80003f8e:	f0 1f 00 0e 	mcall	80003fc4 <init_Usart_DMA_RX+0x7c>
			sizeof(usart_gpio_map) / sizeof(usart_gpio_map[0]));

	/* Initialize the USART in RS232 mode. */
	usart_init_rs232(EXAMPLE_USART, &usart_options,FOSC0);
80003f92:	e0 6a 1b 00 	mov	r10,6912
80003f96:	ea 1a 00 b7 	orh	r10,0xb7
80003f9a:	0c 9b       	mov	r11,r6
80003f9c:	fe 7c 14 00 	mov	r12,-60416
80003fa0:	f0 1f 00 0a 	mcall	80003fc8 <init_Usart_DMA_RX+0x80>

	//usart_write_line(EXAMPLE_USART, "PDCA Example.\r\n");

	/* Initialize the PDCA channel with the requested options. */
	pdca_init_channel(PDCA_CHANNEL_USART_EXAMPLE, &PDCA_OPTIONS);
80003fa4:	1a 9b       	mov	r11,sp
80003fa6:	30 2c       	mov	r12,2
80003fa8:	f0 1f 00 09 	mcall	80003fcc <init_Usart_DMA_RX+0x84>
	
	INTC_register_interrupt(&pdca_int_handler_USART, AVR32_PDCA_IRQ_2,
80003fac:	30 3a       	mov	r10,3
80003fae:	36 2b       	mov	r11,98
80003fb0:	48 8c       	lddpc	r12,80003fd0 <init_Usart_DMA_RX+0x88>
80003fb2:	f0 1f 00 09 	mcall	80003fd4 <init_Usart_DMA_RX+0x8c>
	 * transferred. */
	//pdca_enable_interrupt_reload_counter_zero(PDCA_CHANNEL_USART_EXAMPLE);
	
	//pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);

}
80003fb6:	2f 3d       	sub	sp,-52
80003fb8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003fbc:	80 00       	ld.sh	r0,r0[0x0]
80003fbe:	a6 60       	st.h	r3[0xc],r0
80003fc0:	80 00       	ld.sh	r0,r0[0x0]
80003fc2:	aa 90       	st.b	r5[0x1],r0
80003fc4:	80 00       	ld.sh	r0,r0[0x0]
80003fc6:	34 28       	mov	r8,66
80003fc8:	80 00       	ld.sh	r0,r0[0x0]
80003fca:	3d 44       	mov	r4,-44
80003fcc:	80 00       	ld.sh	r0,r0[0x0]
80003fce:	36 8c       	mov	r12,104
80003fd0:	80 00       	ld.sh	r0,r0[0x0]
80003fd2:	3f d8       	mov	r8,-3
80003fd4:	80 00       	ld.sh	r0,r0[0x0]
80003fd6:	34 dc       	mov	r12,77

80003fd8 <pdca_int_handler_USART>:
volatile int minutos =0;
volatile int horas=0;

volatile int gana2=1;
__attribute__((__interrupt__))
static void pdca_int_handler_USART(void){
80003fd8:	d4 01       	pushm	lr
	Disable_global_interrupt();
80003fda:	d3 03       	ssrf	0x10
	
	usart_write_line(&AVR32_USART0,"recibido");
80003fdc:	48 9b       	lddpc	r11,80004000 <pdca_int_handler_USART+0x28>
80003fde:	fe 7c 14 00 	mov	r12,-60416
80003fe2:	f0 1f 00 09 	mcall	80004004 <pdca_int_handler_USART+0x2c>
	
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
80003fe6:	30 2c       	mov	r12,2
80003fe8:	f0 1f 00 08 	mcall	80004008 <pdca_int_handler_USART+0x30>
	pdca_disable(PDCA_CHANNEL_USART_EXAMPLE);
80003fec:	30 2c       	mov	r12,2
80003fee:	f0 1f 00 08 	mcall	8000400c <pdca_int_handler_USART+0x34>
	end_of_transfer=1;
80003ff2:	30 19       	mov	r9,1
80003ff4:	48 78       	lddpc	r8,80004010 <pdca_int_handler_USART+0x38>
80003ff6:	91 09       	st.w	r8[0x0],r9
	Enable_global_interrupt();
80003ff8:	d5 03       	csrf	0x10
	
}
80003ffa:	d4 02       	popm	lr
80003ffc:	d6 03       	rete
80003ffe:	00 00       	add	r0,r0
80004000:	80 00       	ld.sh	r0,r0[0x0]
80004002:	aa a8       	st.b	r5[0x2],r8
80004004:	80 00       	ld.sh	r0,r0[0x0]
80004006:	3c f4       	mov	r4,-49
80004008:	80 00       	ld.sh	r0,r0[0x0]
8000400a:	36 3c       	mov	r12,99
8000400c:	80 00       	ld.sh	r0,r0[0x0]
8000400e:	35 fc       	mov	r12,95
80004010:	00 00       	add	r0,r0
80004012:	06 58       	eor	r8,r3

80004014 <CLR_disp>:




void CLR_disp(void)
{
80004014:	d4 01       	pushm	lr
	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80004016:	30 08       	mov	r8,0
80004018:	e0 69 00 f0 	mov	r9,240
8000401c:	e0 6a 01 40 	mov	r10,320
80004020:	10 9b       	mov	r11,r8
80004022:	10 9c       	mov	r12,r8
80004024:	f0 1f 00 02 	mcall	8000402c <CLR_disp+0x18>
}
80004028:	d8 02       	popm	pc
8000402a:	00 00       	add	r0,r0
8000402c:	80 00       	ld.sh	r0,r0[0x0]
8000402e:	23 24       	sub	r4,50

80004030 <debounce2>:
	}
}



uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
80004030:	eb cd 40 80 	pushm	r7,lr
80004034:	18 97       	mov	r7,r12
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
80004036:	f0 1f 00 22 	mcall	800040bc <debounce2+0x8c>
8000403a:	c3 50       	breq	800040a4 <debounce2+0x74>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000403c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004040:	e0 79 d4 c0 	mov	r9,120000
80004044:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004048:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000404c:	14 38       	cp.w	r8,r10
8000404e:	e0 88 00 08 	brls	8000405e <debounce2+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004052:	12 38       	cp.w	r8,r9
80004054:	fe 98 ff fa 	brls	80004048 <debounce2+0x18>
80004058:	12 3a       	cp.w	r10,r9
8000405a:	c2 73       	brcs	800040a8 <debounce2+0x78>
8000405c:	cf 6b       	rjmp	80004048 <debounce2+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000405e:	12 38       	cp.w	r8,r9
80004060:	e0 8b 00 24 	brhi	800040a8 <debounce2+0x78>
80004064:	12 3a       	cp.w	r10,r9
80004066:	c2 13       	brcs	800040a8 <debounce2+0x78>
80004068:	cf 0b       	rjmp	80004048 <debounce2+0x18>
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
8000406a:	0e 9c       	mov	r12,r7
8000406c:	f0 1f 00 14 	mcall	800040bc <debounce2+0x8c>
80004070:	cf d1       	brne	8000406a <debounce2+0x3a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004072:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004076:	e0 79 d4 c0 	mov	r9,120000
8000407a:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000407e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004082:	14 38       	cp.w	r8,r10
80004084:	e0 88 00 08 	brls	80004094 <debounce2+0x64>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004088:	12 38       	cp.w	r8,r9
8000408a:	fe 98 ff fa 	brls	8000407e <debounce2+0x4e>
8000408e:	12 3a       	cp.w	r10,r9
80004090:	c1 13       	brcs	800040b2 <debounce2+0x82>
80004092:	cf 6b       	rjmp	8000407e <debounce2+0x4e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004094:	12 38       	cp.w	r8,r9
80004096:	e0 8b 00 0e 	brhi	800040b2 <debounce2+0x82>
8000409a:	12 3a       	cp.w	r10,r9
8000409c:	c0 b3       	brcs	800040b2 <debounce2+0x82>
8000409e:	cf 0b       	rjmp	8000407e <debounce2+0x4e>
800040a0:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800040a4:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
800040a8:	0e 9c       	mov	r12,r7
800040aa:	f0 1f 00 05 	mcall	800040bc <debounce2+0x8c>
800040ae:	cd e1       	brne	8000406a <debounce2+0x3a>
800040b0:	cf ab       	rjmp	800040a4 <debounce2+0x74>
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==1) {//si ya lo presiono otra vez , es ruido, regresa a esperar
800040b2:	0e 9c       	mov	r12,r7
800040b4:	f0 1f 00 02 	mcall	800040bc <debounce2+0x8c>
800040b8:	cd 91       	brne	8000406a <debounce2+0x3a>
800040ba:	cf 3b       	rjmp	800040a0 <debounce2+0x70>
800040bc:	80 00       	ld.sh	r0,r0[0x0]
800040be:	34 70       	mov	r0,71

800040c0 <main>:
}

 volatile avr32_tc_t *tc =  (&AVR32_TC);
// Main function
int main(void)
{
800040c0:	d4 31       	pushm	r0-r7,lr
800040c2:	20 ad       	sub	sp,40
  U32 i;
  
    // Set CPU and PBA clock
    pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
800040c4:	30 3a       	mov	r10,3
800040c6:	e0 6b 1b 00 	mov	r11,6912
800040ca:	ea 1b 00 b7 	orh	r11,0xb7
800040ce:	30 0c       	mov	r12,0
800040d0:	f0 1f 00 d0 	mcall	80004410 <main+0x350>
  };




  gpio_enable_gpio_pin(LED0_GPIO);
800040d4:	33 bc       	mov	r12,59
800040d6:	f0 1f 00 d0 	mcall	80004414 <main+0x354>
  gpio_enable_gpio_pin(LED1_GPIO);
800040da:	33 cc       	mov	r12,60
800040dc:	f0 1f 00 ce 	mcall	80004414 <main+0x354>
  gpio_enable_gpio_pin(LED2_GPIO);
800040e0:	30 5c       	mov	r12,5
800040e2:	f0 1f 00 cd 	mcall	80004414 <main+0x354>
  gpio_enable_gpio_pin(LED3_GPIO);
800040e6:	30 6c       	mov	r12,6
800040e8:	f0 1f 00 cb 	mcall	80004414 <main+0x354>

  et024006_Init( FOSC0, FOSC0 );
800040ec:	e0 6b 1b 00 	mov	r11,6912
800040f0:	ea 1b 00 b7 	orh	r11,0xb7
800040f4:	16 9c       	mov	r12,r11
800040f6:	f0 1f 00 c9 	mcall	80004418 <main+0x358>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
800040fa:	30 07       	mov	r7,0
800040fc:	50 17       	stdsp	sp[0x4],r7
800040fe:	50 27       	stdsp	sp[0x8],r7
80004100:	50 37       	stdsp	sp[0xc],r7
80004102:	50 47       	stdsp	sp[0x10],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
80004104:	fa cc ff fc 	sub	r12,sp,-4
80004108:	f0 1f 00 c5 	mcall	8000441c <main+0x35c>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
8000410c:	fe fb 03 14 	ld.w	r11,pc[788]
80004110:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80004112:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
80004116:	a9 b8       	sbr	r8,0x9
80004118:	30 19       	mov	r9,1
8000411a:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
8000411e:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
80004120:	30 6c       	mov	r12,6
80004122:	f0 1f 00 c1 	mcall	80004424 <main+0x364>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
80004126:	34 0c       	mov	r12,64
80004128:	f0 1f 00 c0 	mcall	80004428 <main+0x368>
#elif BOARD == EVK1104 || BOARD == UC3C_EK
  gpio_set_gpio_pin(ET024006DHU_BL_PIN);
#endif

  // Clear the display i.e. make it black
  et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
8000412c:	0e 98       	mov	r8,r7
8000412e:	e0 69 00 f0 	mov	r9,240
80004132:	e0 6a 01 40 	mov	r10,320
80004136:	0e 9b       	mov	r11,r7
80004138:	0e 9c       	mov	r12,r7
8000413a:	f0 1f 00 bd 	mcall	8000442c <main+0x36c>
  
  //Interrupciones
  
  Disable_global_interrupt();
8000413e:	d3 03       	ssrf	0x10

  INTC_init_interrupts();
80004140:	f0 1f 00 bc 	mcall	80004430 <main+0x370>
  
//  INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, AVR32_INTC_INT0);
  INTC_register_interrupt(&tc_irq, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80004144:	0e 9a       	mov	r10,r7
80004146:	e0 6b 01 c0 	mov	r11,448
8000414a:	fe fc 02 ea 	ld.w	r12,pc[746]
8000414e:	f0 1f 00 bb 	mcall	80004438 <main+0x378>
  
init_Usart_DMA_RX();
80004152:	f0 1f 00 bb 	mcall	8000443c <main+0x37c>
init_SD_DMA_RX();
80004156:	f0 1f 00 bb 	mcall	80004440 <main+0x380>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER,GPIO_RISING_EDGE);
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP,GPIO_RISING_EDGE);
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN,GPIO_RISING_EDGE);

  */
  Enable_global_interrupt();
8000415a:	d5 03       	csrf	0x10
  
  tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
8000415c:	fe f6 02 e8 	ld.w	r6,pc[744]
80004160:	fe fb 02 e8 	ld.w	r11,pc[744]
80004164:	6c 0c       	ld.w	r12,r6[0x0]
80004166:	f0 1f 00 ba 	mcall	8000444c <main+0x38c>

  // Set the compare triggers.
  // Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
  // We configure it to count ms.
  // We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
  tc_write_rc(tc, TC_CHANNEL, 1500);            // Set RC value.
8000416a:	e0 6a 05 dc 	mov	r10,1500
8000416e:	0e 9b       	mov	r11,r7
80004170:	6c 0c       	ld.w	r12,r6[0x0]
80004172:	f0 1f 00 b8 	mcall	80004450 <main+0x390>

  tc_configure_interrupts(tc, TC_CHANNEL, &TC_INTERRUPT);
80004176:	fe fa 02 de 	ld.w	r10,pc[734]
8000417a:	0e 9b       	mov	r11,r7
8000417c:	6c 0c       	ld.w	r12,r6[0x0]
8000417e:	f0 1f 00 b7 	mcall	80004458 <main+0x398>

  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
80004182:	0e 9b       	mov	r11,r7
80004184:	6c 0c       	ld.w	r12,r6[0x0]
80004186:	f0 1f 00 b6 	mcall	8000445c <main+0x39c>
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
8000418a:	fe f7 02 96 	ld.w	r7,pc[662]
  {
	  pwm_channel6.cdty++;
	  pwm_channel6.cupd = pwm_channel6.cdty;
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
8000418e:	30 66       	mov	r6,6
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004190:	c1 e8       	rjmp	800041cc <main+0x10c>
  {
	  pwm_channel6.cdty++;
80004192:	2f f8       	sub	r8,-1
80004194:	8f 18       	st.w	r7[0x4],r8
	  pwm_channel6.cupd = pwm_channel6.cdty;
80004196:	8f 48       	st.w	r7[0x10],r8
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80004198:	0e 9b       	mov	r11,r7
8000419a:	0c 9c       	mov	r12,r6
8000419c:	f0 1f 00 b1 	mcall	80004460 <main+0x3a0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800041a0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800041a4:	e0 79 d4 c0 	mov	r9,120000
800041a8:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800041ac:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800041b0:	14 38       	cp.w	r8,r10
800041b2:	e0 88 00 08 	brls	800041c2 <main+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800041b6:	12 38       	cp.w	r8,r9
800041b8:	fe 98 ff fa 	brls	800041ac <main+0xec>
800041bc:	12 3a       	cp.w	r10,r9
800041be:	c0 73       	brcs	800041cc <main+0x10c>
800041c0:	cf 6b       	rjmp	800041ac <main+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800041c2:	12 38       	cp.w	r8,r9
800041c4:	e0 8b 00 04 	brhi	800041cc <main+0x10c>
800041c8:	12 3a       	cp.w	r10,r9
800041ca:	cf 12       	brcc	800041ac <main+0xec>
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
800041cc:	6e 18       	ld.w	r8,r7[0x4]
800041ce:	6e 29       	ld.w	r9,r7[0x8]
800041d0:	12 38       	cp.w	r8,r9
800041d2:	ce 03       	brcs	80004192 <main+0xd2>
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
800041d4:	fe f8 02 90 	ld.w	r8,pc[656]
800041d8:	fa c7 ff fc 	sub	r7,sp,-4
800041dc:	f0 ea 00 00 	ld.d	r10,r8[0]
800041e0:	ee eb 00 00 	st.d	r7[0],r10
800041e4:	f0 e8 00 08 	ld.d	r8,r8[8]
800041e8:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
800041ec:	30 4b       	mov	r11,4
800041ee:	fe fc 02 7a 	ld.w	r12,pc[634]
800041f2:	f0 1f 00 9f 	mcall	8000446c <main+0x3ac>
	sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

	// Initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
800041f6:	0e 9b       	mov	r11,r7
800041f8:	fe 7c 24 00 	mov	r12,-56320
800041fc:	f0 1f 00 9d 	mcall	80004470 <main+0x3b0>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80004200:	30 09       	mov	r9,0
80004202:	12 9a       	mov	r10,r9
80004204:	12 9b       	mov	r11,r9
80004206:	fe 7c 24 00 	mov	r12,-56320
8000420a:	f0 1f 00 9b 	mcall	80004474 <main+0x3b4>

	// Enable SPI module.
	spi_enable(SD_MMC_SPI);
8000420e:	fe 7c 24 00 	mov	r12,-56320
80004212:	f0 1f 00 9a 	mcall	80004478 <main+0x3b8>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, PBA_HZ);
80004216:	20 4d       	sub	sp,16
80004218:	ee e8 00 00 	ld.d	r8,r7[0]
8000421c:	fa e9 00 00 	st.d	sp[0],r8
80004220:	ee e8 00 08 	ld.d	r8,r7[8]
80004224:	fa e9 00 08 	st.d	sp[8],r8
80004228:	e0 6c 1b 00 	mov	r12,6912
8000422c:	ea 1c 00 b7 	orh	r12,0xb7
80004230:	f0 1f 00 93 	mcall	8000447c <main+0x3bc>
  //while (!sd_mmc_spi_mem_check());
 
  uint32_t sector =10;
  char disp[10];
  char clave[7];
  usart_write_line(&AVR32_USART0,"Presione Left \n");
80004234:	fe fb 02 4c 	ld.w	r11,pc[588]
80004238:	fe 7c 14 00 	mov	r12,-60416
8000423c:	f0 1f 00 92 	mcall	80004484 <main+0x3c4>
  usart_write_line(&AVR32_USART0,"Presione Right \n");
80004240:	fe fb 02 48 	ld.w	r11,pc[584]
80004244:	fe 7c 14 00 	mov	r12,-60416
80004248:	f0 1f 00 8f 	mcall	80004484 <main+0x3c4>
  usart_write_line(&AVR32_USART0,"Presione Enter \n");
8000424c:	fe fb 02 40 	ld.w	r11,pc[576]
80004250:	fe 7c 14 00 	mov	r12,-60416
80004254:	f0 1f 00 8c 	mcall	80004484 <main+0x3c4>
80004258:	30 a7       	mov	r7,10
8000425a:	2f cd       	sub	sp,-16
		   pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
		   //pdca_enable(PDCA_CHANNEL_USART_EXAMPLE);
		  
		  pdca_channel_usart =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_USART_EXAMPLE); // get the correct PDCA channel pointer
		  pdca_channel_usart->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
		  end_of_transfer=0;
8000425c:	fe f6 02 34 	ld.w	r6,pc[564]
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
		  {
			  // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
80004260:	fe f1 02 34 	ld.w	r1,pc[564]
			  &ram_buffer,//RAM
			  512);

			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_TX,
80004264:	fe f0 02 34 	ld.w	r0,pc[564]
80004268:	c0 28       	rjmp	8000426c <main+0x1ac>
  uint32_t sector =10;
  char disp[10];
  char clave[7];
  usart_write_line(&AVR32_USART0,"Presione Left \n");
  usart_write_line(&AVR32_USART0,"Presione Right \n");
  usart_write_line(&AVR32_USART0,"Presione Enter \n");
8000426a:	40 07       	lddsp	r7,sp[0x0]
  while (1)
  {
	  // usart_write_line(&AVR32_USART0,"Presione Left \n");
	  if (debounce2(QT1081_TOUCH_SENSOR_LEFT))
8000426c:	33 9c       	mov	r12,57
8000426e:	f0 1f 00 8c 	mcall	8000449c <main+0x3dc>
80004272:	c3 c0       	breq	800042ea <main+0x22a>
	  {
		  CLR_disp();
80004274:	f0 1f 00 8b 	mcall	800044a0 <main+0x3e0>
		  
		   pdca_load_channel( PDCA_CHANNEL_USART_EXAMPLE,
80004278:	30 6a       	mov	r10,6
8000427a:	fe fb 02 2a 	ld.w	r11,pc[554]
8000427e:	30 2c       	mov	r12,2
80004280:	f0 1f 00 8a 	mcall	800044a8 <main+0x3e8>
		   &password[0],//RAM
		   6);
		   pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
80004284:	30 2c       	mov	r12,2
80004286:	f0 1f 00 8a 	mcall	800044ac <main+0x3ec>
		   //pdca_enable(PDCA_CHANNEL_USART_EXAMPLE);
		  
		  pdca_channel_usart =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_USART_EXAMPLE); // get the correct PDCA channel pointer
8000428a:	30 2c       	mov	r12,2
8000428c:	f0 1f 00 89 	mcall	800044b0 <main+0x3f0>
80004290:	fe f8 02 24 	ld.w	r8,pc[548]
80004294:	91 0c       	st.w	r8[0x0],r12
		  pdca_channel_usart->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
80004296:	30 18       	mov	r8,1
80004298:	99 58       	st.w	r12[0x14],r8
		  end_of_transfer=0;
8000429a:	30 08       	mov	r8,0
8000429c:	8d 08       	st.w	r6[0x0],r8
		  et024006_PrintString("Recibiendo Clave :", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
8000429e:	fe f5 02 1a 	ld.w	r5,pc[538]
800042a2:	3f f8       	mov	r8,-1
800042a4:	1a d8       	st.w	--sp,r8
800042a6:	e0 68 07 e0 	mov	r8,2016
800042aa:	33 29       	mov	r9,50
800042ac:	35 0a       	mov	r10,80
800042ae:	0a 9b       	mov	r11,r5
800042b0:	fe fc 02 0c 	ld.w	r12,pc[524]
800042b4:	f0 1f 00 83 	mcall	800044c0 <main+0x400>
800042b8:	2f fd       	sub	sp,-4
		  while (!end_of_transfer)
800042ba:	6c 08       	ld.w	r8,r6[0x0]
800042bc:	58 08       	cp.w	r8,0
800042be:	cf e0       	breq	800042ba <main+0x1fa>
		  {
		  }
		  et024006_PrintString("******", (const unsigned char *)&FONT6x8, 220, 50, GREEN, -1);
800042c0:	3f f4       	mov	r4,-1
800042c2:	1a d4       	st.w	--sp,r4
800042c4:	e0 68 07 e0 	mov	r8,2016
800042c8:	33 29       	mov	r9,50
800042ca:	e0 6a 00 dc 	mov	r10,220
800042ce:	0a 9b       	mov	r11,r5
800042d0:	4f dc       	lddpc	r12,800044c4 <main+0x404>
800042d2:	f0 1f 00 7c 	mcall	800044c0 <main+0x400>
		  et024006_PrintString("Clave Recibida", (const unsigned char *)&FONT6x8, 80, 70, GREEN, -1);
800042d6:	1a d4       	st.w	--sp,r4
800042d8:	e0 68 07 e0 	mov	r8,2016
800042dc:	34 69       	mov	r9,70
800042de:	35 0a       	mov	r10,80
800042e0:	0a 9b       	mov	r11,r5
800042e2:	4f ac       	lddpc	r12,800044c8 <main+0x408>
800042e4:	f0 1f 00 77 	mcall	800044c0 <main+0x400>
800042e8:	2f ed       	sub	sp,-8
		  
	  }
	  
	  if (debounce2(QT1081_TOUCH_SENSOR_RIGHT))
800042ea:	33 8c       	mov	r12,56
800042ec:	f0 1f 00 6c 	mcall	8000449c <main+0x3dc>
800042f0:	c0 31       	brne	800042f6 <main+0x236>
800042f2:	50 07       	stdsp	sp[0x0],r7
800042f4:	c3 18       	rjmp	80004356 <main+0x296>
	  {
		  CLR_disp();
800042f6:	f0 1f 00 6b 	mcall	800044a0 <main+0x3e0>
		  
			sprintf(disp,"%zu",sector);
800042fa:	fa c3 ff e4 	sub	r3,sp,-28
800042fe:	1a d7       	st.w	--sp,r7
80004300:	4f 3b       	lddpc	r11,800044cc <main+0x40c>
80004302:	06 9c       	mov	r12,r3
80004304:	f0 1f 00 73 	mcall	800044d0 <main+0x410>
			end_of_transfer=0;
80004308:	30 08       	mov	r8,0
8000430a:	8d 08       	st.w	r6[0x0],r8
			
			 
				  et024006_PrintString("Almacenando Clave", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
8000430c:	4e b4       	lddpc	r4,800044b8 <main+0x3f8>
8000430e:	3f f5       	mov	r5,-1
80004310:	1a d5       	st.w	--sp,r5
80004312:	e0 68 07 e0 	mov	r8,2016
80004316:	33 29       	mov	r9,50
80004318:	35 0a       	mov	r10,80
8000431a:	08 9b       	mov	r11,r4
8000431c:	4e ec       	lddpc	r12,800044d4 <main+0x414>
8000431e:	f0 1f 00 69 	mcall	800044c0 <main+0x400>
				  et024006_PrintString(disp, (const unsigned char *)&FONT6x8, 80, 60, GREEN, -1);	  
80004322:	1a d5       	st.w	--sp,r5
80004324:	e0 68 07 e0 	mov	r8,2016
80004328:	33 c9       	mov	r9,60
8000432a:	35 0a       	mov	r10,80
8000432c:	08 9b       	mov	r11,r4
8000432e:	06 9c       	mov	r12,r3
80004330:	f0 1f 00 64 	mcall	800044c0 <main+0x400>
					  sd_mmc_spi_write_open(sector++);
80004334:	ee c8 ff ff 	sub	r8,r7,-1
80004338:	50 38       	stdsp	sp[0xc],r8
8000433a:	0e 9c       	mov	r12,r7
8000433c:	f0 1f 00 67 	mcall	800044d8 <main+0x418>
					  sd_mmc_spi_write_sector_from_ram(&password[0]);
80004340:	4d 9c       	lddpc	r12,800044a4 <main+0x3e4>
80004342:	f0 1f 00 67 	mcall	800044dc <main+0x41c>
					  sd_mmc_spi_write_close();
80004346:	f0 1f 00 67 	mcall	800044e0 <main+0x420>
				  
				
				  if (sector>20)
8000434a:	2f dd       	sub	sp,-12
8000434c:	40 09       	lddsp	r9,sp[0x0]
8000434e:	59 59       	cp.w	r9,21
80004350:	f9 b9 02 0a 	movhs	r9,10
80004354:	50 09       	stdsp	sp[0x0],r9
					  sector=10;
				  }
			 
	  }
	  
	  if (debounce2(QT1081_TOUCH_SENSOR_ENTER))
80004356:	33 ac       	mov	r12,58
80004358:	f0 1f 00 51 	mcall	8000449c <main+0x3dc>
8000435c:	c8 70       	breq	8000426a <main+0x1aa>
	  {
		  CLR_disp();
8000435e:	f0 1f 00 51 	mcall	800044a0 <main+0x3e0>
		  et024006_PrintString("Claves", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
80004362:	3f f7       	mov	r7,-1
80004364:	1a d7       	st.w	--sp,r7
80004366:	e0 68 07 e0 	mov	r8,2016
8000436a:	33 29       	mov	r9,50
8000436c:	35 0a       	mov	r10,80
8000436e:	4d 3b       	lddpc	r11,800044b8 <main+0x3f8>
80004370:	4d dc       	lddpc	r12,800044e4 <main+0x424>
80004372:	f0 1f 00 54 	mcall	800044c0 <main+0x400>
		  et024006_PrintString(disp, (const unsigned char *)&FONT6x8, 80, 60, GREEN, -1);
80004376:	1a d7       	st.w	--sp,r7
80004378:	e0 68 07 e0 	mov	r8,2016
8000437c:	33 c9       	mov	r9,60
8000437e:	35 0a       	mov	r10,80
80004380:	4c eb       	lddpc	r11,800044b8 <main+0x3f8>
80004382:	fa cc ff dc 	sub	r12,sp,-36
80004386:	f0 1f 00 4f 	mcall	800044c0 <main+0x400>
8000438a:	e0 64 00 82 	mov	r4,130
8000438e:	30 a7       	mov	r7,10
80004390:	2f ed       	sub	sp,-8
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
		  {
			  // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
80004392:	e0 63 02 00 	mov	r3,512
80004396:	30 05       	mov	r5,0
			  &ram_buffer,//RAM
			  512);

			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_TX,
80004398:	30 12       	mov	r2,1
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
		  {
			  // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
8000439a:	06 9a       	mov	r10,r3
8000439c:	02 9b       	mov	r11,r1
8000439e:	0a 9c       	mov	r12,r5
800043a0:	f0 1f 00 42 	mcall	800044a8 <main+0x3e8>
			  &ram_buffer,//RAM
			  512);

			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_TX,
800043a4:	06 9a       	mov	r10,r3
800043a6:	00 9b       	mov	r11,r0
800043a8:	04 9c       	mov	r12,r2
800043aa:	f0 1f 00 40 	mcall	800044a8 <main+0x3e8>
			  (void *)&dummy_data,
			  512); //send dummy to activate the clock

			  end_of_transfer = 0;
800043ae:	8d 05       	st.w	r6[0x0],r5
			  // open sector number j
			  if(sd_mmc_spi_read_open_PDCA (j))
800043b0:	0e 9c       	mov	r12,r7
800043b2:	f0 1f 00 4e 	mcall	800044e8 <main+0x428>
800043b6:	c2 70       	breq	80004404 <main+0x344>
			  {
				  //spi_write(SD_MMC_SPI,0xFF); // Write a first dummy data to synchronize transfer
				  pdca_enable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
800043b8:	0a 9c       	mov	r12,r5
800043ba:	f0 1f 00 3d 	mcall	800044ac <main+0x3ec>
				  pdca_channelrx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_RX); // get the correct PDCA channel pointer
800043be:	0a 9c       	mov	r12,r5
800043c0:	f0 1f 00 3c 	mcall	800044b0 <main+0x3f0>
800043c4:	4c a9       	lddpc	r9,800044ec <main+0x42c>
800043c6:	93 0c       	st.w	r9[0x0],r12
				  pdca_channeltx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_TX); // get the correct PDCA channel pointer
800043c8:	04 9c       	mov	r12,r2
800043ca:	f0 1f 00 3a 	mcall	800044b0 <main+0x3f0>
800043ce:	4c 98       	lddpc	r8,800044f0 <main+0x430>
800043d0:	91 0c       	st.w	r8[0x0],r12
				  pdca_channelrx->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
800043d2:	4c 79       	lddpc	r9,800044ec <main+0x42c>
800043d4:	72 08       	ld.w	r8,r9[0x0]
800043d6:	91 52       	st.w	r8[0x14],r2
				  pdca_channeltx->cr = AVR32_PDCA_TEN_MASK; // and TX PDCA transfer
800043d8:	4c 69       	lddpc	r9,800044f0 <main+0x430>
800043da:	72 08       	ld.w	r8,r9[0x0]
800043dc:	91 52       	st.w	r8[0x14],r2

				  while(!end_of_transfer);
800043de:	6c 08       	ld.w	r8,r6[0x0]
800043e0:	58 08       	cp.w	r8,0
800043e2:	cf e0       	breq	800043de <main+0x31e>
					  getClave(&clave[0]);
800043e4:	fa cc ff ec 	sub	r12,sp,-20
800043e8:	f0 1f 00 43 	mcall	800044f4 <main+0x434>
					  et024006_PrintString(clave, (const unsigned char *)&FONT6x8, 80, 60+j*7, GREEN, -1);
800043ec:	3f f8       	mov	r8,-1
800043ee:	1a d8       	st.w	--sp,r8
800043f0:	e0 68 07 e0 	mov	r8,2016
800043f4:	08 99       	mov	r9,r4
800043f6:	35 0a       	mov	r10,80
800043f8:	4b 0b       	lddpc	r11,800044b8 <main+0x3f8>
800043fa:	fa cc ff e8 	sub	r12,sp,-24
800043fe:	f0 1f 00 31 	mcall	800044c0 <main+0x400>
80004402:	2f fd       	sub	sp,-4
		  CLR_disp();
		  et024006_PrintString("Claves", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
		  et024006_PrintString(disp, (const unsigned char *)&FONT6x8, 80, 60, GREEN, -1);
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
80004404:	2f f7       	sub	r7,-1
80004406:	2f 94       	sub	r4,-7
80004408:	59 57       	cp.w	r7,21
8000440a:	cc 81       	brne	8000439a <main+0x2da>
8000440c:	c2 fb       	rjmp	8000426a <main+0x1aa>
8000440e:	00 00       	add	r0,r0
80004410:	80 00       	ld.sh	r0,r0[0x0]
80004412:	37 9c       	mov	r12,121
80004414:	80 00       	ld.sh	r0,r0[0x0]
80004416:	34 58       	mov	r8,69
80004418:	80 00       	ld.sh	r0,r0[0x0]
8000441a:	23 d4       	sub	r4,61
8000441c:	80 00       	ld.sh	r0,r0[0x0]
8000441e:	38 28       	mov	r8,-126
80004420:	00 00       	add	r0,r0
80004422:	00 14       	sub	r4,r0
80004424:	80 00       	ld.sh	r0,r0[0x0]
80004426:	37 b8       	mov	r8,123
80004428:	80 00       	ld.sh	r0,r0[0x0]
8000442a:	37 ee       	mov	lr,126
8000442c:	80 00       	ld.sh	r0,r0[0x0]
8000442e:	23 24       	sub	r4,50
80004430:	80 00       	ld.sh	r0,r0[0x0]
80004432:	35 5c       	mov	r12,85
80004434:	80 00       	ld.sh	r0,r0[0x0]
80004436:	44 f8       	lddsp	r8,sp[0x13c]
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	34 dc       	mov	r12,77
8000443c:	80 00       	ld.sh	r0,r0[0x0]
8000443e:	3f 48       	mov	r8,-12
80004440:	80 00       	ld.sh	r0,r0[0x0]
80004442:	3e 94       	mov	r4,-23
80004444:	00 00       	add	r0,r0
80004446:	00 08       	add	r8,r0
80004448:	80 00       	ld.sh	r0,r0[0x0]
8000444a:	ab e4       	*unknown*
8000444c:	80 00       	ld.sh	r0,r0[0x0]
8000444e:	3a 5e       	mov	lr,-91
80004450:	80 00       	ld.sh	r0,r0[0x0]
80004452:	3b 1e       	mov	lr,-79
80004454:	80 00       	ld.sh	r0,r0[0x0]
80004456:	ab e0       	*unknown*
80004458:	80 00       	ld.sh	r0,r0[0x0]
8000445a:	3b 52       	mov	r2,-75
8000445c:	80 00       	ld.sh	r0,r0[0x0]
8000445e:	3a fa       	mov	r10,-81
80004460:	80 00       	ld.sh	r0,r0[0x0]
80004462:	38 00       	mov	r0,-128
80004464:	80 00       	ld.sh	r0,r0[0x0]
80004466:	ac 04       	st.h	r6[0x0],r4
80004468:	80 00       	ld.sh	r0,r0[0x0]
8000446a:	a6 6c       	st.h	r3[0xc],r12
8000446c:	80 00       	ld.sh	r0,r0[0x0]
8000446e:	34 28       	mov	r8,66
80004470:	80 00       	ld.sh	r0,r0[0x0]
80004472:	38 8e       	mov	lr,-120
80004474:	80 00       	ld.sh	r0,r0[0x0]
80004476:	38 c6       	mov	r6,-116
80004478:	80 00       	ld.sh	r0,r0[0x0]
8000447a:	3a 1c       	mov	r12,-95
8000447c:	80 00       	ld.sh	r0,r0[0x0]
8000447e:	32 84       	mov	r4,40
80004480:	80 00       	ld.sh	r0,r0[0x0]
80004482:	ab 5c       	asr	r12,0xb
80004484:	80 00       	ld.sh	r0,r0[0x0]
80004486:	3c f4       	mov	r4,-49
80004488:	80 00       	ld.sh	r0,r0[0x0]
8000448a:	ab 6c       	lsl	r12,0xa
8000448c:	80 00       	ld.sh	r0,r0[0x0]
8000448e:	ab 80       	lsr	r0,0xa
80004490:	00 00       	add	r0,r0
80004492:	06 58       	eor	r8,r3
80004494:	00 00       	add	r0,r0
80004496:	08 dc       	st.w	--r4,r12
80004498:	80 00       	ld.sh	r0,r0[0x0]
8000449a:	a6 8c       	st.b	r3[0x0],r12
8000449c:	80 00       	ld.sh	r0,r0[0x0]
8000449e:	40 30       	lddsp	r0,sp[0xc]
800044a0:	80 00       	ld.sh	r0,r0[0x0]
800044a2:	40 14       	lddsp	r4,sp[0x4]
800044a4:	00 00       	add	r0,r0
800044a6:	08 c8       	st.b	r4++,r8
800044a8:	80 00       	ld.sh	r0,r0[0x0]
800044aa:	36 5c       	mov	r12,101
800044ac:	80 00       	ld.sh	r0,r0[0x0]
800044ae:	36 0c       	mov	r12,96
800044b0:	80 00       	ld.sh	r0,r0[0x0]
800044b2:	35 e8       	mov	r8,94
800044b4:	00 00       	add	r0,r0
800044b6:	08 d0       	st.w	--r4,r0
800044b8:	80 00       	ld.sh	r0,r0[0x0]
800044ba:	a2 00       	st.h	r1[0x0],r0
800044bc:	80 00       	ld.sh	r0,r0[0x0]
800044be:	ab 94       	lsr	r4,0xb
800044c0:	80 00       	ld.sh	r0,r0[0x0]
800044c2:	20 a8       	sub	r8,10
800044c4:	80 00       	ld.sh	r0,r0[0x0]
800044c6:	ab a8       	sbr	r8,0xa
800044c8:	80 00       	ld.sh	r0,r0[0x0]
800044ca:	ab b0       	sbr	r0,0xb
800044cc:	80 00       	ld.sh	r0,r0[0x0]
800044ce:	ab c0       	cbr	r0,0xa
800044d0:	80 00       	ld.sh	r0,r0[0x0]
800044d2:	53 3c       	stdsp	sp[0xcc],r12
800044d4:	80 00       	ld.sh	r0,r0[0x0]
800044d6:	ab c4       	cbr	r4,0xa
800044d8:	80 00       	ld.sh	r0,r0[0x0]
800044da:	2a 6c       	sub	r12,-90
800044dc:	80 00       	ld.sh	r0,r0[0x0]
800044de:	2b 8c       	sub	r12,-72
800044e0:	80 00       	ld.sh	r0,r0[0x0]
800044e2:	29 94       	sub	r4,-103
800044e4:	80 00       	ld.sh	r0,r0[0x0]
800044e6:	ab d8       	cbr	r8,0xb
800044e8:	80 00       	ld.sh	r0,r0[0x0]
800044ea:	2c d8       	sub	r8,-51
800044ec:	00 00       	add	r0,r0
800044ee:	08 d8       	st.w	--r4,r8
800044f0:	00 00       	add	r0,r0
800044f2:	08 d4       	st.w	--r4,r4
800044f4:	80 00       	ld.sh	r0,r0[0x0]
800044f6:	3e 50       	mov	r0,-27

800044f8 <tc_irq>:
	
} 
*/
__attribute__((__interrupt__))
static void tc_irq(void)
{
800044f8:	eb cd 40 80 	pushm	r7,lr
  // Increment the ms seconds counter
  tc_tick++;
800044fc:	49 e7       	lddpc	r7,80004574 <tc_irq+0x7c>
800044fe:	6e 08       	ld.w	r8,r7[0x0]
80004500:	2f f8       	sub	r8,-1
80004502:	8f 08       	st.w	r7[0x0],r8

  // Clear the interrupt flag. This is a side effect of reading the TC SR.
  tc_read_sr(EXAMPLE_TC, TC_CHANNEL);
80004504:	30 0b       	mov	r11,0
80004506:	fe 7c 38 00 	mov	r12,-51200
8000450a:	f0 1f 00 1c 	mcall	80004578 <tc_irq+0x80>

  // Toggle a GPIO pin (this pin is used as a regular GPIO pin).
  if (tc_tick>=1000)
8000450e:	6e 08       	ld.w	r8,r7[0x0]
80004510:	e0 48 03 e7 	cp.w	r8,999
80004514:	e0 88 00 2c 	brls	8000456c <tc_irq+0x74>
  {		
	   gpio_tgl_gpio_pin(LED0_GPIO);
80004518:	33 bc       	mov	r12,59
8000451a:	f0 1f 00 19 	mcall	8000457c <tc_irq+0x84>
		  tc_tick =0;
8000451e:	30 09       	mov	r9,0
80004520:	8f 09       	st.w	r7[0x0],r9
		  segundos++;
80004522:	49 88       	lddpc	r8,80004580 <tc_irq+0x88>
80004524:	70 09       	ld.w	r9,r8[0x0]
80004526:	2f f9       	sub	r9,-1
80004528:	91 09       	st.w	r8[0x0],r9
		  if (segundos>=60)
8000452a:	70 08       	ld.w	r8,r8[0x0]
8000452c:	e0 48 00 3b 	cp.w	r8,59
80004530:	e0 8a 00 1e 	brle	8000456c <tc_irq+0x74>
		  {
			  segundos=0;
80004534:	30 09       	mov	r9,0
80004536:	49 38       	lddpc	r8,80004580 <tc_irq+0x88>
80004538:	91 09       	st.w	r8[0x0],r9
			  minutos++;
8000453a:	49 38       	lddpc	r8,80004584 <tc_irq+0x8c>
8000453c:	70 0a       	ld.w	r10,r8[0x0]
8000453e:	2f fa       	sub	r10,-1
80004540:	91 0a       	st.w	r8[0x0],r10
			  gana1=0;
80004542:	49 2a       	lddpc	r10,80004588 <tc_irq+0x90>
80004544:	95 09       	st.w	r10[0x0],r9
			  if (minutos>=60)
80004546:	70 08       	ld.w	r8,r8[0x0]
80004548:	e0 48 00 3b 	cp.w	r8,59
8000454c:	e0 8a 00 10 	brle	8000456c <tc_irq+0x74>
			  {
				  minutos=0;
80004550:	48 d8       	lddpc	r8,80004584 <tc_irq+0x8c>
80004552:	91 09       	st.w	r8[0x0],r9
				  horas++;
80004554:	48 e8       	lddpc	r8,8000458c <tc_irq+0x94>
80004556:	70 0a       	ld.w	r10,r8[0x0]
80004558:	2f fa       	sub	r10,-1
8000455a:	91 0a       	st.w	r8[0x0],r10
				  gana2=0;
8000455c:	48 da       	lddpc	r10,80004590 <tc_irq+0x98>
8000455e:	95 09       	st.w	r10[0x0],r9
				  if (horas>=24)
80004560:	70 08       	ld.w	r8,r8[0x0]
80004562:	59 78       	cp.w	r8,23
80004564:	e0 8a 00 04 	brle	8000456c <tc_irq+0x74>
				  {
					  horas=0;
80004568:	48 98       	lddpc	r8,8000458c <tc_irq+0x94>
8000456a:	91 09       	st.w	r8[0x0],r9
		  }  
	 
  }
  

}
8000456c:	e3 cd 40 80 	ldm	sp++,r7,lr
80004570:	d6 03       	rete
80004572:	00 00       	add	r0,r0
80004574:	00 00       	add	r0,r0
80004576:	06 5c       	eor	r12,r3
80004578:	80 00       	ld.sh	r0,r0[0x0]
8000457a:	3b 0c       	mov	r12,-80
8000457c:	80 00       	ld.sh	r0,r0[0x0]
8000457e:	34 be       	mov	lr,75
80004580:	00 00       	add	r0,r0
80004582:	06 60       	and	r0,r3
80004584:	00 00       	add	r0,r0
80004586:	06 50       	eor	r0,r3
80004588:	00 00       	add	r0,r0
8000458a:	00 10       	sub	r0,r0
8000458c:	00 00       	add	r0,r0
8000458e:	06 54       	eor	r4,r3
80004590:	00 00       	add	r0,r0
80004592:	00 0c       	add	r12,r0

80004594 <__avr32_f64_mul>:
80004594:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80004598:	e0 80 00 dc 	breq	80004750 <__avr32_f64_mul_op1_zero>
8000459c:	d4 21       	pushm	r4-r7,lr
8000459e:	f7 e9 20 0e 	eor	lr,r11,r9
800045a2:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800045a6:	30 15       	mov	r5,1
800045a8:	c4 30       	breq	8000462e <__avr32_f64_mul_op1_subnormal>
800045aa:	ab 6b       	lsl	r11,0xa
800045ac:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
800045b0:	ab 6a       	lsl	r10,0xa
800045b2:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
800045b6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800045ba:	c5 c0       	breq	80004672 <__avr32_f64_mul_op2_subnormal>
800045bc:	a1 78       	lsl	r8,0x1
800045be:	5c f9       	rol	r9
800045c0:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
800045c4:	e0 47 07 ff 	cp.w	r7,2047
800045c8:	c7 70       	breq	800046b6 <__avr32_f64_mul_op_nan_or_inf>
800045ca:	e0 46 07 ff 	cp.w	r6,2047
800045ce:	c7 40       	breq	800046b6 <__avr32_f64_mul_op_nan_or_inf>
800045d0:	ee 06 00 0c 	add	r12,r7,r6
800045d4:	e0 2c 03 fe 	sub	r12,1022
800045d8:	f6 08 06 44 	mulu.d	r4,r11,r8
800045dc:	f4 09 07 44 	macu.d	r4,r10,r9
800045e0:	f4 08 06 46 	mulu.d	r6,r10,r8
800045e4:	f6 09 06 4a 	mulu.d	r10,r11,r9
800045e8:	08 07       	add	r7,r4
800045ea:	f4 05 00 4a 	adc	r10,r10,r5
800045ee:	5c 0b       	acr	r11
800045f0:	ed bb 00 14 	bld	r11,0x14
800045f4:	c0 50       	breq	800045fe <__avr32_f64_mul+0x6a>
800045f6:	a1 77       	lsl	r7,0x1
800045f8:	5c fa       	rol	r10
800045fa:	5c fb       	rol	r11
800045fc:	20 1c       	sub	r12,1
800045fe:	58 0c       	cp.w	r12,0
80004600:	e0 8a 00 6f 	brle	800046de <__avr32_f64_mul_res_subnormal>
80004604:	e0 4c 07 ff 	cp.w	r12,2047
80004608:	e0 84 00 9c 	brge	80004740 <__avr32_f64_mul_res_inf>
8000460c:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80004610:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80004614:	ef e6 12 17 	or	r7,r7,r6>>0x1
80004618:	ee 17 80 00 	eorh	r7,0x8000
8000461c:	f1 b7 04 20 	satu	r7,0x1
80004620:	0e 0a       	add	r10,r7
80004622:	5c 0b       	acr	r11
80004624:	ed be 00 1f 	bld	lr,0x1f
80004628:	ef bb 00 1f 	bst	r11,0x1f
8000462c:	d8 22       	popm	r4-r7,pc

8000462e <__avr32_f64_mul_op1_subnormal>:
8000462e:	e4 1b 00 0f 	andh	r11,0xf
80004632:	f4 0c 12 00 	clz	r12,r10
80004636:	f6 06 12 00 	clz	r6,r11
8000463a:	f7 bc 03 e1 	sublo	r12,-31
8000463e:	f8 06 17 30 	movlo	r6,r12
80004642:	f7 b6 02 01 	subhs	r6,1
80004646:	e0 46 00 20 	cp.w	r6,32
8000464a:	c0 d4       	brge	80004664 <__avr32_f64_mul_op1_subnormal+0x36>
8000464c:	ec 0c 11 20 	rsub	r12,r6,32
80004650:	f6 06 09 4b 	lsl	r11,r11,r6
80004654:	f4 0c 0a 4c 	lsr	r12,r10,r12
80004658:	18 4b       	or	r11,r12
8000465a:	f4 06 09 4a 	lsl	r10,r10,r6
8000465e:	20 b6       	sub	r6,11
80004660:	0c 17       	sub	r7,r6
80004662:	ca ab       	rjmp	800045b6 <__avr32_f64_mul+0x22>
80004664:	f4 06 09 4b 	lsl	r11,r10,r6
80004668:	c6 40       	breq	80004730 <__avr32_f64_mul_res_zero>
8000466a:	30 0a       	mov	r10,0
8000466c:	20 b6       	sub	r6,11
8000466e:	0c 17       	sub	r7,r6
80004670:	ca 3b       	rjmp	800045b6 <__avr32_f64_mul+0x22>

80004672 <__avr32_f64_mul_op2_subnormal>:
80004672:	e4 19 00 0f 	andh	r9,0xf
80004676:	f0 0c 12 00 	clz	r12,r8
8000467a:	f2 05 12 00 	clz	r5,r9
8000467e:	f7 bc 03 ea 	sublo	r12,-22
80004682:	f8 05 17 30 	movlo	r5,r12
80004686:	f7 b5 02 0a 	subhs	r5,10
8000468a:	e0 45 00 20 	cp.w	r5,32
8000468e:	c0 d4       	brge	800046a8 <__avr32_f64_mul_op2_subnormal+0x36>
80004690:	ea 0c 11 20 	rsub	r12,r5,32
80004694:	f2 05 09 49 	lsl	r9,r9,r5
80004698:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000469c:	18 49       	or	r9,r12
8000469e:	f0 05 09 48 	lsl	r8,r8,r5
800046a2:	20 25       	sub	r5,2
800046a4:	0a 16       	sub	r6,r5
800046a6:	c8 fb       	rjmp	800045c4 <__avr32_f64_mul+0x30>
800046a8:	f0 05 09 49 	lsl	r9,r8,r5
800046ac:	c4 20       	breq	80004730 <__avr32_f64_mul_res_zero>
800046ae:	30 08       	mov	r8,0
800046b0:	20 25       	sub	r5,2
800046b2:	0a 16       	sub	r6,r5
800046b4:	c8 8b       	rjmp	800045c4 <__avr32_f64_mul+0x30>

800046b6 <__avr32_f64_mul_op_nan_or_inf>:
800046b6:	e4 19 00 0f 	andh	r9,0xf
800046ba:	e4 1b 00 0f 	andh	r11,0xf
800046be:	14 4b       	or	r11,r10
800046c0:	10 49       	or	r9,r8
800046c2:	e0 47 07 ff 	cp.w	r7,2047
800046c6:	c0 91       	brne	800046d8 <__avr32_f64_mul_op1_not_naninf>
800046c8:	58 0b       	cp.w	r11,0
800046ca:	c3 81       	brne	8000473a <__avr32_f64_mul_res_nan>
800046cc:	e0 46 07 ff 	cp.w	r6,2047
800046d0:	c3 81       	brne	80004740 <__avr32_f64_mul_res_inf>
800046d2:	58 09       	cp.w	r9,0
800046d4:	c3 60       	breq	80004740 <__avr32_f64_mul_res_inf>
800046d6:	c3 28       	rjmp	8000473a <__avr32_f64_mul_res_nan>

800046d8 <__avr32_f64_mul_op1_not_naninf>:
800046d8:	58 09       	cp.w	r9,0
800046da:	c3 30       	breq	80004740 <__avr32_f64_mul_res_inf>
800046dc:	c2 f8       	rjmp	8000473a <__avr32_f64_mul_res_nan>

800046de <__avr32_f64_mul_res_subnormal>:
800046de:	5c 3c       	neg	r12
800046e0:	2f fc       	sub	r12,-1
800046e2:	f1 bc 04 c0 	satu	r12,0x6
800046e6:	e0 4c 00 20 	cp.w	r12,32
800046ea:	c1 14       	brge	8000470c <__avr32_f64_mul_res_subnormal+0x2e>
800046ec:	f8 08 11 20 	rsub	r8,r12,32
800046f0:	0e 46       	or	r6,r7
800046f2:	ee 0c 0a 47 	lsr	r7,r7,r12
800046f6:	f4 08 09 49 	lsl	r9,r10,r8
800046fa:	12 47       	or	r7,r9
800046fc:	f4 0c 0a 4a 	lsr	r10,r10,r12
80004700:	f6 08 09 49 	lsl	r9,r11,r8
80004704:	12 4a       	or	r10,r9
80004706:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000470a:	c8 3b       	rjmp	80004610 <__avr32_f64_mul+0x7c>
8000470c:	f8 08 11 20 	rsub	r8,r12,32
80004710:	f9 b9 00 00 	moveq	r9,0
80004714:	c0 30       	breq	8000471a <__avr32_f64_mul_res_subnormal+0x3c>
80004716:	f6 08 09 49 	lsl	r9,r11,r8
8000471a:	0e 46       	or	r6,r7
8000471c:	ed ea 10 16 	or	r6,r6,r10<<0x1
80004720:	f4 0c 0a 4a 	lsr	r10,r10,r12
80004724:	f3 ea 10 07 	or	r7,r9,r10
80004728:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000472c:	30 0b       	mov	r11,0
8000472e:	c7 1b       	rjmp	80004610 <__avr32_f64_mul+0x7c>

80004730 <__avr32_f64_mul_res_zero>:
80004730:	1c 9b       	mov	r11,lr
80004732:	e6 1b 80 00 	andh	r11,0x8000,COH
80004736:	30 0a       	mov	r10,0
80004738:	d8 22       	popm	r4-r7,pc

8000473a <__avr32_f64_mul_res_nan>:
8000473a:	3f fb       	mov	r11,-1
8000473c:	3f fa       	mov	r10,-1
8000473e:	d8 22       	popm	r4-r7,pc

80004740 <__avr32_f64_mul_res_inf>:
80004740:	f0 6b 00 00 	mov	r11,-1048576
80004744:	ed be 00 1f 	bld	lr,0x1f
80004748:	ef bb 00 1f 	bst	r11,0x1f
8000474c:	30 0a       	mov	r10,0
8000474e:	d8 22       	popm	r4-r7,pc

80004750 <__avr32_f64_mul_op1_zero>:
80004750:	f7 e9 20 0b 	eor	r11,r11,r9
80004754:	e6 1b 80 00 	andh	r11,0x8000,COH
80004758:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000475c:	e0 4c 07 ff 	cp.w	r12,2047
80004760:	5e 1c       	retne	r12
80004762:	3f fa       	mov	r10,-1
80004764:	3f fb       	mov	r11,-1
80004766:	5e fc       	retal	r12

80004768 <__avr32_f64_sub_from_add>:
80004768:	ee 19 80 00 	eorh	r9,0x8000

8000476c <__avr32_f64_sub>:
8000476c:	f7 e9 20 0c 	eor	r12,r11,r9
80004770:	e0 86 00 ca 	brmi	80004904 <__avr32_f64_add_from_sub>
80004774:	eb cd 40 e0 	pushm	r5-r7,lr
80004778:	16 9c       	mov	r12,r11
8000477a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000477e:	bf db       	cbr	r11,0x1f
80004780:	bf d9       	cbr	r9,0x1f
80004782:	10 3a       	cp.w	r10,r8
80004784:	f2 0b 13 00 	cpc	r11,r9
80004788:	c0 92       	brcc	8000479a <__avr32_f64_sub+0x2e>
8000478a:	16 97       	mov	r7,r11
8000478c:	12 9b       	mov	r11,r9
8000478e:	0e 99       	mov	r9,r7
80004790:	14 97       	mov	r7,r10
80004792:	10 9a       	mov	r10,r8
80004794:	0e 98       	mov	r8,r7
80004796:	ee 1c 80 00 	eorh	r12,0x8000
8000479a:	f6 07 16 14 	lsr	r7,r11,0x14
8000479e:	ab 7b       	lsl	r11,0xb
800047a0:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800047a4:	ab 7a       	lsl	r10,0xb
800047a6:	bf bb       	sbr	r11,0x1f
800047a8:	f2 06 16 14 	lsr	r6,r9,0x14
800047ac:	c4 40       	breq	80004834 <__avr32_f64_sub_opL_subnormal>
800047ae:	ab 79       	lsl	r9,0xb
800047b0:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800047b4:	ab 78       	lsl	r8,0xb
800047b6:	bf b9       	sbr	r9,0x1f

800047b8 <__avr32_f64_sub_opL_subnormal_done>:
800047b8:	e0 47 07 ff 	cp.w	r7,2047
800047bc:	c4 f0       	breq	8000485a <__avr32_f64_sub_opH_nan_or_inf>
800047be:	0e 26       	rsub	r6,r7
800047c0:	c1 20       	breq	800047e4 <__avr32_f64_sub_shift_done>
800047c2:	ec 05 11 20 	rsub	r5,r6,32
800047c6:	e0 46 00 20 	cp.w	r6,32
800047ca:	c7 c2       	brcc	800048c2 <__avr32_f64_sub_longshift>
800047cc:	f0 05 09 4e 	lsl	lr,r8,r5
800047d0:	f2 05 09 45 	lsl	r5,r9,r5
800047d4:	f0 06 0a 48 	lsr	r8,r8,r6
800047d8:	f2 06 0a 49 	lsr	r9,r9,r6
800047dc:	0a 48       	or	r8,r5
800047de:	58 0e       	cp.w	lr,0
800047e0:	5f 1e       	srne	lr
800047e2:	1c 48       	or	r8,lr

800047e4 <__avr32_f64_sub_shift_done>:
800047e4:	10 1a       	sub	r10,r8
800047e6:	f6 09 01 4b 	sbc	r11,r11,r9
800047ea:	f6 06 12 00 	clz	r6,r11
800047ee:	c0 e0       	breq	8000480a <__avr32_f64_sub_longnormalize_done>
800047f0:	c7 83       	brcs	800048e0 <__avr32_f64_sub_longnormalize>
800047f2:	ec 0e 11 20 	rsub	lr,r6,32
800047f6:	f6 06 09 4b 	lsl	r11,r11,r6
800047fa:	f4 0e 0a 4e 	lsr	lr,r10,lr
800047fe:	1c 4b       	or	r11,lr
80004800:	f4 06 09 4a 	lsl	r10,r10,r6
80004804:	0c 17       	sub	r7,r6
80004806:	e0 8a 00 39 	brle	80004878 <__avr32_f64_sub_subnormal_result>

8000480a <__avr32_f64_sub_longnormalize_done>:
8000480a:	f4 09 15 15 	lsl	r9,r10,0x15
8000480e:	ab 9a       	lsr	r10,0xb
80004810:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80004814:	ab 9b       	lsr	r11,0xb
80004816:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000481a:	18 4b       	or	r11,r12

8000481c <__avr32_f64_sub_round>:
8000481c:	fc 17 80 00 	movh	r7,0x8000
80004820:	ed ba 00 00 	bld	r10,0x0
80004824:	f7 b7 01 ff 	subne	r7,-1
80004828:	0e 39       	cp.w	r9,r7
8000482a:	5f 29       	srhs	r9
8000482c:	12 0a       	add	r10,r9
8000482e:	5c 0b       	acr	r11
80004830:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004834 <__avr32_f64_sub_opL_subnormal>:
80004834:	ab 79       	lsl	r9,0xb
80004836:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000483a:	ab 78       	lsl	r8,0xb
8000483c:	f3 e8 10 0e 	or	lr,r9,r8
80004840:	f9 b6 01 01 	movne	r6,1
80004844:	ee 0e 11 00 	rsub	lr,r7,0
80004848:	f9 b7 00 01 	moveq	r7,1
8000484c:	ef bb 00 1f 	bst	r11,0x1f
80004850:	f7 ea 10 0e 	or	lr,r11,r10
80004854:	f9 b7 00 00 	moveq	r7,0
80004858:	cb 0b       	rjmp	800047b8 <__avr32_f64_sub_opL_subnormal_done>

8000485a <__avr32_f64_sub_opH_nan_or_inf>:
8000485a:	bf db       	cbr	r11,0x1f
8000485c:	f7 ea 10 0e 	or	lr,r11,r10
80004860:	c0 81       	brne	80004870 <__avr32_f64_sub_return_nan>
80004862:	e0 46 07 ff 	cp.w	r6,2047
80004866:	c0 50       	breq	80004870 <__avr32_f64_sub_return_nan>
80004868:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000486c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004870 <__avr32_f64_sub_return_nan>:
80004870:	3f fa       	mov	r10,-1
80004872:	3f fb       	mov	r11,-1
80004874:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004878 <__avr32_f64_sub_subnormal_result>:
80004878:	5c 37       	neg	r7
8000487a:	2f f7       	sub	r7,-1
8000487c:	f1 b7 04 c0 	satu	r7,0x6
80004880:	e0 47 00 20 	cp.w	r7,32
80004884:	c1 14       	brge	800048a6 <__avr32_f64_sub_subnormal_result+0x2e>
80004886:	ee 08 11 20 	rsub	r8,r7,32
8000488a:	f4 08 09 49 	lsl	r9,r10,r8
8000488e:	5f 16       	srne	r6
80004890:	f4 07 0a 4a 	lsr	r10,r10,r7
80004894:	0c 4a       	or	r10,r6
80004896:	f6 08 09 49 	lsl	r9,r11,r8
8000489a:	f5 e9 10 0a 	or	r10,r10,r9
8000489e:	f4 07 0a 4b 	lsr	r11,r10,r7
800048a2:	30 07       	mov	r7,0
800048a4:	cb 3b       	rjmp	8000480a <__avr32_f64_sub_longnormalize_done>
800048a6:	ee 08 11 40 	rsub	r8,r7,64
800048aa:	f6 08 09 49 	lsl	r9,r11,r8
800048ae:	14 49       	or	r9,r10
800048b0:	5f 16       	srne	r6
800048b2:	f6 07 0a 4a 	lsr	r10,r11,r7
800048b6:	0c 4a       	or	r10,r6
800048b8:	30 0b       	mov	r11,0
800048ba:	30 07       	mov	r7,0
800048bc:	ca 7b       	rjmp	8000480a <__avr32_f64_sub_longnormalize_done>
800048be:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800048c2 <__avr32_f64_sub_longshift>:
800048c2:	f1 b6 04 c0 	satu	r6,0x6
800048c6:	f0 0e 17 00 	moveq	lr,r8
800048ca:	c0 40       	breq	800048d2 <__avr32_f64_sub_longshift+0x10>
800048cc:	f2 05 09 4e 	lsl	lr,r9,r5
800048d0:	10 4e       	or	lr,r8
800048d2:	f2 06 0a 48 	lsr	r8,r9,r6
800048d6:	30 09       	mov	r9,0
800048d8:	58 0e       	cp.w	lr,0
800048da:	5f 1e       	srne	lr
800048dc:	1c 48       	or	r8,lr
800048de:	c8 3b       	rjmp	800047e4 <__avr32_f64_sub_shift_done>

800048e0 <__avr32_f64_sub_longnormalize>:
800048e0:	f4 06 12 00 	clz	r6,r10
800048e4:	f9 b7 03 00 	movlo	r7,0
800048e8:	f9 b6 03 00 	movlo	r6,0
800048ec:	f9 bc 03 00 	movlo	r12,0
800048f0:	f7 b6 02 e0 	subhs	r6,-32
800048f4:	f4 06 09 4b 	lsl	r11,r10,r6
800048f8:	30 0a       	mov	r10,0
800048fa:	0c 17       	sub	r7,r6
800048fc:	fe 9a ff be 	brle	80004878 <__avr32_f64_sub_subnormal_result>
80004900:	c8 5b       	rjmp	8000480a <__avr32_f64_sub_longnormalize_done>
80004902:	d7 03       	nop

80004904 <__avr32_f64_add_from_sub>:
80004904:	ee 19 80 00 	eorh	r9,0x8000

80004908 <__avr32_f64_add>:
80004908:	f7 e9 20 0c 	eor	r12,r11,r9
8000490c:	fe 96 ff 2e 	brmi	80004768 <__avr32_f64_sub_from_add>
80004910:	eb cd 40 e0 	pushm	r5-r7,lr
80004914:	16 9c       	mov	r12,r11
80004916:	e6 1c 80 00 	andh	r12,0x8000,COH
8000491a:	bf db       	cbr	r11,0x1f
8000491c:	bf d9       	cbr	r9,0x1f
8000491e:	12 3b       	cp.w	r11,r9
80004920:	c0 72       	brcc	8000492e <__avr32_f64_add+0x26>
80004922:	16 97       	mov	r7,r11
80004924:	12 9b       	mov	r11,r9
80004926:	0e 99       	mov	r9,r7
80004928:	14 97       	mov	r7,r10
8000492a:	10 9a       	mov	r10,r8
8000492c:	0e 98       	mov	r8,r7
8000492e:	30 0e       	mov	lr,0
80004930:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80004934:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80004938:	b5 ab       	sbr	r11,0x14
8000493a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000493e:	c6 20       	breq	80004a02 <__avr32_f64_add_op2_subnormal>
80004940:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80004944:	b5 a9       	sbr	r9,0x14
80004946:	e0 47 07 ff 	cp.w	r7,2047
8000494a:	c2 80       	breq	8000499a <__avr32_f64_add_opH_nan_or_inf>
8000494c:	0e 26       	rsub	r6,r7
8000494e:	c1 20       	breq	80004972 <__avr32_f64_add_shift_done>
80004950:	e0 46 00 36 	cp.w	r6,54
80004954:	c1 52       	brcc	8000497e <__avr32_f64_add_res_of_done>
80004956:	ec 05 11 20 	rsub	r5,r6,32
8000495a:	e0 46 00 20 	cp.w	r6,32
8000495e:	c3 52       	brcc	800049c8 <__avr32_f64_add_longshift>
80004960:	f0 05 09 4e 	lsl	lr,r8,r5
80004964:	f2 05 09 45 	lsl	r5,r9,r5
80004968:	f0 06 0a 48 	lsr	r8,r8,r6
8000496c:	f2 06 0a 49 	lsr	r9,r9,r6
80004970:	0a 48       	or	r8,r5

80004972 <__avr32_f64_add_shift_done>:
80004972:	10 0a       	add	r10,r8
80004974:	f6 09 00 4b 	adc	r11,r11,r9
80004978:	ed bb 00 15 	bld	r11,0x15
8000497c:	c3 40       	breq	800049e4 <__avr32_f64_add_res_of>

8000497e <__avr32_f64_add_res_of_done>:
8000497e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80004982:	18 4b       	or	r11,r12

80004984 <__avr32_f64_add_round>:
80004984:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80004988:	18 4e       	or	lr,r12
8000498a:	ee 1e 80 00 	eorh	lr,0x8000
8000498e:	f1 be 04 20 	satu	lr,0x1
80004992:	1c 0a       	add	r10,lr
80004994:	5c 0b       	acr	r11
80004996:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000499a <__avr32_f64_add_opH_nan_or_inf>:
8000499a:	b5 cb       	cbr	r11,0x14
8000499c:	f7 ea 10 0e 	or	lr,r11,r10
800049a0:	c1 01       	brne	800049c0 <__avr32_f64_add_return_nan>
800049a2:	e0 46 07 ff 	cp.w	r6,2047
800049a6:	c0 30       	breq	800049ac <__avr32_f64_add_opL_nan_or_inf>
800049a8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800049ac <__avr32_f64_add_opL_nan_or_inf>:
800049ac:	b5 c9       	cbr	r9,0x14
800049ae:	f3 e8 10 0e 	or	lr,r9,r8
800049b2:	c0 71       	brne	800049c0 <__avr32_f64_add_return_nan>
800049b4:	30 0a       	mov	r10,0
800049b6:	fc 1b 7f f0 	movh	r11,0x7ff0
800049ba:	18 4b       	or	r11,r12
800049bc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800049c0 <__avr32_f64_add_return_nan>:
800049c0:	3f fa       	mov	r10,-1
800049c2:	3f fb       	mov	r11,-1
800049c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800049c8 <__avr32_f64_add_longshift>:
800049c8:	f1 b6 04 c0 	satu	r6,0x6
800049cc:	f0 0e 17 00 	moveq	lr,r8
800049d0:	c0 60       	breq	800049dc <__avr32_f64_add_longshift+0x14>
800049d2:	f2 05 09 4e 	lsl	lr,r9,r5
800049d6:	58 08       	cp.w	r8,0
800049d8:	5f 18       	srne	r8
800049da:	10 4e       	or	lr,r8
800049dc:	f2 06 0a 48 	lsr	r8,r9,r6
800049e0:	30 09       	mov	r9,0
800049e2:	cc 8b       	rjmp	80004972 <__avr32_f64_add_shift_done>

800049e4 <__avr32_f64_add_res_of>:
800049e4:	fd ee 10 1e 	or	lr,lr,lr<<0x1
800049e8:	a1 9b       	lsr	r11,0x1
800049ea:	5d 0a       	ror	r10
800049ec:	5d 0e       	ror	lr
800049ee:	2f f7       	sub	r7,-1
800049f0:	e0 47 07 ff 	cp.w	r7,2047
800049f4:	f9 ba 00 00 	moveq	r10,0
800049f8:	f9 bb 00 00 	moveq	r11,0
800049fc:	f9 be 00 00 	moveq	lr,0
80004a00:	cb fb       	rjmp	8000497e <__avr32_f64_add_res_of_done>

80004a02 <__avr32_f64_add_op2_subnormal>:
80004a02:	30 16       	mov	r6,1
80004a04:	58 07       	cp.w	r7,0
80004a06:	ca 01       	brne	80004946 <__avr32_f64_add+0x3e>
80004a08:	b5 cb       	cbr	r11,0x14
80004a0a:	10 0a       	add	r10,r8
80004a0c:	f6 09 00 4b 	adc	r11,r11,r9
80004a10:	18 4b       	or	r11,r12
80004a12:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004a16:	d7 03       	nop

80004a18 <__avr32_f64_to_u32>:
80004a18:	58 0b       	cp.w	r11,0
80004a1a:	5e 6d       	retmi	0

80004a1c <__avr32_f64_to_s32>:
80004a1c:	f6 0c 15 01 	lsl	r12,r11,0x1
80004a20:	b5 9c       	lsr	r12,0x15
80004a22:	e0 2c 03 ff 	sub	r12,1023
80004a26:	5e 3d       	retlo	0
80004a28:	f8 0c 11 1f 	rsub	r12,r12,31
80004a2c:	16 99       	mov	r9,r11
80004a2e:	ab 7b       	lsl	r11,0xb
80004a30:	bf bb       	sbr	r11,0x1f
80004a32:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80004a36:	f6 0c 0a 4b 	lsr	r11,r11,r12
80004a3a:	a1 79       	lsl	r9,0x1
80004a3c:	5e 2b       	reths	r11
80004a3e:	5c 3b       	neg	r11
80004a40:	5e fb       	retal	r11

80004a42 <__avr32_u32_to_f64>:
80004a42:	f8 cb 00 00 	sub	r11,r12,0
80004a46:	30 0c       	mov	r12,0
80004a48:	c0 38       	rjmp	80004a4e <__avr32_s32_to_f64+0x4>

80004a4a <__avr32_s32_to_f64>:
80004a4a:	18 9b       	mov	r11,r12
80004a4c:	5c 4b       	abs	r11
80004a4e:	30 0a       	mov	r10,0
80004a50:	5e 0b       	reteq	r11
80004a52:	d4 01       	pushm	lr
80004a54:	e0 69 04 1e 	mov	r9,1054
80004a58:	f6 08 12 00 	clz	r8,r11
80004a5c:	c1 70       	breq	80004a8a <__avr32_s32_to_f64+0x40>
80004a5e:	c0 c3       	brcs	80004a76 <__avr32_s32_to_f64+0x2c>
80004a60:	f0 0e 11 20 	rsub	lr,r8,32
80004a64:	f6 08 09 4b 	lsl	r11,r11,r8
80004a68:	f4 0e 0a 4e 	lsr	lr,r10,lr
80004a6c:	1c 4b       	or	r11,lr
80004a6e:	f4 08 09 4a 	lsl	r10,r10,r8
80004a72:	10 19       	sub	r9,r8
80004a74:	c0 b8       	rjmp	80004a8a <__avr32_s32_to_f64+0x40>
80004a76:	f4 08 12 00 	clz	r8,r10
80004a7a:	f9 b8 03 00 	movlo	r8,0
80004a7e:	f7 b8 02 e0 	subhs	r8,-32
80004a82:	f4 08 09 4b 	lsl	r11,r10,r8
80004a86:	30 0a       	mov	r10,0
80004a88:	10 19       	sub	r9,r8
80004a8a:	58 09       	cp.w	r9,0
80004a8c:	e0 89 00 30 	brgt	80004aec <__avr32_s32_to_f64+0xa2>
80004a90:	5c 39       	neg	r9
80004a92:	2f f9       	sub	r9,-1
80004a94:	e0 49 00 36 	cp.w	r9,54
80004a98:	c0 43       	brcs	80004aa0 <__avr32_s32_to_f64+0x56>
80004a9a:	30 0b       	mov	r11,0
80004a9c:	30 0a       	mov	r10,0
80004a9e:	c2 68       	rjmp	80004aea <__avr32_s32_to_f64+0xa0>
80004aa0:	2f 69       	sub	r9,-10
80004aa2:	f2 08 11 20 	rsub	r8,r9,32
80004aa6:	e0 49 00 20 	cp.w	r9,32
80004aaa:	c0 b2       	brcc	80004ac0 <__avr32_s32_to_f64+0x76>
80004aac:	f4 08 09 4e 	lsl	lr,r10,r8
80004ab0:	f6 08 09 48 	lsl	r8,r11,r8
80004ab4:	f4 09 0a 4a 	lsr	r10,r10,r9
80004ab8:	f6 09 0a 4b 	lsr	r11,r11,r9
80004abc:	10 4b       	or	r11,r8
80004abe:	c0 88       	rjmp	80004ace <__avr32_s32_to_f64+0x84>
80004ac0:	f6 08 09 4e 	lsl	lr,r11,r8
80004ac4:	14 4e       	or	lr,r10
80004ac6:	16 9a       	mov	r10,r11
80004ac8:	30 0b       	mov	r11,0
80004aca:	f4 09 0a 4a 	lsr	r10,r10,r9
80004ace:	ed ba 00 00 	bld	r10,0x0
80004ad2:	c0 92       	brcc	80004ae4 <__avr32_s32_to_f64+0x9a>
80004ad4:	1c 7e       	tst	lr,lr
80004ad6:	c0 41       	brne	80004ade <__avr32_s32_to_f64+0x94>
80004ad8:	ed ba 00 01 	bld	r10,0x1
80004adc:	c0 42       	brcc	80004ae4 <__avr32_s32_to_f64+0x9a>
80004ade:	2f fa       	sub	r10,-1
80004ae0:	f7 bb 02 ff 	subhs	r11,-1
80004ae4:	5c fc       	rol	r12
80004ae6:	5d 0b       	ror	r11
80004ae8:	5d 0a       	ror	r10
80004aea:	d8 02       	popm	pc
80004aec:	e0 68 03 ff 	mov	r8,1023
80004af0:	ed ba 00 0b 	bld	r10,0xb
80004af4:	f7 b8 00 ff 	subeq	r8,-1
80004af8:	10 0a       	add	r10,r8
80004afa:	5c 0b       	acr	r11
80004afc:	f7 b9 03 fe 	sublo	r9,-2
80004b00:	e0 49 07 ff 	cp.w	r9,2047
80004b04:	c0 55       	brlt	80004b0e <__avr32_s32_to_f64+0xc4>
80004b06:	30 0a       	mov	r10,0
80004b08:	fc 1b ff e0 	movh	r11,0xffe0
80004b0c:	c0 c8       	rjmp	80004b24 <__floatsidf_return_op1>
80004b0e:	ed bb 00 1f 	bld	r11,0x1f
80004b12:	f7 b9 01 01 	subne	r9,1
80004b16:	ab 9a       	lsr	r10,0xb
80004b18:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80004b1c:	a1 7b       	lsl	r11,0x1
80004b1e:	ab 9b       	lsr	r11,0xb
80004b20:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80004b24 <__floatsidf_return_op1>:
80004b24:	a1 7c       	lsl	r12,0x1
80004b26:	5d 0b       	ror	r11
80004b28:	d8 02       	popm	pc

80004b2a <__avr32_udiv64>:
80004b2a:	d4 31       	pushm	r0-r7,lr
80004b2c:	1a 97       	mov	r7,sp
80004b2e:	20 3d       	sub	sp,12
80004b30:	10 9c       	mov	r12,r8
80004b32:	12 9e       	mov	lr,r9
80004b34:	14 93       	mov	r3,r10
80004b36:	58 09       	cp.w	r9,0
80004b38:	e0 81 00 bd 	brne	80004cb2 <__avr32_udiv64+0x188>
80004b3c:	16 38       	cp.w	r8,r11
80004b3e:	e0 88 00 40 	brls	80004bbe <__avr32_udiv64+0x94>
80004b42:	f0 08 12 00 	clz	r8,r8
80004b46:	c0 d0       	breq	80004b60 <__avr32_udiv64+0x36>
80004b48:	f6 08 09 4b 	lsl	r11,r11,r8
80004b4c:	f0 09 11 20 	rsub	r9,r8,32
80004b50:	f8 08 09 4c 	lsl	r12,r12,r8
80004b54:	f4 09 0a 49 	lsr	r9,r10,r9
80004b58:	f4 08 09 43 	lsl	r3,r10,r8
80004b5c:	f3 eb 10 0b 	or	r11,r9,r11
80004b60:	f8 0e 16 10 	lsr	lr,r12,0x10
80004b64:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80004b68:	f6 0e 0d 00 	divu	r0,r11,lr
80004b6c:	e6 0b 16 10 	lsr	r11,r3,0x10
80004b70:	00 99       	mov	r9,r0
80004b72:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004b76:	e0 0a 02 48 	mul	r8,r0,r10
80004b7a:	10 3b       	cp.w	r11,r8
80004b7c:	c0 a2       	brcc	80004b90 <__avr32_udiv64+0x66>
80004b7e:	20 19       	sub	r9,1
80004b80:	18 0b       	add	r11,r12
80004b82:	18 3b       	cp.w	r11,r12
80004b84:	c0 63       	brcs	80004b90 <__avr32_udiv64+0x66>
80004b86:	10 3b       	cp.w	r11,r8
80004b88:	f7 b9 03 01 	sublo	r9,1
80004b8c:	f7 dc e3 0b 	addcs	r11,r11,r12
80004b90:	f6 08 01 01 	sub	r1,r11,r8
80004b94:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80004b98:	e2 0e 0d 00 	divu	r0,r1,lr
80004b9c:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004ba0:	00 98       	mov	r8,r0
80004ba2:	e0 0a 02 4a 	mul	r10,r0,r10
80004ba6:	14 33       	cp.w	r3,r10
80004ba8:	c0 82       	brcc	80004bb8 <__avr32_udiv64+0x8e>
80004baa:	20 18       	sub	r8,1
80004bac:	18 03       	add	r3,r12
80004bae:	18 33       	cp.w	r3,r12
80004bb0:	c0 43       	brcs	80004bb8 <__avr32_udiv64+0x8e>
80004bb2:	14 33       	cp.w	r3,r10
80004bb4:	f7 b8 03 01 	sublo	r8,1
80004bb8:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80004bbc:	cd f8       	rjmp	80004d7a <__avr32_udiv64+0x250>
80004bbe:	58 08       	cp.w	r8,0
80004bc0:	c0 51       	brne	80004bca <__avr32_udiv64+0xa0>
80004bc2:	30 19       	mov	r9,1
80004bc4:	f2 08 0d 08 	divu	r8,r9,r8
80004bc8:	10 9c       	mov	r12,r8
80004bca:	f8 06 12 00 	clz	r6,r12
80004bce:	c0 41       	brne	80004bd6 <__avr32_udiv64+0xac>
80004bd0:	18 1b       	sub	r11,r12
80004bd2:	30 19       	mov	r9,1
80004bd4:	c4 08       	rjmp	80004c54 <__avr32_udiv64+0x12a>
80004bd6:	ec 01 11 20 	rsub	r1,r6,32
80004bda:	f4 01 0a 49 	lsr	r9,r10,r1
80004bde:	f8 06 09 4c 	lsl	r12,r12,r6
80004be2:	f6 06 09 48 	lsl	r8,r11,r6
80004be6:	f6 01 0a 41 	lsr	r1,r11,r1
80004bea:	f3 e8 10 08 	or	r8,r9,r8
80004bee:	f8 03 16 10 	lsr	r3,r12,0x10
80004bf2:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80004bf6:	e2 03 0d 00 	divu	r0,r1,r3
80004bfa:	f0 0b 16 10 	lsr	r11,r8,0x10
80004bfe:	00 9e       	mov	lr,r0
80004c00:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004c04:	e0 05 02 49 	mul	r9,r0,r5
80004c08:	12 3b       	cp.w	r11,r9
80004c0a:	c0 a2       	brcc	80004c1e <__avr32_udiv64+0xf4>
80004c0c:	20 1e       	sub	lr,1
80004c0e:	18 0b       	add	r11,r12
80004c10:	18 3b       	cp.w	r11,r12
80004c12:	c0 63       	brcs	80004c1e <__avr32_udiv64+0xf4>
80004c14:	12 3b       	cp.w	r11,r9
80004c16:	f7 be 03 01 	sublo	lr,1
80004c1a:	f7 dc e3 0b 	addcs	r11,r11,r12
80004c1e:	12 1b       	sub	r11,r9
80004c20:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80004c24:	f6 03 0d 02 	divu	r2,r11,r3
80004c28:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80004c2c:	04 99       	mov	r9,r2
80004c2e:	e4 05 02 4b 	mul	r11,r2,r5
80004c32:	16 38       	cp.w	r8,r11
80004c34:	c0 a2       	brcc	80004c48 <__avr32_udiv64+0x11e>
80004c36:	20 19       	sub	r9,1
80004c38:	18 08       	add	r8,r12
80004c3a:	18 38       	cp.w	r8,r12
80004c3c:	c0 63       	brcs	80004c48 <__avr32_udiv64+0x11e>
80004c3e:	16 38       	cp.w	r8,r11
80004c40:	f7 b9 03 01 	sublo	r9,1
80004c44:	f1 dc e3 08 	addcs	r8,r8,r12
80004c48:	f4 06 09 43 	lsl	r3,r10,r6
80004c4c:	f0 0b 01 0b 	sub	r11,r8,r11
80004c50:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80004c54:	f8 06 16 10 	lsr	r6,r12,0x10
80004c58:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80004c5c:	f6 06 0d 00 	divu	r0,r11,r6
80004c60:	e6 0b 16 10 	lsr	r11,r3,0x10
80004c64:	00 9a       	mov	r10,r0
80004c66:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004c6a:	e0 0e 02 48 	mul	r8,r0,lr
80004c6e:	10 3b       	cp.w	r11,r8
80004c70:	c0 a2       	brcc	80004c84 <__avr32_udiv64+0x15a>
80004c72:	20 1a       	sub	r10,1
80004c74:	18 0b       	add	r11,r12
80004c76:	18 3b       	cp.w	r11,r12
80004c78:	c0 63       	brcs	80004c84 <__avr32_udiv64+0x15a>
80004c7a:	10 3b       	cp.w	r11,r8
80004c7c:	f7 ba 03 01 	sublo	r10,1
80004c80:	f7 dc e3 0b 	addcs	r11,r11,r12
80004c84:	f6 08 01 01 	sub	r1,r11,r8
80004c88:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80004c8c:	e2 06 0d 00 	divu	r0,r1,r6
80004c90:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004c94:	00 98       	mov	r8,r0
80004c96:	e0 0e 02 4b 	mul	r11,r0,lr
80004c9a:	16 33       	cp.w	r3,r11
80004c9c:	c0 82       	brcc	80004cac <__avr32_udiv64+0x182>
80004c9e:	20 18       	sub	r8,1
80004ca0:	18 03       	add	r3,r12
80004ca2:	18 33       	cp.w	r3,r12
80004ca4:	c0 43       	brcs	80004cac <__avr32_udiv64+0x182>
80004ca6:	16 33       	cp.w	r3,r11
80004ca8:	f7 b8 03 01 	sublo	r8,1
80004cac:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80004cb0:	c6 98       	rjmp	80004d82 <__avr32_udiv64+0x258>
80004cb2:	16 39       	cp.w	r9,r11
80004cb4:	e0 8b 00 65 	brhi	80004d7e <__avr32_udiv64+0x254>
80004cb8:	f2 09 12 00 	clz	r9,r9
80004cbc:	c0 b1       	brne	80004cd2 <__avr32_udiv64+0x1a8>
80004cbe:	10 3a       	cp.w	r10,r8
80004cc0:	5f 2a       	srhs	r10
80004cc2:	1c 3b       	cp.w	r11,lr
80004cc4:	5f b8       	srhi	r8
80004cc6:	10 4a       	or	r10,r8
80004cc8:	f2 0a 18 00 	cp.b	r10,r9
80004ccc:	c5 90       	breq	80004d7e <__avr32_udiv64+0x254>
80004cce:	30 18       	mov	r8,1
80004cd0:	c5 98       	rjmp	80004d82 <__avr32_udiv64+0x258>
80004cd2:	f0 09 09 46 	lsl	r6,r8,r9
80004cd6:	f2 03 11 20 	rsub	r3,r9,32
80004cda:	fc 09 09 4e 	lsl	lr,lr,r9
80004cde:	f0 03 0a 48 	lsr	r8,r8,r3
80004ce2:	f6 09 09 4c 	lsl	r12,r11,r9
80004ce6:	f4 03 0a 42 	lsr	r2,r10,r3
80004cea:	ef 46 ff f4 	st.w	r7[-12],r6
80004cee:	f6 03 0a 43 	lsr	r3,r11,r3
80004cf2:	18 42       	or	r2,r12
80004cf4:	f1 ee 10 0c 	or	r12,r8,lr
80004cf8:	f8 01 16 10 	lsr	r1,r12,0x10
80004cfc:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80004d00:	e6 01 0d 04 	divu	r4,r3,r1
80004d04:	e4 03 16 10 	lsr	r3,r2,0x10
80004d08:	08 9e       	mov	lr,r4
80004d0a:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80004d0e:	e8 06 02 48 	mul	r8,r4,r6
80004d12:	10 33       	cp.w	r3,r8
80004d14:	c0 a2       	brcc	80004d28 <__avr32_udiv64+0x1fe>
80004d16:	20 1e       	sub	lr,1
80004d18:	18 03       	add	r3,r12
80004d1a:	18 33       	cp.w	r3,r12
80004d1c:	c0 63       	brcs	80004d28 <__avr32_udiv64+0x1fe>
80004d1e:	10 33       	cp.w	r3,r8
80004d20:	f7 be 03 01 	sublo	lr,1
80004d24:	e7 dc e3 03 	addcs	r3,r3,r12
80004d28:	10 13       	sub	r3,r8
80004d2a:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80004d2e:	e6 01 0d 00 	divu	r0,r3,r1
80004d32:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004d36:	00 98       	mov	r8,r0
80004d38:	e0 06 02 46 	mul	r6,r0,r6
80004d3c:	0c 3b       	cp.w	r11,r6
80004d3e:	c0 a2       	brcc	80004d52 <__avr32_udiv64+0x228>
80004d40:	20 18       	sub	r8,1
80004d42:	18 0b       	add	r11,r12
80004d44:	18 3b       	cp.w	r11,r12
80004d46:	c0 63       	brcs	80004d52 <__avr32_udiv64+0x228>
80004d48:	0c 3b       	cp.w	r11,r6
80004d4a:	f7 dc e3 0b 	addcs	r11,r11,r12
80004d4e:	f7 b8 03 01 	sublo	r8,1
80004d52:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80004d56:	ee f4 ff f4 	ld.w	r4,r7[-12]
80004d5a:	0c 1b       	sub	r11,r6
80004d5c:	f0 04 06 42 	mulu.d	r2,r8,r4
80004d60:	06 95       	mov	r5,r3
80004d62:	16 35       	cp.w	r5,r11
80004d64:	e0 8b 00 0a 	brhi	80004d78 <__avr32_udiv64+0x24e>
80004d68:	5f 0b       	sreq	r11
80004d6a:	f4 09 09 49 	lsl	r9,r10,r9
80004d6e:	12 32       	cp.w	r2,r9
80004d70:	5f b9       	srhi	r9
80004d72:	f7 e9 00 09 	and	r9,r11,r9
80004d76:	c0 60       	breq	80004d82 <__avr32_udiv64+0x258>
80004d78:	20 18       	sub	r8,1
80004d7a:	30 09       	mov	r9,0
80004d7c:	c0 38       	rjmp	80004d82 <__avr32_udiv64+0x258>
80004d7e:	30 09       	mov	r9,0
80004d80:	12 98       	mov	r8,r9
80004d82:	10 9a       	mov	r10,r8
80004d84:	12 93       	mov	r3,r9
80004d86:	10 92       	mov	r2,r8
80004d88:	12 9b       	mov	r11,r9
80004d8a:	2f dd       	sub	sp,-12
80004d8c:	d8 32       	popm	r0-r7,pc
80004d8e:	d7 03       	nop

80004d90 <malloc>:
80004d90:	d4 01       	pushm	lr
80004d92:	e0 68 05 34 	mov	r8,1332
80004d96:	18 9b       	mov	r11,r12
80004d98:	70 0c       	ld.w	r12,r8[0x0]
80004d9a:	c0 3c       	rcall	80004da0 <_malloc_r>
80004d9c:	d8 02       	popm	pc
80004d9e:	d7 03       	nop

80004da0 <_malloc_r>:
80004da0:	d4 31       	pushm	r0-r7,lr
80004da2:	f6 c8 ff f5 	sub	r8,r11,-11
80004da6:	18 95       	mov	r5,r12
80004da8:	10 97       	mov	r7,r8
80004daa:	e0 17 ff f8 	andl	r7,0xfff8
80004dae:	59 68       	cp.w	r8,22
80004db0:	f9 b7 08 10 	movls	r7,16
80004db4:	16 37       	cp.w	r7,r11
80004db6:	5f 38       	srlo	r8
80004db8:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80004dbc:	c0 50       	breq	80004dc6 <_malloc_r+0x26>
80004dbe:	30 c8       	mov	r8,12
80004dc0:	99 38       	st.w	r12[0xc],r8
80004dc2:	e0 8f 01 ef 	bral	800051a0 <_malloc_r+0x400>
80004dc6:	e0 a0 02 a8 	rcall	80005316 <__malloc_lock>
80004dca:	e0 47 01 f7 	cp.w	r7,503
80004dce:	e0 8b 00 1c 	brhi	80004e06 <_malloc_r+0x66>
80004dd2:	ee 03 16 03 	lsr	r3,r7,0x3
80004dd6:	33 48       	mov	r8,52
80004dd8:	f0 03 00 38 	add	r8,r8,r3<<0x3
80004ddc:	70 36       	ld.w	r6,r8[0xc]
80004dde:	10 36       	cp.w	r6,r8
80004de0:	c0 61       	brne	80004dec <_malloc_r+0x4c>
80004de2:	ec c8 ff f8 	sub	r8,r6,-8
80004de6:	70 36       	ld.w	r6,r8[0xc]
80004de8:	10 36       	cp.w	r6,r8
80004dea:	c0 c0       	breq	80004e02 <_malloc_r+0x62>
80004dec:	6c 18       	ld.w	r8,r6[0x4]
80004dee:	e0 18 ff fc 	andl	r8,0xfffc
80004df2:	6c 3a       	ld.w	r10,r6[0xc]
80004df4:	ec 08 00 09 	add	r9,r6,r8
80004df8:	0a 9c       	mov	r12,r5
80004dfa:	6c 28       	ld.w	r8,r6[0x8]
80004dfc:	95 28       	st.w	r10[0x8],r8
80004dfe:	91 3a       	st.w	r8[0xc],r10
80004e00:	c4 68       	rjmp	80004e8c <_malloc_r+0xec>
80004e02:	2f e3       	sub	r3,-2
80004e04:	c4 c8       	rjmp	80004e9c <_malloc_r+0xfc>
80004e06:	ee 03 16 09 	lsr	r3,r7,0x9
80004e0a:	c0 41       	brne	80004e12 <_malloc_r+0x72>
80004e0c:	ee 03 16 03 	lsr	r3,r7,0x3
80004e10:	c2 68       	rjmp	80004e5c <_malloc_r+0xbc>
80004e12:	58 43       	cp.w	r3,4
80004e14:	e0 8b 00 06 	brhi	80004e20 <_malloc_r+0x80>
80004e18:	ee 03 16 06 	lsr	r3,r7,0x6
80004e1c:	2c 83       	sub	r3,-56
80004e1e:	c1 f8       	rjmp	80004e5c <_malloc_r+0xbc>
80004e20:	59 43       	cp.w	r3,20
80004e22:	e0 8b 00 04 	brhi	80004e2a <_malloc_r+0x8a>
80004e26:	2a 53       	sub	r3,-91
80004e28:	c1 a8       	rjmp	80004e5c <_malloc_r+0xbc>
80004e2a:	e0 43 00 54 	cp.w	r3,84
80004e2e:	e0 8b 00 06 	brhi	80004e3a <_malloc_r+0x9a>
80004e32:	ee 03 16 0c 	lsr	r3,r7,0xc
80004e36:	29 23       	sub	r3,-110
80004e38:	c1 28       	rjmp	80004e5c <_malloc_r+0xbc>
80004e3a:	e0 43 01 54 	cp.w	r3,340
80004e3e:	e0 8b 00 06 	brhi	80004e4a <_malloc_r+0xaa>
80004e42:	ee 03 16 0f 	lsr	r3,r7,0xf
80004e46:	28 93       	sub	r3,-119
80004e48:	c0 a8       	rjmp	80004e5c <_malloc_r+0xbc>
80004e4a:	e0 43 05 54 	cp.w	r3,1364
80004e4e:	e0 88 00 04 	brls	80004e56 <_malloc_r+0xb6>
80004e52:	37 e3       	mov	r3,126
80004e54:	c0 48       	rjmp	80004e5c <_malloc_r+0xbc>
80004e56:	ee 03 16 12 	lsr	r3,r7,0x12
80004e5a:	28 43       	sub	r3,-124
80004e5c:	33 4a       	mov	r10,52
80004e5e:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80004e62:	74 36       	ld.w	r6,r10[0xc]
80004e64:	c1 98       	rjmp	80004e96 <_malloc_r+0xf6>
80004e66:	6c 19       	ld.w	r9,r6[0x4]
80004e68:	e0 19 ff fc 	andl	r9,0xfffc
80004e6c:	f2 07 01 0b 	sub	r11,r9,r7
80004e70:	58 fb       	cp.w	r11,15
80004e72:	e0 8a 00 04 	brle	80004e7a <_malloc_r+0xda>
80004e76:	20 13       	sub	r3,1
80004e78:	c1 18       	rjmp	80004e9a <_malloc_r+0xfa>
80004e7a:	6c 38       	ld.w	r8,r6[0xc]
80004e7c:	58 0b       	cp.w	r11,0
80004e7e:	c0 b5       	brlt	80004e94 <_malloc_r+0xf4>
80004e80:	6c 2a       	ld.w	r10,r6[0x8]
80004e82:	ec 09 00 09 	add	r9,r6,r9
80004e86:	0a 9c       	mov	r12,r5
80004e88:	91 2a       	st.w	r8[0x8],r10
80004e8a:	95 38       	st.w	r10[0xc],r8
80004e8c:	72 18       	ld.w	r8,r9[0x4]
80004e8e:	a1 a8       	sbr	r8,0x0
80004e90:	93 18       	st.w	r9[0x4],r8
80004e92:	cb 88       	rjmp	80005002 <_malloc_r+0x262>
80004e94:	10 96       	mov	r6,r8
80004e96:	14 36       	cp.w	r6,r10
80004e98:	ce 71       	brne	80004e66 <_malloc_r+0xc6>
80004e9a:	2f f3       	sub	r3,-1
80004e9c:	33 4a       	mov	r10,52
80004e9e:	f4 cc ff f8 	sub	r12,r10,-8
80004ea2:	78 26       	ld.w	r6,r12[0x8]
80004ea4:	18 36       	cp.w	r6,r12
80004ea6:	c6 a0       	breq	80004f7a <_malloc_r+0x1da>
80004ea8:	6c 19       	ld.w	r9,r6[0x4]
80004eaa:	e0 19 ff fc 	andl	r9,0xfffc
80004eae:	f2 07 01 08 	sub	r8,r9,r7
80004eb2:	58 f8       	cp.w	r8,15
80004eb4:	e0 89 00 8c 	brgt	80004fcc <_malloc_r+0x22c>
80004eb8:	99 3c       	st.w	r12[0xc],r12
80004eba:	99 2c       	st.w	r12[0x8],r12
80004ebc:	58 08       	cp.w	r8,0
80004ebe:	c0 55       	brlt	80004ec8 <_malloc_r+0x128>
80004ec0:	ec 09 00 09 	add	r9,r6,r9
80004ec4:	0a 9c       	mov	r12,r5
80004ec6:	ce 3b       	rjmp	80004e8c <_malloc_r+0xec>
80004ec8:	e0 49 01 ff 	cp.w	r9,511
80004ecc:	e0 8b 00 13 	brhi	80004ef2 <_malloc_r+0x152>
80004ed0:	a3 99       	lsr	r9,0x3
80004ed2:	f4 09 00 38 	add	r8,r10,r9<<0x3
80004ed6:	70 2b       	ld.w	r11,r8[0x8]
80004ed8:	8d 38       	st.w	r6[0xc],r8
80004eda:	8d 2b       	st.w	r6[0x8],r11
80004edc:	97 36       	st.w	r11[0xc],r6
80004ede:	91 26       	st.w	r8[0x8],r6
80004ee0:	a3 49       	asr	r9,0x2
80004ee2:	74 18       	ld.w	r8,r10[0x4]
80004ee4:	30 1b       	mov	r11,1
80004ee6:	f6 09 09 49 	lsl	r9,r11,r9
80004eea:	f1 e9 10 09 	or	r9,r8,r9
80004eee:	95 19       	st.w	r10[0x4],r9
80004ef0:	c4 58       	rjmp	80004f7a <_malloc_r+0x1da>
80004ef2:	f2 0a 16 09 	lsr	r10,r9,0x9
80004ef6:	58 4a       	cp.w	r10,4
80004ef8:	e0 8b 00 06 	brhi	80004f04 <_malloc_r+0x164>
80004efc:	f2 0a 16 06 	lsr	r10,r9,0x6
80004f00:	2c 8a       	sub	r10,-56
80004f02:	c1 f8       	rjmp	80004f40 <_malloc_r+0x1a0>
80004f04:	59 4a       	cp.w	r10,20
80004f06:	e0 8b 00 04 	brhi	80004f0e <_malloc_r+0x16e>
80004f0a:	2a 5a       	sub	r10,-91
80004f0c:	c1 a8       	rjmp	80004f40 <_malloc_r+0x1a0>
80004f0e:	e0 4a 00 54 	cp.w	r10,84
80004f12:	e0 8b 00 06 	brhi	80004f1e <_malloc_r+0x17e>
80004f16:	f2 0a 16 0c 	lsr	r10,r9,0xc
80004f1a:	29 2a       	sub	r10,-110
80004f1c:	c1 28       	rjmp	80004f40 <_malloc_r+0x1a0>
80004f1e:	e0 4a 01 54 	cp.w	r10,340
80004f22:	e0 8b 00 06 	brhi	80004f2e <_malloc_r+0x18e>
80004f26:	f2 0a 16 0f 	lsr	r10,r9,0xf
80004f2a:	28 9a       	sub	r10,-119
80004f2c:	c0 a8       	rjmp	80004f40 <_malloc_r+0x1a0>
80004f2e:	e0 4a 05 54 	cp.w	r10,1364
80004f32:	e0 88 00 04 	brls	80004f3a <_malloc_r+0x19a>
80004f36:	37 ea       	mov	r10,126
80004f38:	c0 48       	rjmp	80004f40 <_malloc_r+0x1a0>
80004f3a:	f2 0a 16 12 	lsr	r10,r9,0x12
80004f3e:	28 4a       	sub	r10,-124
80004f40:	33 4b       	mov	r11,52
80004f42:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80004f46:	68 28       	ld.w	r8,r4[0x8]
80004f48:	08 38       	cp.w	r8,r4
80004f4a:	c0 e1       	brne	80004f66 <_malloc_r+0x1c6>
80004f4c:	76 19       	ld.w	r9,r11[0x4]
80004f4e:	a3 4a       	asr	r10,0x2
80004f50:	30 1e       	mov	lr,1
80004f52:	fc 0a 09 4a 	lsl	r10,lr,r10
80004f56:	f3 ea 10 0a 	or	r10,r9,r10
80004f5a:	10 99       	mov	r9,r8
80004f5c:	97 1a       	st.w	r11[0x4],r10
80004f5e:	c0 a8       	rjmp	80004f72 <_malloc_r+0x1d2>
80004f60:	70 28       	ld.w	r8,r8[0x8]
80004f62:	08 38       	cp.w	r8,r4
80004f64:	c0 60       	breq	80004f70 <_malloc_r+0x1d0>
80004f66:	70 1a       	ld.w	r10,r8[0x4]
80004f68:	e0 1a ff fc 	andl	r10,0xfffc
80004f6c:	14 39       	cp.w	r9,r10
80004f6e:	cf 93       	brcs	80004f60 <_malloc_r+0x1c0>
80004f70:	70 39       	ld.w	r9,r8[0xc]
80004f72:	8d 39       	st.w	r6[0xc],r9
80004f74:	8d 28       	st.w	r6[0x8],r8
80004f76:	91 36       	st.w	r8[0xc],r6
80004f78:	93 26       	st.w	r9[0x8],r6
80004f7a:	e6 08 14 02 	asr	r8,r3,0x2
80004f7e:	30 1b       	mov	r11,1
80004f80:	33 44       	mov	r4,52
80004f82:	f6 08 09 4b 	lsl	r11,r11,r8
80004f86:	68 18       	ld.w	r8,r4[0x4]
80004f88:	10 3b       	cp.w	r11,r8
80004f8a:	e0 8b 00 69 	brhi	8000505c <_malloc_r+0x2bc>
80004f8e:	f7 e8 00 09 	and	r9,r11,r8
80004f92:	c0 b1       	brne	80004fa8 <_malloc_r+0x208>
80004f94:	e0 13 ff fc 	andl	r3,0xfffc
80004f98:	a1 7b       	lsl	r11,0x1
80004f9a:	2f c3       	sub	r3,-4
80004f9c:	c0 38       	rjmp	80004fa2 <_malloc_r+0x202>
80004f9e:	2f c3       	sub	r3,-4
80004fa0:	a1 7b       	lsl	r11,0x1
80004fa2:	f7 e8 00 09 	and	r9,r11,r8
80004fa6:	cf c0       	breq	80004f9e <_malloc_r+0x1fe>
80004fa8:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80004fac:	06 92       	mov	r2,r3
80004fae:	1c 91       	mov	r1,lr
80004fb0:	62 36       	ld.w	r6,r1[0xc]
80004fb2:	c2 d8       	rjmp	8000500c <_malloc_r+0x26c>
80004fb4:	6c 1a       	ld.w	r10,r6[0x4]
80004fb6:	e0 1a ff fc 	andl	r10,0xfffc
80004fba:	f4 07 01 08 	sub	r8,r10,r7
80004fbe:	58 f8       	cp.w	r8,15
80004fc0:	e0 8a 00 15 	brle	80004fea <_malloc_r+0x24a>
80004fc4:	6c 3a       	ld.w	r10,r6[0xc]
80004fc6:	6c 29       	ld.w	r9,r6[0x8]
80004fc8:	95 29       	st.w	r10[0x8],r9
80004fca:	93 3a       	st.w	r9[0xc],r10
80004fcc:	0e 99       	mov	r9,r7
80004fce:	ec 07 00 07 	add	r7,r6,r7
80004fd2:	a1 a9       	sbr	r9,0x0
80004fd4:	99 37       	st.w	r12[0xc],r7
80004fd6:	99 27       	st.w	r12[0x8],r7
80004fd8:	8d 19       	st.w	r6[0x4],r9
80004fda:	ee 08 09 08 	st.w	r7[r8],r8
80004fde:	8f 2c       	st.w	r7[0x8],r12
80004fe0:	8f 3c       	st.w	r7[0xc],r12
80004fe2:	a1 a8       	sbr	r8,0x0
80004fe4:	0a 9c       	mov	r12,r5
80004fe6:	8f 18       	st.w	r7[0x4],r8
80004fe8:	c0 d8       	rjmp	80005002 <_malloc_r+0x262>
80004fea:	6c 39       	ld.w	r9,r6[0xc]
80004fec:	58 08       	cp.w	r8,0
80004fee:	c0 e5       	brlt	8000500a <_malloc_r+0x26a>
80004ff0:	ec 0a 00 0a 	add	r10,r6,r10
80004ff4:	74 18       	ld.w	r8,r10[0x4]
80004ff6:	a1 a8       	sbr	r8,0x0
80004ff8:	0a 9c       	mov	r12,r5
80004ffa:	95 18       	st.w	r10[0x4],r8
80004ffc:	6c 28       	ld.w	r8,r6[0x8]
80004ffe:	93 28       	st.w	r9[0x8],r8
80005000:	91 39       	st.w	r8[0xc],r9
80005002:	c8 bd       	rcall	80005318 <__malloc_unlock>
80005004:	ec cc ff f8 	sub	r12,r6,-8
80005008:	d8 32       	popm	r0-r7,pc
8000500a:	12 96       	mov	r6,r9
8000500c:	02 36       	cp.w	r6,r1
8000500e:	cd 31       	brne	80004fb4 <_malloc_r+0x214>
80005010:	2f f2       	sub	r2,-1
80005012:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80005016:	c0 30       	breq	8000501c <_malloc_r+0x27c>
80005018:	2f 81       	sub	r1,-8
8000501a:	cc bb       	rjmp	80004fb0 <_malloc_r+0x210>
8000501c:	1c 98       	mov	r8,lr
8000501e:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80005022:	c0 81       	brne	80005032 <_malloc_r+0x292>
80005024:	68 19       	ld.w	r9,r4[0x4]
80005026:	f6 08 11 ff 	rsub	r8,r11,-1
8000502a:	f3 e8 00 08 	and	r8,r9,r8
8000502e:	89 18       	st.w	r4[0x4],r8
80005030:	c0 78       	rjmp	8000503e <_malloc_r+0x29e>
80005032:	f0 c9 00 08 	sub	r9,r8,8
80005036:	20 13       	sub	r3,1
80005038:	70 08       	ld.w	r8,r8[0x0]
8000503a:	12 38       	cp.w	r8,r9
8000503c:	cf 10       	breq	8000501e <_malloc_r+0x27e>
8000503e:	a1 7b       	lsl	r11,0x1
80005040:	68 18       	ld.w	r8,r4[0x4]
80005042:	10 3b       	cp.w	r11,r8
80005044:	e0 8b 00 0c 	brhi	8000505c <_malloc_r+0x2bc>
80005048:	58 0b       	cp.w	r11,0
8000504a:	c0 90       	breq	8000505c <_malloc_r+0x2bc>
8000504c:	04 93       	mov	r3,r2
8000504e:	c0 38       	rjmp	80005054 <_malloc_r+0x2b4>
80005050:	2f c3       	sub	r3,-4
80005052:	a1 7b       	lsl	r11,0x1
80005054:	f7 e8 00 09 	and	r9,r11,r8
80005058:	ca 81       	brne	80004fa8 <_malloc_r+0x208>
8000505a:	cf bb       	rjmp	80005050 <_malloc_r+0x2b0>
8000505c:	68 23       	ld.w	r3,r4[0x8]
8000505e:	66 12       	ld.w	r2,r3[0x4]
80005060:	e0 12 ff fc 	andl	r2,0xfffc
80005064:	0e 32       	cp.w	r2,r7
80005066:	5f 39       	srlo	r9
80005068:	e4 07 01 08 	sub	r8,r2,r7
8000506c:	58 f8       	cp.w	r8,15
8000506e:	5f aa       	srle	r10
80005070:	f5 e9 10 09 	or	r9,r10,r9
80005074:	e0 80 00 98 	breq	800051a4 <_malloc_r+0x404>
80005078:	e0 68 06 6c 	mov	r8,1644
8000507c:	70 01       	ld.w	r1,r8[0x0]
8000507e:	e0 68 04 40 	mov	r8,1088
80005082:	2f 01       	sub	r1,-16
80005084:	70 08       	ld.w	r8,r8[0x0]
80005086:	0e 01       	add	r1,r7
80005088:	5b f8       	cp.w	r8,-1
8000508a:	c0 40       	breq	80005092 <_malloc_r+0x2f2>
8000508c:	28 11       	sub	r1,-127
8000508e:	e0 11 ff 80 	andl	r1,0xff80
80005092:	02 9b       	mov	r11,r1
80005094:	0a 9c       	mov	r12,r5
80005096:	c4 3d       	rcall	8000531c <_sbrk_r>
80005098:	18 96       	mov	r6,r12
8000509a:	5b fc       	cp.w	r12,-1
8000509c:	c7 40       	breq	80005184 <_malloc_r+0x3e4>
8000509e:	e6 02 00 08 	add	r8,r3,r2
800050a2:	10 3c       	cp.w	r12,r8
800050a4:	c0 32       	brcc	800050aa <_malloc_r+0x30a>
800050a6:	08 33       	cp.w	r3,r4
800050a8:	c6 e1       	brne	80005184 <_malloc_r+0x3e4>
800050aa:	e0 6a 06 70 	mov	r10,1648
800050ae:	74 09       	ld.w	r9,r10[0x0]
800050b0:	e2 09 00 09 	add	r9,r1,r9
800050b4:	95 09       	st.w	r10[0x0],r9
800050b6:	10 36       	cp.w	r6,r8
800050b8:	c0 a1       	brne	800050cc <_malloc_r+0x32c>
800050ba:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800050be:	c0 71       	brne	800050cc <_malloc_r+0x32c>
800050c0:	e2 02 00 02 	add	r2,r1,r2
800050c4:	68 28       	ld.w	r8,r4[0x8]
800050c6:	a1 a2       	sbr	r2,0x0
800050c8:	91 12       	st.w	r8[0x4],r2
800050ca:	c4 e8       	rjmp	80005166 <_malloc_r+0x3c6>
800050cc:	e0 6a 04 40 	mov	r10,1088
800050d0:	74 0b       	ld.w	r11,r10[0x0]
800050d2:	5b fb       	cp.w	r11,-1
800050d4:	c0 31       	brne	800050da <_malloc_r+0x33a>
800050d6:	95 06       	st.w	r10[0x0],r6
800050d8:	c0 78       	rjmp	800050e6 <_malloc_r+0x346>
800050da:	ec 09 00 09 	add	r9,r6,r9
800050de:	e0 6a 06 70 	mov	r10,1648
800050e2:	10 19       	sub	r9,r8
800050e4:	95 09       	st.w	r10[0x0],r9
800050e6:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800050ea:	f0 09 11 08 	rsub	r9,r8,8
800050ee:	58 08       	cp.w	r8,0
800050f0:	f2 08 17 10 	movne	r8,r9
800050f4:	ed d8 e1 06 	addne	r6,r6,r8
800050f8:	28 08       	sub	r8,-128
800050fa:	ec 01 00 01 	add	r1,r6,r1
800050fe:	0a 9c       	mov	r12,r5
80005100:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80005104:	f0 01 01 01 	sub	r1,r8,r1
80005108:	02 9b       	mov	r11,r1
8000510a:	c0 9d       	rcall	8000531c <_sbrk_r>
8000510c:	e0 68 06 70 	mov	r8,1648
80005110:	5b fc       	cp.w	r12,-1
80005112:	ec 0c 17 00 	moveq	r12,r6
80005116:	f9 b1 00 00 	moveq	r1,0
8000511a:	70 09       	ld.w	r9,r8[0x0]
8000511c:	0c 1c       	sub	r12,r6
8000511e:	89 26       	st.w	r4[0x8],r6
80005120:	02 0c       	add	r12,r1
80005122:	12 01       	add	r1,r9
80005124:	a1 ac       	sbr	r12,0x0
80005126:	91 01       	st.w	r8[0x0],r1
80005128:	8d 1c       	st.w	r6[0x4],r12
8000512a:	08 33       	cp.w	r3,r4
8000512c:	c1 d0       	breq	80005166 <_malloc_r+0x3c6>
8000512e:	58 f2       	cp.w	r2,15
80005130:	e0 8b 00 05 	brhi	8000513a <_malloc_r+0x39a>
80005134:	30 18       	mov	r8,1
80005136:	8d 18       	st.w	r6[0x4],r8
80005138:	c2 68       	rjmp	80005184 <_malloc_r+0x3e4>
8000513a:	30 59       	mov	r9,5
8000513c:	20 c2       	sub	r2,12
8000513e:	e0 12 ff f8 	andl	r2,0xfff8
80005142:	e6 02 00 08 	add	r8,r3,r2
80005146:	91 29       	st.w	r8[0x8],r9
80005148:	91 19       	st.w	r8[0x4],r9
8000514a:	66 18       	ld.w	r8,r3[0x4]
8000514c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005150:	e5 e8 10 08 	or	r8,r2,r8
80005154:	87 18       	st.w	r3[0x4],r8
80005156:	58 f2       	cp.w	r2,15
80005158:	e0 88 00 07 	brls	80005166 <_malloc_r+0x3c6>
8000515c:	e6 cb ff f8 	sub	r11,r3,-8
80005160:	0a 9c       	mov	r12,r5
80005162:	e0 a0 1b 0b 	rcall	80008778 <_free_r>
80005166:	e0 69 06 68 	mov	r9,1640
8000516a:	72 0a       	ld.w	r10,r9[0x0]
8000516c:	e0 68 06 70 	mov	r8,1648
80005170:	70 08       	ld.w	r8,r8[0x0]
80005172:	14 38       	cp.w	r8,r10
80005174:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80005178:	e0 69 06 64 	mov	r9,1636
8000517c:	72 0a       	ld.w	r10,r9[0x0]
8000517e:	14 38       	cp.w	r8,r10
80005180:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80005184:	68 28       	ld.w	r8,r4[0x8]
80005186:	70 18       	ld.w	r8,r8[0x4]
80005188:	e0 18 ff fc 	andl	r8,0xfffc
8000518c:	0e 38       	cp.w	r8,r7
8000518e:	5f 39       	srlo	r9
80005190:	0e 18       	sub	r8,r7
80005192:	58 f8       	cp.w	r8,15
80005194:	5f aa       	srle	r10
80005196:	f5 e9 10 09 	or	r9,r10,r9
8000519a:	c0 50       	breq	800051a4 <_malloc_r+0x404>
8000519c:	0a 9c       	mov	r12,r5
8000519e:	cb dc       	rcall	80005318 <__malloc_unlock>
800051a0:	d8 3a       	popm	r0-r7,pc,r12=0
800051a2:	d7 03       	nop
800051a4:	68 26       	ld.w	r6,r4[0x8]
800051a6:	a1 a8       	sbr	r8,0x0
800051a8:	0e 99       	mov	r9,r7
800051aa:	a1 a9       	sbr	r9,0x0
800051ac:	8d 19       	st.w	r6[0x4],r9
800051ae:	ec 07 00 07 	add	r7,r6,r7
800051b2:	0a 9c       	mov	r12,r5
800051b4:	89 27       	st.w	r4[0x8],r7
800051b6:	8f 18       	st.w	r7[0x4],r8
800051b8:	cb 0c       	rcall	80005318 <__malloc_unlock>
800051ba:	ec cc ff f8 	sub	r12,r6,-8
800051be:	d8 32       	popm	r0-r7,pc

800051c0 <memcpy>:
800051c0:	58 8a       	cp.w	r10,8
800051c2:	c2 f5       	brlt	80005220 <memcpy+0x60>
800051c4:	f9 eb 10 09 	or	r9,r12,r11
800051c8:	e2 19 00 03 	andl	r9,0x3,COH
800051cc:	e0 81 00 97 	brne	800052fa <memcpy+0x13a>
800051d0:	e0 4a 00 20 	cp.w	r10,32
800051d4:	c3 b4       	brge	8000524a <memcpy+0x8a>
800051d6:	f4 08 14 02 	asr	r8,r10,0x2
800051da:	f0 09 11 08 	rsub	r9,r8,8
800051de:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800051e2:	76 69       	ld.w	r9,r11[0x18]
800051e4:	99 69       	st.w	r12[0x18],r9
800051e6:	76 59       	ld.w	r9,r11[0x14]
800051e8:	99 59       	st.w	r12[0x14],r9
800051ea:	76 49       	ld.w	r9,r11[0x10]
800051ec:	99 49       	st.w	r12[0x10],r9
800051ee:	76 39       	ld.w	r9,r11[0xc]
800051f0:	99 39       	st.w	r12[0xc],r9
800051f2:	76 29       	ld.w	r9,r11[0x8]
800051f4:	99 29       	st.w	r12[0x8],r9
800051f6:	76 19       	ld.w	r9,r11[0x4]
800051f8:	99 19       	st.w	r12[0x4],r9
800051fa:	76 09       	ld.w	r9,r11[0x0]
800051fc:	99 09       	st.w	r12[0x0],r9
800051fe:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80005202:	f8 08 00 28 	add	r8,r12,r8<<0x2
80005206:	e0 1a 00 03 	andl	r10,0x3
8000520a:	f4 0a 11 04 	rsub	r10,r10,4
8000520e:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005212:	17 a9       	ld.ub	r9,r11[0x2]
80005214:	b0 a9       	st.b	r8[0x2],r9
80005216:	17 99       	ld.ub	r9,r11[0x1]
80005218:	b0 99       	st.b	r8[0x1],r9
8000521a:	17 89       	ld.ub	r9,r11[0x0]
8000521c:	b0 89       	st.b	r8[0x0],r9
8000521e:	5e fc       	retal	r12
80005220:	f4 0a 11 09 	rsub	r10,r10,9
80005224:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005228:	17 f9       	ld.ub	r9,r11[0x7]
8000522a:	b8 f9       	st.b	r12[0x7],r9
8000522c:	17 e9       	ld.ub	r9,r11[0x6]
8000522e:	b8 e9       	st.b	r12[0x6],r9
80005230:	17 d9       	ld.ub	r9,r11[0x5]
80005232:	b8 d9       	st.b	r12[0x5],r9
80005234:	17 c9       	ld.ub	r9,r11[0x4]
80005236:	b8 c9       	st.b	r12[0x4],r9
80005238:	17 b9       	ld.ub	r9,r11[0x3]
8000523a:	b8 b9       	st.b	r12[0x3],r9
8000523c:	17 a9       	ld.ub	r9,r11[0x2]
8000523e:	b8 a9       	st.b	r12[0x2],r9
80005240:	17 99       	ld.ub	r9,r11[0x1]
80005242:	b8 99       	st.b	r12[0x1],r9
80005244:	17 89       	ld.ub	r9,r11[0x0]
80005246:	b8 89       	st.b	r12[0x0],r9
80005248:	5e fc       	retal	r12
8000524a:	eb cd 40 c0 	pushm	r6-r7,lr
8000524e:	18 99       	mov	r9,r12
80005250:	22 0a       	sub	r10,32
80005252:	b7 07       	ld.d	r6,r11++
80005254:	b3 26       	st.d	r9++,r6
80005256:	b7 07       	ld.d	r6,r11++
80005258:	b3 26       	st.d	r9++,r6
8000525a:	b7 07       	ld.d	r6,r11++
8000525c:	b3 26       	st.d	r9++,r6
8000525e:	b7 07       	ld.d	r6,r11++
80005260:	b3 26       	st.d	r9++,r6
80005262:	22 0a       	sub	r10,32
80005264:	cf 74       	brge	80005252 <memcpy+0x92>
80005266:	2f 0a       	sub	r10,-16
80005268:	c0 65       	brlt	80005274 <memcpy+0xb4>
8000526a:	b7 07       	ld.d	r6,r11++
8000526c:	b3 26       	st.d	r9++,r6
8000526e:	b7 07       	ld.d	r6,r11++
80005270:	b3 26       	st.d	r9++,r6
80005272:	21 0a       	sub	r10,16
80005274:	5c 3a       	neg	r10
80005276:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000527a:	d7 03       	nop
8000527c:	d7 03       	nop
8000527e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80005282:	f3 66 00 0e 	st.b	r9[14],r6
80005286:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000528a:	f3 66 00 0d 	st.b	r9[13],r6
8000528e:	f7 36 00 0c 	ld.ub	r6,r11[12]
80005292:	f3 66 00 0c 	st.b	r9[12],r6
80005296:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000529a:	f3 66 00 0b 	st.b	r9[11],r6
8000529e:	f7 36 00 0a 	ld.ub	r6,r11[10]
800052a2:	f3 66 00 0a 	st.b	r9[10],r6
800052a6:	f7 36 00 09 	ld.ub	r6,r11[9]
800052aa:	f3 66 00 09 	st.b	r9[9],r6
800052ae:	f7 36 00 08 	ld.ub	r6,r11[8]
800052b2:	f3 66 00 08 	st.b	r9[8],r6
800052b6:	f7 36 00 07 	ld.ub	r6,r11[7]
800052ba:	f3 66 00 07 	st.b	r9[7],r6
800052be:	f7 36 00 06 	ld.ub	r6,r11[6]
800052c2:	f3 66 00 06 	st.b	r9[6],r6
800052c6:	f7 36 00 05 	ld.ub	r6,r11[5]
800052ca:	f3 66 00 05 	st.b	r9[5],r6
800052ce:	f7 36 00 04 	ld.ub	r6,r11[4]
800052d2:	f3 66 00 04 	st.b	r9[4],r6
800052d6:	f7 36 00 03 	ld.ub	r6,r11[3]
800052da:	f3 66 00 03 	st.b	r9[3],r6
800052de:	f7 36 00 02 	ld.ub	r6,r11[2]
800052e2:	f3 66 00 02 	st.b	r9[2],r6
800052e6:	f7 36 00 01 	ld.ub	r6,r11[1]
800052ea:	f3 66 00 01 	st.b	r9[1],r6
800052ee:	f7 36 00 00 	ld.ub	r6,r11[0]
800052f2:	f3 66 00 00 	st.b	r9[0],r6
800052f6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800052fa:	20 1a       	sub	r10,1
800052fc:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80005300:	f8 0a 0b 09 	st.b	r12[r10],r9
80005304:	cf b1       	brne	800052fa <memcpy+0x13a>
80005306:	5e fc       	retal	r12

80005308 <memset>:
80005308:	18 98       	mov	r8,r12
8000530a:	c0 38       	rjmp	80005310 <memset+0x8>
8000530c:	10 cb       	st.b	r8++,r11
8000530e:	20 1a       	sub	r10,1
80005310:	58 0a       	cp.w	r10,0
80005312:	cf d1       	brne	8000530c <memset+0x4>
80005314:	5e fc       	retal	r12

80005316 <__malloc_lock>:
80005316:	5e fc       	retal	r12

80005318 <__malloc_unlock>:
80005318:	5e fc       	retal	r12
8000531a:	d7 03       	nop

8000531c <_sbrk_r>:
8000531c:	d4 21       	pushm	r4-r7,lr
8000531e:	30 08       	mov	r8,0
80005320:	18 97       	mov	r7,r12
80005322:	e0 66 0a e0 	mov	r6,2784
80005326:	16 9c       	mov	r12,r11
80005328:	8d 08       	st.w	r6[0x0],r8
8000532a:	c8 9c       	rcall	8000543c <_sbrk>
8000532c:	5b fc       	cp.w	r12,-1
8000532e:	c0 51       	brne	80005338 <_sbrk_r+0x1c>
80005330:	6c 08       	ld.w	r8,r6[0x0]
80005332:	58 08       	cp.w	r8,0
80005334:	ef f8 1a 03 	st.wne	r7[0xc],r8
80005338:	d8 22       	popm	r4-r7,pc
8000533a:	d7 03       	nop

8000533c <sprintf>:
8000533c:	d4 01       	pushm	lr
8000533e:	21 7d       	sub	sp,92
80005340:	e0 68 ff ff 	mov	r8,65535
80005344:	ea 18 7f ff 	orh	r8,0x7fff
80005348:	50 58       	stdsp	sp[0x14],r8
8000534a:	50 28       	stdsp	sp[0x8],r8
8000534c:	e0 68 02 08 	mov	r8,520
80005350:	ba 68       	st.h	sp[0xc],r8
80005352:	3f f8       	mov	r8,-1
80005354:	ba 78       	st.h	sp[0xe],r8
80005356:	e0 68 05 34 	mov	r8,1332
8000535a:	50 4c       	stdsp	sp[0x10],r12
8000535c:	16 9a       	mov	r10,r11
8000535e:	50 0c       	stdsp	sp[0x0],r12
80005360:	fa c9 ff a0 	sub	r9,sp,-96
80005364:	70 0c       	ld.w	r12,r8[0x0]
80005366:	1a 9b       	mov	r11,sp
80005368:	e0 a0 02 1c 	rcall	800057a0 <_vfprintf_r>
8000536c:	30 09       	mov	r9,0
8000536e:	40 08       	lddsp	r8,sp[0x0]
80005370:	b0 89       	st.b	r8[0x0],r9
80005372:	2e 9d       	sub	sp,-92
80005374:	d8 02       	popm	pc
80005376:	d7 03       	nop

80005378 <_close>:
80005378:	30 28       	mov	r8,2
8000537a:	d6 73       	breakpoint
8000537c:	3f fc       	mov	r12,-1
8000537e:	35 8b       	mov	r11,88
80005380:	58 0c       	cp.w	r12,0
80005382:	5e 4c       	retge	r12
80005384:	e0 6a 0a e0 	mov	r10,2784
80005388:	95 0b       	st.w	r10[0x0],r11
8000538a:	5e fc       	retal	r12

8000538c <_lseek>:
8000538c:	30 58       	mov	r8,5
8000538e:	d6 73       	breakpoint
80005390:	3f fc       	mov	r12,-1
80005392:	35 8b       	mov	r11,88
80005394:	58 0c       	cp.w	r12,0
80005396:	5e 4c       	retge	r12
80005398:	e0 6a 0a e0 	mov	r10,2784
8000539c:	95 0b       	st.w	r10[0x0],r11
8000539e:	5e fc       	retal	r12

800053a0 <_read>:
800053a0:	30 38       	mov	r8,3
800053a2:	d6 73       	breakpoint
800053a4:	3f fc       	mov	r12,-1
800053a6:	35 8b       	mov	r11,88
800053a8:	58 0c       	cp.w	r12,0
800053aa:	5e 4c       	retge	r12
800053ac:	e0 6a 0a e0 	mov	r10,2784
800053b0:	95 0b       	st.w	r10[0x0],r11
800053b2:	5e fc       	retal	r12

800053b4 <_write>:
800053b4:	30 48       	mov	r8,4
800053b6:	d6 73       	breakpoint
800053b8:	3f fc       	mov	r12,-1
800053ba:	35 8b       	mov	r11,88
800053bc:	58 0c       	cp.w	r12,0
800053be:	5e 4c       	retge	r12
800053c0:	e0 6a 0a e0 	mov	r10,2784
800053c4:	95 0b       	st.w	r10[0x0],r11
800053c6:	5e fc       	retal	r12

800053c8 <isatty>:
800053c8:	30 b8       	mov	r8,11
800053ca:	d6 73       	breakpoint
800053cc:	3f fc       	mov	r12,-1
800053ce:	35 8b       	mov	r11,88
800053d0:	58 0c       	cp.w	r12,0
800053d2:	5e 4c       	retge	r12
800053d4:	e0 6a 0a e0 	mov	r10,2784
800053d8:	95 0b       	st.w	r10[0x0],r11
800053da:	5e fc       	retal	r12

800053dc <_fstat_host>:
800053dc:	30 98       	mov	r8,9
800053de:	d6 73       	breakpoint
800053e0:	3f fc       	mov	r12,-1
800053e2:	35 8b       	mov	r11,88
800053e4:	58 0c       	cp.w	r12,0
800053e6:	5e 4c       	retge	r12
800053e8:	e0 6a 0a e0 	mov	r10,2784
800053ec:	95 0b       	st.w	r10[0x0],r11
800053ee:	5e fc       	retal	r12

800053f0 <_fstat>:
800053f0:	d4 21       	pushm	r4-r7,lr
800053f2:	21 0d       	sub	sp,64
800053f4:	16 97       	mov	r7,r11
800053f6:	1a 9b       	mov	r11,sp
800053f8:	cf 2f       	rcall	800053dc <_fstat_host>
800053fa:	c0 34       	brge	80005400 <_fstat+0x10>
800053fc:	3f fc       	mov	r12,-1
800053fe:	c1 c8       	rjmp	80005436 <_fstat+0x46>
80005400:	40 08       	lddsp	r8,sp[0x0]
80005402:	ae 08       	st.h	r7[0x0],r8
80005404:	40 18       	lddsp	r8,sp[0x4]
80005406:	ae 18       	st.h	r7[0x2],r8
80005408:	40 28       	lddsp	r8,sp[0x8]
8000540a:	8f 18       	st.w	r7[0x4],r8
8000540c:	40 38       	lddsp	r8,sp[0xc]
8000540e:	ae 48       	st.h	r7[0x8],r8
80005410:	40 48       	lddsp	r8,sp[0x10]
80005412:	ae 58       	st.h	r7[0xa],r8
80005414:	40 58       	lddsp	r8,sp[0x14]
80005416:	ae 68       	st.h	r7[0xc],r8
80005418:	40 68       	lddsp	r8,sp[0x18]
8000541a:	ae 78       	st.h	r7[0xe],r8
8000541c:	40 88       	lddsp	r8,sp[0x20]
8000541e:	8f 48       	st.w	r7[0x10],r8
80005420:	40 a8       	lddsp	r8,sp[0x28]
80005422:	8f b8       	st.w	r7[0x2c],r8
80005424:	40 c8       	lddsp	r8,sp[0x30]
80005426:	8f c8       	st.w	r7[0x30],r8
80005428:	40 d8       	lddsp	r8,sp[0x34]
8000542a:	8f 58       	st.w	r7[0x14],r8
8000542c:	40 e8       	lddsp	r8,sp[0x38]
8000542e:	30 0c       	mov	r12,0
80005430:	8f 78       	st.w	r7[0x1c],r8
80005432:	40 f8       	lddsp	r8,sp[0x3c]
80005434:	8f 98       	st.w	r7[0x24],r8
80005436:	2f 0d       	sub	sp,-64
80005438:	d8 22       	popm	r4-r7,pc
8000543a:	d7 03       	nop

8000543c <_sbrk>:
8000543c:	d4 01       	pushm	lr
8000543e:	e0 68 06 98 	mov	r8,1688
80005442:	70 09       	ld.w	r9,r8[0x0]
80005444:	58 09       	cp.w	r9,0
80005446:	c0 41       	brne	8000544e <_sbrk+0x12>
80005448:	e0 69 0a e8 	mov	r9,2792
8000544c:	91 09       	st.w	r8[0x0],r9
8000544e:	e0 69 06 98 	mov	r9,1688
80005452:	e0 6a f0 00 	mov	r10,61440
80005456:	72 08       	ld.w	r8,r9[0x0]
80005458:	f0 0c 00 0c 	add	r12,r8,r12
8000545c:	14 3c       	cp.w	r12,r10
8000545e:	e0 8b 00 04 	brhi	80005466 <_sbrk+0x2a>
80005462:	93 0c       	st.w	r9[0x0],r12
80005464:	c0 68       	rjmp	80005470 <_sbrk+0x34>
80005466:	e0 a0 18 13 	rcall	8000848c <__errno>
8000546a:	30 c8       	mov	r8,12
8000546c:	99 08       	st.w	r12[0x0],r8
8000546e:	3f f8       	mov	r8,-1
80005470:	10 9c       	mov	r12,r8
80005472:	d8 02       	popm	pc

80005474 <get_arg>:
80005474:	d4 31       	pushm	r0-r7,lr
80005476:	20 8d       	sub	sp,32
80005478:	fa c4 ff bc 	sub	r4,sp,-68
8000547c:	50 4b       	stdsp	sp[0x10],r11
8000547e:	68 2e       	ld.w	lr,r4[0x8]
80005480:	50 58       	stdsp	sp[0x14],r8
80005482:	12 96       	mov	r6,r9
80005484:	7c 0b       	ld.w	r11,lr[0x0]
80005486:	70 05       	ld.w	r5,r8[0x0]
80005488:	50 6e       	stdsp	sp[0x18],lr
8000548a:	58 0b       	cp.w	r11,0
8000548c:	f4 0b 17 00 	moveq	r11,r10
80005490:	68 03       	ld.w	r3,r4[0x0]
80005492:	68 11       	ld.w	r1,r4[0x4]
80005494:	40 49       	lddsp	r9,sp[0x10]
80005496:	30 08       	mov	r8,0
80005498:	c2 69       	rjmp	800056e4 <get_arg+0x270>
8000549a:	2f fb       	sub	r11,-1
8000549c:	32 5c       	mov	r12,37
8000549e:	17 8a       	ld.ub	r10,r11[0x0]
800054a0:	f8 0a 18 00 	cp.b	r10,r12
800054a4:	5f 1e       	srne	lr
800054a6:	f0 0a 18 00 	cp.b	r10,r8
800054aa:	5f 1c       	srne	r12
800054ac:	fd ec 00 0c 	and	r12,lr,r12
800054b0:	f0 0c 18 00 	cp.b	r12,r8
800054b4:	cf 31       	brne	8000549a <get_arg+0x26>
800054b6:	58 0a       	cp.w	r10,0
800054b8:	e0 80 01 23 	breq	800056fe <get_arg+0x28a>
800054bc:	30 0c       	mov	r12,0
800054be:	3f fa       	mov	r10,-1
800054c0:	18 90       	mov	r0,r12
800054c2:	50 3a       	stdsp	sp[0xc],r10
800054c4:	18 94       	mov	r4,r12
800054c6:	18 92       	mov	r2,r12
800054c8:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800054cc:	16 97       	mov	r7,r11
800054ce:	50 7c       	stdsp	sp[0x1c],r12
800054d0:	fe cc a5 e8 	sub	r12,pc,-23064
800054d4:	0f 3a       	ld.ub	r10,r7++
800054d6:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
800054da:	40 7c       	lddsp	r12,sp[0x1c]
800054dc:	1c 0c       	add	r12,lr
800054de:	fe ce a6 be 	sub	lr,pc,-22850
800054e2:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
800054e6:	20 1e       	sub	lr,1
800054e8:	50 0e       	stdsp	sp[0x0],lr
800054ea:	fe ce a7 36 	sub	lr,pc,-22730
800054ee:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
800054f2:	50 7c       	stdsp	sp[0x1c],r12
800054f4:	40 0c       	lddsp	r12,sp[0x0]
800054f6:	58 7c       	cp.w	r12,7
800054f8:	e0 8b 00 ef 	brhi	800056d6 <get_arg+0x262>
800054fc:	fe ce a8 e8 	sub	lr,pc,-22296
80005500:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80005504:	36 8b       	mov	r11,104
80005506:	f6 0a 18 00 	cp.b	r10,r11
8000550a:	e0 80 00 e6 	breq	800056d6 <get_arg+0x262>
8000550e:	37 1b       	mov	r11,113
80005510:	f6 0a 18 00 	cp.b	r10,r11
80005514:	c0 70       	breq	80005522 <get_arg+0xae>
80005516:	34 cb       	mov	r11,76
80005518:	f6 0a 18 00 	cp.b	r10,r11
8000551c:	c0 51       	brne	80005526 <get_arg+0xb2>
8000551e:	a3 b4       	sbr	r4,0x3
80005520:	cd b8       	rjmp	800056d6 <get_arg+0x262>
80005522:	a5 b4       	sbr	r4,0x5
80005524:	cd 98       	rjmp	800056d6 <get_arg+0x262>
80005526:	08 9a       	mov	r10,r4
80005528:	0e 9b       	mov	r11,r7
8000552a:	a5 aa       	sbr	r10,0x4
8000552c:	17 3c       	ld.ub	r12,r11++
8000552e:	a5 b4       	sbr	r4,0x5
80005530:	36 ce       	mov	lr,108
80005532:	fc 0c 18 00 	cp.b	r12,lr
80005536:	e0 80 00 d1 	breq	800056d8 <get_arg+0x264>
8000553a:	14 94       	mov	r4,r10
8000553c:	cc d8       	rjmp	800056d6 <get_arg+0x262>
8000553e:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80005542:	36 7c       	mov	r12,103
80005544:	f8 0a 18 00 	cp.b	r10,r12
80005548:	e0 8b 00 27 	brhi	80005596 <get_arg+0x122>
8000554c:	36 5b       	mov	r11,101
8000554e:	f6 0a 18 00 	cp.b	r10,r11
80005552:	c4 82       	brcc	800055e2 <get_arg+0x16e>
80005554:	34 fb       	mov	r11,79
80005556:	f6 0a 18 00 	cp.b	r10,r11
8000555a:	c4 80       	breq	800055ea <get_arg+0x176>
8000555c:	e0 8b 00 0c 	brhi	80005574 <get_arg+0x100>
80005560:	34 5b       	mov	r11,69
80005562:	f6 0a 18 00 	cp.b	r10,r11
80005566:	c3 e0       	breq	800055e2 <get_arg+0x16e>
80005568:	34 7b       	mov	r11,71
8000556a:	f6 0a 18 00 	cp.b	r10,r11
8000556e:	c3 a0       	breq	800055e2 <get_arg+0x16e>
80005570:	34 4b       	mov	r11,68
80005572:	c0 88       	rjmp	80005582 <get_arg+0x10e>
80005574:	35 8b       	mov	r11,88
80005576:	f6 0a 18 00 	cp.b	r10,r11
8000557a:	c2 c0       	breq	800055d2 <get_arg+0x15e>
8000557c:	e0 8b 00 07 	brhi	8000558a <get_arg+0x116>
80005580:	35 5b       	mov	r11,85
80005582:	f6 0a 18 00 	cp.b	r10,r11
80005586:	c3 51       	brne	800055f0 <get_arg+0x17c>
80005588:	c3 18       	rjmp	800055ea <get_arg+0x176>
8000558a:	36 3b       	mov	r11,99
8000558c:	f6 0a 18 00 	cp.b	r10,r11
80005590:	c2 f0       	breq	800055ee <get_arg+0x17a>
80005592:	36 4b       	mov	r11,100
80005594:	c0 e8       	rjmp	800055b0 <get_arg+0x13c>
80005596:	37 0b       	mov	r11,112
80005598:	f6 0a 18 00 	cp.b	r10,r11
8000559c:	c2 50       	breq	800055e6 <get_arg+0x172>
8000559e:	e0 8b 00 0d 	brhi	800055b8 <get_arg+0x144>
800055a2:	36 eb       	mov	r11,110
800055a4:	f6 0a 18 00 	cp.b	r10,r11
800055a8:	c1 f0       	breq	800055e6 <get_arg+0x172>
800055aa:	e0 8b 00 14 	brhi	800055d2 <get_arg+0x15e>
800055ae:	36 9b       	mov	r11,105
800055b0:	f6 0a 18 00 	cp.b	r10,r11
800055b4:	c1 e1       	brne	800055f0 <get_arg+0x17c>
800055b6:	c0 e8       	rjmp	800055d2 <get_arg+0x15e>
800055b8:	37 5b       	mov	r11,117
800055ba:	f6 0a 18 00 	cp.b	r10,r11
800055be:	c0 a0       	breq	800055d2 <get_arg+0x15e>
800055c0:	37 8b       	mov	r11,120
800055c2:	f6 0a 18 00 	cp.b	r10,r11
800055c6:	c0 60       	breq	800055d2 <get_arg+0x15e>
800055c8:	37 3b       	mov	r11,115
800055ca:	f6 0a 18 00 	cp.b	r10,r11
800055ce:	c1 11       	brne	800055f0 <get_arg+0x17c>
800055d0:	c0 b8       	rjmp	800055e6 <get_arg+0x172>
800055d2:	ed b4 00 04 	bld	r4,0x4
800055d6:	c0 a0       	breq	800055ea <get_arg+0x176>
800055d8:	ed b4 00 05 	bld	r4,0x5
800055dc:	c0 91       	brne	800055ee <get_arg+0x17a>
800055de:	30 20       	mov	r0,2
800055e0:	c0 88       	rjmp	800055f0 <get_arg+0x17c>
800055e2:	30 40       	mov	r0,4
800055e4:	c0 68       	rjmp	800055f0 <get_arg+0x17c>
800055e6:	30 30       	mov	r0,3
800055e8:	c0 48       	rjmp	800055f0 <get_arg+0x17c>
800055ea:	30 10       	mov	r0,1
800055ec:	c0 28       	rjmp	800055f0 <get_arg+0x17c>
800055ee:	30 00       	mov	r0,0
800055f0:	40 3b       	lddsp	r11,sp[0xc]
800055f2:	5b fb       	cp.w	r11,-1
800055f4:	c0 40       	breq	800055fc <get_arg+0x188>
800055f6:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
800055fa:	c6 e8       	rjmp	800056d6 <get_arg+0x262>
800055fc:	58 60       	cp.w	r0,6
800055fe:	e0 8b 00 6c 	brhi	800056d6 <get_arg+0x262>
80005602:	6c 0a       	ld.w	r10,r6[0x0]
80005604:	ea cc ff ff 	sub	r12,r5,-1
80005608:	fe ce a9 d4 	sub	lr,pc,-22060
8000560c:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80005610:	f4 cb ff f8 	sub	r11,r10,-8
80005614:	8d 0b       	st.w	r6[0x0],r11
80005616:	f4 ea 00 00 	ld.d	r10,r10[0]
8000561a:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000561e:	c0 f8       	rjmp	8000563c <get_arg+0x1c8>
80005620:	f4 cb ff fc 	sub	r11,r10,-4
80005624:	8d 0b       	st.w	r6[0x0],r11
80005626:	74 0a       	ld.w	r10,r10[0x0]
80005628:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000562c:	c0 88       	rjmp	8000563c <get_arg+0x1c8>
8000562e:	f4 cb ff f8 	sub	r11,r10,-8
80005632:	8d 0b       	st.w	r6[0x0],r11
80005634:	f4 ea 00 00 	ld.d	r10,r10[0]
80005638:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000563c:	0e 9b       	mov	r11,r7
8000563e:	18 95       	mov	r5,r12
80005640:	c4 c8       	rjmp	800056d8 <get_arg+0x264>
80005642:	62 0a       	ld.w	r10,r1[0x0]
80005644:	5b fa       	cp.w	r10,-1
80005646:	c0 a1       	brne	8000565a <get_arg+0x1e6>
80005648:	50 19       	stdsp	sp[0x4],r9
8000564a:	50 28       	stdsp	sp[0x8],r8
8000564c:	e0 6a 00 80 	mov	r10,128
80005650:	30 0b       	mov	r11,0
80005652:	02 9c       	mov	r12,r1
80005654:	c5 ae       	rcall	80005308 <memset>
80005656:	40 28       	lddsp	r8,sp[0x8]
80005658:	40 19       	lddsp	r9,sp[0x4]
8000565a:	e4 cc 00 01 	sub	r12,r2,1
8000565e:	0e 9b       	mov	r11,r7
80005660:	50 3c       	stdsp	sp[0xc],r12
80005662:	f2 0c 0c 49 	max	r9,r9,r12
80005666:	c3 98       	rjmp	800056d8 <get_arg+0x264>
80005668:	62 0a       	ld.w	r10,r1[0x0]
8000566a:	5b fa       	cp.w	r10,-1
8000566c:	c0 a1       	brne	80005680 <get_arg+0x20c>
8000566e:	50 19       	stdsp	sp[0x4],r9
80005670:	50 28       	stdsp	sp[0x8],r8
80005672:	e0 6a 00 80 	mov	r10,128
80005676:	30 0b       	mov	r11,0
80005678:	02 9c       	mov	r12,r1
8000567a:	c4 7e       	rcall	80005308 <memset>
8000567c:	40 28       	lddsp	r8,sp[0x8]
8000567e:	40 19       	lddsp	r9,sp[0x4]
80005680:	20 12       	sub	r2,1
80005682:	30 0a       	mov	r10,0
80005684:	0e 9b       	mov	r11,r7
80005686:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000568a:	f2 02 0c 49 	max	r9,r9,r2
8000568e:	c2 58       	rjmp	800056d8 <get_arg+0x264>
80005690:	16 97       	mov	r7,r11
80005692:	6c 0a       	ld.w	r10,r6[0x0]
80005694:	f4 cb ff fc 	sub	r11,r10,-4
80005698:	8d 0b       	st.w	r6[0x0],r11
8000569a:	74 0a       	ld.w	r10,r10[0x0]
8000569c:	0e 9b       	mov	r11,r7
8000569e:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800056a2:	2f f5       	sub	r5,-1
800056a4:	c1 a8       	rjmp	800056d8 <get_arg+0x264>
800056a6:	f4 c2 00 30 	sub	r2,r10,48
800056aa:	c0 68       	rjmp	800056b6 <get_arg+0x242>
800056ac:	e4 02 00 22 	add	r2,r2,r2<<0x2
800056b0:	2f f7       	sub	r7,-1
800056b2:	f4 02 00 12 	add	r2,r10,r2<<0x1
800056b6:	0f 8a       	ld.ub	r10,r7[0x0]
800056b8:	58 0a       	cp.w	r10,0
800056ba:	c0 e0       	breq	800056d6 <get_arg+0x262>
800056bc:	23 0a       	sub	r10,48
800056be:	58 9a       	cp.w	r10,9
800056c0:	fe 98 ff f6 	brls	800056ac <get_arg+0x238>
800056c4:	c0 98       	rjmp	800056d6 <get_arg+0x262>
800056c6:	2f f7       	sub	r7,-1
800056c8:	0f 8a       	ld.ub	r10,r7[0x0]
800056ca:	58 0a       	cp.w	r10,0
800056cc:	c0 50       	breq	800056d6 <get_arg+0x262>
800056ce:	23 0a       	sub	r10,48
800056d0:	58 9a       	cp.w	r10,9
800056d2:	fe 98 ff fa 	brls	800056c6 <get_arg+0x252>
800056d6:	0e 9b       	mov	r11,r7
800056d8:	40 7c       	lddsp	r12,sp[0x1c]
800056da:	30 ba       	mov	r10,11
800056dc:	f4 0c 18 00 	cp.b	r12,r10
800056e0:	fe 91 fe f4 	brne	800054c8 <get_arg+0x54>
800056e4:	40 42       	lddsp	r2,sp[0x10]
800056e6:	17 8c       	ld.ub	r12,r11[0x0]
800056e8:	0a 32       	cp.w	r2,r5
800056ea:	5f 4a       	srge	r10
800056ec:	f0 0c 18 00 	cp.b	r12,r8
800056f0:	5f 1c       	srne	r12
800056f2:	f9 ea 00 0a 	and	r10,r12,r10
800056f6:	f0 0a 18 00 	cp.b	r10,r8
800056fa:	fe 91 fe d1 	brne	8000549c <get_arg+0x28>
800056fe:	30 08       	mov	r8,0
80005700:	40 4e       	lddsp	lr,sp[0x10]
80005702:	17 8a       	ld.ub	r10,r11[0x0]
80005704:	e2 05 00 21 	add	r1,r1,r5<<0x2
80005708:	f0 0a 18 00 	cp.b	r10,r8
8000570c:	fc 09 17 10 	movne	r9,lr
80005710:	e6 05 00 38 	add	r8,r3,r5<<0x3
80005714:	06 9e       	mov	lr,r3
80005716:	c2 a8       	rjmp	8000576a <get_arg+0x2f6>
80005718:	62 0a       	ld.w	r10,r1[0x0]
8000571a:	58 3a       	cp.w	r10,3
8000571c:	c1 e0       	breq	80005758 <get_arg+0x2e4>
8000571e:	e0 89 00 07 	brgt	8000572c <get_arg+0x2b8>
80005722:	58 1a       	cp.w	r10,1
80005724:	c1 a0       	breq	80005758 <get_arg+0x2e4>
80005726:	58 2a       	cp.w	r10,2
80005728:	c1 81       	brne	80005758 <get_arg+0x2e4>
8000572a:	c0 58       	rjmp	80005734 <get_arg+0x2c0>
8000572c:	58 5a       	cp.w	r10,5
8000572e:	c0 c0       	breq	80005746 <get_arg+0x2d2>
80005730:	c0 b5       	brlt	80005746 <get_arg+0x2d2>
80005732:	c1 38       	rjmp	80005758 <get_arg+0x2e4>
80005734:	6c 0a       	ld.w	r10,r6[0x0]
80005736:	f4 cc ff f8 	sub	r12,r10,-8
8000573a:	8d 0c       	st.w	r6[0x0],r12
8000573c:	f4 e2 00 00 	ld.d	r2,r10[0]
80005740:	f0 e3 00 00 	st.d	r8[0],r2
80005744:	c1 08       	rjmp	80005764 <get_arg+0x2f0>
80005746:	6c 0a       	ld.w	r10,r6[0x0]
80005748:	f4 cc ff f8 	sub	r12,r10,-8
8000574c:	8d 0c       	st.w	r6[0x0],r12
8000574e:	f4 e2 00 00 	ld.d	r2,r10[0]
80005752:	f0 e3 00 00 	st.d	r8[0],r2
80005756:	c0 78       	rjmp	80005764 <get_arg+0x2f0>
80005758:	6c 0a       	ld.w	r10,r6[0x0]
8000575a:	f4 cc ff fc 	sub	r12,r10,-4
8000575e:	8d 0c       	st.w	r6[0x0],r12
80005760:	74 0a       	ld.w	r10,r10[0x0]
80005762:	91 0a       	st.w	r8[0x0],r10
80005764:	2f f5       	sub	r5,-1
80005766:	2f 88       	sub	r8,-8
80005768:	2f c1       	sub	r1,-4
8000576a:	12 35       	cp.w	r5,r9
8000576c:	fe 9a ff d6 	brle	80005718 <get_arg+0x2a4>
80005770:	1c 93       	mov	r3,lr
80005772:	40 52       	lddsp	r2,sp[0x14]
80005774:	40 6e       	lddsp	lr,sp[0x18]
80005776:	85 05       	st.w	r2[0x0],r5
80005778:	9d 0b       	st.w	lr[0x0],r11
8000577a:	40 4b       	lddsp	r11,sp[0x10]
8000577c:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80005780:	2f 8d       	sub	sp,-32
80005782:	d8 32       	popm	r0-r7,pc

80005784 <__sprint_r>:
80005784:	d4 21       	pushm	r4-r7,lr
80005786:	14 97       	mov	r7,r10
80005788:	74 28       	ld.w	r8,r10[0x8]
8000578a:	58 08       	cp.w	r8,0
8000578c:	c0 41       	brne	80005794 <__sprint_r+0x10>
8000578e:	95 18       	st.w	r10[0x4],r8
80005790:	10 9c       	mov	r12,r8
80005792:	d8 22       	popm	r4-r7,pc
80005794:	e0 a0 18 b6 	rcall	80008900 <__sfvwrite_r>
80005798:	30 08       	mov	r8,0
8000579a:	8f 18       	st.w	r7[0x4],r8
8000579c:	8f 28       	st.w	r7[0x8],r8
8000579e:	d8 22       	popm	r4-r7,pc

800057a0 <_vfprintf_r>:
800057a0:	d4 31       	pushm	r0-r7,lr
800057a2:	fa cd 06 bc 	sub	sp,sp,1724
800057a6:	51 09       	stdsp	sp[0x40],r9
800057a8:	16 91       	mov	r1,r11
800057aa:	14 97       	mov	r7,r10
800057ac:	18 95       	mov	r5,r12
800057ae:	e0 a0 1a 19 	rcall	80008be0 <_localeconv_r>
800057b2:	78 0c       	ld.w	r12,r12[0x0]
800057b4:	50 cc       	stdsp	sp[0x30],r12
800057b6:	58 05       	cp.w	r5,0
800057b8:	c0 70       	breq	800057c6 <_vfprintf_r+0x26>
800057ba:	6a 68       	ld.w	r8,r5[0x18]
800057bc:	58 08       	cp.w	r8,0
800057be:	c0 41       	brne	800057c6 <_vfprintf_r+0x26>
800057c0:	0a 9c       	mov	r12,r5
800057c2:	e0 a0 17 43 	rcall	80008648 <__sinit>
800057c6:	fe c8 a7 ce 	sub	r8,pc,-22578
800057ca:	10 31       	cp.w	r1,r8
800057cc:	c0 31       	brne	800057d2 <_vfprintf_r+0x32>
800057ce:	6a 01       	ld.w	r1,r5[0x0]
800057d0:	c0 c8       	rjmp	800057e8 <_vfprintf_r+0x48>
800057d2:	fe c8 a7 ba 	sub	r8,pc,-22598
800057d6:	10 31       	cp.w	r1,r8
800057d8:	c0 31       	brne	800057de <_vfprintf_r+0x3e>
800057da:	6a 11       	ld.w	r1,r5[0x4]
800057dc:	c0 68       	rjmp	800057e8 <_vfprintf_r+0x48>
800057de:	fe c8 a7 a6 	sub	r8,pc,-22618
800057e2:	10 31       	cp.w	r1,r8
800057e4:	eb f1 00 02 	ld.weq	r1,r5[0x8]
800057e8:	82 68       	ld.sh	r8,r1[0xc]
800057ea:	ed b8 00 03 	bld	r8,0x3
800057ee:	c0 41       	brne	800057f6 <_vfprintf_r+0x56>
800057f0:	62 48       	ld.w	r8,r1[0x10]
800057f2:	58 08       	cp.w	r8,0
800057f4:	c0 71       	brne	80005802 <_vfprintf_r+0x62>
800057f6:	02 9b       	mov	r11,r1
800057f8:	0a 9c       	mov	r12,r5
800057fa:	e0 a0 0f 5d 	rcall	800076b4 <__swsetup_r>
800057fe:	e0 81 0f 54 	brne	800076a6 <_vfprintf_r+0x1f06>
80005802:	82 68       	ld.sh	r8,r1[0xc]
80005804:	10 99       	mov	r9,r8
80005806:	e2 19 00 1a 	andl	r9,0x1a,COH
8000580a:	58 a9       	cp.w	r9,10
8000580c:	c3 c1       	brne	80005884 <_vfprintf_r+0xe4>
8000580e:	82 79       	ld.sh	r9,r1[0xe]
80005810:	30 0a       	mov	r10,0
80005812:	f4 09 19 00 	cp.h	r9,r10
80005816:	c3 75       	brlt	80005884 <_vfprintf_r+0xe4>
80005818:	a1 d8       	cbr	r8,0x1
8000581a:	fb 58 05 d0 	st.h	sp[1488],r8
8000581e:	62 88       	ld.w	r8,r1[0x20]
80005820:	fb 48 05 e4 	st.w	sp[1508],r8
80005824:	62 a8       	ld.w	r8,r1[0x28]
80005826:	fb 48 05 ec 	st.w	sp[1516],r8
8000582a:	fa c8 ff bc 	sub	r8,sp,-68
8000582e:	fb 48 05 d4 	st.w	sp[1492],r8
80005832:	fb 48 05 c4 	st.w	sp[1476],r8
80005836:	e0 68 04 00 	mov	r8,1024
8000583a:	fb 48 05 d8 	st.w	sp[1496],r8
8000583e:	fb 48 05 cc 	st.w	sp[1484],r8
80005842:	30 08       	mov	r8,0
80005844:	fb 59 05 d2 	st.h	sp[1490],r9
80005848:	0e 9a       	mov	r10,r7
8000584a:	41 09       	lddsp	r9,sp[0x40]
8000584c:	fa c7 fa 3c 	sub	r7,sp,-1476
80005850:	fb 48 05 dc 	st.w	sp[1500],r8
80005854:	0a 9c       	mov	r12,r5
80005856:	0e 9b       	mov	r11,r7
80005858:	ca 4f       	rcall	800057a0 <_vfprintf_r>
8000585a:	50 bc       	stdsp	sp[0x2c],r12
8000585c:	c0 95       	brlt	8000586e <_vfprintf_r+0xce>
8000585e:	0e 9b       	mov	r11,r7
80005860:	0a 9c       	mov	r12,r5
80005862:	e0 a0 16 1b 	rcall	80008498 <_fflush_r>
80005866:	40 be       	lddsp	lr,sp[0x2c]
80005868:	f9 be 01 ff 	movne	lr,-1
8000586c:	50 be       	stdsp	sp[0x2c],lr
8000586e:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80005872:	ed b8 00 06 	bld	r8,0x6
80005876:	e0 81 0f 1a 	brne	800076aa <_vfprintf_r+0x1f0a>
8000587a:	82 68       	ld.sh	r8,r1[0xc]
8000587c:	a7 a8       	sbr	r8,0x6
8000587e:	a2 68       	st.h	r1[0xc],r8
80005880:	e0 8f 0f 15 	bral	800076aa <_vfprintf_r+0x1f0a>
80005884:	30 08       	mov	r8,0
80005886:	fb 48 06 b4 	st.w	sp[1716],r8
8000588a:	fb 48 06 90 	st.w	sp[1680],r8
8000588e:	fb 48 06 8c 	st.w	sp[1676],r8
80005892:	fb 48 06 b0 	st.w	sp[1712],r8
80005896:	30 08       	mov	r8,0
80005898:	30 09       	mov	r9,0
8000589a:	50 a7       	stdsp	sp[0x28],r7
8000589c:	50 78       	stdsp	sp[0x1c],r8
8000589e:	fa c3 f9 e0 	sub	r3,sp,-1568
800058a2:	3f f8       	mov	r8,-1
800058a4:	50 59       	stdsp	sp[0x14],r9
800058a6:	fb 43 06 88 	st.w	sp[1672],r3
800058aa:	fb 48 05 44 	st.w	sp[1348],r8
800058ae:	12 9c       	mov	r12,r9
800058b0:	50 69       	stdsp	sp[0x18],r9
800058b2:	50 d9       	stdsp	sp[0x34],r9
800058b4:	50 e9       	stdsp	sp[0x38],r9
800058b6:	50 b9       	stdsp	sp[0x2c],r9
800058b8:	12 97       	mov	r7,r9
800058ba:	0a 94       	mov	r4,r5
800058bc:	40 a2       	lddsp	r2,sp[0x28]
800058be:	32 5a       	mov	r10,37
800058c0:	30 08       	mov	r8,0
800058c2:	c0 28       	rjmp	800058c6 <_vfprintf_r+0x126>
800058c4:	2f f2       	sub	r2,-1
800058c6:	05 89       	ld.ub	r9,r2[0x0]
800058c8:	f0 09 18 00 	cp.b	r9,r8
800058cc:	5f 1b       	srne	r11
800058ce:	f4 09 18 00 	cp.b	r9,r10
800058d2:	5f 19       	srne	r9
800058d4:	f3 eb 00 0b 	and	r11,r9,r11
800058d8:	f0 0b 18 00 	cp.b	r11,r8
800058dc:	cf 41       	brne	800058c4 <_vfprintf_r+0x124>
800058de:	40 ab       	lddsp	r11,sp[0x28]
800058e0:	e4 0b 01 06 	sub	r6,r2,r11
800058e4:	c1 e0       	breq	80005920 <_vfprintf_r+0x180>
800058e6:	fa f8 06 90 	ld.w	r8,sp[1680]
800058ea:	0c 08       	add	r8,r6
800058ec:	87 0b       	st.w	r3[0x0],r11
800058ee:	fb 48 06 90 	st.w	sp[1680],r8
800058f2:	87 16       	st.w	r3[0x4],r6
800058f4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800058f8:	2f f8       	sub	r8,-1
800058fa:	fb 48 06 8c 	st.w	sp[1676],r8
800058fe:	58 78       	cp.w	r8,7
80005900:	e0 89 00 04 	brgt	80005908 <_vfprintf_r+0x168>
80005904:	2f 83       	sub	r3,-8
80005906:	c0 a8       	rjmp	8000591a <_vfprintf_r+0x17a>
80005908:	fa ca f9 78 	sub	r10,sp,-1672
8000590c:	02 9b       	mov	r11,r1
8000590e:	08 9c       	mov	r12,r4
80005910:	c3 af       	rcall	80005784 <__sprint_r>
80005912:	e0 81 0e c6 	brne	8000769e <_vfprintf_r+0x1efe>
80005916:	fa c3 f9 e0 	sub	r3,sp,-1568
8000591a:	40 ba       	lddsp	r10,sp[0x2c]
8000591c:	0c 0a       	add	r10,r6
8000591e:	50 ba       	stdsp	sp[0x2c],r10
80005920:	05 89       	ld.ub	r9,r2[0x0]
80005922:	30 08       	mov	r8,0
80005924:	f0 09 18 00 	cp.b	r9,r8
80005928:	e0 80 0e aa 	breq	8000767c <_vfprintf_r+0x1edc>
8000592c:	30 09       	mov	r9,0
8000592e:	fb 68 06 bb 	st.b	sp[1723],r8
80005932:	0e 96       	mov	r6,r7
80005934:	e4 c8 ff ff 	sub	r8,r2,-1
80005938:	3f fe       	mov	lr,-1
8000593a:	50 93       	stdsp	sp[0x24],r3
8000593c:	50 41       	stdsp	sp[0x10],r1
8000593e:	0e 93       	mov	r3,r7
80005940:	04 91       	mov	r1,r2
80005942:	50 89       	stdsp	sp[0x20],r9
80005944:	50 a8       	stdsp	sp[0x28],r8
80005946:	50 2e       	stdsp	sp[0x8],lr
80005948:	50 39       	stdsp	sp[0xc],r9
8000594a:	12 95       	mov	r5,r9
8000594c:	12 90       	mov	r0,r9
8000594e:	10 97       	mov	r7,r8
80005950:	08 92       	mov	r2,r4
80005952:	c0 78       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005954:	3f fc       	mov	r12,-1
80005956:	08 97       	mov	r7,r4
80005958:	50 2c       	stdsp	sp[0x8],r12
8000595a:	c0 38       	rjmp	80005960 <_vfprintf_r+0x1c0>
8000595c:	30 0b       	mov	r11,0
8000595e:	50 3b       	stdsp	sp[0xc],r11
80005960:	0f 38       	ld.ub	r8,r7++
80005962:	c0 28       	rjmp	80005966 <_vfprintf_r+0x1c6>
80005964:	12 90       	mov	r0,r9
80005966:	f0 c9 00 20 	sub	r9,r8,32
8000596a:	e0 49 00 58 	cp.w	r9,88
8000596e:	e0 8b 0a 30 	brhi	80006dce <_vfprintf_r+0x162e>
80005972:	fe ca ad 22 	sub	r10,pc,-21214
80005976:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000597a:	50 a7       	stdsp	sp[0x28],r7
8000597c:	50 80       	stdsp	sp[0x20],r0
8000597e:	0c 97       	mov	r7,r6
80005980:	04 94       	mov	r4,r2
80005982:	06 96       	mov	r6,r3
80005984:	02 92       	mov	r2,r1
80005986:	fe c9 aa fa 	sub	r9,pc,-21766
8000598a:	40 93       	lddsp	r3,sp[0x24]
8000598c:	10 90       	mov	r0,r8
8000598e:	40 41       	lddsp	r1,sp[0x10]
80005990:	50 d9       	stdsp	sp[0x34],r9
80005992:	e0 8f 08 8e 	bral	80006aae <_vfprintf_r+0x130e>
80005996:	30 08       	mov	r8,0
80005998:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000599c:	f0 09 18 00 	cp.b	r9,r8
800059a0:	ce 01       	brne	80005960 <_vfprintf_r+0x1c0>
800059a2:	32 08       	mov	r8,32
800059a4:	c6 e8       	rjmp	80005a80 <_vfprintf_r+0x2e0>
800059a6:	a1 a5       	sbr	r5,0x0
800059a8:	cd cb       	rjmp	80005960 <_vfprintf_r+0x1c0>
800059aa:	0f 89       	ld.ub	r9,r7[0x0]
800059ac:	f2 c8 00 30 	sub	r8,r9,48
800059b0:	58 98       	cp.w	r8,9
800059b2:	e0 8b 00 1d 	brhi	800059ec <_vfprintf_r+0x24c>
800059b6:	ee c8 ff ff 	sub	r8,r7,-1
800059ba:	30 0b       	mov	r11,0
800059bc:	23 09       	sub	r9,48
800059be:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800059c2:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
800059c6:	11 39       	ld.ub	r9,r8++
800059c8:	f2 ca 00 30 	sub	r10,r9,48
800059cc:	58 9a       	cp.w	r10,9
800059ce:	fe 98 ff f7 	brls	800059bc <_vfprintf_r+0x21c>
800059d2:	e0 49 00 24 	cp.w	r9,36
800059d6:	cc 31       	brne	8000595c <_vfprintf_r+0x1bc>
800059d8:	e0 4b 00 20 	cp.w	r11,32
800059dc:	e0 89 0e 60 	brgt	8000769c <_vfprintf_r+0x1efc>
800059e0:	20 1b       	sub	r11,1
800059e2:	fa f9 06 b4 	ld.w	r9,sp[1716]
800059e6:	12 3b       	cp.w	r11,r9
800059e8:	c0 95       	brlt	800059fa <_vfprintf_r+0x25a>
800059ea:	c1 08       	rjmp	80005a0a <_vfprintf_r+0x26a>
800059ec:	fa f9 06 b4 	ld.w	r9,sp[1716]
800059f0:	ec ca ff ff 	sub	r10,r6,-1
800059f4:	12 36       	cp.w	r6,r9
800059f6:	c1 f5       	brlt	80005a34 <_vfprintf_r+0x294>
800059f8:	c2 68       	rjmp	80005a44 <_vfprintf_r+0x2a4>
800059fa:	fa ce f9 44 	sub	lr,sp,-1724
800059fe:	10 97       	mov	r7,r8
80005a00:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80005a04:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80005a08:	c3 58       	rjmp	80005a72 <_vfprintf_r+0x2d2>
80005a0a:	10 97       	mov	r7,r8
80005a0c:	fa c8 f9 50 	sub	r8,sp,-1712
80005a10:	1a d8       	st.w	--sp,r8
80005a12:	fa c8 fa b8 	sub	r8,sp,-1352
80005a16:	1a d8       	st.w	--sp,r8
80005a18:	fa c8 fb b4 	sub	r8,sp,-1100
80005a1c:	02 9a       	mov	r10,r1
80005a1e:	1a d8       	st.w	--sp,r8
80005a20:	04 9c       	mov	r12,r2
80005a22:	fa c8 f9 40 	sub	r8,sp,-1728
80005a26:	fa c9 ff b4 	sub	r9,sp,-76
80005a2a:	fe b0 fd 25 	rcall	80005474 <get_arg>
80005a2e:	2f dd       	sub	sp,-12
80005a30:	78 00       	ld.w	r0,r12[0x0]
80005a32:	c2 08       	rjmp	80005a72 <_vfprintf_r+0x2d2>
80005a34:	fa cc f9 44 	sub	r12,sp,-1724
80005a38:	14 96       	mov	r6,r10
80005a3a:	f8 03 00 38 	add	r8,r12,r3<<0x3
80005a3e:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80005a42:	c1 88       	rjmp	80005a72 <_vfprintf_r+0x2d2>
80005a44:	41 08       	lddsp	r8,sp[0x40]
80005a46:	59 f9       	cp.w	r9,31
80005a48:	e0 89 00 11 	brgt	80005a6a <_vfprintf_r+0x2ca>
80005a4c:	f0 cb ff fc 	sub	r11,r8,-4
80005a50:	51 0b       	stdsp	sp[0x40],r11
80005a52:	70 00       	ld.w	r0,r8[0x0]
80005a54:	fa cb f9 44 	sub	r11,sp,-1724
80005a58:	f6 09 00 38 	add	r8,r11,r9<<0x3
80005a5c:	f1 40 fd 88 	st.w	r8[-632],r0
80005a60:	2f f9       	sub	r9,-1
80005a62:	14 96       	mov	r6,r10
80005a64:	fb 49 06 b4 	st.w	sp[1716],r9
80005a68:	c0 58       	rjmp	80005a72 <_vfprintf_r+0x2d2>
80005a6a:	70 00       	ld.w	r0,r8[0x0]
80005a6c:	14 96       	mov	r6,r10
80005a6e:	2f c8       	sub	r8,-4
80005a70:	51 08       	stdsp	sp[0x40],r8
80005a72:	58 00       	cp.w	r0,0
80005a74:	fe 94 ff 76 	brge	80005960 <_vfprintf_r+0x1c0>
80005a78:	5c 30       	neg	r0
80005a7a:	a3 a5       	sbr	r5,0x2
80005a7c:	c7 2b       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005a7e:	32 b8       	mov	r8,43
80005a80:	fb 68 06 bb 	st.b	sp[1723],r8
80005a84:	c6 eb       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005a86:	0f 38       	ld.ub	r8,r7++
80005a88:	e0 48 00 2a 	cp.w	r8,42
80005a8c:	c0 30       	breq	80005a92 <_vfprintf_r+0x2f2>
80005a8e:	30 09       	mov	r9,0
80005a90:	c7 98       	rjmp	80005b82 <_vfprintf_r+0x3e2>
80005a92:	0f 88       	ld.ub	r8,r7[0x0]
80005a94:	f0 c9 00 30 	sub	r9,r8,48
80005a98:	58 99       	cp.w	r9,9
80005a9a:	e0 8b 00 1f 	brhi	80005ad8 <_vfprintf_r+0x338>
80005a9e:	ee c4 ff ff 	sub	r4,r7,-1
80005aa2:	30 0b       	mov	r11,0
80005aa4:	23 08       	sub	r8,48
80005aa6:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80005aaa:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80005aae:	09 38       	ld.ub	r8,r4++
80005ab0:	f0 c9 00 30 	sub	r9,r8,48
80005ab4:	58 99       	cp.w	r9,9
80005ab6:	fe 98 ff f7 	brls	80005aa4 <_vfprintf_r+0x304>
80005aba:	e0 48 00 24 	cp.w	r8,36
80005abe:	fe 91 ff 4f 	brne	8000595c <_vfprintf_r+0x1bc>
80005ac2:	e0 4b 00 20 	cp.w	r11,32
80005ac6:	e0 89 0d eb 	brgt	8000769c <_vfprintf_r+0x1efc>
80005aca:	20 1b       	sub	r11,1
80005acc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ad0:	10 3b       	cp.w	r11,r8
80005ad2:	c0 a5       	brlt	80005ae6 <_vfprintf_r+0x346>
80005ad4:	c1 18       	rjmp	80005af6 <_vfprintf_r+0x356>
80005ad6:	d7 03       	nop
80005ad8:	fa fa 06 b4 	ld.w	r10,sp[1716]
80005adc:	ec c9 ff ff 	sub	r9,r6,-1
80005ae0:	14 36       	cp.w	r6,r10
80005ae2:	c1 f5       	brlt	80005b20 <_vfprintf_r+0x380>
80005ae4:	c2 88       	rjmp	80005b34 <_vfprintf_r+0x394>
80005ae6:	fa ca f9 44 	sub	r10,sp,-1724
80005aea:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80005aee:	f6 fb fd 88 	ld.w	r11,r11[-632]
80005af2:	50 2b       	stdsp	sp[0x8],r11
80005af4:	c3 c8       	rjmp	80005b6c <_vfprintf_r+0x3cc>
80005af6:	fa c8 f9 50 	sub	r8,sp,-1712
80005afa:	1a d8       	st.w	--sp,r8
80005afc:	fa c8 fa b8 	sub	r8,sp,-1352
80005b00:	1a d8       	st.w	--sp,r8
80005b02:	fa c8 fb b4 	sub	r8,sp,-1100
80005b06:	02 9a       	mov	r10,r1
80005b08:	1a d8       	st.w	--sp,r8
80005b0a:	04 9c       	mov	r12,r2
80005b0c:	fa c8 f9 40 	sub	r8,sp,-1728
80005b10:	fa c9 ff b4 	sub	r9,sp,-76
80005b14:	fe b0 fc b0 	rcall	80005474 <get_arg>
80005b18:	2f dd       	sub	sp,-12
80005b1a:	78 0c       	ld.w	r12,r12[0x0]
80005b1c:	50 2c       	stdsp	sp[0x8],r12
80005b1e:	c2 78       	rjmp	80005b6c <_vfprintf_r+0x3cc>
80005b20:	12 96       	mov	r6,r9
80005b22:	0e 94       	mov	r4,r7
80005b24:	fa c9 f9 44 	sub	r9,sp,-1724
80005b28:	f2 03 00 38 	add	r8,r9,r3<<0x3
80005b2c:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80005b30:	50 28       	stdsp	sp[0x8],r8
80005b32:	c1 d8       	rjmp	80005b6c <_vfprintf_r+0x3cc>
80005b34:	41 08       	lddsp	r8,sp[0x40]
80005b36:	59 fa       	cp.w	r10,31
80005b38:	e0 89 00 14 	brgt	80005b60 <_vfprintf_r+0x3c0>
80005b3c:	f0 cb ff fc 	sub	r11,r8,-4
80005b40:	70 08       	ld.w	r8,r8[0x0]
80005b42:	51 0b       	stdsp	sp[0x40],r11
80005b44:	50 28       	stdsp	sp[0x8],r8
80005b46:	fa c6 f9 44 	sub	r6,sp,-1724
80005b4a:	40 2e       	lddsp	lr,sp[0x8]
80005b4c:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80005b50:	f1 4e fd 88 	st.w	r8[-632],lr
80005b54:	2f fa       	sub	r10,-1
80005b56:	0e 94       	mov	r4,r7
80005b58:	fb 4a 06 b4 	st.w	sp[1716],r10
80005b5c:	12 96       	mov	r6,r9
80005b5e:	c0 78       	rjmp	80005b6c <_vfprintf_r+0x3cc>
80005b60:	70 0c       	ld.w	r12,r8[0x0]
80005b62:	0e 94       	mov	r4,r7
80005b64:	2f c8       	sub	r8,-4
80005b66:	50 2c       	stdsp	sp[0x8],r12
80005b68:	12 96       	mov	r6,r9
80005b6a:	51 08       	stdsp	sp[0x40],r8
80005b6c:	40 2b       	lddsp	r11,sp[0x8]
80005b6e:	58 0b       	cp.w	r11,0
80005b70:	fe 95 fe f2 	brlt	80005954 <_vfprintf_r+0x1b4>
80005b74:	08 97       	mov	r7,r4
80005b76:	cf 5a       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005b78:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005b7c:	0f 38       	ld.ub	r8,r7++
80005b7e:	f4 09 00 19 	add	r9,r10,r9<<0x1
80005b82:	f0 ca 00 30 	sub	r10,r8,48
80005b86:	58 9a       	cp.w	r10,9
80005b88:	fe 98 ff f8 	brls	80005b78 <_vfprintf_r+0x3d8>
80005b8c:	3f fa       	mov	r10,-1
80005b8e:	f2 0a 0c 49 	max	r9,r9,r10
80005b92:	50 29       	stdsp	sp[0x8],r9
80005b94:	ce 9a       	rjmp	80005966 <_vfprintf_r+0x1c6>
80005b96:	a7 b5       	sbr	r5,0x7
80005b98:	ce 4a       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005b9a:	30 09       	mov	r9,0
80005b9c:	23 08       	sub	r8,48
80005b9e:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005ba2:	f0 09 00 19 	add	r9,r8,r9<<0x1
80005ba6:	0f 38       	ld.ub	r8,r7++
80005ba8:	f0 ca 00 30 	sub	r10,r8,48
80005bac:	58 9a       	cp.w	r10,9
80005bae:	fe 98 ff f7 	brls	80005b9c <_vfprintf_r+0x3fc>
80005bb2:	e0 48 00 24 	cp.w	r8,36
80005bb6:	fe 91 fe d7 	brne	80005964 <_vfprintf_r+0x1c4>
80005bba:	e0 49 00 20 	cp.w	r9,32
80005bbe:	e0 89 0d 6f 	brgt	8000769c <_vfprintf_r+0x1efc>
80005bc2:	f2 c3 00 01 	sub	r3,r9,1
80005bc6:	30 19       	mov	r9,1
80005bc8:	50 39       	stdsp	sp[0xc],r9
80005bca:	cc ba       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005bcc:	a3 b5       	sbr	r5,0x3
80005bce:	cc 9a       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005bd0:	a7 a5       	sbr	r5,0x6
80005bd2:	cc 7a       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005bd4:	0a 98       	mov	r8,r5
80005bd6:	a5 b5       	sbr	r5,0x5
80005bd8:	a5 a8       	sbr	r8,0x4
80005bda:	0f 89       	ld.ub	r9,r7[0x0]
80005bdc:	36 ce       	mov	lr,108
80005bde:	fc 09 18 00 	cp.b	r9,lr
80005be2:	f7 b7 00 ff 	subeq	r7,-1
80005be6:	f0 05 17 10 	movne	r5,r8
80005bea:	cb ba       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005bec:	a5 b5       	sbr	r5,0x5
80005bee:	cb 9a       	rjmp	80005960 <_vfprintf_r+0x1c0>
80005bf0:	50 a7       	stdsp	sp[0x28],r7
80005bf2:	50 80       	stdsp	sp[0x20],r0
80005bf4:	0c 97       	mov	r7,r6
80005bf6:	10 90       	mov	r0,r8
80005bf8:	06 96       	mov	r6,r3
80005bfa:	04 94       	mov	r4,r2
80005bfc:	40 93       	lddsp	r3,sp[0x24]
80005bfe:	02 92       	mov	r2,r1
80005c00:	0e 99       	mov	r9,r7
80005c02:	40 41       	lddsp	r1,sp[0x10]
80005c04:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c08:	40 3c       	lddsp	r12,sp[0xc]
80005c0a:	58 0c       	cp.w	r12,0
80005c0c:	c1 d0       	breq	80005c46 <_vfprintf_r+0x4a6>
80005c0e:	10 36       	cp.w	r6,r8
80005c10:	c0 64       	brge	80005c1c <_vfprintf_r+0x47c>
80005c12:	fa cb f9 44 	sub	r11,sp,-1724
80005c16:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c1a:	c1 d8       	rjmp	80005c54 <_vfprintf_r+0x4b4>
80005c1c:	fa c8 f9 50 	sub	r8,sp,-1712
80005c20:	1a d8       	st.w	--sp,r8
80005c22:	fa c8 fa b8 	sub	r8,sp,-1352
80005c26:	1a d8       	st.w	--sp,r8
80005c28:	fa c8 fb b4 	sub	r8,sp,-1100
80005c2c:	1a d8       	st.w	--sp,r8
80005c2e:	fa c8 f9 40 	sub	r8,sp,-1728
80005c32:	fa c9 ff b4 	sub	r9,sp,-76
80005c36:	04 9a       	mov	r10,r2
80005c38:	0c 9b       	mov	r11,r6
80005c3a:	08 9c       	mov	r12,r4
80005c3c:	fe b0 fc 1c 	rcall	80005474 <get_arg>
80005c40:	2f dd       	sub	sp,-12
80005c42:	19 b8       	ld.ub	r8,r12[0x3]
80005c44:	c2 28       	rjmp	80005c88 <_vfprintf_r+0x4e8>
80005c46:	2f f7       	sub	r7,-1
80005c48:	10 39       	cp.w	r9,r8
80005c4a:	c0 84       	brge	80005c5a <_vfprintf_r+0x4ba>
80005c4c:	fa ca f9 44 	sub	r10,sp,-1724
80005c50:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005c54:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80005c58:	c1 88       	rjmp	80005c88 <_vfprintf_r+0x4e8>
80005c5a:	41 09       	lddsp	r9,sp[0x40]
80005c5c:	59 f8       	cp.w	r8,31
80005c5e:	e0 89 00 12 	brgt	80005c82 <_vfprintf_r+0x4e2>
80005c62:	f2 ca ff fc 	sub	r10,r9,-4
80005c66:	51 0a       	stdsp	sp[0x40],r10
80005c68:	72 09       	ld.w	r9,r9[0x0]
80005c6a:	fa c6 f9 44 	sub	r6,sp,-1724
80005c6e:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005c72:	2f f8       	sub	r8,-1
80005c74:	f5 49 fd 88 	st.w	r10[-632],r9
80005c78:	fb 48 06 b4 	st.w	sp[1716],r8
80005c7c:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80005c80:	c0 48       	rjmp	80005c88 <_vfprintf_r+0x4e8>
80005c82:	13 b8       	ld.ub	r8,r9[0x3]
80005c84:	2f c9       	sub	r9,-4
80005c86:	51 09       	stdsp	sp[0x40],r9
80005c88:	fb 68 06 60 	st.b	sp[1632],r8
80005c8c:	30 0e       	mov	lr,0
80005c8e:	30 08       	mov	r8,0
80005c90:	30 12       	mov	r2,1
80005c92:	fb 68 06 bb 	st.b	sp[1723],r8
80005c96:	50 2e       	stdsp	sp[0x8],lr
80005c98:	e0 8f 08 ad 	bral	80006df2 <_vfprintf_r+0x1652>
80005c9c:	50 a7       	stdsp	sp[0x28],r7
80005c9e:	50 80       	stdsp	sp[0x20],r0
80005ca0:	0c 97       	mov	r7,r6
80005ca2:	04 94       	mov	r4,r2
80005ca4:	06 96       	mov	r6,r3
80005ca6:	02 92       	mov	r2,r1
80005ca8:	40 93       	lddsp	r3,sp[0x24]
80005caa:	10 90       	mov	r0,r8
80005cac:	40 41       	lddsp	r1,sp[0x10]
80005cae:	a5 a5       	sbr	r5,0x4
80005cb0:	c0 a8       	rjmp	80005cc4 <_vfprintf_r+0x524>
80005cb2:	50 a7       	stdsp	sp[0x28],r7
80005cb4:	50 80       	stdsp	sp[0x20],r0
80005cb6:	0c 97       	mov	r7,r6
80005cb8:	04 94       	mov	r4,r2
80005cba:	06 96       	mov	r6,r3
80005cbc:	02 92       	mov	r2,r1
80005cbe:	40 93       	lddsp	r3,sp[0x24]
80005cc0:	10 90       	mov	r0,r8
80005cc2:	40 41       	lddsp	r1,sp[0x10]
80005cc4:	ed b5 00 05 	bld	r5,0x5
80005cc8:	c5 11       	brne	80005d6a <_vfprintf_r+0x5ca>
80005cca:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005cce:	40 3c       	lddsp	r12,sp[0xc]
80005cd0:	58 0c       	cp.w	r12,0
80005cd2:	c1 e0       	breq	80005d0e <_vfprintf_r+0x56e>
80005cd4:	10 36       	cp.w	r6,r8
80005cd6:	c0 64       	brge	80005ce2 <_vfprintf_r+0x542>
80005cd8:	fa cb f9 44 	sub	r11,sp,-1724
80005cdc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005ce0:	c2 08       	rjmp	80005d20 <_vfprintf_r+0x580>
80005ce2:	fa c8 f9 50 	sub	r8,sp,-1712
80005ce6:	1a d8       	st.w	--sp,r8
80005ce8:	fa c8 fa b8 	sub	r8,sp,-1352
80005cec:	0c 9b       	mov	r11,r6
80005cee:	1a d8       	st.w	--sp,r8
80005cf0:	fa c8 fb b4 	sub	r8,sp,-1100
80005cf4:	1a d8       	st.w	--sp,r8
80005cf6:	fa c9 ff b4 	sub	r9,sp,-76
80005cfa:	fa c8 f9 40 	sub	r8,sp,-1728
80005cfe:	04 9a       	mov	r10,r2
80005d00:	08 9c       	mov	r12,r4
80005d02:	fe b0 fb b9 	rcall	80005474 <get_arg>
80005d06:	2f dd       	sub	sp,-12
80005d08:	78 1b       	ld.w	r11,r12[0x4]
80005d0a:	78 09       	ld.w	r9,r12[0x0]
80005d0c:	c2 b8       	rjmp	80005d62 <_vfprintf_r+0x5c2>
80005d0e:	ee ca ff ff 	sub	r10,r7,-1
80005d12:	10 37       	cp.w	r7,r8
80005d14:	c0 b4       	brge	80005d2a <_vfprintf_r+0x58a>
80005d16:	fa c9 f9 44 	sub	r9,sp,-1724
80005d1a:	14 97       	mov	r7,r10
80005d1c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005d20:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005d24:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005d28:	c1 d8       	rjmp	80005d62 <_vfprintf_r+0x5c2>
80005d2a:	41 09       	lddsp	r9,sp[0x40]
80005d2c:	59 f8       	cp.w	r8,31
80005d2e:	e0 89 00 14 	brgt	80005d56 <_vfprintf_r+0x5b6>
80005d32:	f2 cb ff f8 	sub	r11,r9,-8
80005d36:	51 0b       	stdsp	sp[0x40],r11
80005d38:	fa c6 f9 44 	sub	r6,sp,-1724
80005d3c:	72 1b       	ld.w	r11,r9[0x4]
80005d3e:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80005d42:	72 09       	ld.w	r9,r9[0x0]
80005d44:	f9 4b fd 8c 	st.w	r12[-628],r11
80005d48:	f9 49 fd 88 	st.w	r12[-632],r9
80005d4c:	2f f8       	sub	r8,-1
80005d4e:	14 97       	mov	r7,r10
80005d50:	fb 48 06 b4 	st.w	sp[1716],r8
80005d54:	c0 78       	rjmp	80005d62 <_vfprintf_r+0x5c2>
80005d56:	f2 c8 ff f8 	sub	r8,r9,-8
80005d5a:	72 1b       	ld.w	r11,r9[0x4]
80005d5c:	14 97       	mov	r7,r10
80005d5e:	51 08       	stdsp	sp[0x40],r8
80005d60:	72 09       	ld.w	r9,r9[0x0]
80005d62:	16 98       	mov	r8,r11
80005d64:	fa e9 00 00 	st.d	sp[0],r8
80005d68:	ca e8       	rjmp	80005ec4 <_vfprintf_r+0x724>
80005d6a:	ed b5 00 04 	bld	r5,0x4
80005d6e:	c1 71       	brne	80005d9c <_vfprintf_r+0x5fc>
80005d70:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005d74:	40 3e       	lddsp	lr,sp[0xc]
80005d76:	58 0e       	cp.w	lr,0
80005d78:	c0 80       	breq	80005d88 <_vfprintf_r+0x5e8>
80005d7a:	10 36       	cp.w	r6,r8
80005d7c:	c6 94       	brge	80005e4e <_vfprintf_r+0x6ae>
80005d7e:	fa cc f9 44 	sub	r12,sp,-1724
80005d82:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005d86:	c8 28       	rjmp	80005e8a <_vfprintf_r+0x6ea>
80005d88:	ee ca ff ff 	sub	r10,r7,-1
80005d8c:	10 37       	cp.w	r7,r8
80005d8e:	e0 84 00 81 	brge	80005e90 <_vfprintf_r+0x6f0>
80005d92:	fa cb f9 44 	sub	r11,sp,-1724
80005d96:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005d9a:	c7 78       	rjmp	80005e88 <_vfprintf_r+0x6e8>
80005d9c:	ed b5 00 06 	bld	r5,0x6
80005da0:	c4 b1       	brne	80005e36 <_vfprintf_r+0x696>
80005da2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005da6:	40 3c       	lddsp	r12,sp[0xc]
80005da8:	58 0c       	cp.w	r12,0
80005daa:	c1 d0       	breq	80005de4 <_vfprintf_r+0x644>
80005dac:	10 36       	cp.w	r6,r8
80005dae:	c0 64       	brge	80005dba <_vfprintf_r+0x61a>
80005db0:	fa cb f9 44 	sub	r11,sp,-1724
80005db4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005db8:	c1 f8       	rjmp	80005df6 <_vfprintf_r+0x656>
80005dba:	fa c8 f9 50 	sub	r8,sp,-1712
80005dbe:	1a d8       	st.w	--sp,r8
80005dc0:	fa c8 fa b8 	sub	r8,sp,-1352
80005dc4:	1a d8       	st.w	--sp,r8
80005dc6:	fa c8 fb b4 	sub	r8,sp,-1100
80005dca:	1a d8       	st.w	--sp,r8
80005dcc:	fa c8 f9 40 	sub	r8,sp,-1728
80005dd0:	fa c9 ff b4 	sub	r9,sp,-76
80005dd4:	04 9a       	mov	r10,r2
80005dd6:	0c 9b       	mov	r11,r6
80005dd8:	08 9c       	mov	r12,r4
80005dda:	fe b0 fb 4d 	rcall	80005474 <get_arg>
80005dde:	2f dd       	sub	sp,-12
80005de0:	98 18       	ld.sh	r8,r12[0x2]
80005de2:	c2 68       	rjmp	80005e2e <_vfprintf_r+0x68e>
80005de4:	ee ca ff ff 	sub	r10,r7,-1
80005de8:	10 37       	cp.w	r7,r8
80005dea:	c0 94       	brge	80005dfc <_vfprintf_r+0x65c>
80005dec:	fa c9 f9 44 	sub	r9,sp,-1724
80005df0:	14 97       	mov	r7,r10
80005df2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005df6:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005dfa:	c1 a8       	rjmp	80005e2e <_vfprintf_r+0x68e>
80005dfc:	41 09       	lddsp	r9,sp[0x40]
80005dfe:	59 f8       	cp.w	r8,31
80005e00:	e0 89 00 13 	brgt	80005e26 <_vfprintf_r+0x686>
80005e04:	f2 cb ff fc 	sub	r11,r9,-4
80005e08:	51 0b       	stdsp	sp[0x40],r11
80005e0a:	72 09       	ld.w	r9,r9[0x0]
80005e0c:	fa c6 f9 44 	sub	r6,sp,-1724
80005e10:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005e14:	2f f8       	sub	r8,-1
80005e16:	f7 49 fd 88 	st.w	r11[-632],r9
80005e1a:	fb 48 06 b4 	st.w	sp[1716],r8
80005e1e:	14 97       	mov	r7,r10
80005e20:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005e24:	c0 58       	rjmp	80005e2e <_vfprintf_r+0x68e>
80005e26:	92 18       	ld.sh	r8,r9[0x2]
80005e28:	14 97       	mov	r7,r10
80005e2a:	2f c9       	sub	r9,-4
80005e2c:	51 09       	stdsp	sp[0x40],r9
80005e2e:	50 18       	stdsp	sp[0x4],r8
80005e30:	bf 58       	asr	r8,0x1f
80005e32:	50 08       	stdsp	sp[0x0],r8
80005e34:	c4 88       	rjmp	80005ec4 <_vfprintf_r+0x724>
80005e36:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005e3a:	40 3c       	lddsp	r12,sp[0xc]
80005e3c:	58 0c       	cp.w	r12,0
80005e3e:	c1 d0       	breq	80005e78 <_vfprintf_r+0x6d8>
80005e40:	10 36       	cp.w	r6,r8
80005e42:	c0 64       	brge	80005e4e <_vfprintf_r+0x6ae>
80005e44:	fa cb f9 44 	sub	r11,sp,-1724
80005e48:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005e4c:	c1 f8       	rjmp	80005e8a <_vfprintf_r+0x6ea>
80005e4e:	fa c8 f9 50 	sub	r8,sp,-1712
80005e52:	1a d8       	st.w	--sp,r8
80005e54:	fa c8 fa b8 	sub	r8,sp,-1352
80005e58:	0c 9b       	mov	r11,r6
80005e5a:	1a d8       	st.w	--sp,r8
80005e5c:	fa c8 fb b4 	sub	r8,sp,-1100
80005e60:	04 9a       	mov	r10,r2
80005e62:	1a d8       	st.w	--sp,r8
80005e64:	08 9c       	mov	r12,r4
80005e66:	fa c8 f9 40 	sub	r8,sp,-1728
80005e6a:	fa c9 ff b4 	sub	r9,sp,-76
80005e6e:	fe b0 fb 03 	rcall	80005474 <get_arg>
80005e72:	2f dd       	sub	sp,-12
80005e74:	78 0b       	ld.w	r11,r12[0x0]
80005e76:	c2 48       	rjmp	80005ebe <_vfprintf_r+0x71e>
80005e78:	ee ca ff ff 	sub	r10,r7,-1
80005e7c:	10 37       	cp.w	r7,r8
80005e7e:	c0 94       	brge	80005e90 <_vfprintf_r+0x6f0>
80005e80:	fa c9 f9 44 	sub	r9,sp,-1724
80005e84:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005e88:	14 97       	mov	r7,r10
80005e8a:	ec fb fd 88 	ld.w	r11,r6[-632]
80005e8e:	c1 88       	rjmp	80005ebe <_vfprintf_r+0x71e>
80005e90:	41 09       	lddsp	r9,sp[0x40]
80005e92:	59 f8       	cp.w	r8,31
80005e94:	e0 89 00 11 	brgt	80005eb6 <_vfprintf_r+0x716>
80005e98:	f2 cb ff fc 	sub	r11,r9,-4
80005e9c:	51 0b       	stdsp	sp[0x40],r11
80005e9e:	fa c6 f9 44 	sub	r6,sp,-1724
80005ea2:	72 0b       	ld.w	r11,r9[0x0]
80005ea4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005ea8:	f3 4b fd 88 	st.w	r9[-632],r11
80005eac:	2f f8       	sub	r8,-1
80005eae:	14 97       	mov	r7,r10
80005eb0:	fb 48 06 b4 	st.w	sp[1716],r8
80005eb4:	c0 58       	rjmp	80005ebe <_vfprintf_r+0x71e>
80005eb6:	72 0b       	ld.w	r11,r9[0x0]
80005eb8:	14 97       	mov	r7,r10
80005eba:	2f c9       	sub	r9,-4
80005ebc:	51 09       	stdsp	sp[0x40],r9
80005ebe:	50 1b       	stdsp	sp[0x4],r11
80005ec0:	bf 5b       	asr	r11,0x1f
80005ec2:	50 0b       	stdsp	sp[0x0],r11
80005ec4:	fa ea 00 00 	ld.d	r10,sp[0]
80005ec8:	58 0a       	cp.w	r10,0
80005eca:	5c 2b       	cpc	r11
80005ecc:	c0 e4       	brge	80005ee8 <_vfprintf_r+0x748>
80005ece:	30 08       	mov	r8,0
80005ed0:	fa ea 00 00 	ld.d	r10,sp[0]
80005ed4:	30 09       	mov	r9,0
80005ed6:	f0 0a 01 0a 	sub	r10,r8,r10
80005eda:	f2 0b 01 4b 	sbc	r11,r9,r11
80005ede:	32 d8       	mov	r8,45
80005ee0:	fa eb 00 00 	st.d	sp[0],r10
80005ee4:	fb 68 06 bb 	st.b	sp[1723],r8
80005ee8:	30 18       	mov	r8,1
80005eea:	e0 8f 06 fa 	bral	80006cde <_vfprintf_r+0x153e>
80005eee:	50 a7       	stdsp	sp[0x28],r7
80005ef0:	50 80       	stdsp	sp[0x20],r0
80005ef2:	0c 97       	mov	r7,r6
80005ef4:	04 94       	mov	r4,r2
80005ef6:	06 96       	mov	r6,r3
80005ef8:	02 92       	mov	r2,r1
80005efa:	40 93       	lddsp	r3,sp[0x24]
80005efc:	10 90       	mov	r0,r8
80005efe:	40 41       	lddsp	r1,sp[0x10]
80005f00:	0e 99       	mov	r9,r7
80005f02:	ed b5 00 03 	bld	r5,0x3
80005f06:	c4 11       	brne	80005f88 <_vfprintf_r+0x7e8>
80005f08:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005f0c:	40 3a       	lddsp	r10,sp[0xc]
80005f0e:	58 0a       	cp.w	r10,0
80005f10:	c1 90       	breq	80005f42 <_vfprintf_r+0x7a2>
80005f12:	10 36       	cp.w	r6,r8
80005f14:	c6 45       	brlt	80005fdc <_vfprintf_r+0x83c>
80005f16:	fa c8 f9 50 	sub	r8,sp,-1712
80005f1a:	1a d8       	st.w	--sp,r8
80005f1c:	fa c8 fa b8 	sub	r8,sp,-1352
80005f20:	1a d8       	st.w	--sp,r8
80005f22:	fa c8 fb b4 	sub	r8,sp,-1100
80005f26:	0c 9b       	mov	r11,r6
80005f28:	1a d8       	st.w	--sp,r8
80005f2a:	04 9a       	mov	r10,r2
80005f2c:	fa c8 f9 40 	sub	r8,sp,-1728
80005f30:	fa c9 ff b4 	sub	r9,sp,-76
80005f34:	08 9c       	mov	r12,r4
80005f36:	fe b0 fa 9f 	rcall	80005474 <get_arg>
80005f3a:	2f dd       	sub	sp,-12
80005f3c:	78 16       	ld.w	r6,r12[0x4]
80005f3e:	50 76       	stdsp	sp[0x1c],r6
80005f40:	c4 88       	rjmp	80005fd0 <_vfprintf_r+0x830>
80005f42:	2f f7       	sub	r7,-1
80005f44:	10 39       	cp.w	r9,r8
80005f46:	c0 c4       	brge	80005f5e <_vfprintf_r+0x7be>
80005f48:	fa ce f9 44 	sub	lr,sp,-1724
80005f4c:	fc 06 00 36 	add	r6,lr,r6<<0x3
80005f50:	ec fc fd 8c 	ld.w	r12,r6[-628]
80005f54:	50 7c       	stdsp	sp[0x1c],r12
80005f56:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005f5a:	50 56       	stdsp	sp[0x14],r6
80005f5c:	c6 68       	rjmp	80006028 <_vfprintf_r+0x888>
80005f5e:	41 09       	lddsp	r9,sp[0x40]
80005f60:	59 f8       	cp.w	r8,31
80005f62:	e0 89 00 10 	brgt	80005f82 <_vfprintf_r+0x7e2>
80005f66:	f2 ca ff f8 	sub	r10,r9,-8
80005f6a:	72 1b       	ld.w	r11,r9[0x4]
80005f6c:	51 0a       	stdsp	sp[0x40],r10
80005f6e:	72 09       	ld.w	r9,r9[0x0]
80005f70:	fa ca f9 44 	sub	r10,sp,-1724
80005f74:	50 7b       	stdsp	sp[0x1c],r11
80005f76:	50 59       	stdsp	sp[0x14],r9
80005f78:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005f7c:	40 5b       	lddsp	r11,sp[0x14]
80005f7e:	40 7a       	lddsp	r10,sp[0x1c]
80005f80:	c4 78       	rjmp	8000600e <_vfprintf_r+0x86e>
80005f82:	72 18       	ld.w	r8,r9[0x4]
80005f84:	50 78       	stdsp	sp[0x1c],r8
80005f86:	c4 c8       	rjmp	8000601e <_vfprintf_r+0x87e>
80005f88:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005f8c:	40 3e       	lddsp	lr,sp[0xc]
80005f8e:	58 0e       	cp.w	lr,0
80005f90:	c2 30       	breq	80005fd6 <_vfprintf_r+0x836>
80005f92:	10 36       	cp.w	r6,r8
80005f94:	c0 94       	brge	80005fa6 <_vfprintf_r+0x806>
80005f96:	fa cc f9 44 	sub	r12,sp,-1724
80005f9a:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005f9e:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005fa2:	50 7b       	stdsp	sp[0x1c],r11
80005fa4:	cd 9b       	rjmp	80005f56 <_vfprintf_r+0x7b6>
80005fa6:	fa c8 f9 50 	sub	r8,sp,-1712
80005faa:	1a d8       	st.w	--sp,r8
80005fac:	fa c8 fa b8 	sub	r8,sp,-1352
80005fb0:	04 9a       	mov	r10,r2
80005fb2:	1a d8       	st.w	--sp,r8
80005fb4:	fa c8 fb b4 	sub	r8,sp,-1100
80005fb8:	0c 9b       	mov	r11,r6
80005fba:	1a d8       	st.w	--sp,r8
80005fbc:	08 9c       	mov	r12,r4
80005fbe:	fa c8 f9 40 	sub	r8,sp,-1728
80005fc2:	fa c9 ff b4 	sub	r9,sp,-76
80005fc6:	fe b0 fa 57 	rcall	80005474 <get_arg>
80005fca:	2f dd       	sub	sp,-12
80005fcc:	78 1a       	ld.w	r10,r12[0x4]
80005fce:	50 7a       	stdsp	sp[0x1c],r10
80005fd0:	78 0c       	ld.w	r12,r12[0x0]
80005fd2:	50 5c       	stdsp	sp[0x14],r12
80005fd4:	c2 a8       	rjmp	80006028 <_vfprintf_r+0x888>
80005fd6:	2f f7       	sub	r7,-1
80005fd8:	10 39       	cp.w	r9,r8
80005fda:	c0 94       	brge	80005fec <_vfprintf_r+0x84c>
80005fdc:	fa c9 f9 44 	sub	r9,sp,-1724
80005fe0:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005fe4:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80005fe8:	50 78       	stdsp	sp[0x1c],r8
80005fea:	cb 6b       	rjmp	80005f56 <_vfprintf_r+0x7b6>
80005fec:	41 09       	lddsp	r9,sp[0x40]
80005fee:	59 f8       	cp.w	r8,31
80005ff0:	e0 89 00 15 	brgt	8000601a <_vfprintf_r+0x87a>
80005ff4:	f2 ca ff f8 	sub	r10,r9,-8
80005ff8:	72 16       	ld.w	r6,r9[0x4]
80005ffa:	72 09       	ld.w	r9,r9[0x0]
80005ffc:	51 0a       	stdsp	sp[0x40],r10
80005ffe:	50 59       	stdsp	sp[0x14],r9
80006000:	fa ce f9 44 	sub	lr,sp,-1724
80006004:	50 76       	stdsp	sp[0x1c],r6
80006006:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000600a:	40 5b       	lddsp	r11,sp[0x14]
8000600c:	0c 9a       	mov	r10,r6
8000600e:	f2 eb fd 88 	st.d	r9[-632],r10
80006012:	2f f8       	sub	r8,-1
80006014:	fb 48 06 b4 	st.w	sp[1716],r8
80006018:	c0 88       	rjmp	80006028 <_vfprintf_r+0x888>
8000601a:	72 1c       	ld.w	r12,r9[0x4]
8000601c:	50 7c       	stdsp	sp[0x1c],r12
8000601e:	f2 c8 ff f8 	sub	r8,r9,-8
80006022:	51 08       	stdsp	sp[0x40],r8
80006024:	72 09       	ld.w	r9,r9[0x0]
80006026:	50 59       	stdsp	sp[0x14],r9
80006028:	40 5b       	lddsp	r11,sp[0x14]
8000602a:	40 7a       	lddsp	r10,sp[0x1c]
8000602c:	e0 a0 1a b0 	rcall	8000958c <__isinfd>
80006030:	18 96       	mov	r6,r12
80006032:	c1 70       	breq	80006060 <_vfprintf_r+0x8c0>
80006034:	30 08       	mov	r8,0
80006036:	30 09       	mov	r9,0
80006038:	40 5b       	lddsp	r11,sp[0x14]
8000603a:	40 7a       	lddsp	r10,sp[0x1c]
8000603c:	e0 a0 1c 45 	rcall	800098c6 <__avr32_f64_cmp_lt>
80006040:	c0 40       	breq	80006048 <_vfprintf_r+0x8a8>
80006042:	32 d8       	mov	r8,45
80006044:	fb 68 06 bb 	st.b	sp[1723],r8
80006048:	fe c8 b1 a8 	sub	r8,pc,-20056
8000604c:	fe c6 b1 a8 	sub	r6,pc,-20056
80006050:	a7 d5       	cbr	r5,0x7
80006052:	e0 40 00 47 	cp.w	r0,71
80006056:	f0 06 17 a0 	movle	r6,r8
8000605a:	30 32       	mov	r2,3
8000605c:	e0 8f 06 ce 	bral	80006df8 <_vfprintf_r+0x1658>
80006060:	40 5b       	lddsp	r11,sp[0x14]
80006062:	40 7a       	lddsp	r10,sp[0x1c]
80006064:	e0 a0 1a a9 	rcall	800095b6 <__isnand>
80006068:	c0 e0       	breq	80006084 <_vfprintf_r+0x8e4>
8000606a:	50 26       	stdsp	sp[0x8],r6
8000606c:	fe c8 b1 c4 	sub	r8,pc,-20028
80006070:	fe c6 b1 c4 	sub	r6,pc,-20028
80006074:	a7 d5       	cbr	r5,0x7
80006076:	e0 40 00 47 	cp.w	r0,71
8000607a:	f0 06 17 a0 	movle	r6,r8
8000607e:	30 32       	mov	r2,3
80006080:	e0 8f 06 c2 	bral	80006e04 <_vfprintf_r+0x1664>
80006084:	40 2a       	lddsp	r10,sp[0x8]
80006086:	5b fa       	cp.w	r10,-1
80006088:	c0 41       	brne	80006090 <_vfprintf_r+0x8f0>
8000608a:	30 69       	mov	r9,6
8000608c:	50 29       	stdsp	sp[0x8],r9
8000608e:	c1 18       	rjmp	800060b0 <_vfprintf_r+0x910>
80006090:	e0 40 00 47 	cp.w	r0,71
80006094:	5f 09       	sreq	r9
80006096:	e0 40 00 67 	cp.w	r0,103
8000609a:	5f 08       	sreq	r8
8000609c:	f3 e8 10 08 	or	r8,r9,r8
800060a0:	f8 08 18 00 	cp.b	r8,r12
800060a4:	c0 60       	breq	800060b0 <_vfprintf_r+0x910>
800060a6:	40 28       	lddsp	r8,sp[0x8]
800060a8:	58 08       	cp.w	r8,0
800060aa:	f9 b8 00 01 	moveq	r8,1
800060ae:	50 28       	stdsp	sp[0x8],r8
800060b0:	40 78       	lddsp	r8,sp[0x1c]
800060b2:	40 59       	lddsp	r9,sp[0x14]
800060b4:	fa e9 06 94 	st.d	sp[1684],r8
800060b8:	a9 a5       	sbr	r5,0x8
800060ba:	fa f8 06 94 	ld.w	r8,sp[1684]
800060be:	58 08       	cp.w	r8,0
800060c0:	c0 65       	brlt	800060cc <_vfprintf_r+0x92c>
800060c2:	40 5e       	lddsp	lr,sp[0x14]
800060c4:	30 0c       	mov	r12,0
800060c6:	50 6e       	stdsp	sp[0x18],lr
800060c8:	50 9c       	stdsp	sp[0x24],r12
800060ca:	c0 78       	rjmp	800060d8 <_vfprintf_r+0x938>
800060cc:	40 5b       	lddsp	r11,sp[0x14]
800060ce:	32 da       	mov	r10,45
800060d0:	ee 1b 80 00 	eorh	r11,0x8000
800060d4:	50 9a       	stdsp	sp[0x24],r10
800060d6:	50 6b       	stdsp	sp[0x18],r11
800060d8:	e0 40 00 46 	cp.w	r0,70
800060dc:	5f 09       	sreq	r9
800060de:	e0 40 00 66 	cp.w	r0,102
800060e2:	5f 08       	sreq	r8
800060e4:	f3 e8 10 08 	or	r8,r9,r8
800060e8:	50 48       	stdsp	sp[0x10],r8
800060ea:	c0 40       	breq	800060f2 <_vfprintf_r+0x952>
800060ec:	40 22       	lddsp	r2,sp[0x8]
800060ee:	30 39       	mov	r9,3
800060f0:	c1 08       	rjmp	80006110 <_vfprintf_r+0x970>
800060f2:	e0 40 00 45 	cp.w	r0,69
800060f6:	5f 09       	sreq	r9
800060f8:	e0 40 00 65 	cp.w	r0,101
800060fc:	5f 08       	sreq	r8
800060fe:	40 22       	lddsp	r2,sp[0x8]
80006100:	10 49       	or	r9,r8
80006102:	2f f2       	sub	r2,-1
80006104:	40 46       	lddsp	r6,sp[0x10]
80006106:	ec 09 18 00 	cp.b	r9,r6
8000610a:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000610e:	30 29       	mov	r9,2
80006110:	fa c8 f9 5c 	sub	r8,sp,-1700
80006114:	1a d8       	st.w	--sp,r8
80006116:	fa c8 f9 54 	sub	r8,sp,-1708
8000611a:	1a d8       	st.w	--sp,r8
8000611c:	fa c8 f9 4c 	sub	r8,sp,-1716
80006120:	08 9c       	mov	r12,r4
80006122:	1a d8       	st.w	--sp,r8
80006124:	04 98       	mov	r8,r2
80006126:	40 9b       	lddsp	r11,sp[0x24]
80006128:	40 aa       	lddsp	r10,sp[0x28]
8000612a:	e0 a0 0b c3 	rcall	800078b0 <_dtoa_r>
8000612e:	e0 40 00 47 	cp.w	r0,71
80006132:	5f 19       	srne	r9
80006134:	e0 40 00 67 	cp.w	r0,103
80006138:	5f 18       	srne	r8
8000613a:	18 96       	mov	r6,r12
8000613c:	2f dd       	sub	sp,-12
8000613e:	f3 e8 00 08 	and	r8,r9,r8
80006142:	c0 41       	brne	8000614a <_vfprintf_r+0x9aa>
80006144:	ed b5 00 00 	bld	r5,0x0
80006148:	c3 01       	brne	800061a8 <_vfprintf_r+0xa08>
8000614a:	ec 02 00 0e 	add	lr,r6,r2
8000614e:	50 3e       	stdsp	sp[0xc],lr
80006150:	40 4c       	lddsp	r12,sp[0x10]
80006152:	58 0c       	cp.w	r12,0
80006154:	c1 50       	breq	8000617e <_vfprintf_r+0x9de>
80006156:	0d 89       	ld.ub	r9,r6[0x0]
80006158:	33 08       	mov	r8,48
8000615a:	f0 09 18 00 	cp.b	r9,r8
8000615e:	c0 b1       	brne	80006174 <_vfprintf_r+0x9d4>
80006160:	30 08       	mov	r8,0
80006162:	30 09       	mov	r9,0
80006164:	40 6b       	lddsp	r11,sp[0x18]
80006166:	40 7a       	lddsp	r10,sp[0x1c]
80006168:	e0 a0 1b 68 	rcall	80009838 <__avr32_f64_cmp_eq>
8000616c:	fb b2 00 01 	rsubeq	r2,1
80006170:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80006174:	40 3b       	lddsp	r11,sp[0xc]
80006176:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000617a:	10 0b       	add	r11,r8
8000617c:	50 3b       	stdsp	sp[0xc],r11
8000617e:	40 6b       	lddsp	r11,sp[0x18]
80006180:	30 08       	mov	r8,0
80006182:	30 09       	mov	r9,0
80006184:	40 7a       	lddsp	r10,sp[0x1c]
80006186:	e0 a0 1b 59 	rcall	80009838 <__avr32_f64_cmp_eq>
8000618a:	c0 90       	breq	8000619c <_vfprintf_r+0x9fc>
8000618c:	40 3a       	lddsp	r10,sp[0xc]
8000618e:	fb 4a 06 a4 	st.w	sp[1700],r10
80006192:	c0 58       	rjmp	8000619c <_vfprintf_r+0x9fc>
80006194:	10 c9       	st.b	r8++,r9
80006196:	fb 48 06 a4 	st.w	sp[1700],r8
8000619a:	c0 28       	rjmp	8000619e <_vfprintf_r+0x9fe>
8000619c:	33 09       	mov	r9,48
8000619e:	fa f8 06 a4 	ld.w	r8,sp[1700]
800061a2:	40 3e       	lddsp	lr,sp[0xc]
800061a4:	1c 38       	cp.w	r8,lr
800061a6:	cf 73       	brcs	80006194 <_vfprintf_r+0x9f4>
800061a8:	e0 40 00 47 	cp.w	r0,71
800061ac:	5f 09       	sreq	r9
800061ae:	e0 40 00 67 	cp.w	r0,103
800061b2:	5f 08       	sreq	r8
800061b4:	f3 e8 10 08 	or	r8,r9,r8
800061b8:	fa f9 06 a4 	ld.w	r9,sp[1700]
800061bc:	0c 19       	sub	r9,r6
800061be:	50 69       	stdsp	sp[0x18],r9
800061c0:	58 08       	cp.w	r8,0
800061c2:	c0 b0       	breq	800061d8 <_vfprintf_r+0xa38>
800061c4:	fa f8 06 ac 	ld.w	r8,sp[1708]
800061c8:	5b d8       	cp.w	r8,-3
800061ca:	c0 55       	brlt	800061d4 <_vfprintf_r+0xa34>
800061cc:	40 2c       	lddsp	r12,sp[0x8]
800061ce:	18 38       	cp.w	r8,r12
800061d0:	e0 8a 00 6a 	brle	800062a4 <_vfprintf_r+0xb04>
800061d4:	20 20       	sub	r0,2
800061d6:	c0 58       	rjmp	800061e0 <_vfprintf_r+0xa40>
800061d8:	e0 40 00 65 	cp.w	r0,101
800061dc:	e0 89 00 46 	brgt	80006268 <_vfprintf_r+0xac8>
800061e0:	fa fb 06 ac 	ld.w	r11,sp[1708]
800061e4:	fb 60 06 9c 	st.b	sp[1692],r0
800061e8:	20 1b       	sub	r11,1
800061ea:	fb 4b 06 ac 	st.w	sp[1708],r11
800061ee:	c0 47       	brpl	800061f6 <_vfprintf_r+0xa56>
800061f0:	5c 3b       	neg	r11
800061f2:	32 d8       	mov	r8,45
800061f4:	c0 28       	rjmp	800061f8 <_vfprintf_r+0xa58>
800061f6:	32 b8       	mov	r8,43
800061f8:	fb 68 06 9d 	st.b	sp[1693],r8
800061fc:	58 9b       	cp.w	r11,9
800061fe:	e0 8a 00 1d 	brle	80006238 <_vfprintf_r+0xa98>
80006202:	fa c9 fa 35 	sub	r9,sp,-1483
80006206:	30 aa       	mov	r10,10
80006208:	12 98       	mov	r8,r9
8000620a:	0e 9c       	mov	r12,r7
8000620c:	0c 92       	mov	r2,r6
8000620e:	f6 0a 0c 06 	divs	r6,r11,r10
80006212:	0e 9b       	mov	r11,r7
80006214:	2d 0b       	sub	r11,-48
80006216:	10 fb       	st.b	--r8,r11
80006218:	0c 9b       	mov	r11,r6
8000621a:	58 96       	cp.w	r6,9
8000621c:	fe 99 ff f9 	brgt	8000620e <_vfprintf_r+0xa6e>
80006220:	2d 0b       	sub	r11,-48
80006222:	18 97       	mov	r7,r12
80006224:	04 96       	mov	r6,r2
80006226:	10 fb       	st.b	--r8,r11
80006228:	fa ca f9 62 	sub	r10,sp,-1694
8000622c:	c0 38       	rjmp	80006232 <_vfprintf_r+0xa92>
8000622e:	11 3b       	ld.ub	r11,r8++
80006230:	14 cb       	st.b	r10++,r11
80006232:	12 38       	cp.w	r8,r9
80006234:	cf d3       	brcs	8000622e <_vfprintf_r+0xa8e>
80006236:	c0 98       	rjmp	80006248 <_vfprintf_r+0xaa8>
80006238:	2d 0b       	sub	r11,-48
8000623a:	33 08       	mov	r8,48
8000623c:	fb 6b 06 9f 	st.b	sp[1695],r11
80006240:	fb 68 06 9e 	st.b	sp[1694],r8
80006244:	fa ca f9 60 	sub	r10,sp,-1696
80006248:	fa c8 f9 64 	sub	r8,sp,-1692
8000624c:	f4 08 01 08 	sub	r8,r10,r8
80006250:	50 e8       	stdsp	sp[0x38],r8
80006252:	10 92       	mov	r2,r8
80006254:	40 6b       	lddsp	r11,sp[0x18]
80006256:	16 02       	add	r2,r11
80006258:	58 1b       	cp.w	r11,1
8000625a:	e0 89 00 05 	brgt	80006264 <_vfprintf_r+0xac4>
8000625e:	ed b5 00 00 	bld	r5,0x0
80006262:	c3 51       	brne	800062cc <_vfprintf_r+0xb2c>
80006264:	2f f2       	sub	r2,-1
80006266:	c3 38       	rjmp	800062cc <_vfprintf_r+0xb2c>
80006268:	e0 40 00 66 	cp.w	r0,102
8000626c:	c1 c1       	brne	800062a4 <_vfprintf_r+0xb04>
8000626e:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006272:	58 02       	cp.w	r2,0
80006274:	e0 8a 00 0c 	brle	8000628c <_vfprintf_r+0xaec>
80006278:	40 2a       	lddsp	r10,sp[0x8]
8000627a:	58 0a       	cp.w	r10,0
8000627c:	c0 41       	brne	80006284 <_vfprintf_r+0xae4>
8000627e:	ed b5 00 00 	bld	r5,0x0
80006282:	c2 51       	brne	800062cc <_vfprintf_r+0xb2c>
80006284:	2f f2       	sub	r2,-1
80006286:	40 29       	lddsp	r9,sp[0x8]
80006288:	12 02       	add	r2,r9
8000628a:	c0 b8       	rjmp	800062a0 <_vfprintf_r+0xb00>
8000628c:	40 28       	lddsp	r8,sp[0x8]
8000628e:	58 08       	cp.w	r8,0
80006290:	c0 61       	brne	8000629c <_vfprintf_r+0xafc>
80006292:	ed b5 00 00 	bld	r5,0x0
80006296:	c0 30       	breq	8000629c <_vfprintf_r+0xafc>
80006298:	30 12       	mov	r2,1
8000629a:	c1 98       	rjmp	800062cc <_vfprintf_r+0xb2c>
8000629c:	40 22       	lddsp	r2,sp[0x8]
8000629e:	2f e2       	sub	r2,-2
800062a0:	36 60       	mov	r0,102
800062a2:	c1 58       	rjmp	800062cc <_vfprintf_r+0xb2c>
800062a4:	fa f2 06 ac 	ld.w	r2,sp[1708]
800062a8:	40 6e       	lddsp	lr,sp[0x18]
800062aa:	1c 32       	cp.w	r2,lr
800062ac:	c0 65       	brlt	800062b8 <_vfprintf_r+0xb18>
800062ae:	ed b5 00 00 	bld	r5,0x0
800062b2:	f7 b2 00 ff 	subeq	r2,-1
800062b6:	c0 a8       	rjmp	800062ca <_vfprintf_r+0xb2a>
800062b8:	e4 08 11 02 	rsub	r8,r2,2
800062bc:	40 6c       	lddsp	r12,sp[0x18]
800062be:	58 02       	cp.w	r2,0
800062c0:	f0 02 17 a0 	movle	r2,r8
800062c4:	f9 b2 09 01 	movgt	r2,1
800062c8:	18 02       	add	r2,r12
800062ca:	36 70       	mov	r0,103
800062cc:	40 9b       	lddsp	r11,sp[0x24]
800062ce:	58 0b       	cp.w	r11,0
800062d0:	e0 80 05 94 	breq	80006df8 <_vfprintf_r+0x1658>
800062d4:	32 d8       	mov	r8,45
800062d6:	fb 68 06 bb 	st.b	sp[1723],r8
800062da:	e0 8f 05 93 	bral	80006e00 <_vfprintf_r+0x1660>
800062de:	50 a7       	stdsp	sp[0x28],r7
800062e0:	04 94       	mov	r4,r2
800062e2:	0c 97       	mov	r7,r6
800062e4:	02 92       	mov	r2,r1
800062e6:	06 96       	mov	r6,r3
800062e8:	40 41       	lddsp	r1,sp[0x10]
800062ea:	40 93       	lddsp	r3,sp[0x24]
800062ec:	0e 99       	mov	r9,r7
800062ee:	ed b5 00 05 	bld	r5,0x5
800062f2:	c4 81       	brne	80006382 <_vfprintf_r+0xbe2>
800062f4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800062f8:	40 3e       	lddsp	lr,sp[0xc]
800062fa:	58 0e       	cp.w	lr,0
800062fc:	c1 d0       	breq	80006336 <_vfprintf_r+0xb96>
800062fe:	10 36       	cp.w	r6,r8
80006300:	c0 64       	brge	8000630c <_vfprintf_r+0xb6c>
80006302:	fa cc f9 44 	sub	r12,sp,-1724
80006306:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000630a:	c1 d8       	rjmp	80006344 <_vfprintf_r+0xba4>
8000630c:	fa c8 f9 50 	sub	r8,sp,-1712
80006310:	1a d8       	st.w	--sp,r8
80006312:	fa c8 fa b8 	sub	r8,sp,-1352
80006316:	04 9a       	mov	r10,r2
80006318:	1a d8       	st.w	--sp,r8
8000631a:	fa c8 fb b4 	sub	r8,sp,-1100
8000631e:	0c 9b       	mov	r11,r6
80006320:	1a d8       	st.w	--sp,r8
80006322:	08 9c       	mov	r12,r4
80006324:	fa c8 f9 40 	sub	r8,sp,-1728
80006328:	fa c9 ff b4 	sub	r9,sp,-76
8000632c:	fe b0 f8 a4 	rcall	80005474 <get_arg>
80006330:	2f dd       	sub	sp,-12
80006332:	78 0a       	ld.w	r10,r12[0x0]
80006334:	c2 08       	rjmp	80006374 <_vfprintf_r+0xbd4>
80006336:	2f f7       	sub	r7,-1
80006338:	10 39       	cp.w	r9,r8
8000633a:	c0 84       	brge	8000634a <_vfprintf_r+0xbaa>
8000633c:	fa cb f9 44 	sub	r11,sp,-1724
80006340:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006344:	ec fa fd 88 	ld.w	r10,r6[-632]
80006348:	c1 68       	rjmp	80006374 <_vfprintf_r+0xbd4>
8000634a:	41 09       	lddsp	r9,sp[0x40]
8000634c:	59 f8       	cp.w	r8,31
8000634e:	e0 89 00 10 	brgt	8000636e <_vfprintf_r+0xbce>
80006352:	f2 ca ff fc 	sub	r10,r9,-4
80006356:	51 0a       	stdsp	sp[0x40],r10
80006358:	fa c6 f9 44 	sub	r6,sp,-1724
8000635c:	72 0a       	ld.w	r10,r9[0x0]
8000635e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006362:	f3 4a fd 88 	st.w	r9[-632],r10
80006366:	2f f8       	sub	r8,-1
80006368:	fb 48 06 b4 	st.w	sp[1716],r8
8000636c:	c0 48       	rjmp	80006374 <_vfprintf_r+0xbd4>
8000636e:	72 0a       	ld.w	r10,r9[0x0]
80006370:	2f c9       	sub	r9,-4
80006372:	51 09       	stdsp	sp[0x40],r9
80006374:	40 be       	lddsp	lr,sp[0x2c]
80006376:	1c 98       	mov	r8,lr
80006378:	95 1e       	st.w	r10[0x4],lr
8000637a:	bf 58       	asr	r8,0x1f
8000637c:	95 08       	st.w	r10[0x0],r8
8000637e:	fe 9f fa 9f 	bral	800058bc <_vfprintf_r+0x11c>
80006382:	ed b5 00 04 	bld	r5,0x4
80006386:	c4 80       	breq	80006416 <_vfprintf_r+0xc76>
80006388:	e2 15 00 40 	andl	r5,0x40,COH
8000638c:	c4 50       	breq	80006416 <_vfprintf_r+0xc76>
8000638e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006392:	40 3c       	lddsp	r12,sp[0xc]
80006394:	58 0c       	cp.w	r12,0
80006396:	c1 d0       	breq	800063d0 <_vfprintf_r+0xc30>
80006398:	10 36       	cp.w	r6,r8
8000639a:	c0 64       	brge	800063a6 <_vfprintf_r+0xc06>
8000639c:	fa cb f9 44 	sub	r11,sp,-1724
800063a0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800063a4:	c1 d8       	rjmp	800063de <_vfprintf_r+0xc3e>
800063a6:	fa c8 f9 50 	sub	r8,sp,-1712
800063aa:	1a d8       	st.w	--sp,r8
800063ac:	fa c8 fa b8 	sub	r8,sp,-1352
800063b0:	04 9a       	mov	r10,r2
800063b2:	1a d8       	st.w	--sp,r8
800063b4:	fa c8 fb b4 	sub	r8,sp,-1100
800063b8:	0c 9b       	mov	r11,r6
800063ba:	1a d8       	st.w	--sp,r8
800063bc:	08 9c       	mov	r12,r4
800063be:	fa c8 f9 40 	sub	r8,sp,-1728
800063c2:	fa c9 ff b4 	sub	r9,sp,-76
800063c6:	fe b0 f8 57 	rcall	80005474 <get_arg>
800063ca:	2f dd       	sub	sp,-12
800063cc:	78 0a       	ld.w	r10,r12[0x0]
800063ce:	c2 08       	rjmp	8000640e <_vfprintf_r+0xc6e>
800063d0:	2f f7       	sub	r7,-1
800063d2:	10 39       	cp.w	r9,r8
800063d4:	c0 84       	brge	800063e4 <_vfprintf_r+0xc44>
800063d6:	fa ca f9 44 	sub	r10,sp,-1724
800063da:	f4 06 00 36 	add	r6,r10,r6<<0x3
800063de:	ec fa fd 88 	ld.w	r10,r6[-632]
800063e2:	c1 68       	rjmp	8000640e <_vfprintf_r+0xc6e>
800063e4:	41 09       	lddsp	r9,sp[0x40]
800063e6:	59 f8       	cp.w	r8,31
800063e8:	e0 89 00 10 	brgt	80006408 <_vfprintf_r+0xc68>
800063ec:	f2 ca ff fc 	sub	r10,r9,-4
800063f0:	51 0a       	stdsp	sp[0x40],r10
800063f2:	fa c6 f9 44 	sub	r6,sp,-1724
800063f6:	72 0a       	ld.w	r10,r9[0x0]
800063f8:	ec 08 00 39 	add	r9,r6,r8<<0x3
800063fc:	f3 4a fd 88 	st.w	r9[-632],r10
80006400:	2f f8       	sub	r8,-1
80006402:	fb 48 06 b4 	st.w	sp[1716],r8
80006406:	c0 48       	rjmp	8000640e <_vfprintf_r+0xc6e>
80006408:	72 0a       	ld.w	r10,r9[0x0]
8000640a:	2f c9       	sub	r9,-4
8000640c:	51 09       	stdsp	sp[0x40],r9
8000640e:	40 be       	lddsp	lr,sp[0x2c]
80006410:	b4 0e       	st.h	r10[0x0],lr
80006412:	fe 9f fa 55 	bral	800058bc <_vfprintf_r+0x11c>
80006416:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000641a:	40 3c       	lddsp	r12,sp[0xc]
8000641c:	58 0c       	cp.w	r12,0
8000641e:	c1 d0       	breq	80006458 <_vfprintf_r+0xcb8>
80006420:	10 36       	cp.w	r6,r8
80006422:	c0 64       	brge	8000642e <_vfprintf_r+0xc8e>
80006424:	fa cb f9 44 	sub	r11,sp,-1724
80006428:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000642c:	c1 d8       	rjmp	80006466 <_vfprintf_r+0xcc6>
8000642e:	fa c8 f9 50 	sub	r8,sp,-1712
80006432:	1a d8       	st.w	--sp,r8
80006434:	fa c8 fa b8 	sub	r8,sp,-1352
80006438:	04 9a       	mov	r10,r2
8000643a:	1a d8       	st.w	--sp,r8
8000643c:	fa c8 fb b4 	sub	r8,sp,-1100
80006440:	0c 9b       	mov	r11,r6
80006442:	1a d8       	st.w	--sp,r8
80006444:	08 9c       	mov	r12,r4
80006446:	fa c8 f9 40 	sub	r8,sp,-1728
8000644a:	fa c9 ff b4 	sub	r9,sp,-76
8000644e:	fe b0 f8 13 	rcall	80005474 <get_arg>
80006452:	2f dd       	sub	sp,-12
80006454:	78 0a       	ld.w	r10,r12[0x0]
80006456:	c2 08       	rjmp	80006496 <_vfprintf_r+0xcf6>
80006458:	2f f7       	sub	r7,-1
8000645a:	10 39       	cp.w	r9,r8
8000645c:	c0 84       	brge	8000646c <_vfprintf_r+0xccc>
8000645e:	fa ca f9 44 	sub	r10,sp,-1724
80006462:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006466:	ec fa fd 88 	ld.w	r10,r6[-632]
8000646a:	c1 68       	rjmp	80006496 <_vfprintf_r+0xcf6>
8000646c:	41 09       	lddsp	r9,sp[0x40]
8000646e:	59 f8       	cp.w	r8,31
80006470:	e0 89 00 10 	brgt	80006490 <_vfprintf_r+0xcf0>
80006474:	f2 ca ff fc 	sub	r10,r9,-4
80006478:	51 0a       	stdsp	sp[0x40],r10
8000647a:	fa c6 f9 44 	sub	r6,sp,-1724
8000647e:	72 0a       	ld.w	r10,r9[0x0]
80006480:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006484:	f3 4a fd 88 	st.w	r9[-632],r10
80006488:	2f f8       	sub	r8,-1
8000648a:	fb 48 06 b4 	st.w	sp[1716],r8
8000648e:	c0 48       	rjmp	80006496 <_vfprintf_r+0xcf6>
80006490:	72 0a       	ld.w	r10,r9[0x0]
80006492:	2f c9       	sub	r9,-4
80006494:	51 09       	stdsp	sp[0x40],r9
80006496:	40 be       	lddsp	lr,sp[0x2c]
80006498:	95 0e       	st.w	r10[0x0],lr
8000649a:	fe 9f fa 11 	bral	800058bc <_vfprintf_r+0x11c>
8000649e:	50 a7       	stdsp	sp[0x28],r7
800064a0:	50 80       	stdsp	sp[0x20],r0
800064a2:	0c 97       	mov	r7,r6
800064a4:	04 94       	mov	r4,r2
800064a6:	06 96       	mov	r6,r3
800064a8:	02 92       	mov	r2,r1
800064aa:	40 93       	lddsp	r3,sp[0x24]
800064ac:	10 90       	mov	r0,r8
800064ae:	40 41       	lddsp	r1,sp[0x10]
800064b0:	a5 a5       	sbr	r5,0x4
800064b2:	c0 a8       	rjmp	800064c6 <_vfprintf_r+0xd26>
800064b4:	50 a7       	stdsp	sp[0x28],r7
800064b6:	50 80       	stdsp	sp[0x20],r0
800064b8:	0c 97       	mov	r7,r6
800064ba:	04 94       	mov	r4,r2
800064bc:	06 96       	mov	r6,r3
800064be:	02 92       	mov	r2,r1
800064c0:	40 93       	lddsp	r3,sp[0x24]
800064c2:	10 90       	mov	r0,r8
800064c4:	40 41       	lddsp	r1,sp[0x10]
800064c6:	ed b5 00 05 	bld	r5,0x5
800064ca:	c5 d1       	brne	80006584 <_vfprintf_r+0xde4>
800064cc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800064d0:	40 3c       	lddsp	r12,sp[0xc]
800064d2:	58 0c       	cp.w	r12,0
800064d4:	c2 60       	breq	80006520 <_vfprintf_r+0xd80>
800064d6:	10 36       	cp.w	r6,r8
800064d8:	c0 a4       	brge	800064ec <_vfprintf_r+0xd4c>
800064da:	fa cb f9 44 	sub	r11,sp,-1724
800064de:	f6 06 00 36 	add	r6,r11,r6<<0x3
800064e2:	ec e8 fd 88 	ld.d	r8,r6[-632]
800064e6:	fa e9 00 00 	st.d	sp[0],r8
800064ea:	c1 88       	rjmp	8000651a <_vfprintf_r+0xd7a>
800064ec:	fa c8 f9 50 	sub	r8,sp,-1712
800064f0:	1a d8       	st.w	--sp,r8
800064f2:	fa c8 fa b8 	sub	r8,sp,-1352
800064f6:	04 9a       	mov	r10,r2
800064f8:	1a d8       	st.w	--sp,r8
800064fa:	0c 9b       	mov	r11,r6
800064fc:	fa c8 fb b4 	sub	r8,sp,-1100
80006500:	08 9c       	mov	r12,r4
80006502:	1a d8       	st.w	--sp,r8
80006504:	fa c8 f9 40 	sub	r8,sp,-1728
80006508:	fa c9 ff b4 	sub	r9,sp,-76
8000650c:	fe b0 f7 b4 	rcall	80005474 <get_arg>
80006510:	2f dd       	sub	sp,-12
80006512:	f8 ea 00 00 	ld.d	r10,r12[0]
80006516:	fa eb 00 00 	st.d	sp[0],r10
8000651a:	30 08       	mov	r8,0
8000651c:	e0 8f 03 de 	bral	80006cd8 <_vfprintf_r+0x1538>
80006520:	ee ca ff ff 	sub	r10,r7,-1
80006524:	10 37       	cp.w	r7,r8
80006526:	c0 b4       	brge	8000653c <_vfprintf_r+0xd9c>
80006528:	fa c9 f9 44 	sub	r9,sp,-1724
8000652c:	14 97       	mov	r7,r10
8000652e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006532:	ec ea fd 88 	ld.d	r10,r6[-632]
80006536:	fa eb 00 00 	st.d	sp[0],r10
8000653a:	c1 88       	rjmp	8000656a <_vfprintf_r+0xdca>
8000653c:	41 09       	lddsp	r9,sp[0x40]
8000653e:	59 f8       	cp.w	r8,31
80006540:	e0 89 00 18 	brgt	80006570 <_vfprintf_r+0xdd0>
80006544:	f2 e6 00 00 	ld.d	r6,r9[0]
80006548:	f2 cb ff f8 	sub	r11,r9,-8
8000654c:	fa e7 00 00 	st.d	sp[0],r6
80006550:	51 0b       	stdsp	sp[0x40],r11
80006552:	fa c6 f9 44 	sub	r6,sp,-1724
80006556:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000655a:	fa e6 00 00 	ld.d	r6,sp[0]
8000655e:	f2 e7 fd 88 	st.d	r9[-632],r6
80006562:	2f f8       	sub	r8,-1
80006564:	14 97       	mov	r7,r10
80006566:	fb 48 06 b4 	st.w	sp[1716],r8
8000656a:	40 38       	lddsp	r8,sp[0xc]
8000656c:	e0 8f 03 b6 	bral	80006cd8 <_vfprintf_r+0x1538>
80006570:	f2 e6 00 00 	ld.d	r6,r9[0]
80006574:	40 38       	lddsp	r8,sp[0xc]
80006576:	fa e7 00 00 	st.d	sp[0],r6
8000657a:	2f 89       	sub	r9,-8
8000657c:	14 97       	mov	r7,r10
8000657e:	51 09       	stdsp	sp[0x40],r9
80006580:	e0 8f 03 ac 	bral	80006cd8 <_vfprintf_r+0x1538>
80006584:	ed b5 00 04 	bld	r5,0x4
80006588:	c1 61       	brne	800065b4 <_vfprintf_r+0xe14>
8000658a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000658e:	40 3e       	lddsp	lr,sp[0xc]
80006590:	58 0e       	cp.w	lr,0
80006592:	c0 80       	breq	800065a2 <_vfprintf_r+0xe02>
80006594:	10 36       	cp.w	r6,r8
80006596:	c6 74       	brge	80006664 <_vfprintf_r+0xec4>
80006598:	fa cc f9 44 	sub	r12,sp,-1724
8000659c:	f8 06 00 36 	add	r6,r12,r6<<0x3
800065a0:	c8 08       	rjmp	800066a0 <_vfprintf_r+0xf00>
800065a2:	ee ca ff ff 	sub	r10,r7,-1
800065a6:	10 37       	cp.w	r7,r8
800065a8:	c7 f4       	brge	800066a6 <_vfprintf_r+0xf06>
800065aa:	fa cb f9 44 	sub	r11,sp,-1724
800065ae:	f6 06 00 36 	add	r6,r11,r6<<0x3
800065b2:	c7 68       	rjmp	8000669e <_vfprintf_r+0xefe>
800065b4:	ed b5 00 06 	bld	r5,0x6
800065b8:	c4 a1       	brne	8000664c <_vfprintf_r+0xeac>
800065ba:	fa f8 06 b4 	ld.w	r8,sp[1716]
800065be:	40 3c       	lddsp	r12,sp[0xc]
800065c0:	58 0c       	cp.w	r12,0
800065c2:	c1 d0       	breq	800065fc <_vfprintf_r+0xe5c>
800065c4:	10 36       	cp.w	r6,r8
800065c6:	c0 64       	brge	800065d2 <_vfprintf_r+0xe32>
800065c8:	fa cb f9 44 	sub	r11,sp,-1724
800065cc:	f6 06 00 36 	add	r6,r11,r6<<0x3
800065d0:	c1 f8       	rjmp	8000660e <_vfprintf_r+0xe6e>
800065d2:	fa c8 f9 50 	sub	r8,sp,-1712
800065d6:	1a d8       	st.w	--sp,r8
800065d8:	fa c8 fa b8 	sub	r8,sp,-1352
800065dc:	1a d8       	st.w	--sp,r8
800065de:	fa c8 fb b4 	sub	r8,sp,-1100
800065e2:	1a d8       	st.w	--sp,r8
800065e4:	fa c8 f9 40 	sub	r8,sp,-1728
800065e8:	fa c9 ff b4 	sub	r9,sp,-76
800065ec:	04 9a       	mov	r10,r2
800065ee:	0c 9b       	mov	r11,r6
800065f0:	08 9c       	mov	r12,r4
800065f2:	fe b0 f7 41 	rcall	80005474 <get_arg>
800065f6:	2f dd       	sub	sp,-12
800065f8:	98 18       	ld.sh	r8,r12[0x2]
800065fa:	c2 68       	rjmp	80006646 <_vfprintf_r+0xea6>
800065fc:	ee ca ff ff 	sub	r10,r7,-1
80006600:	10 37       	cp.w	r7,r8
80006602:	c0 94       	brge	80006614 <_vfprintf_r+0xe74>
80006604:	fa c9 f9 44 	sub	r9,sp,-1724
80006608:	14 97       	mov	r7,r10
8000660a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000660e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006612:	c1 a8       	rjmp	80006646 <_vfprintf_r+0xea6>
80006614:	41 09       	lddsp	r9,sp[0x40]
80006616:	59 f8       	cp.w	r8,31
80006618:	e0 89 00 13 	brgt	8000663e <_vfprintf_r+0xe9e>
8000661c:	f2 cb ff fc 	sub	r11,r9,-4
80006620:	51 0b       	stdsp	sp[0x40],r11
80006622:	72 09       	ld.w	r9,r9[0x0]
80006624:	fa c6 f9 44 	sub	r6,sp,-1724
80006628:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000662c:	2f f8       	sub	r8,-1
8000662e:	f7 49 fd 88 	st.w	r11[-632],r9
80006632:	fb 48 06 b4 	st.w	sp[1716],r8
80006636:	14 97       	mov	r7,r10
80006638:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000663c:	c0 58       	rjmp	80006646 <_vfprintf_r+0xea6>
8000663e:	92 18       	ld.sh	r8,r9[0x2]
80006640:	14 97       	mov	r7,r10
80006642:	2f c9       	sub	r9,-4
80006644:	51 09       	stdsp	sp[0x40],r9
80006646:	5c 78       	castu.h	r8
80006648:	50 18       	stdsp	sp[0x4],r8
8000664a:	c4 68       	rjmp	800066d6 <_vfprintf_r+0xf36>
8000664c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006650:	40 3c       	lddsp	r12,sp[0xc]
80006652:	58 0c       	cp.w	r12,0
80006654:	c1 d0       	breq	8000668e <_vfprintf_r+0xeee>
80006656:	10 36       	cp.w	r6,r8
80006658:	c0 64       	brge	80006664 <_vfprintf_r+0xec4>
8000665a:	fa cb f9 44 	sub	r11,sp,-1724
8000665e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006662:	c1 f8       	rjmp	800066a0 <_vfprintf_r+0xf00>
80006664:	fa c8 f9 50 	sub	r8,sp,-1712
80006668:	1a d8       	st.w	--sp,r8
8000666a:	fa c8 fa b8 	sub	r8,sp,-1352
8000666e:	0c 9b       	mov	r11,r6
80006670:	1a d8       	st.w	--sp,r8
80006672:	fa c8 fb b4 	sub	r8,sp,-1100
80006676:	04 9a       	mov	r10,r2
80006678:	1a d8       	st.w	--sp,r8
8000667a:	08 9c       	mov	r12,r4
8000667c:	fa c8 f9 40 	sub	r8,sp,-1728
80006680:	fa c9 ff b4 	sub	r9,sp,-76
80006684:	fe b0 f6 f8 	rcall	80005474 <get_arg>
80006688:	2f dd       	sub	sp,-12
8000668a:	78 0b       	ld.w	r11,r12[0x0]
8000668c:	c2 48       	rjmp	800066d4 <_vfprintf_r+0xf34>
8000668e:	ee ca ff ff 	sub	r10,r7,-1
80006692:	10 37       	cp.w	r7,r8
80006694:	c0 94       	brge	800066a6 <_vfprintf_r+0xf06>
80006696:	fa c9 f9 44 	sub	r9,sp,-1724
8000669a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000669e:	14 97       	mov	r7,r10
800066a0:	ec fb fd 88 	ld.w	r11,r6[-632]
800066a4:	c1 88       	rjmp	800066d4 <_vfprintf_r+0xf34>
800066a6:	41 09       	lddsp	r9,sp[0x40]
800066a8:	59 f8       	cp.w	r8,31
800066aa:	e0 89 00 11 	brgt	800066cc <_vfprintf_r+0xf2c>
800066ae:	f2 cb ff fc 	sub	r11,r9,-4
800066b2:	51 0b       	stdsp	sp[0x40],r11
800066b4:	fa c6 f9 44 	sub	r6,sp,-1724
800066b8:	72 0b       	ld.w	r11,r9[0x0]
800066ba:	ec 08 00 39 	add	r9,r6,r8<<0x3
800066be:	f3 4b fd 88 	st.w	r9[-632],r11
800066c2:	2f f8       	sub	r8,-1
800066c4:	14 97       	mov	r7,r10
800066c6:	fb 48 06 b4 	st.w	sp[1716],r8
800066ca:	c0 58       	rjmp	800066d4 <_vfprintf_r+0xf34>
800066cc:	72 0b       	ld.w	r11,r9[0x0]
800066ce:	14 97       	mov	r7,r10
800066d0:	2f c9       	sub	r9,-4
800066d2:	51 09       	stdsp	sp[0x40],r9
800066d4:	50 1b       	stdsp	sp[0x4],r11
800066d6:	30 0e       	mov	lr,0
800066d8:	50 0e       	stdsp	sp[0x0],lr
800066da:	1c 98       	mov	r8,lr
800066dc:	e0 8f 02 fe 	bral	80006cd8 <_vfprintf_r+0x1538>
800066e0:	50 a7       	stdsp	sp[0x28],r7
800066e2:	50 80       	stdsp	sp[0x20],r0
800066e4:	0c 97       	mov	r7,r6
800066e6:	04 94       	mov	r4,r2
800066e8:	06 96       	mov	r6,r3
800066ea:	02 92       	mov	r2,r1
800066ec:	40 93       	lddsp	r3,sp[0x24]
800066ee:	40 41       	lddsp	r1,sp[0x10]
800066f0:	0e 99       	mov	r9,r7
800066f2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800066f6:	40 3c       	lddsp	r12,sp[0xc]
800066f8:	58 0c       	cp.w	r12,0
800066fa:	c1 d0       	breq	80006734 <_vfprintf_r+0xf94>
800066fc:	10 36       	cp.w	r6,r8
800066fe:	c0 64       	brge	8000670a <_vfprintf_r+0xf6a>
80006700:	fa cb f9 44 	sub	r11,sp,-1724
80006704:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006708:	c1 d8       	rjmp	80006742 <_vfprintf_r+0xfa2>
8000670a:	fa c8 f9 50 	sub	r8,sp,-1712
8000670e:	1a d8       	st.w	--sp,r8
80006710:	fa c8 fa b8 	sub	r8,sp,-1352
80006714:	1a d8       	st.w	--sp,r8
80006716:	fa c8 fb b4 	sub	r8,sp,-1100
8000671a:	1a d8       	st.w	--sp,r8
8000671c:	fa c9 ff b4 	sub	r9,sp,-76
80006720:	fa c8 f9 40 	sub	r8,sp,-1728
80006724:	04 9a       	mov	r10,r2
80006726:	0c 9b       	mov	r11,r6
80006728:	08 9c       	mov	r12,r4
8000672a:	fe b0 f6 a5 	rcall	80005474 <get_arg>
8000672e:	2f dd       	sub	sp,-12
80006730:	78 09       	ld.w	r9,r12[0x0]
80006732:	c2 18       	rjmp	80006774 <_vfprintf_r+0xfd4>
80006734:	2f f7       	sub	r7,-1
80006736:	10 39       	cp.w	r9,r8
80006738:	c0 84       	brge	80006748 <_vfprintf_r+0xfa8>
8000673a:	fa ca f9 44 	sub	r10,sp,-1724
8000673e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006742:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006746:	c1 78       	rjmp	80006774 <_vfprintf_r+0xfd4>
80006748:	41 09       	lddsp	r9,sp[0x40]
8000674a:	59 f8       	cp.w	r8,31
8000674c:	e0 89 00 10 	brgt	8000676c <_vfprintf_r+0xfcc>
80006750:	f2 ca ff fc 	sub	r10,r9,-4
80006754:	51 0a       	stdsp	sp[0x40],r10
80006756:	fa c6 f9 44 	sub	r6,sp,-1724
8000675a:	72 09       	ld.w	r9,r9[0x0]
8000675c:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80006760:	f5 49 fd 88 	st.w	r10[-632],r9
80006764:	2f f8       	sub	r8,-1
80006766:	fb 48 06 b4 	st.w	sp[1716],r8
8000676a:	c0 58       	rjmp	80006774 <_vfprintf_r+0xfd4>
8000676c:	f2 c8 ff fc 	sub	r8,r9,-4
80006770:	51 08       	stdsp	sp[0x40],r8
80006772:	72 09       	ld.w	r9,r9[0x0]
80006774:	33 08       	mov	r8,48
80006776:	fb 68 06 b8 	st.b	sp[1720],r8
8000677a:	37 88       	mov	r8,120
8000677c:	30 0e       	mov	lr,0
8000677e:	fb 68 06 b9 	st.b	sp[1721],r8
80006782:	fe cc b8 d2 	sub	r12,pc,-18222
80006786:	50 19       	stdsp	sp[0x4],r9
80006788:	a1 b5       	sbr	r5,0x1
8000678a:	50 0e       	stdsp	sp[0x0],lr
8000678c:	50 dc       	stdsp	sp[0x34],r12
8000678e:	30 28       	mov	r8,2
80006790:	37 80       	mov	r0,120
80006792:	e0 8f 02 a3 	bral	80006cd8 <_vfprintf_r+0x1538>
80006796:	50 a7       	stdsp	sp[0x28],r7
80006798:	50 80       	stdsp	sp[0x20],r0
8000679a:	10 90       	mov	r0,r8
8000679c:	30 08       	mov	r8,0
8000679e:	fb 68 06 bb 	st.b	sp[1723],r8
800067a2:	0c 97       	mov	r7,r6
800067a4:	04 94       	mov	r4,r2
800067a6:	06 96       	mov	r6,r3
800067a8:	02 92       	mov	r2,r1
800067aa:	40 93       	lddsp	r3,sp[0x24]
800067ac:	40 41       	lddsp	r1,sp[0x10]
800067ae:	0e 99       	mov	r9,r7
800067b0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800067b4:	40 3b       	lddsp	r11,sp[0xc]
800067b6:	58 0b       	cp.w	r11,0
800067b8:	c1 d0       	breq	800067f2 <_vfprintf_r+0x1052>
800067ba:	10 36       	cp.w	r6,r8
800067bc:	c0 64       	brge	800067c8 <_vfprintf_r+0x1028>
800067be:	fa ca f9 44 	sub	r10,sp,-1724
800067c2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800067c6:	c1 d8       	rjmp	80006800 <_vfprintf_r+0x1060>
800067c8:	fa c8 f9 50 	sub	r8,sp,-1712
800067cc:	1a d8       	st.w	--sp,r8
800067ce:	fa c8 fa b8 	sub	r8,sp,-1352
800067d2:	1a d8       	st.w	--sp,r8
800067d4:	fa c8 fb b4 	sub	r8,sp,-1100
800067d8:	0c 9b       	mov	r11,r6
800067da:	1a d8       	st.w	--sp,r8
800067dc:	04 9a       	mov	r10,r2
800067de:	fa c8 f9 40 	sub	r8,sp,-1728
800067e2:	fa c9 ff b4 	sub	r9,sp,-76
800067e6:	08 9c       	mov	r12,r4
800067e8:	fe b0 f6 46 	rcall	80005474 <get_arg>
800067ec:	2f dd       	sub	sp,-12
800067ee:	78 06       	ld.w	r6,r12[0x0]
800067f0:	c2 08       	rjmp	80006830 <_vfprintf_r+0x1090>
800067f2:	2f f7       	sub	r7,-1
800067f4:	10 39       	cp.w	r9,r8
800067f6:	c0 84       	brge	80006806 <_vfprintf_r+0x1066>
800067f8:	fa c9 f9 44 	sub	r9,sp,-1724
800067fc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006800:	ec f6 fd 88 	ld.w	r6,r6[-632]
80006804:	c1 68       	rjmp	80006830 <_vfprintf_r+0x1090>
80006806:	41 09       	lddsp	r9,sp[0x40]
80006808:	59 f8       	cp.w	r8,31
8000680a:	e0 89 00 10 	brgt	8000682a <_vfprintf_r+0x108a>
8000680e:	f2 ca ff fc 	sub	r10,r9,-4
80006812:	51 0a       	stdsp	sp[0x40],r10
80006814:	72 06       	ld.w	r6,r9[0x0]
80006816:	fa ce f9 44 	sub	lr,sp,-1724
8000681a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000681e:	f3 46 fd 88 	st.w	r9[-632],r6
80006822:	2f f8       	sub	r8,-1
80006824:	fb 48 06 b4 	st.w	sp[1716],r8
80006828:	c0 48       	rjmp	80006830 <_vfprintf_r+0x1090>
8000682a:	72 06       	ld.w	r6,r9[0x0]
8000682c:	2f c9       	sub	r9,-4
8000682e:	51 09       	stdsp	sp[0x40],r9
80006830:	40 2c       	lddsp	r12,sp[0x8]
80006832:	58 0c       	cp.w	r12,0
80006834:	c1 05       	brlt	80006854 <_vfprintf_r+0x10b4>
80006836:	18 9a       	mov	r10,r12
80006838:	30 0b       	mov	r11,0
8000683a:	0c 9c       	mov	r12,r6
8000683c:	e0 a0 12 34 	rcall	80008ca4 <memchr>
80006840:	e0 80 02 df 	breq	80006dfe <_vfprintf_r+0x165e>
80006844:	f8 06 01 02 	sub	r2,r12,r6
80006848:	40 2b       	lddsp	r11,sp[0x8]
8000684a:	16 32       	cp.w	r2,r11
8000684c:	e0 89 02 d9 	brgt	80006dfe <_vfprintf_r+0x165e>
80006850:	e0 8f 02 d4 	bral	80006df8 <_vfprintf_r+0x1658>
80006854:	30 0a       	mov	r10,0
80006856:	0c 9c       	mov	r12,r6
80006858:	50 2a       	stdsp	sp[0x8],r10
8000685a:	e0 a0 16 f5 	rcall	80009644 <strlen>
8000685e:	18 92       	mov	r2,r12
80006860:	e0 8f 02 d2 	bral	80006e04 <_vfprintf_r+0x1664>
80006864:	50 a7       	stdsp	sp[0x28],r7
80006866:	50 80       	stdsp	sp[0x20],r0
80006868:	0c 97       	mov	r7,r6
8000686a:	04 94       	mov	r4,r2
8000686c:	06 96       	mov	r6,r3
8000686e:	02 92       	mov	r2,r1
80006870:	40 93       	lddsp	r3,sp[0x24]
80006872:	10 90       	mov	r0,r8
80006874:	40 41       	lddsp	r1,sp[0x10]
80006876:	a5 a5       	sbr	r5,0x4
80006878:	c0 a8       	rjmp	8000688c <_vfprintf_r+0x10ec>
8000687a:	50 a7       	stdsp	sp[0x28],r7
8000687c:	50 80       	stdsp	sp[0x20],r0
8000687e:	0c 97       	mov	r7,r6
80006880:	04 94       	mov	r4,r2
80006882:	06 96       	mov	r6,r3
80006884:	02 92       	mov	r2,r1
80006886:	40 93       	lddsp	r3,sp[0x24]
80006888:	10 90       	mov	r0,r8
8000688a:	40 41       	lddsp	r1,sp[0x10]
8000688c:	ed b5 00 05 	bld	r5,0x5
80006890:	c5 61       	brne	8000693c <_vfprintf_r+0x119c>
80006892:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006896:	40 39       	lddsp	r9,sp[0xc]
80006898:	58 09       	cp.w	r9,0
8000689a:	c2 10       	breq	800068dc <_vfprintf_r+0x113c>
8000689c:	10 36       	cp.w	r6,r8
8000689e:	c0 74       	brge	800068ac <_vfprintf_r+0x110c>
800068a0:	fa c8 f9 44 	sub	r8,sp,-1724
800068a4:	f0 06 00 36 	add	r6,r8,r6<<0x3
800068a8:	c2 38       	rjmp	800068ee <_vfprintf_r+0x114e>
800068aa:	d7 03       	nop
800068ac:	fa c8 f9 50 	sub	r8,sp,-1712
800068b0:	1a d8       	st.w	--sp,r8
800068b2:	fa c8 fa b8 	sub	r8,sp,-1352
800068b6:	1a d8       	st.w	--sp,r8
800068b8:	fa c8 fb b4 	sub	r8,sp,-1100
800068bc:	1a d8       	st.w	--sp,r8
800068be:	fa c8 f9 40 	sub	r8,sp,-1728
800068c2:	fa c9 ff b4 	sub	r9,sp,-76
800068c6:	04 9a       	mov	r10,r2
800068c8:	0c 9b       	mov	r11,r6
800068ca:	08 9c       	mov	r12,r4
800068cc:	fe b0 f5 d4 	rcall	80005474 <get_arg>
800068d0:	2f dd       	sub	sp,-12
800068d2:	f8 e8 00 00 	ld.d	r8,r12[0]
800068d6:	fa e9 00 00 	st.d	sp[0],r8
800068da:	c2 e8       	rjmp	80006936 <_vfprintf_r+0x1196>
800068dc:	ee ca ff ff 	sub	r10,r7,-1
800068e0:	10 37       	cp.w	r7,r8
800068e2:	c0 b4       	brge	800068f8 <_vfprintf_r+0x1158>
800068e4:	fa c8 f9 44 	sub	r8,sp,-1724
800068e8:	14 97       	mov	r7,r10
800068ea:	f0 06 00 36 	add	r6,r8,r6<<0x3
800068ee:	ec ea fd 88 	ld.d	r10,r6[-632]
800068f2:	fa eb 00 00 	st.d	sp[0],r10
800068f6:	c2 08       	rjmp	80006936 <_vfprintf_r+0x1196>
800068f8:	41 09       	lddsp	r9,sp[0x40]
800068fa:	59 f8       	cp.w	r8,31
800068fc:	e0 89 00 16 	brgt	80006928 <_vfprintf_r+0x1188>
80006900:	f2 e6 00 00 	ld.d	r6,r9[0]
80006904:	f2 cb ff f8 	sub	r11,r9,-8
80006908:	fa e7 00 00 	st.d	sp[0],r6
8000690c:	51 0b       	stdsp	sp[0x40],r11
8000690e:	fa c6 f9 44 	sub	r6,sp,-1724
80006912:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006916:	fa e6 00 00 	ld.d	r6,sp[0]
8000691a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000691e:	2f f8       	sub	r8,-1
80006920:	14 97       	mov	r7,r10
80006922:	fb 48 06 b4 	st.w	sp[1716],r8
80006926:	c0 88       	rjmp	80006936 <_vfprintf_r+0x1196>
80006928:	f2 e6 00 00 	ld.d	r6,r9[0]
8000692c:	2f 89       	sub	r9,-8
8000692e:	fa e7 00 00 	st.d	sp[0],r6
80006932:	51 09       	stdsp	sp[0x40],r9
80006934:	14 97       	mov	r7,r10
80006936:	30 18       	mov	r8,1
80006938:	e0 8f 01 d0 	bral	80006cd8 <_vfprintf_r+0x1538>
8000693c:	ed b5 00 04 	bld	r5,0x4
80006940:	c1 61       	brne	8000696c <_vfprintf_r+0x11cc>
80006942:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006946:	40 3e       	lddsp	lr,sp[0xc]
80006948:	58 0e       	cp.w	lr,0
8000694a:	c0 80       	breq	8000695a <_vfprintf_r+0x11ba>
8000694c:	10 36       	cp.w	r6,r8
8000694e:	c6 74       	brge	80006a1c <_vfprintf_r+0x127c>
80006950:	fa cc f9 44 	sub	r12,sp,-1724
80006954:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006958:	c8 08       	rjmp	80006a58 <_vfprintf_r+0x12b8>
8000695a:	ee ca ff ff 	sub	r10,r7,-1
8000695e:	10 37       	cp.w	r7,r8
80006960:	c7 f4       	brge	80006a5e <_vfprintf_r+0x12be>
80006962:	fa cb f9 44 	sub	r11,sp,-1724
80006966:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000696a:	c7 68       	rjmp	80006a56 <_vfprintf_r+0x12b6>
8000696c:	ed b5 00 06 	bld	r5,0x6
80006970:	c4 a1       	brne	80006a04 <_vfprintf_r+0x1264>
80006972:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006976:	40 3c       	lddsp	r12,sp[0xc]
80006978:	58 0c       	cp.w	r12,0
8000697a:	c1 d0       	breq	800069b4 <_vfprintf_r+0x1214>
8000697c:	10 36       	cp.w	r6,r8
8000697e:	c0 64       	brge	8000698a <_vfprintf_r+0x11ea>
80006980:	fa cb f9 44 	sub	r11,sp,-1724
80006984:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006988:	c1 f8       	rjmp	800069c6 <_vfprintf_r+0x1226>
8000698a:	fa c8 f9 50 	sub	r8,sp,-1712
8000698e:	1a d8       	st.w	--sp,r8
80006990:	fa c8 fa b8 	sub	r8,sp,-1352
80006994:	1a d8       	st.w	--sp,r8
80006996:	fa c8 fb b4 	sub	r8,sp,-1100
8000699a:	1a d8       	st.w	--sp,r8
8000699c:	fa c8 f9 40 	sub	r8,sp,-1728
800069a0:	fa c9 ff b4 	sub	r9,sp,-76
800069a4:	04 9a       	mov	r10,r2
800069a6:	0c 9b       	mov	r11,r6
800069a8:	08 9c       	mov	r12,r4
800069aa:	fe b0 f5 65 	rcall	80005474 <get_arg>
800069ae:	2f dd       	sub	sp,-12
800069b0:	98 18       	ld.sh	r8,r12[0x2]
800069b2:	c2 68       	rjmp	800069fe <_vfprintf_r+0x125e>
800069b4:	ee ca ff ff 	sub	r10,r7,-1
800069b8:	10 37       	cp.w	r7,r8
800069ba:	c0 94       	brge	800069cc <_vfprintf_r+0x122c>
800069bc:	fa c9 f9 44 	sub	r9,sp,-1724
800069c0:	14 97       	mov	r7,r10
800069c2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800069c6:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800069ca:	c1 a8       	rjmp	800069fe <_vfprintf_r+0x125e>
800069cc:	41 09       	lddsp	r9,sp[0x40]
800069ce:	59 f8       	cp.w	r8,31
800069d0:	e0 89 00 13 	brgt	800069f6 <_vfprintf_r+0x1256>
800069d4:	f2 cb ff fc 	sub	r11,r9,-4
800069d8:	51 0b       	stdsp	sp[0x40],r11
800069da:	72 09       	ld.w	r9,r9[0x0]
800069dc:	fa c6 f9 44 	sub	r6,sp,-1724
800069e0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800069e4:	2f f8       	sub	r8,-1
800069e6:	f7 49 fd 88 	st.w	r11[-632],r9
800069ea:	fb 48 06 b4 	st.w	sp[1716],r8
800069ee:	14 97       	mov	r7,r10
800069f0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800069f4:	c0 58       	rjmp	800069fe <_vfprintf_r+0x125e>
800069f6:	92 18       	ld.sh	r8,r9[0x2]
800069f8:	14 97       	mov	r7,r10
800069fa:	2f c9       	sub	r9,-4
800069fc:	51 09       	stdsp	sp[0x40],r9
800069fe:	5c 78       	castu.h	r8
80006a00:	50 18       	stdsp	sp[0x4],r8
80006a02:	c4 68       	rjmp	80006a8e <_vfprintf_r+0x12ee>
80006a04:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006a08:	40 3c       	lddsp	r12,sp[0xc]
80006a0a:	58 0c       	cp.w	r12,0
80006a0c:	c1 d0       	breq	80006a46 <_vfprintf_r+0x12a6>
80006a0e:	10 36       	cp.w	r6,r8
80006a10:	c0 64       	brge	80006a1c <_vfprintf_r+0x127c>
80006a12:	fa cb f9 44 	sub	r11,sp,-1724
80006a16:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006a1a:	c1 f8       	rjmp	80006a58 <_vfprintf_r+0x12b8>
80006a1c:	fa c8 f9 50 	sub	r8,sp,-1712
80006a20:	1a d8       	st.w	--sp,r8
80006a22:	fa c8 fa b8 	sub	r8,sp,-1352
80006a26:	0c 9b       	mov	r11,r6
80006a28:	1a d8       	st.w	--sp,r8
80006a2a:	fa c8 fb b4 	sub	r8,sp,-1100
80006a2e:	04 9a       	mov	r10,r2
80006a30:	1a d8       	st.w	--sp,r8
80006a32:	08 9c       	mov	r12,r4
80006a34:	fa c8 f9 40 	sub	r8,sp,-1728
80006a38:	fa c9 ff b4 	sub	r9,sp,-76
80006a3c:	fe b0 f5 1c 	rcall	80005474 <get_arg>
80006a40:	2f dd       	sub	sp,-12
80006a42:	78 0b       	ld.w	r11,r12[0x0]
80006a44:	c2 48       	rjmp	80006a8c <_vfprintf_r+0x12ec>
80006a46:	ee ca ff ff 	sub	r10,r7,-1
80006a4a:	10 37       	cp.w	r7,r8
80006a4c:	c0 94       	brge	80006a5e <_vfprintf_r+0x12be>
80006a4e:	fa c9 f9 44 	sub	r9,sp,-1724
80006a52:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006a56:	14 97       	mov	r7,r10
80006a58:	ec fb fd 88 	ld.w	r11,r6[-632]
80006a5c:	c1 88       	rjmp	80006a8c <_vfprintf_r+0x12ec>
80006a5e:	41 09       	lddsp	r9,sp[0x40]
80006a60:	59 f8       	cp.w	r8,31
80006a62:	e0 89 00 11 	brgt	80006a84 <_vfprintf_r+0x12e4>
80006a66:	f2 cb ff fc 	sub	r11,r9,-4
80006a6a:	51 0b       	stdsp	sp[0x40],r11
80006a6c:	fa c6 f9 44 	sub	r6,sp,-1724
80006a70:	72 0b       	ld.w	r11,r9[0x0]
80006a72:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006a76:	f3 4b fd 88 	st.w	r9[-632],r11
80006a7a:	2f f8       	sub	r8,-1
80006a7c:	14 97       	mov	r7,r10
80006a7e:	fb 48 06 b4 	st.w	sp[1716],r8
80006a82:	c0 58       	rjmp	80006a8c <_vfprintf_r+0x12ec>
80006a84:	72 0b       	ld.w	r11,r9[0x0]
80006a86:	14 97       	mov	r7,r10
80006a88:	2f c9       	sub	r9,-4
80006a8a:	51 09       	stdsp	sp[0x40],r9
80006a8c:	50 1b       	stdsp	sp[0x4],r11
80006a8e:	30 0e       	mov	lr,0
80006a90:	30 18       	mov	r8,1
80006a92:	50 0e       	stdsp	sp[0x0],lr
80006a94:	c2 29       	rjmp	80006cd8 <_vfprintf_r+0x1538>
80006a96:	50 a7       	stdsp	sp[0x28],r7
80006a98:	50 80       	stdsp	sp[0x20],r0
80006a9a:	0c 97       	mov	r7,r6
80006a9c:	04 94       	mov	r4,r2
80006a9e:	06 96       	mov	r6,r3
80006aa0:	02 92       	mov	r2,r1
80006aa2:	fe cc bb f2 	sub	r12,pc,-17422
80006aa6:	40 93       	lddsp	r3,sp[0x24]
80006aa8:	10 90       	mov	r0,r8
80006aaa:	40 41       	lddsp	r1,sp[0x10]
80006aac:	50 dc       	stdsp	sp[0x34],r12
80006aae:	ed b5 00 05 	bld	r5,0x5
80006ab2:	c5 51       	brne	80006b5c <_vfprintf_r+0x13bc>
80006ab4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006ab8:	40 3b       	lddsp	r11,sp[0xc]
80006aba:	58 0b       	cp.w	r11,0
80006abc:	c2 20       	breq	80006b00 <_vfprintf_r+0x1360>
80006abe:	10 36       	cp.w	r6,r8
80006ac0:	c0 a4       	brge	80006ad4 <_vfprintf_r+0x1334>
80006ac2:	fa ca f9 44 	sub	r10,sp,-1724
80006ac6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006aca:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006ace:	fa e9 00 00 	st.d	sp[0],r8
80006ad2:	cf 28       	rjmp	80006cb6 <_vfprintf_r+0x1516>
80006ad4:	fa c8 f9 50 	sub	r8,sp,-1712
80006ad8:	1a d8       	st.w	--sp,r8
80006ada:	fa c8 fa b8 	sub	r8,sp,-1352
80006ade:	04 9a       	mov	r10,r2
80006ae0:	1a d8       	st.w	--sp,r8
80006ae2:	0c 9b       	mov	r11,r6
80006ae4:	fa c8 fb b4 	sub	r8,sp,-1100
80006ae8:	08 9c       	mov	r12,r4
80006aea:	1a d8       	st.w	--sp,r8
80006aec:	fa c8 f9 40 	sub	r8,sp,-1728
80006af0:	fa c9 ff b4 	sub	r9,sp,-76
80006af4:	fe b0 f4 c0 	rcall	80005474 <get_arg>
80006af8:	2f dd       	sub	sp,-12
80006afa:	f8 ea 00 00 	ld.d	r10,r12[0]
80006afe:	c0 c8       	rjmp	80006b16 <_vfprintf_r+0x1376>
80006b00:	ee ca ff ff 	sub	r10,r7,-1
80006b04:	10 37       	cp.w	r7,r8
80006b06:	c0 b4       	brge	80006b1c <_vfprintf_r+0x137c>
80006b08:	fa c9 f9 44 	sub	r9,sp,-1724
80006b0c:	14 97       	mov	r7,r10
80006b0e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006b12:	ec ea fd 88 	ld.d	r10,r6[-632]
80006b16:	fa eb 00 00 	st.d	sp[0],r10
80006b1a:	cc e8       	rjmp	80006cb6 <_vfprintf_r+0x1516>
80006b1c:	41 09       	lddsp	r9,sp[0x40]
80006b1e:	59 f8       	cp.w	r8,31
80006b20:	e0 89 00 16 	brgt	80006b4c <_vfprintf_r+0x13ac>
80006b24:	f2 e6 00 00 	ld.d	r6,r9[0]
80006b28:	f2 cb ff f8 	sub	r11,r9,-8
80006b2c:	fa e7 00 00 	st.d	sp[0],r6
80006b30:	51 0b       	stdsp	sp[0x40],r11
80006b32:	fa c6 f9 44 	sub	r6,sp,-1724
80006b36:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006b3a:	fa e6 00 00 	ld.d	r6,sp[0]
80006b3e:	f2 e7 fd 88 	st.d	r9[-632],r6
80006b42:	2f f8       	sub	r8,-1
80006b44:	14 97       	mov	r7,r10
80006b46:	fb 48 06 b4 	st.w	sp[1716],r8
80006b4a:	cb 68       	rjmp	80006cb6 <_vfprintf_r+0x1516>
80006b4c:	f2 e6 00 00 	ld.d	r6,r9[0]
80006b50:	2f 89       	sub	r9,-8
80006b52:	fa e7 00 00 	st.d	sp[0],r6
80006b56:	51 09       	stdsp	sp[0x40],r9
80006b58:	14 97       	mov	r7,r10
80006b5a:	ca e8       	rjmp	80006cb6 <_vfprintf_r+0x1516>
80006b5c:	ed b5 00 04 	bld	r5,0x4
80006b60:	c1 71       	brne	80006b8e <_vfprintf_r+0x13ee>
80006b62:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006b66:	40 3e       	lddsp	lr,sp[0xc]
80006b68:	58 0e       	cp.w	lr,0
80006b6a:	c0 80       	breq	80006b7a <_vfprintf_r+0x13da>
80006b6c:	10 36       	cp.w	r6,r8
80006b6e:	c6 94       	brge	80006c40 <_vfprintf_r+0x14a0>
80006b70:	fa cc f9 44 	sub	r12,sp,-1724
80006b74:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006b78:	c8 28       	rjmp	80006c7c <_vfprintf_r+0x14dc>
80006b7a:	ee ca ff ff 	sub	r10,r7,-1
80006b7e:	10 37       	cp.w	r7,r8
80006b80:	e0 84 00 81 	brge	80006c82 <_vfprintf_r+0x14e2>
80006b84:	fa cb f9 44 	sub	r11,sp,-1724
80006b88:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006b8c:	c7 78       	rjmp	80006c7a <_vfprintf_r+0x14da>
80006b8e:	ed b5 00 06 	bld	r5,0x6
80006b92:	c4 b1       	brne	80006c28 <_vfprintf_r+0x1488>
80006b94:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006b98:	40 3c       	lddsp	r12,sp[0xc]
80006b9a:	58 0c       	cp.w	r12,0
80006b9c:	c1 d0       	breq	80006bd6 <_vfprintf_r+0x1436>
80006b9e:	10 36       	cp.w	r6,r8
80006ba0:	c0 64       	brge	80006bac <_vfprintf_r+0x140c>
80006ba2:	fa cb f9 44 	sub	r11,sp,-1724
80006ba6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006baa:	c1 f8       	rjmp	80006be8 <_vfprintf_r+0x1448>
80006bac:	fa c8 f9 50 	sub	r8,sp,-1712
80006bb0:	1a d8       	st.w	--sp,r8
80006bb2:	fa c8 fa b8 	sub	r8,sp,-1352
80006bb6:	1a d8       	st.w	--sp,r8
80006bb8:	fa c8 fb b4 	sub	r8,sp,-1100
80006bbc:	1a d8       	st.w	--sp,r8
80006bbe:	fa c8 f9 40 	sub	r8,sp,-1728
80006bc2:	fa c9 ff b4 	sub	r9,sp,-76
80006bc6:	04 9a       	mov	r10,r2
80006bc8:	0c 9b       	mov	r11,r6
80006bca:	08 9c       	mov	r12,r4
80006bcc:	fe b0 f4 54 	rcall	80005474 <get_arg>
80006bd0:	2f dd       	sub	sp,-12
80006bd2:	98 18       	ld.sh	r8,r12[0x2]
80006bd4:	c2 78       	rjmp	80006c22 <_vfprintf_r+0x1482>
80006bd6:	ee ca ff ff 	sub	r10,r7,-1
80006bda:	10 37       	cp.w	r7,r8
80006bdc:	c0 a4       	brge	80006bf0 <_vfprintf_r+0x1450>
80006bde:	fa c9 f9 44 	sub	r9,sp,-1724
80006be2:	14 97       	mov	r7,r10
80006be4:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006be8:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006bec:	c1 b8       	rjmp	80006c22 <_vfprintf_r+0x1482>
80006bee:	d7 03       	nop
80006bf0:	41 09       	lddsp	r9,sp[0x40]
80006bf2:	59 f8       	cp.w	r8,31
80006bf4:	e0 89 00 13 	brgt	80006c1a <_vfprintf_r+0x147a>
80006bf8:	f2 cb ff fc 	sub	r11,r9,-4
80006bfc:	51 0b       	stdsp	sp[0x40],r11
80006bfe:	72 09       	ld.w	r9,r9[0x0]
80006c00:	fa c6 f9 44 	sub	r6,sp,-1724
80006c04:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006c08:	2f f8       	sub	r8,-1
80006c0a:	f7 49 fd 88 	st.w	r11[-632],r9
80006c0e:	fb 48 06 b4 	st.w	sp[1716],r8
80006c12:	14 97       	mov	r7,r10
80006c14:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006c18:	c0 58       	rjmp	80006c22 <_vfprintf_r+0x1482>
80006c1a:	92 18       	ld.sh	r8,r9[0x2]
80006c1c:	14 97       	mov	r7,r10
80006c1e:	2f c9       	sub	r9,-4
80006c20:	51 09       	stdsp	sp[0x40],r9
80006c22:	5c 78       	castu.h	r8
80006c24:	50 18       	stdsp	sp[0x4],r8
80006c26:	c4 68       	rjmp	80006cb2 <_vfprintf_r+0x1512>
80006c28:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006c2c:	40 3c       	lddsp	r12,sp[0xc]
80006c2e:	58 0c       	cp.w	r12,0
80006c30:	c1 d0       	breq	80006c6a <_vfprintf_r+0x14ca>
80006c32:	10 36       	cp.w	r6,r8
80006c34:	c0 64       	brge	80006c40 <_vfprintf_r+0x14a0>
80006c36:	fa cb f9 44 	sub	r11,sp,-1724
80006c3a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006c3e:	c1 f8       	rjmp	80006c7c <_vfprintf_r+0x14dc>
80006c40:	fa c8 f9 50 	sub	r8,sp,-1712
80006c44:	1a d8       	st.w	--sp,r8
80006c46:	fa c8 fa b8 	sub	r8,sp,-1352
80006c4a:	0c 9b       	mov	r11,r6
80006c4c:	1a d8       	st.w	--sp,r8
80006c4e:	fa c8 fb b4 	sub	r8,sp,-1100
80006c52:	04 9a       	mov	r10,r2
80006c54:	1a d8       	st.w	--sp,r8
80006c56:	08 9c       	mov	r12,r4
80006c58:	fa c8 f9 40 	sub	r8,sp,-1728
80006c5c:	fa c9 ff b4 	sub	r9,sp,-76
80006c60:	fe b0 f4 0a 	rcall	80005474 <get_arg>
80006c64:	2f dd       	sub	sp,-12
80006c66:	78 0b       	ld.w	r11,r12[0x0]
80006c68:	c2 48       	rjmp	80006cb0 <_vfprintf_r+0x1510>
80006c6a:	ee ca ff ff 	sub	r10,r7,-1
80006c6e:	10 37       	cp.w	r7,r8
80006c70:	c0 94       	brge	80006c82 <_vfprintf_r+0x14e2>
80006c72:	fa c9 f9 44 	sub	r9,sp,-1724
80006c76:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006c7a:	14 97       	mov	r7,r10
80006c7c:	ec fb fd 88 	ld.w	r11,r6[-632]
80006c80:	c1 88       	rjmp	80006cb0 <_vfprintf_r+0x1510>
80006c82:	41 09       	lddsp	r9,sp[0x40]
80006c84:	59 f8       	cp.w	r8,31
80006c86:	e0 89 00 11 	brgt	80006ca8 <_vfprintf_r+0x1508>
80006c8a:	f2 cb ff fc 	sub	r11,r9,-4
80006c8e:	51 0b       	stdsp	sp[0x40],r11
80006c90:	fa c6 f9 44 	sub	r6,sp,-1724
80006c94:	72 0b       	ld.w	r11,r9[0x0]
80006c96:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006c9a:	f3 4b fd 88 	st.w	r9[-632],r11
80006c9e:	2f f8       	sub	r8,-1
80006ca0:	14 97       	mov	r7,r10
80006ca2:	fb 48 06 b4 	st.w	sp[1716],r8
80006ca6:	c0 58       	rjmp	80006cb0 <_vfprintf_r+0x1510>
80006ca8:	72 0b       	ld.w	r11,r9[0x0]
80006caa:	14 97       	mov	r7,r10
80006cac:	2f c9       	sub	r9,-4
80006cae:	51 09       	stdsp	sp[0x40],r9
80006cb0:	50 1b       	stdsp	sp[0x4],r11
80006cb2:	30 0e       	mov	lr,0
80006cb4:	50 0e       	stdsp	sp[0x0],lr
80006cb6:	40 08       	lddsp	r8,sp[0x0]
80006cb8:	40 1c       	lddsp	r12,sp[0x4]
80006cba:	18 48       	or	r8,r12
80006cbc:	5f 19       	srne	r9
80006cbe:	0a 98       	mov	r8,r5
80006cc0:	eb e9 00 09 	and	r9,r5,r9
80006cc4:	a1 b8       	sbr	r8,0x1
80006cc6:	58 09       	cp.w	r9,0
80006cc8:	c0 70       	breq	80006cd6 <_vfprintf_r+0x1536>
80006cca:	10 95       	mov	r5,r8
80006ccc:	fb 60 06 b9 	st.b	sp[1721],r0
80006cd0:	33 08       	mov	r8,48
80006cd2:	fb 68 06 b8 	st.b	sp[1720],r8
80006cd6:	30 28       	mov	r8,2
80006cd8:	30 09       	mov	r9,0
80006cda:	fb 69 06 bb 	st.b	sp[1723],r9
80006cde:	0a 99       	mov	r9,r5
80006ce0:	a7 d9       	cbr	r9,0x7
80006ce2:	40 2b       	lddsp	r11,sp[0x8]
80006ce4:	40 16       	lddsp	r6,sp[0x4]
80006ce6:	58 0b       	cp.w	r11,0
80006ce8:	5f 1a       	srne	r10
80006cea:	f2 05 17 40 	movge	r5,r9
80006cee:	fa c2 f9 78 	sub	r2,sp,-1672
80006cf2:	40 09       	lddsp	r9,sp[0x0]
80006cf4:	0c 49       	or	r9,r6
80006cf6:	5f 19       	srne	r9
80006cf8:	f5 e9 10 09 	or	r9,r10,r9
80006cfc:	c5 c0       	breq	80006db4 <_vfprintf_r+0x1614>
80006cfe:	30 19       	mov	r9,1
80006d00:	f2 08 18 00 	cp.b	r8,r9
80006d04:	c0 60       	breq	80006d10 <_vfprintf_r+0x1570>
80006d06:	30 29       	mov	r9,2
80006d08:	f2 08 18 00 	cp.b	r8,r9
80006d0c:	c0 41       	brne	80006d14 <_vfprintf_r+0x1574>
80006d0e:	c3 c8       	rjmp	80006d86 <_vfprintf_r+0x15e6>
80006d10:	04 96       	mov	r6,r2
80006d12:	c3 08       	rjmp	80006d72 <_vfprintf_r+0x15d2>
80006d14:	04 96       	mov	r6,r2
80006d16:	fa e8 00 00 	ld.d	r8,sp[0]
80006d1a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80006d1e:	2d 0a       	sub	r10,-48
80006d20:	0c fa       	st.b	--r6,r10
80006d22:	f0 0b 16 03 	lsr	r11,r8,0x3
80006d26:	f2 0c 16 03 	lsr	r12,r9,0x3
80006d2a:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80006d2e:	18 99       	mov	r9,r12
80006d30:	16 98       	mov	r8,r11
80006d32:	58 08       	cp.w	r8,0
80006d34:	5c 29       	cpc	r9
80006d36:	cf 21       	brne	80006d1a <_vfprintf_r+0x157a>
80006d38:	fa e9 00 00 	st.d	sp[0],r8
80006d3c:	ed b5 00 00 	bld	r5,0x0
80006d40:	c4 51       	brne	80006dca <_vfprintf_r+0x162a>
80006d42:	33 09       	mov	r9,48
80006d44:	f2 0a 18 00 	cp.b	r10,r9
80006d48:	c4 10       	breq	80006dca <_vfprintf_r+0x162a>
80006d4a:	0c f9       	st.b	--r6,r9
80006d4c:	c3 f8       	rjmp	80006dca <_vfprintf_r+0x162a>
80006d4e:	fa ea 00 00 	ld.d	r10,sp[0]
80006d52:	30 a8       	mov	r8,10
80006d54:	30 09       	mov	r9,0
80006d56:	e0 a0 17 79 	rcall	80009c48 <__avr32_umod64>
80006d5a:	30 a8       	mov	r8,10
80006d5c:	2d 0a       	sub	r10,-48
80006d5e:	30 09       	mov	r9,0
80006d60:	ac 8a       	st.b	r6[0x0],r10
80006d62:	fa ea 00 00 	ld.d	r10,sp[0]
80006d66:	fe b0 ee e2 	rcall	80004b2a <__avr32_udiv64>
80006d6a:	16 99       	mov	r9,r11
80006d6c:	14 98       	mov	r8,r10
80006d6e:	fa e9 00 00 	st.d	sp[0],r8
80006d72:	20 16       	sub	r6,1
80006d74:	fa ea 00 00 	ld.d	r10,sp[0]
80006d78:	58 9a       	cp.w	r10,9
80006d7a:	5c 2b       	cpc	r11
80006d7c:	fe 9b ff e9 	brhi	80006d4e <_vfprintf_r+0x15ae>
80006d80:	1b f8       	ld.ub	r8,sp[0x7]
80006d82:	2d 08       	sub	r8,-48
80006d84:	c2 08       	rjmp	80006dc4 <_vfprintf_r+0x1624>
80006d86:	04 96       	mov	r6,r2
80006d88:	fa e8 00 00 	ld.d	r8,sp[0]
80006d8c:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80006d90:	40 de       	lddsp	lr,sp[0x34]
80006d92:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80006d96:	0c fa       	st.b	--r6,r10
80006d98:	f2 0b 16 04 	lsr	r11,r9,0x4
80006d9c:	f0 0a 16 04 	lsr	r10,r8,0x4
80006da0:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80006da4:	16 99       	mov	r9,r11
80006da6:	14 98       	mov	r8,r10
80006da8:	58 08       	cp.w	r8,0
80006daa:	5c 29       	cpc	r9
80006dac:	cf 01       	brne	80006d8c <_vfprintf_r+0x15ec>
80006dae:	fa e9 00 00 	st.d	sp[0],r8
80006db2:	c0 c8       	rjmp	80006dca <_vfprintf_r+0x162a>
80006db4:	58 08       	cp.w	r8,0
80006db6:	c0 91       	brne	80006dc8 <_vfprintf_r+0x1628>
80006db8:	ed b5 00 00 	bld	r5,0x0
80006dbc:	c0 61       	brne	80006dc8 <_vfprintf_r+0x1628>
80006dbe:	fa c6 f9 79 	sub	r6,sp,-1671
80006dc2:	33 08       	mov	r8,48
80006dc4:	ac 88       	st.b	r6[0x0],r8
80006dc6:	c0 28       	rjmp	80006dca <_vfprintf_r+0x162a>
80006dc8:	04 96       	mov	r6,r2
80006dca:	0c 12       	sub	r2,r6
80006dcc:	c1 c8       	rjmp	80006e04 <_vfprintf_r+0x1664>
80006dce:	50 a7       	stdsp	sp[0x28],r7
80006dd0:	50 80       	stdsp	sp[0x20],r0
80006dd2:	40 93       	lddsp	r3,sp[0x24]
80006dd4:	0c 97       	mov	r7,r6
80006dd6:	10 90       	mov	r0,r8
80006dd8:	04 94       	mov	r4,r2
80006dda:	40 41       	lddsp	r1,sp[0x10]
80006ddc:	58 08       	cp.w	r8,0
80006dde:	e0 80 04 4f 	breq	8000767c <_vfprintf_r+0x1edc>
80006de2:	fb 68 06 60 	st.b	sp[1632],r8
80006de6:	30 0c       	mov	r12,0
80006de8:	30 08       	mov	r8,0
80006dea:	30 12       	mov	r2,1
80006dec:	fb 68 06 bb 	st.b	sp[1723],r8
80006df0:	50 2c       	stdsp	sp[0x8],r12
80006df2:	fa c6 f9 a0 	sub	r6,sp,-1632
80006df6:	c0 78       	rjmp	80006e04 <_vfprintf_r+0x1664>
80006df8:	30 0b       	mov	r11,0
80006dfa:	50 2b       	stdsp	sp[0x8],r11
80006dfc:	c0 48       	rjmp	80006e04 <_vfprintf_r+0x1664>
80006dfe:	40 22       	lddsp	r2,sp[0x8]
80006e00:	30 0a       	mov	r10,0
80006e02:	50 2a       	stdsp	sp[0x8],r10
80006e04:	40 29       	lddsp	r9,sp[0x8]
80006e06:	e4 09 0c 49 	max	r9,r2,r9
80006e0a:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006e0e:	50 39       	stdsp	sp[0xc],r9
80006e10:	0a 9e       	mov	lr,r5
80006e12:	30 09       	mov	r9,0
80006e14:	e2 1e 00 02 	andl	lr,0x2,COH
80006e18:	f2 08 18 00 	cp.b	r8,r9
80006e1c:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80006e20:	f7 b8 01 ff 	subne	r8,-1
80006e24:	fb f8 1a 03 	st.wne	sp[0xc],r8
80006e28:	0a 9b       	mov	r11,r5
80006e2a:	58 0e       	cp.w	lr,0
80006e2c:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80006e30:	f7 bc 01 fe 	subne	r12,-2
80006e34:	fb fc 1a 03 	st.wne	sp[0xc],r12
80006e38:	e2 1b 00 84 	andl	r11,0x84,COH
80006e3c:	50 fe       	stdsp	sp[0x3c],lr
80006e3e:	50 9b       	stdsp	sp[0x24],r11
80006e40:	c4 71       	brne	80006ece <_vfprintf_r+0x172e>
80006e42:	40 8a       	lddsp	r10,sp[0x20]
80006e44:	40 39       	lddsp	r9,sp[0xc]
80006e46:	12 1a       	sub	r10,r9
80006e48:	50 4a       	stdsp	sp[0x10],r10
80006e4a:	58 0a       	cp.w	r10,0
80006e4c:	e0 89 00 20 	brgt	80006e8c <_vfprintf_r+0x16ec>
80006e50:	c3 f8       	rjmp	80006ece <_vfprintf_r+0x172e>
80006e52:	2f 09       	sub	r9,-16
80006e54:	2f f8       	sub	r8,-1
80006e56:	fe ce bf 8e 	sub	lr,pc,-16498
80006e5a:	31 0c       	mov	r12,16
80006e5c:	fb 49 06 90 	st.w	sp[1680],r9
80006e60:	87 0e       	st.w	r3[0x0],lr
80006e62:	87 1c       	st.w	r3[0x4],r12
80006e64:	fb 48 06 8c 	st.w	sp[1676],r8
80006e68:	58 78       	cp.w	r8,7
80006e6a:	e0 89 00 04 	brgt	80006e72 <_vfprintf_r+0x16d2>
80006e6e:	2f 83       	sub	r3,-8
80006e70:	c0 b8       	rjmp	80006e86 <_vfprintf_r+0x16e6>
80006e72:	fa ca f9 78 	sub	r10,sp,-1672
80006e76:	02 9b       	mov	r11,r1
80006e78:	08 9c       	mov	r12,r4
80006e7a:	fe b0 f4 85 	rcall	80005784 <__sprint_r>
80006e7e:	e0 81 04 10 	brne	8000769e <_vfprintf_r+0x1efe>
80006e82:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e86:	40 4b       	lddsp	r11,sp[0x10]
80006e88:	21 0b       	sub	r11,16
80006e8a:	50 4b       	stdsp	sp[0x10],r11
80006e8c:	fa f9 06 90 	ld.w	r9,sp[1680]
80006e90:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006e94:	fe ca bf cc 	sub	r10,pc,-16436
80006e98:	40 4e       	lddsp	lr,sp[0x10]
80006e9a:	59 0e       	cp.w	lr,16
80006e9c:	fe 99 ff db 	brgt	80006e52 <_vfprintf_r+0x16b2>
80006ea0:	1c 09       	add	r9,lr
80006ea2:	2f f8       	sub	r8,-1
80006ea4:	87 0a       	st.w	r3[0x0],r10
80006ea6:	fb 49 06 90 	st.w	sp[1680],r9
80006eaa:	87 1e       	st.w	r3[0x4],lr
80006eac:	fb 48 06 8c 	st.w	sp[1676],r8
80006eb0:	58 78       	cp.w	r8,7
80006eb2:	e0 89 00 04 	brgt	80006eba <_vfprintf_r+0x171a>
80006eb6:	2f 83       	sub	r3,-8
80006eb8:	c0 b8       	rjmp	80006ece <_vfprintf_r+0x172e>
80006eba:	fa ca f9 78 	sub	r10,sp,-1672
80006ebe:	02 9b       	mov	r11,r1
80006ec0:	08 9c       	mov	r12,r4
80006ec2:	fe b0 f4 61 	rcall	80005784 <__sprint_r>
80006ec6:	e0 81 03 ec 	brne	8000769e <_vfprintf_r+0x1efe>
80006eca:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ece:	30 09       	mov	r9,0
80006ed0:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006ed4:	f2 08 18 00 	cp.b	r8,r9
80006ed8:	c1 f0       	breq	80006f16 <_vfprintf_r+0x1776>
80006eda:	fa f8 06 90 	ld.w	r8,sp[1680]
80006ede:	fa c9 f9 45 	sub	r9,sp,-1723
80006ee2:	2f f8       	sub	r8,-1
80006ee4:	87 09       	st.w	r3[0x0],r9
80006ee6:	fb 48 06 90 	st.w	sp[1680],r8
80006eea:	30 19       	mov	r9,1
80006eec:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006ef0:	87 19       	st.w	r3[0x4],r9
80006ef2:	2f f8       	sub	r8,-1
80006ef4:	fb 48 06 8c 	st.w	sp[1676],r8
80006ef8:	58 78       	cp.w	r8,7
80006efa:	e0 89 00 04 	brgt	80006f02 <_vfprintf_r+0x1762>
80006efe:	2f 83       	sub	r3,-8
80006f00:	c0 b8       	rjmp	80006f16 <_vfprintf_r+0x1776>
80006f02:	fa ca f9 78 	sub	r10,sp,-1672
80006f06:	02 9b       	mov	r11,r1
80006f08:	08 9c       	mov	r12,r4
80006f0a:	fe b0 f4 3d 	rcall	80005784 <__sprint_r>
80006f0e:	e0 81 03 c8 	brne	8000769e <_vfprintf_r+0x1efe>
80006f12:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f16:	40 fc       	lddsp	r12,sp[0x3c]
80006f18:	58 0c       	cp.w	r12,0
80006f1a:	c1 f0       	breq	80006f58 <_vfprintf_r+0x17b8>
80006f1c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006f20:	fa c9 f9 48 	sub	r9,sp,-1720
80006f24:	2f e8       	sub	r8,-2
80006f26:	87 09       	st.w	r3[0x0],r9
80006f28:	fb 48 06 90 	st.w	sp[1680],r8
80006f2c:	30 29       	mov	r9,2
80006f2e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006f32:	87 19       	st.w	r3[0x4],r9
80006f34:	2f f8       	sub	r8,-1
80006f36:	fb 48 06 8c 	st.w	sp[1676],r8
80006f3a:	58 78       	cp.w	r8,7
80006f3c:	e0 89 00 04 	brgt	80006f44 <_vfprintf_r+0x17a4>
80006f40:	2f 83       	sub	r3,-8
80006f42:	c0 b8       	rjmp	80006f58 <_vfprintf_r+0x17b8>
80006f44:	fa ca f9 78 	sub	r10,sp,-1672
80006f48:	02 9b       	mov	r11,r1
80006f4a:	08 9c       	mov	r12,r4
80006f4c:	fe b0 f4 1c 	rcall	80005784 <__sprint_r>
80006f50:	e0 81 03 a7 	brne	8000769e <_vfprintf_r+0x1efe>
80006f54:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f58:	40 9b       	lddsp	r11,sp[0x24]
80006f5a:	e0 4b 00 80 	cp.w	r11,128
80006f5e:	c4 71       	brne	80006fec <_vfprintf_r+0x184c>
80006f60:	40 8a       	lddsp	r10,sp[0x20]
80006f62:	40 39       	lddsp	r9,sp[0xc]
80006f64:	12 1a       	sub	r10,r9
80006f66:	50 4a       	stdsp	sp[0x10],r10
80006f68:	58 0a       	cp.w	r10,0
80006f6a:	e0 89 00 20 	brgt	80006faa <_vfprintf_r+0x180a>
80006f6e:	c3 f8       	rjmp	80006fec <_vfprintf_r+0x184c>
80006f70:	2f 09       	sub	r9,-16
80006f72:	2f f8       	sub	r8,-1
80006f74:	fe ce c0 9c 	sub	lr,pc,-16228
80006f78:	31 0c       	mov	r12,16
80006f7a:	fb 49 06 90 	st.w	sp[1680],r9
80006f7e:	87 0e       	st.w	r3[0x0],lr
80006f80:	87 1c       	st.w	r3[0x4],r12
80006f82:	fb 48 06 8c 	st.w	sp[1676],r8
80006f86:	58 78       	cp.w	r8,7
80006f88:	e0 89 00 04 	brgt	80006f90 <_vfprintf_r+0x17f0>
80006f8c:	2f 83       	sub	r3,-8
80006f8e:	c0 b8       	rjmp	80006fa4 <_vfprintf_r+0x1804>
80006f90:	fa ca f9 78 	sub	r10,sp,-1672
80006f94:	02 9b       	mov	r11,r1
80006f96:	08 9c       	mov	r12,r4
80006f98:	fe b0 f3 f6 	rcall	80005784 <__sprint_r>
80006f9c:	e0 81 03 81 	brne	8000769e <_vfprintf_r+0x1efe>
80006fa0:	fa c3 f9 e0 	sub	r3,sp,-1568
80006fa4:	40 4b       	lddsp	r11,sp[0x10]
80006fa6:	21 0b       	sub	r11,16
80006fa8:	50 4b       	stdsp	sp[0x10],r11
80006faa:	fa f9 06 90 	ld.w	r9,sp[1680]
80006fae:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006fb2:	fe ca c0 da 	sub	r10,pc,-16166
80006fb6:	40 4e       	lddsp	lr,sp[0x10]
80006fb8:	59 0e       	cp.w	lr,16
80006fba:	fe 99 ff db 	brgt	80006f70 <_vfprintf_r+0x17d0>
80006fbe:	1c 09       	add	r9,lr
80006fc0:	2f f8       	sub	r8,-1
80006fc2:	87 0a       	st.w	r3[0x0],r10
80006fc4:	fb 49 06 90 	st.w	sp[1680],r9
80006fc8:	87 1e       	st.w	r3[0x4],lr
80006fca:	fb 48 06 8c 	st.w	sp[1676],r8
80006fce:	58 78       	cp.w	r8,7
80006fd0:	e0 89 00 04 	brgt	80006fd8 <_vfprintf_r+0x1838>
80006fd4:	2f 83       	sub	r3,-8
80006fd6:	c0 b8       	rjmp	80006fec <_vfprintf_r+0x184c>
80006fd8:	fa ca f9 78 	sub	r10,sp,-1672
80006fdc:	02 9b       	mov	r11,r1
80006fde:	08 9c       	mov	r12,r4
80006fe0:	fe b0 f3 d2 	rcall	80005784 <__sprint_r>
80006fe4:	e0 81 03 5d 	brne	8000769e <_vfprintf_r+0x1efe>
80006fe8:	fa c3 f9 e0 	sub	r3,sp,-1568
80006fec:	40 2c       	lddsp	r12,sp[0x8]
80006fee:	04 1c       	sub	r12,r2
80006ff0:	50 2c       	stdsp	sp[0x8],r12
80006ff2:	58 0c       	cp.w	r12,0
80006ff4:	e0 89 00 20 	brgt	80007034 <_vfprintf_r+0x1894>
80006ff8:	c3 f8       	rjmp	80007076 <_vfprintf_r+0x18d6>
80006ffa:	2f 09       	sub	r9,-16
80006ffc:	2f f8       	sub	r8,-1
80006ffe:	fe cb c1 26 	sub	r11,pc,-16090
80007002:	31 0a       	mov	r10,16
80007004:	fb 49 06 90 	st.w	sp[1680],r9
80007008:	87 0b       	st.w	r3[0x0],r11
8000700a:	87 1a       	st.w	r3[0x4],r10
8000700c:	fb 48 06 8c 	st.w	sp[1676],r8
80007010:	58 78       	cp.w	r8,7
80007012:	e0 89 00 04 	brgt	8000701a <_vfprintf_r+0x187a>
80007016:	2f 83       	sub	r3,-8
80007018:	c0 b8       	rjmp	8000702e <_vfprintf_r+0x188e>
8000701a:	fa ca f9 78 	sub	r10,sp,-1672
8000701e:	02 9b       	mov	r11,r1
80007020:	08 9c       	mov	r12,r4
80007022:	fe b0 f3 b1 	rcall	80005784 <__sprint_r>
80007026:	e0 81 03 3c 	brne	8000769e <_vfprintf_r+0x1efe>
8000702a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000702e:	40 29       	lddsp	r9,sp[0x8]
80007030:	21 09       	sub	r9,16
80007032:	50 29       	stdsp	sp[0x8],r9
80007034:	fa f9 06 90 	ld.w	r9,sp[1680]
80007038:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000703c:	fe ca c1 64 	sub	r10,pc,-16028
80007040:	40 2e       	lddsp	lr,sp[0x8]
80007042:	59 0e       	cp.w	lr,16
80007044:	fe 99 ff db 	brgt	80006ffa <_vfprintf_r+0x185a>
80007048:	1c 09       	add	r9,lr
8000704a:	2f f8       	sub	r8,-1
8000704c:	87 0a       	st.w	r3[0x0],r10
8000704e:	fb 49 06 90 	st.w	sp[1680],r9
80007052:	87 1e       	st.w	r3[0x4],lr
80007054:	fb 48 06 8c 	st.w	sp[1676],r8
80007058:	58 78       	cp.w	r8,7
8000705a:	e0 89 00 04 	brgt	80007062 <_vfprintf_r+0x18c2>
8000705e:	2f 83       	sub	r3,-8
80007060:	c0 b8       	rjmp	80007076 <_vfprintf_r+0x18d6>
80007062:	fa ca f9 78 	sub	r10,sp,-1672
80007066:	02 9b       	mov	r11,r1
80007068:	08 9c       	mov	r12,r4
8000706a:	fe b0 f3 8d 	rcall	80005784 <__sprint_r>
8000706e:	e0 81 03 18 	brne	8000769e <_vfprintf_r+0x1efe>
80007072:	fa c3 f9 e0 	sub	r3,sp,-1568
80007076:	ed b5 00 08 	bld	r5,0x8
8000707a:	c0 b0       	breq	80007090 <_vfprintf_r+0x18f0>
8000707c:	fa f8 06 90 	ld.w	r8,sp[1680]
80007080:	87 12       	st.w	r3[0x4],r2
80007082:	87 06       	st.w	r3[0x0],r6
80007084:	f0 02 00 02 	add	r2,r8,r2
80007088:	fb 42 06 90 	st.w	sp[1680],r2
8000708c:	e0 8f 01 d4 	bral	80007434 <_vfprintf_r+0x1c94>
80007090:	e0 40 00 65 	cp.w	r0,101
80007094:	e0 8a 01 d6 	brle	80007440 <_vfprintf_r+0x1ca0>
80007098:	30 08       	mov	r8,0
8000709a:	30 09       	mov	r9,0
8000709c:	40 5b       	lddsp	r11,sp[0x14]
8000709e:	40 7a       	lddsp	r10,sp[0x1c]
800070a0:	e0 a0 13 cc 	rcall	80009838 <__avr32_f64_cmp_eq>
800070a4:	c7 90       	breq	80007196 <_vfprintf_r+0x19f6>
800070a6:	fa f8 06 90 	ld.w	r8,sp[1680]
800070aa:	fe c9 c1 e6 	sub	r9,pc,-15898
800070ae:	2f f8       	sub	r8,-1
800070b0:	87 09       	st.w	r3[0x0],r9
800070b2:	fb 48 06 90 	st.w	sp[1680],r8
800070b6:	30 19       	mov	r9,1
800070b8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800070bc:	87 19       	st.w	r3[0x4],r9
800070be:	2f f8       	sub	r8,-1
800070c0:	fb 48 06 8c 	st.w	sp[1676],r8
800070c4:	58 78       	cp.w	r8,7
800070c6:	e0 89 00 05 	brgt	800070d0 <_vfprintf_r+0x1930>
800070ca:	2f 83       	sub	r3,-8
800070cc:	c0 c8       	rjmp	800070e4 <_vfprintf_r+0x1944>
800070ce:	d7 03       	nop
800070d0:	fa ca f9 78 	sub	r10,sp,-1672
800070d4:	02 9b       	mov	r11,r1
800070d6:	08 9c       	mov	r12,r4
800070d8:	fe b0 f3 56 	rcall	80005784 <__sprint_r>
800070dc:	e0 81 02 e1 	brne	8000769e <_vfprintf_r+0x1efe>
800070e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800070e4:	fa f8 06 ac 	ld.w	r8,sp[1708]
800070e8:	40 6c       	lddsp	r12,sp[0x18]
800070ea:	18 38       	cp.w	r8,r12
800070ec:	c0 55       	brlt	800070f6 <_vfprintf_r+0x1956>
800070ee:	ed b5 00 00 	bld	r5,0x0
800070f2:	e0 81 02 6b 	brne	800075c8 <_vfprintf_r+0x1e28>
800070f6:	fa f8 06 90 	ld.w	r8,sp[1680]
800070fa:	2f f8       	sub	r8,-1
800070fc:	40 cb       	lddsp	r11,sp[0x30]
800070fe:	fb 48 06 90 	st.w	sp[1680],r8
80007102:	30 19       	mov	r9,1
80007104:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007108:	87 0b       	st.w	r3[0x0],r11
8000710a:	2f f8       	sub	r8,-1
8000710c:	87 19       	st.w	r3[0x4],r9
8000710e:	fb 48 06 8c 	st.w	sp[1676],r8
80007112:	58 78       	cp.w	r8,7
80007114:	e0 89 00 04 	brgt	8000711c <_vfprintf_r+0x197c>
80007118:	2f 83       	sub	r3,-8
8000711a:	c0 b8       	rjmp	80007130 <_vfprintf_r+0x1990>
8000711c:	fa ca f9 78 	sub	r10,sp,-1672
80007120:	02 9b       	mov	r11,r1
80007122:	08 9c       	mov	r12,r4
80007124:	fe b0 f3 30 	rcall	80005784 <__sprint_r>
80007128:	e0 81 02 bb 	brne	8000769e <_vfprintf_r+0x1efe>
8000712c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007130:	40 66       	lddsp	r6,sp[0x18]
80007132:	20 16       	sub	r6,1
80007134:	58 06       	cp.w	r6,0
80007136:	e0 89 00 1d 	brgt	80007170 <_vfprintf_r+0x19d0>
8000713a:	e0 8f 02 47 	bral	800075c8 <_vfprintf_r+0x1e28>
8000713e:	2f 09       	sub	r9,-16
80007140:	2f f8       	sub	r8,-1
80007142:	fb 49 06 90 	st.w	sp[1680],r9
80007146:	87 02       	st.w	r3[0x0],r2
80007148:	87 10       	st.w	r3[0x4],r0
8000714a:	fb 48 06 8c 	st.w	sp[1676],r8
8000714e:	58 78       	cp.w	r8,7
80007150:	e0 89 00 04 	brgt	80007158 <_vfprintf_r+0x19b8>
80007154:	2f 83       	sub	r3,-8
80007156:	c0 b8       	rjmp	8000716c <_vfprintf_r+0x19cc>
80007158:	fa ca f9 78 	sub	r10,sp,-1672
8000715c:	02 9b       	mov	r11,r1
8000715e:	08 9c       	mov	r12,r4
80007160:	fe b0 f3 12 	rcall	80005784 <__sprint_r>
80007164:	e0 81 02 9d 	brne	8000769e <_vfprintf_r+0x1efe>
80007168:	fa c3 f9 e0 	sub	r3,sp,-1568
8000716c:	21 06       	sub	r6,16
8000716e:	c0 48       	rjmp	80007176 <_vfprintf_r+0x19d6>
80007170:	fe c2 c2 98 	sub	r2,pc,-15720
80007174:	31 00       	mov	r0,16
80007176:	fa f9 06 90 	ld.w	r9,sp[1680]
8000717a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000717e:	fe ca c2 a6 	sub	r10,pc,-15706
80007182:	59 06       	cp.w	r6,16
80007184:	fe 99 ff dd 	brgt	8000713e <_vfprintf_r+0x199e>
80007188:	0c 09       	add	r9,r6
8000718a:	87 0a       	st.w	r3[0x0],r10
8000718c:	fb 49 06 90 	st.w	sp[1680],r9
80007190:	2f f8       	sub	r8,-1
80007192:	87 16       	st.w	r3[0x4],r6
80007194:	c5 39       	rjmp	8000743a <_vfprintf_r+0x1c9a>
80007196:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000719a:	58 0a       	cp.w	r10,0
8000719c:	e0 89 00 92 	brgt	800072c0 <_vfprintf_r+0x1b20>
800071a0:	fa f8 06 90 	ld.w	r8,sp[1680]
800071a4:	fe c9 c2 e0 	sub	r9,pc,-15648
800071a8:	2f f8       	sub	r8,-1
800071aa:	87 09       	st.w	r3[0x0],r9
800071ac:	fb 48 06 90 	st.w	sp[1680],r8
800071b0:	30 19       	mov	r9,1
800071b2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800071b6:	87 19       	st.w	r3[0x4],r9
800071b8:	2f f8       	sub	r8,-1
800071ba:	fb 48 06 8c 	st.w	sp[1676],r8
800071be:	58 78       	cp.w	r8,7
800071c0:	e0 89 00 04 	brgt	800071c8 <_vfprintf_r+0x1a28>
800071c4:	2f 83       	sub	r3,-8
800071c6:	c0 b8       	rjmp	800071dc <_vfprintf_r+0x1a3c>
800071c8:	fa ca f9 78 	sub	r10,sp,-1672
800071cc:	02 9b       	mov	r11,r1
800071ce:	08 9c       	mov	r12,r4
800071d0:	fe b0 f2 da 	rcall	80005784 <__sprint_r>
800071d4:	e0 81 02 65 	brne	8000769e <_vfprintf_r+0x1efe>
800071d8:	fa c3 f9 e0 	sub	r3,sp,-1568
800071dc:	fa f8 06 ac 	ld.w	r8,sp[1708]
800071e0:	58 08       	cp.w	r8,0
800071e2:	c0 81       	brne	800071f2 <_vfprintf_r+0x1a52>
800071e4:	40 6a       	lddsp	r10,sp[0x18]
800071e6:	58 0a       	cp.w	r10,0
800071e8:	c0 51       	brne	800071f2 <_vfprintf_r+0x1a52>
800071ea:	ed b5 00 00 	bld	r5,0x0
800071ee:	e0 81 01 ed 	brne	800075c8 <_vfprintf_r+0x1e28>
800071f2:	40 c9       	lddsp	r9,sp[0x30]
800071f4:	fa f8 06 90 	ld.w	r8,sp[1680]
800071f8:	2f f8       	sub	r8,-1
800071fa:	87 09       	st.w	r3[0x0],r9
800071fc:	fb 48 06 90 	st.w	sp[1680],r8
80007200:	30 19       	mov	r9,1
80007202:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007206:	87 19       	st.w	r3[0x4],r9
80007208:	2f f8       	sub	r8,-1
8000720a:	fb 48 06 8c 	st.w	sp[1676],r8
8000720e:	58 78       	cp.w	r8,7
80007210:	e0 89 00 04 	brgt	80007218 <_vfprintf_r+0x1a78>
80007214:	2f 83       	sub	r3,-8
80007216:	c0 b8       	rjmp	8000722c <_vfprintf_r+0x1a8c>
80007218:	fa ca f9 78 	sub	r10,sp,-1672
8000721c:	02 9b       	mov	r11,r1
8000721e:	08 9c       	mov	r12,r4
80007220:	fe b0 f2 b2 	rcall	80005784 <__sprint_r>
80007224:	e0 81 02 3d 	brne	8000769e <_vfprintf_r+0x1efe>
80007228:	fa c3 f9 e0 	sub	r3,sp,-1568
8000722c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007230:	5c 32       	neg	r2
80007232:	58 02       	cp.w	r2,0
80007234:	e0 89 00 1d 	brgt	8000726e <_vfprintf_r+0x1ace>
80007238:	c3 d8       	rjmp	800072b2 <_vfprintf_r+0x1b12>
8000723a:	2f 09       	sub	r9,-16
8000723c:	2f f8       	sub	r8,-1
8000723e:	31 0e       	mov	lr,16
80007240:	fb 49 06 90 	st.w	sp[1680],r9
80007244:	87 00       	st.w	r3[0x0],r0
80007246:	87 1e       	st.w	r3[0x4],lr
80007248:	fb 48 06 8c 	st.w	sp[1676],r8
8000724c:	58 78       	cp.w	r8,7
8000724e:	e0 89 00 04 	brgt	80007256 <_vfprintf_r+0x1ab6>
80007252:	2f 83       	sub	r3,-8
80007254:	c0 b8       	rjmp	8000726a <_vfprintf_r+0x1aca>
80007256:	fa ca f9 78 	sub	r10,sp,-1672
8000725a:	02 9b       	mov	r11,r1
8000725c:	08 9c       	mov	r12,r4
8000725e:	fe b0 f2 93 	rcall	80005784 <__sprint_r>
80007262:	e0 81 02 1e 	brne	8000769e <_vfprintf_r+0x1efe>
80007266:	fa c3 f9 e0 	sub	r3,sp,-1568
8000726a:	21 02       	sub	r2,16
8000726c:	c0 38       	rjmp	80007272 <_vfprintf_r+0x1ad2>
8000726e:	fe c0 c3 96 	sub	r0,pc,-15466
80007272:	fa f9 06 90 	ld.w	r9,sp[1680]
80007276:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000727a:	fe ca c3 a2 	sub	r10,pc,-15454
8000727e:	59 02       	cp.w	r2,16
80007280:	fe 99 ff dd 	brgt	8000723a <_vfprintf_r+0x1a9a>
80007284:	04 09       	add	r9,r2
80007286:	2f f8       	sub	r8,-1
80007288:	87 0a       	st.w	r3[0x0],r10
8000728a:	fb 49 06 90 	st.w	sp[1680],r9
8000728e:	87 12       	st.w	r3[0x4],r2
80007290:	fb 48 06 8c 	st.w	sp[1676],r8
80007294:	58 78       	cp.w	r8,7
80007296:	e0 89 00 04 	brgt	8000729e <_vfprintf_r+0x1afe>
8000729a:	2f 83       	sub	r3,-8
8000729c:	c0 b8       	rjmp	800072b2 <_vfprintf_r+0x1b12>
8000729e:	fa ca f9 78 	sub	r10,sp,-1672
800072a2:	02 9b       	mov	r11,r1
800072a4:	08 9c       	mov	r12,r4
800072a6:	fe b0 f2 6f 	rcall	80005784 <__sprint_r>
800072aa:	e0 81 01 fa 	brne	8000769e <_vfprintf_r+0x1efe>
800072ae:	fa c3 f9 e0 	sub	r3,sp,-1568
800072b2:	40 6c       	lddsp	r12,sp[0x18]
800072b4:	fa f8 06 90 	ld.w	r8,sp[1680]
800072b8:	87 06       	st.w	r3[0x0],r6
800072ba:	87 1c       	st.w	r3[0x4],r12
800072bc:	18 08       	add	r8,r12
800072be:	cb 98       	rjmp	80007430 <_vfprintf_r+0x1c90>
800072c0:	fa f9 06 90 	ld.w	r9,sp[1680]
800072c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800072c8:	40 6b       	lddsp	r11,sp[0x18]
800072ca:	16 3a       	cp.w	r10,r11
800072cc:	c6 f5       	brlt	800073aa <_vfprintf_r+0x1c0a>
800072ce:	16 09       	add	r9,r11
800072d0:	2f f8       	sub	r8,-1
800072d2:	87 06       	st.w	r3[0x0],r6
800072d4:	fb 49 06 90 	st.w	sp[1680],r9
800072d8:	87 1b       	st.w	r3[0x4],r11
800072da:	fb 48 06 8c 	st.w	sp[1676],r8
800072de:	58 78       	cp.w	r8,7
800072e0:	e0 89 00 04 	brgt	800072e8 <_vfprintf_r+0x1b48>
800072e4:	2f 83       	sub	r3,-8
800072e6:	c0 b8       	rjmp	800072fc <_vfprintf_r+0x1b5c>
800072e8:	fa ca f9 78 	sub	r10,sp,-1672
800072ec:	02 9b       	mov	r11,r1
800072ee:	08 9c       	mov	r12,r4
800072f0:	fe b0 f2 4a 	rcall	80005784 <__sprint_r>
800072f4:	e0 81 01 d5 	brne	8000769e <_vfprintf_r+0x1efe>
800072f8:	fa c3 f9 e0 	sub	r3,sp,-1568
800072fc:	fa f6 06 ac 	ld.w	r6,sp[1708]
80007300:	40 6a       	lddsp	r10,sp[0x18]
80007302:	14 16       	sub	r6,r10
80007304:	58 06       	cp.w	r6,0
80007306:	e0 89 00 1c 	brgt	8000733e <_vfprintf_r+0x1b9e>
8000730a:	c3 d8       	rjmp	80007384 <_vfprintf_r+0x1be4>
8000730c:	2f 09       	sub	r9,-16
8000730e:	2f f8       	sub	r8,-1
80007310:	fb 49 06 90 	st.w	sp[1680],r9
80007314:	87 02       	st.w	r3[0x0],r2
80007316:	87 10       	st.w	r3[0x4],r0
80007318:	fb 48 06 8c 	st.w	sp[1676],r8
8000731c:	58 78       	cp.w	r8,7
8000731e:	e0 89 00 04 	brgt	80007326 <_vfprintf_r+0x1b86>
80007322:	2f 83       	sub	r3,-8
80007324:	c0 b8       	rjmp	8000733a <_vfprintf_r+0x1b9a>
80007326:	fa ca f9 78 	sub	r10,sp,-1672
8000732a:	02 9b       	mov	r11,r1
8000732c:	08 9c       	mov	r12,r4
8000732e:	fe b0 f2 2b 	rcall	80005784 <__sprint_r>
80007332:	e0 81 01 b6 	brne	8000769e <_vfprintf_r+0x1efe>
80007336:	fa c3 f9 e0 	sub	r3,sp,-1568
8000733a:	21 06       	sub	r6,16
8000733c:	c0 48       	rjmp	80007344 <_vfprintf_r+0x1ba4>
8000733e:	fe c2 c4 66 	sub	r2,pc,-15258
80007342:	31 00       	mov	r0,16
80007344:	fa f9 06 90 	ld.w	r9,sp[1680]
80007348:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000734c:	fe ca c4 74 	sub	r10,pc,-15244
80007350:	59 06       	cp.w	r6,16
80007352:	fe 99 ff dd 	brgt	8000730c <_vfprintf_r+0x1b6c>
80007356:	0c 09       	add	r9,r6
80007358:	2f f8       	sub	r8,-1
8000735a:	87 0a       	st.w	r3[0x0],r10
8000735c:	fb 49 06 90 	st.w	sp[1680],r9
80007360:	87 16       	st.w	r3[0x4],r6
80007362:	fb 48 06 8c 	st.w	sp[1676],r8
80007366:	58 78       	cp.w	r8,7
80007368:	e0 89 00 04 	brgt	80007370 <_vfprintf_r+0x1bd0>
8000736c:	2f 83       	sub	r3,-8
8000736e:	c0 b8       	rjmp	80007384 <_vfprintf_r+0x1be4>
80007370:	fa ca f9 78 	sub	r10,sp,-1672
80007374:	02 9b       	mov	r11,r1
80007376:	08 9c       	mov	r12,r4
80007378:	fe b0 f2 06 	rcall	80005784 <__sprint_r>
8000737c:	e0 81 01 91 	brne	8000769e <_vfprintf_r+0x1efe>
80007380:	fa c3 f9 e0 	sub	r3,sp,-1568
80007384:	ed b5 00 00 	bld	r5,0x0
80007388:	e0 81 01 20 	brne	800075c8 <_vfprintf_r+0x1e28>
8000738c:	40 c9       	lddsp	r9,sp[0x30]
8000738e:	fa f8 06 90 	ld.w	r8,sp[1680]
80007392:	2f f8       	sub	r8,-1
80007394:	87 09       	st.w	r3[0x0],r9
80007396:	fb 48 06 90 	st.w	sp[1680],r8
8000739a:	30 19       	mov	r9,1
8000739c:	fa f8 06 8c 	ld.w	r8,sp[1676]
800073a0:	87 19       	st.w	r3[0x4],r9
800073a2:	2f f8       	sub	r8,-1
800073a4:	fb 48 06 8c 	st.w	sp[1676],r8
800073a8:	c0 29       	rjmp	800075ac <_vfprintf_r+0x1e0c>
800073aa:	14 09       	add	r9,r10
800073ac:	2f f8       	sub	r8,-1
800073ae:	fb 49 06 90 	st.w	sp[1680],r9
800073b2:	87 06       	st.w	r3[0x0],r6
800073b4:	87 1a       	st.w	r3[0x4],r10
800073b6:	fb 48 06 8c 	st.w	sp[1676],r8
800073ba:	58 78       	cp.w	r8,7
800073bc:	e0 89 00 04 	brgt	800073c4 <_vfprintf_r+0x1c24>
800073c0:	2f 83       	sub	r3,-8
800073c2:	c0 b8       	rjmp	800073d8 <_vfprintf_r+0x1c38>
800073c4:	fa ca f9 78 	sub	r10,sp,-1672
800073c8:	02 9b       	mov	r11,r1
800073ca:	08 9c       	mov	r12,r4
800073cc:	fe b0 f1 dc 	rcall	80005784 <__sprint_r>
800073d0:	e0 81 01 67 	brne	8000769e <_vfprintf_r+0x1efe>
800073d4:	fa c3 f9 e0 	sub	r3,sp,-1568
800073d8:	40 c8       	lddsp	r8,sp[0x30]
800073da:	87 08       	st.w	r3[0x0],r8
800073dc:	fa f8 06 90 	ld.w	r8,sp[1680]
800073e0:	2f f8       	sub	r8,-1
800073e2:	30 19       	mov	r9,1
800073e4:	fb 48 06 90 	st.w	sp[1680],r8
800073e8:	87 19       	st.w	r3[0x4],r9
800073ea:	fa f8 06 8c 	ld.w	r8,sp[1676]
800073ee:	2f f8       	sub	r8,-1
800073f0:	fb 48 06 8c 	st.w	sp[1676],r8
800073f4:	fa f2 06 ac 	ld.w	r2,sp[1708]
800073f8:	58 78       	cp.w	r8,7
800073fa:	e0 89 00 04 	brgt	80007402 <_vfprintf_r+0x1c62>
800073fe:	2f 83       	sub	r3,-8
80007400:	c0 b8       	rjmp	80007416 <_vfprintf_r+0x1c76>
80007402:	fa ca f9 78 	sub	r10,sp,-1672
80007406:	02 9b       	mov	r11,r1
80007408:	08 9c       	mov	r12,r4
8000740a:	fe b0 f1 bd 	rcall	80005784 <__sprint_r>
8000740e:	e0 81 01 48 	brne	8000769e <_vfprintf_r+0x1efe>
80007412:	fa c3 f9 e0 	sub	r3,sp,-1568
80007416:	04 06       	add	r6,r2
80007418:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000741c:	87 06       	st.w	r3[0x0],r6
8000741e:	fa f9 06 90 	ld.w	r9,sp[1680]
80007422:	40 66       	lddsp	r6,sp[0x18]
80007424:	40 6e       	lddsp	lr,sp[0x18]
80007426:	10 16       	sub	r6,r8
80007428:	f2 08 01 08 	sub	r8,r9,r8
8000742c:	87 16       	st.w	r3[0x4],r6
8000742e:	1c 08       	add	r8,lr
80007430:	fb 48 06 90 	st.w	sp[1680],r8
80007434:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007438:	2f f8       	sub	r8,-1
8000743a:	fb 48 06 8c 	st.w	sp[1676],r8
8000743e:	cb 78       	rjmp	800075ac <_vfprintf_r+0x1e0c>
80007440:	40 6c       	lddsp	r12,sp[0x18]
80007442:	58 1c       	cp.w	r12,1
80007444:	e0 89 00 06 	brgt	80007450 <_vfprintf_r+0x1cb0>
80007448:	ed b5 00 00 	bld	r5,0x0
8000744c:	e0 81 00 85 	brne	80007556 <_vfprintf_r+0x1db6>
80007450:	fa f8 06 90 	ld.w	r8,sp[1680]
80007454:	2f f8       	sub	r8,-1
80007456:	30 19       	mov	r9,1
80007458:	fb 48 06 90 	st.w	sp[1680],r8
8000745c:	87 06       	st.w	r3[0x0],r6
8000745e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007462:	87 19       	st.w	r3[0x4],r9
80007464:	2f f8       	sub	r8,-1
80007466:	fb 48 06 8c 	st.w	sp[1676],r8
8000746a:	58 78       	cp.w	r8,7
8000746c:	e0 89 00 04 	brgt	80007474 <_vfprintf_r+0x1cd4>
80007470:	2f 83       	sub	r3,-8
80007472:	c0 b8       	rjmp	80007488 <_vfprintf_r+0x1ce8>
80007474:	fa ca f9 78 	sub	r10,sp,-1672
80007478:	02 9b       	mov	r11,r1
8000747a:	08 9c       	mov	r12,r4
8000747c:	fe b0 f1 84 	rcall	80005784 <__sprint_r>
80007480:	e0 81 01 0f 	brne	8000769e <_vfprintf_r+0x1efe>
80007484:	fa c3 f9 e0 	sub	r3,sp,-1568
80007488:	fa f8 06 90 	ld.w	r8,sp[1680]
8000748c:	2f f8       	sub	r8,-1
8000748e:	40 cb       	lddsp	r11,sp[0x30]
80007490:	fb 48 06 90 	st.w	sp[1680],r8
80007494:	30 19       	mov	r9,1
80007496:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000749a:	87 0b       	st.w	r3[0x0],r11
8000749c:	2f f8       	sub	r8,-1
8000749e:	87 19       	st.w	r3[0x4],r9
800074a0:	fb 48 06 8c 	st.w	sp[1676],r8
800074a4:	58 78       	cp.w	r8,7
800074a6:	e0 89 00 05 	brgt	800074b0 <_vfprintf_r+0x1d10>
800074aa:	2f 83       	sub	r3,-8
800074ac:	c0 c8       	rjmp	800074c4 <_vfprintf_r+0x1d24>
800074ae:	d7 03       	nop
800074b0:	fa ca f9 78 	sub	r10,sp,-1672
800074b4:	02 9b       	mov	r11,r1
800074b6:	08 9c       	mov	r12,r4
800074b8:	fe b0 f1 66 	rcall	80005784 <__sprint_r>
800074bc:	e0 81 00 f1 	brne	8000769e <_vfprintf_r+0x1efe>
800074c0:	fa c3 f9 e0 	sub	r3,sp,-1568
800074c4:	30 08       	mov	r8,0
800074c6:	30 09       	mov	r9,0
800074c8:	40 5b       	lddsp	r11,sp[0x14]
800074ca:	40 7a       	lddsp	r10,sp[0x1c]
800074cc:	e0 a0 11 b6 	rcall	80009838 <__avr32_f64_cmp_eq>
800074d0:	40 68       	lddsp	r8,sp[0x18]
800074d2:	20 18       	sub	r8,1
800074d4:	58 0c       	cp.w	r12,0
800074d6:	c0 d1       	brne	800074f0 <_vfprintf_r+0x1d50>
800074d8:	2f f6       	sub	r6,-1
800074da:	87 18       	st.w	r3[0x4],r8
800074dc:	87 06       	st.w	r3[0x0],r6
800074de:	fa f6 06 90 	ld.w	r6,sp[1680]
800074e2:	10 06       	add	r6,r8
800074e4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800074e8:	fb 46 06 90 	st.w	sp[1680],r6
800074ec:	2f f8       	sub	r8,-1
800074ee:	c3 18       	rjmp	80007550 <_vfprintf_r+0x1db0>
800074f0:	10 96       	mov	r6,r8
800074f2:	58 08       	cp.w	r8,0
800074f4:	e0 89 00 1c 	brgt	8000752c <_vfprintf_r+0x1d8c>
800074f8:	c4 b8       	rjmp	8000758e <_vfprintf_r+0x1dee>
800074fa:	2f 09       	sub	r9,-16
800074fc:	2f f8       	sub	r8,-1
800074fe:	fb 49 06 90 	st.w	sp[1680],r9
80007502:	87 02       	st.w	r3[0x0],r2
80007504:	87 10       	st.w	r3[0x4],r0
80007506:	fb 48 06 8c 	st.w	sp[1676],r8
8000750a:	58 78       	cp.w	r8,7
8000750c:	e0 89 00 04 	brgt	80007514 <_vfprintf_r+0x1d74>
80007510:	2f 83       	sub	r3,-8
80007512:	c0 b8       	rjmp	80007528 <_vfprintf_r+0x1d88>
80007514:	fa ca f9 78 	sub	r10,sp,-1672
80007518:	02 9b       	mov	r11,r1
8000751a:	08 9c       	mov	r12,r4
8000751c:	fe b0 f1 34 	rcall	80005784 <__sprint_r>
80007520:	e0 81 00 bf 	brne	8000769e <_vfprintf_r+0x1efe>
80007524:	fa c3 f9 e0 	sub	r3,sp,-1568
80007528:	21 06       	sub	r6,16
8000752a:	c0 48       	rjmp	80007532 <_vfprintf_r+0x1d92>
8000752c:	fe c2 c6 54 	sub	r2,pc,-14764
80007530:	31 00       	mov	r0,16
80007532:	fa f9 06 90 	ld.w	r9,sp[1680]
80007536:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000753a:	fe ca c6 62 	sub	r10,pc,-14750
8000753e:	59 06       	cp.w	r6,16
80007540:	fe 99 ff dd 	brgt	800074fa <_vfprintf_r+0x1d5a>
80007544:	0c 09       	add	r9,r6
80007546:	87 0a       	st.w	r3[0x0],r10
80007548:	fb 49 06 90 	st.w	sp[1680],r9
8000754c:	2f f8       	sub	r8,-1
8000754e:	87 16       	st.w	r3[0x4],r6
80007550:	fb 48 06 8c 	st.w	sp[1676],r8
80007554:	c0 e8       	rjmp	80007570 <_vfprintf_r+0x1dd0>
80007556:	fa f8 06 90 	ld.w	r8,sp[1680]
8000755a:	2f f8       	sub	r8,-1
8000755c:	30 19       	mov	r9,1
8000755e:	fb 48 06 90 	st.w	sp[1680],r8
80007562:	87 06       	st.w	r3[0x0],r6
80007564:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007568:	87 19       	st.w	r3[0x4],r9
8000756a:	2f f8       	sub	r8,-1
8000756c:	fb 48 06 8c 	st.w	sp[1676],r8
80007570:	58 78       	cp.w	r8,7
80007572:	e0 89 00 04 	brgt	8000757a <_vfprintf_r+0x1dda>
80007576:	2f 83       	sub	r3,-8
80007578:	c0 b8       	rjmp	8000758e <_vfprintf_r+0x1dee>
8000757a:	fa ca f9 78 	sub	r10,sp,-1672
8000757e:	02 9b       	mov	r11,r1
80007580:	08 9c       	mov	r12,r4
80007582:	fe b0 f1 01 	rcall	80005784 <__sprint_r>
80007586:	e0 81 00 8c 	brne	8000769e <_vfprintf_r+0x1efe>
8000758a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000758e:	40 ea       	lddsp	r10,sp[0x38]
80007590:	fa f8 06 90 	ld.w	r8,sp[1680]
80007594:	14 08       	add	r8,r10
80007596:	fa c9 f9 64 	sub	r9,sp,-1692
8000759a:	fb 48 06 90 	st.w	sp[1680],r8
8000759e:	87 1a       	st.w	r3[0x4],r10
800075a0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800075a4:	87 09       	st.w	r3[0x0],r9
800075a6:	2f f8       	sub	r8,-1
800075a8:	fb 48 06 8c 	st.w	sp[1676],r8
800075ac:	58 78       	cp.w	r8,7
800075ae:	e0 89 00 04 	brgt	800075b6 <_vfprintf_r+0x1e16>
800075b2:	2f 83       	sub	r3,-8
800075b4:	c0 a8       	rjmp	800075c8 <_vfprintf_r+0x1e28>
800075b6:	fa ca f9 78 	sub	r10,sp,-1672
800075ba:	02 9b       	mov	r11,r1
800075bc:	08 9c       	mov	r12,r4
800075be:	fe b0 f0 e3 	rcall	80005784 <__sprint_r>
800075c2:	c6 e1       	brne	8000769e <_vfprintf_r+0x1efe>
800075c4:	fa c3 f9 e0 	sub	r3,sp,-1568
800075c8:	e2 15 00 04 	andl	r5,0x4,COH
800075cc:	c3 f0       	breq	8000764a <_vfprintf_r+0x1eaa>
800075ce:	40 86       	lddsp	r6,sp[0x20]
800075d0:	40 39       	lddsp	r9,sp[0xc]
800075d2:	12 16       	sub	r6,r9
800075d4:	58 06       	cp.w	r6,0
800075d6:	e0 89 00 1a 	brgt	8000760a <_vfprintf_r+0x1e6a>
800075da:	c3 88       	rjmp	8000764a <_vfprintf_r+0x1eaa>
800075dc:	2f 09       	sub	r9,-16
800075de:	2f f8       	sub	r8,-1
800075e0:	fb 49 06 90 	st.w	sp[1680],r9
800075e4:	87 05       	st.w	r3[0x0],r5
800075e6:	87 12       	st.w	r3[0x4],r2
800075e8:	fb 48 06 8c 	st.w	sp[1676],r8
800075ec:	58 78       	cp.w	r8,7
800075ee:	e0 89 00 04 	brgt	800075f6 <_vfprintf_r+0x1e56>
800075f2:	2f 83       	sub	r3,-8
800075f4:	c0 98       	rjmp	80007606 <_vfprintf_r+0x1e66>
800075f6:	00 9a       	mov	r10,r0
800075f8:	02 9b       	mov	r11,r1
800075fa:	08 9c       	mov	r12,r4
800075fc:	fe b0 f0 c4 	rcall	80005784 <__sprint_r>
80007600:	c4 f1       	brne	8000769e <_vfprintf_r+0x1efe>
80007602:	fa c3 f9 e0 	sub	r3,sp,-1568
80007606:	21 06       	sub	r6,16
80007608:	c0 68       	rjmp	80007614 <_vfprintf_r+0x1e74>
8000760a:	fe c5 c7 42 	sub	r5,pc,-14526
8000760e:	31 02       	mov	r2,16
80007610:	fa c0 f9 78 	sub	r0,sp,-1672
80007614:	fa f9 06 90 	ld.w	r9,sp[1680]
80007618:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000761c:	fe ca c7 54 	sub	r10,pc,-14508
80007620:	59 06       	cp.w	r6,16
80007622:	fe 99 ff dd 	brgt	800075dc <_vfprintf_r+0x1e3c>
80007626:	0c 09       	add	r9,r6
80007628:	2f f8       	sub	r8,-1
8000762a:	87 0a       	st.w	r3[0x0],r10
8000762c:	87 16       	st.w	r3[0x4],r6
8000762e:	fb 49 06 90 	st.w	sp[1680],r9
80007632:	fb 48 06 8c 	st.w	sp[1676],r8
80007636:	58 78       	cp.w	r8,7
80007638:	e0 8a 00 09 	brle	8000764a <_vfprintf_r+0x1eaa>
8000763c:	fa ca f9 78 	sub	r10,sp,-1672
80007640:	02 9b       	mov	r11,r1
80007642:	08 9c       	mov	r12,r4
80007644:	fe b0 f0 a0 	rcall	80005784 <__sprint_r>
80007648:	c2 b1       	brne	8000769e <_vfprintf_r+0x1efe>
8000764a:	40 bc       	lddsp	r12,sp[0x2c]
8000764c:	40 36       	lddsp	r6,sp[0xc]
8000764e:	40 8e       	lddsp	lr,sp[0x20]
80007650:	ec 0e 0c 48 	max	r8,r6,lr
80007654:	10 0c       	add	r12,r8
80007656:	50 bc       	stdsp	sp[0x2c],r12
80007658:	fa f8 06 90 	ld.w	r8,sp[1680]
8000765c:	58 08       	cp.w	r8,0
8000765e:	c0 80       	breq	8000766e <_vfprintf_r+0x1ece>
80007660:	fa ca f9 78 	sub	r10,sp,-1672
80007664:	02 9b       	mov	r11,r1
80007666:	08 9c       	mov	r12,r4
80007668:	fe b0 f0 8e 	rcall	80005784 <__sprint_r>
8000766c:	c1 91       	brne	8000769e <_vfprintf_r+0x1efe>
8000766e:	30 0b       	mov	r11,0
80007670:	fa c3 f9 e0 	sub	r3,sp,-1568
80007674:	fb 4b 06 8c 	st.w	sp[1676],r11
80007678:	fe 9f f1 22 	bral	800058bc <_vfprintf_r+0x11c>
8000767c:	08 95       	mov	r5,r4
8000767e:	fa f8 06 90 	ld.w	r8,sp[1680]
80007682:	58 08       	cp.w	r8,0
80007684:	c0 80       	breq	80007694 <_vfprintf_r+0x1ef4>
80007686:	08 9c       	mov	r12,r4
80007688:	fa ca f9 78 	sub	r10,sp,-1672
8000768c:	02 9b       	mov	r11,r1
8000768e:	fe b0 f0 7b 	rcall	80005784 <__sprint_r>
80007692:	c0 61       	brne	8000769e <_vfprintf_r+0x1efe>
80007694:	30 08       	mov	r8,0
80007696:	fb 48 06 8c 	st.w	sp[1676],r8
8000769a:	c0 28       	rjmp	8000769e <_vfprintf_r+0x1efe>
8000769c:	40 41       	lddsp	r1,sp[0x10]
8000769e:	82 68       	ld.sh	r8,r1[0xc]
800076a0:	ed b8 00 06 	bld	r8,0x6
800076a4:	c0 31       	brne	800076aa <_vfprintf_r+0x1f0a>
800076a6:	3f fa       	mov	r10,-1
800076a8:	50 ba       	stdsp	sp[0x2c],r10
800076aa:	40 bc       	lddsp	r12,sp[0x2c]
800076ac:	fe 3d f9 44 	sub	sp,-1724
800076b0:	d8 32       	popm	r0-r7,pc
800076b2:	d7 03       	nop

800076b4 <__swsetup_r>:
800076b4:	d4 21       	pushm	r4-r7,lr
800076b6:	e0 68 05 34 	mov	r8,1332
800076ba:	18 96       	mov	r6,r12
800076bc:	16 97       	mov	r7,r11
800076be:	70 0c       	ld.w	r12,r8[0x0]
800076c0:	58 0c       	cp.w	r12,0
800076c2:	c0 60       	breq	800076ce <__swsetup_r+0x1a>
800076c4:	78 68       	ld.w	r8,r12[0x18]
800076c6:	58 08       	cp.w	r8,0
800076c8:	c0 31       	brne	800076ce <__swsetup_r+0x1a>
800076ca:	e0 a0 07 bf 	rcall	80008648 <__sinit>
800076ce:	fe c8 c6 d6 	sub	r8,pc,-14634
800076d2:	10 37       	cp.w	r7,r8
800076d4:	c0 61       	brne	800076e0 <__swsetup_r+0x2c>
800076d6:	e0 68 05 34 	mov	r8,1332
800076da:	70 08       	ld.w	r8,r8[0x0]
800076dc:	70 07       	ld.w	r7,r8[0x0]
800076de:	c1 28       	rjmp	80007702 <__swsetup_r+0x4e>
800076e0:	fe c8 c6 c8 	sub	r8,pc,-14648
800076e4:	10 37       	cp.w	r7,r8
800076e6:	c0 61       	brne	800076f2 <__swsetup_r+0x3e>
800076e8:	e0 68 05 34 	mov	r8,1332
800076ec:	70 08       	ld.w	r8,r8[0x0]
800076ee:	70 17       	ld.w	r7,r8[0x4]
800076f0:	c0 98       	rjmp	80007702 <__swsetup_r+0x4e>
800076f2:	fe c8 c6 ba 	sub	r8,pc,-14662
800076f6:	10 37       	cp.w	r7,r8
800076f8:	c0 51       	brne	80007702 <__swsetup_r+0x4e>
800076fa:	e0 68 05 34 	mov	r8,1332
800076fe:	70 08       	ld.w	r8,r8[0x0]
80007700:	70 27       	ld.w	r7,r8[0x8]
80007702:	8e 68       	ld.sh	r8,r7[0xc]
80007704:	ed b8 00 03 	bld	r8,0x3
80007708:	c1 e0       	breq	80007744 <__swsetup_r+0x90>
8000770a:	ed b8 00 04 	bld	r8,0x4
8000770e:	c3 e1       	brne	8000778a <__swsetup_r+0xd6>
80007710:	ed b8 00 02 	bld	r8,0x2
80007714:	c1 51       	brne	8000773e <__swsetup_r+0x8a>
80007716:	6e db       	ld.w	r11,r7[0x34]
80007718:	58 0b       	cp.w	r11,0
8000771a:	c0 a0       	breq	8000772e <__swsetup_r+0x7a>
8000771c:	ee c8 ff bc 	sub	r8,r7,-68
80007720:	10 3b       	cp.w	r11,r8
80007722:	c0 40       	breq	8000772a <__swsetup_r+0x76>
80007724:	0c 9c       	mov	r12,r6
80007726:	e0 a0 08 29 	rcall	80008778 <_free_r>
8000772a:	30 08       	mov	r8,0
8000772c:	8f d8       	st.w	r7[0x34],r8
8000772e:	8e 68       	ld.sh	r8,r7[0xc]
80007730:	e0 18 ff db 	andl	r8,0xffdb
80007734:	ae 68       	st.h	r7[0xc],r8
80007736:	30 08       	mov	r8,0
80007738:	8f 18       	st.w	r7[0x4],r8
8000773a:	6e 48       	ld.w	r8,r7[0x10]
8000773c:	8f 08       	st.w	r7[0x0],r8
8000773e:	8e 68       	ld.sh	r8,r7[0xc]
80007740:	a3 b8       	sbr	r8,0x3
80007742:	ae 68       	st.h	r7[0xc],r8
80007744:	6e 48       	ld.w	r8,r7[0x10]
80007746:	58 08       	cp.w	r8,0
80007748:	c0 b1       	brne	8000775e <__swsetup_r+0xaa>
8000774a:	8e 68       	ld.sh	r8,r7[0xc]
8000774c:	e2 18 02 80 	andl	r8,0x280,COH
80007750:	e0 48 02 00 	cp.w	r8,512
80007754:	c0 50       	breq	8000775e <__swsetup_r+0xaa>
80007756:	0c 9c       	mov	r12,r6
80007758:	0e 9b       	mov	r11,r7
8000775a:	e0 a0 0a 47 	rcall	80008be8 <__smakebuf_r>
8000775e:	8e 69       	ld.sh	r9,r7[0xc]
80007760:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80007764:	c0 70       	breq	80007772 <__swsetup_r+0xbe>
80007766:	30 08       	mov	r8,0
80007768:	8f 28       	st.w	r7[0x8],r8
8000776a:	6e 58       	ld.w	r8,r7[0x14]
8000776c:	5c 38       	neg	r8
8000776e:	8f 68       	st.w	r7[0x18],r8
80007770:	c0 68       	rjmp	8000777c <__swsetup_r+0xc8>
80007772:	ed b9 00 01 	bld	r9,0x1
80007776:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000777a:	8f 28       	st.w	r7[0x8],r8
8000777c:	6e 48       	ld.w	r8,r7[0x10]
8000777e:	58 08       	cp.w	r8,0
80007780:	c0 61       	brne	8000778c <__swsetup_r+0xd8>
80007782:	8e 68       	ld.sh	r8,r7[0xc]
80007784:	ed b8 00 07 	bld	r8,0x7
80007788:	c0 21       	brne	8000778c <__swsetup_r+0xd8>
8000778a:	dc 2a       	popm	r4-r7,pc,r12=-1
8000778c:	d8 2a       	popm	r4-r7,pc,r12=0
8000778e:	d7 03       	nop

80007790 <quorem>:
80007790:	d4 31       	pushm	r0-r7,lr
80007792:	20 2d       	sub	sp,8
80007794:	18 97       	mov	r7,r12
80007796:	78 48       	ld.w	r8,r12[0x10]
80007798:	76 46       	ld.w	r6,r11[0x10]
8000779a:	0c 38       	cp.w	r8,r6
8000779c:	c0 34       	brge	800077a2 <quorem+0x12>
8000779e:	30 0c       	mov	r12,0
800077a0:	c8 58       	rjmp	800078aa <quorem+0x11a>
800077a2:	ec c2 ff fc 	sub	r2,r6,-4
800077a6:	f6 c3 ff ec 	sub	r3,r11,-20
800077aa:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800077ae:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
800077b2:	2f f9       	sub	r9,-1
800077b4:	20 16       	sub	r6,1
800077b6:	f8 09 0d 08 	divu	r8,r12,r9
800077ba:	f6 02 00 22 	add	r2,r11,r2<<0x2
800077be:	ee c4 ff ec 	sub	r4,r7,-20
800077c2:	10 95       	mov	r5,r8
800077c4:	58 08       	cp.w	r8,0
800077c6:	c4 10       	breq	80007848 <quorem+0xb8>
800077c8:	30 09       	mov	r9,0
800077ca:	06 9a       	mov	r10,r3
800077cc:	08 98       	mov	r8,r4
800077ce:	12 91       	mov	r1,r9
800077d0:	50 0b       	stdsp	sp[0x0],r11
800077d2:	70 0e       	ld.w	lr,r8[0x0]
800077d4:	b1 8e       	lsr	lr,0x10
800077d6:	50 1e       	stdsp	sp[0x4],lr
800077d8:	15 0e       	ld.w	lr,r10++
800077da:	fc 00 16 10 	lsr	r0,lr,0x10
800077de:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800077e2:	ea 0e 03 41 	mac	r1,r5,lr
800077e6:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
800077ea:	b1 81       	lsr	r1,0x10
800077ec:	40 1b       	lddsp	r11,sp[0x4]
800077ee:	ea 00 02 40 	mul	r0,r5,r0
800077f2:	e2 00 00 00 	add	r0,r1,r0
800077f6:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
800077fa:	02 1b       	sub	r11,r1
800077fc:	50 1b       	stdsp	sp[0x4],r11
800077fe:	70 0b       	ld.w	r11,r8[0x0]
80007800:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80007804:	02 09       	add	r9,r1
80007806:	f2 0e 01 0e 	sub	lr,r9,lr
8000780a:	b0 1e       	st.h	r8[0x2],lr
8000780c:	fc 09 14 10 	asr	r9,lr,0x10
80007810:	40 1e       	lddsp	lr,sp[0x4]
80007812:	fc 09 00 09 	add	r9,lr,r9
80007816:	b0 09       	st.h	r8[0x0],r9
80007818:	e0 01 16 10 	lsr	r1,r0,0x10
8000781c:	2f c8       	sub	r8,-4
8000781e:	b1 49       	asr	r9,0x10
80007820:	04 3a       	cp.w	r10,r2
80007822:	fe 98 ff d8 	brls	800077d2 <quorem+0x42>
80007826:	40 0b       	lddsp	r11,sp[0x0]
80007828:	58 0c       	cp.w	r12,0
8000782a:	c0 f1       	brne	80007848 <quorem+0xb8>
8000782c:	ec c8 ff fb 	sub	r8,r6,-5
80007830:	ee 08 00 28 	add	r8,r7,r8<<0x2
80007834:	c0 28       	rjmp	80007838 <quorem+0xa8>
80007836:	20 16       	sub	r6,1
80007838:	20 48       	sub	r8,4
8000783a:	08 38       	cp.w	r8,r4
8000783c:	e0 88 00 05 	brls	80007846 <quorem+0xb6>
80007840:	70 09       	ld.w	r9,r8[0x0]
80007842:	58 09       	cp.w	r9,0
80007844:	cf 90       	breq	80007836 <quorem+0xa6>
80007846:	8f 46       	st.w	r7[0x10],r6
80007848:	0e 9c       	mov	r12,r7
8000784a:	e0 a0 0a ce 	rcall	80008de6 <__mcmp>
8000784e:	c2 d5       	brlt	800078a8 <quorem+0x118>
80007850:	2f f5       	sub	r5,-1
80007852:	08 98       	mov	r8,r4
80007854:	30 09       	mov	r9,0
80007856:	07 0b       	ld.w	r11,r3++
80007858:	f6 0a 16 10 	lsr	r10,r11,0x10
8000785c:	70 0c       	ld.w	r12,r8[0x0]
8000785e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007862:	f8 0e 16 10 	lsr	lr,r12,0x10
80007866:	14 1e       	sub	lr,r10
80007868:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000786c:	16 1a       	sub	r10,r11
8000786e:	12 0a       	add	r10,r9
80007870:	b0 1a       	st.h	r8[0x2],r10
80007872:	b1 4a       	asr	r10,0x10
80007874:	fc 0a 00 09 	add	r9,lr,r10
80007878:	b0 09       	st.h	r8[0x0],r9
8000787a:	2f c8       	sub	r8,-4
8000787c:	b1 49       	asr	r9,0x10
8000787e:	04 33       	cp.w	r3,r2
80007880:	fe 98 ff eb 	brls	80007856 <quorem+0xc6>
80007884:	ec c8 ff fb 	sub	r8,r6,-5
80007888:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
8000788c:	58 09       	cp.w	r9,0
8000788e:	c0 d1       	brne	800078a8 <quorem+0x118>
80007890:	ee 08 00 28 	add	r8,r7,r8<<0x2
80007894:	c0 28       	rjmp	80007898 <quorem+0x108>
80007896:	20 16       	sub	r6,1
80007898:	20 48       	sub	r8,4
8000789a:	08 38       	cp.w	r8,r4
8000789c:	e0 88 00 05 	brls	800078a6 <quorem+0x116>
800078a0:	70 09       	ld.w	r9,r8[0x0]
800078a2:	58 09       	cp.w	r9,0
800078a4:	cf 90       	breq	80007896 <quorem+0x106>
800078a6:	8f 46       	st.w	r7[0x10],r6
800078a8:	0a 9c       	mov	r12,r5
800078aa:	2f ed       	sub	sp,-8
800078ac:	d8 32       	popm	r0-r7,pc
800078ae:	d7 03       	nop

800078b0 <_dtoa_r>:
800078b0:	d4 31       	pushm	r0-r7,lr
800078b2:	21 ad       	sub	sp,104
800078b4:	fa c4 ff 74 	sub	r4,sp,-140
800078b8:	18 97       	mov	r7,r12
800078ba:	16 95       	mov	r5,r11
800078bc:	68 2c       	ld.w	r12,r4[0x8]
800078be:	50 c9       	stdsp	sp[0x30],r9
800078c0:	68 16       	ld.w	r6,r4[0x4]
800078c2:	68 09       	ld.w	r9,r4[0x0]
800078c4:	50 e8       	stdsp	sp[0x38],r8
800078c6:	14 94       	mov	r4,r10
800078c8:	51 2c       	stdsp	sp[0x48],r12
800078ca:	fa e5 00 08 	st.d	sp[8],r4
800078ce:	51 59       	stdsp	sp[0x54],r9
800078d0:	6e 95       	ld.w	r5,r7[0x24]
800078d2:	58 05       	cp.w	r5,0
800078d4:	c0 91       	brne	800078e6 <_dtoa_r+0x36>
800078d6:	31 0c       	mov	r12,16
800078d8:	fe b0 ea 5c 	rcall	80004d90 <malloc>
800078dc:	99 35       	st.w	r12[0xc],r5
800078de:	8f 9c       	st.w	r7[0x24],r12
800078e0:	99 15       	st.w	r12[0x4],r5
800078e2:	99 25       	st.w	r12[0x8],r5
800078e4:	99 05       	st.w	r12[0x0],r5
800078e6:	6e 99       	ld.w	r9,r7[0x24]
800078e8:	72 08       	ld.w	r8,r9[0x0]
800078ea:	58 08       	cp.w	r8,0
800078ec:	c0 f0       	breq	8000790a <_dtoa_r+0x5a>
800078ee:	72 1a       	ld.w	r10,r9[0x4]
800078f0:	91 1a       	st.w	r8[0x4],r10
800078f2:	30 1a       	mov	r10,1
800078f4:	72 19       	ld.w	r9,r9[0x4]
800078f6:	f4 09 09 49 	lsl	r9,r10,r9
800078fa:	10 9b       	mov	r11,r8
800078fc:	91 29       	st.w	r8[0x8],r9
800078fe:	0e 9c       	mov	r12,r7
80007900:	e0 a0 0a 8c 	rcall	80008e18 <_Bfree>
80007904:	6e 98       	ld.w	r8,r7[0x24]
80007906:	30 09       	mov	r9,0
80007908:	91 09       	st.w	r8[0x0],r9
8000790a:	40 28       	lddsp	r8,sp[0x8]
8000790c:	10 94       	mov	r4,r8
8000790e:	58 08       	cp.w	r8,0
80007910:	c0 64       	brge	8000791c <_dtoa_r+0x6c>
80007912:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80007916:	50 28       	stdsp	sp[0x8],r8
80007918:	30 18       	mov	r8,1
8000791a:	c0 28       	rjmp	8000791e <_dtoa_r+0x6e>
8000791c:	30 08       	mov	r8,0
8000791e:	8d 08       	st.w	r6[0x0],r8
80007920:	fc 1c 7f f0 	movh	r12,0x7ff0
80007924:	40 26       	lddsp	r6,sp[0x8]
80007926:	0c 98       	mov	r8,r6
80007928:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000792c:	18 38       	cp.w	r8,r12
8000792e:	c2 01       	brne	8000796e <_dtoa_r+0xbe>
80007930:	e0 68 27 0f 	mov	r8,9999
80007934:	41 5b       	lddsp	r11,sp[0x54]
80007936:	97 08       	st.w	r11[0x0],r8
80007938:	40 3a       	lddsp	r10,sp[0xc]
8000793a:	58 0a       	cp.w	r10,0
8000793c:	c0 71       	brne	8000794a <_dtoa_r+0x9a>
8000793e:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80007942:	c0 41       	brne	8000794a <_dtoa_r+0x9a>
80007944:	fe cc c9 5c 	sub	r12,pc,-13988
80007948:	c0 38       	rjmp	8000794e <_dtoa_r+0x9e>
8000794a:	fe cc c9 56 	sub	r12,pc,-13994
8000794e:	41 29       	lddsp	r9,sp[0x48]
80007950:	58 09       	cp.w	r9,0
80007952:	e0 80 05 9a 	breq	80008486 <_dtoa_r+0xbd6>
80007956:	f8 c8 ff fd 	sub	r8,r12,-3
8000795a:	f8 c9 ff f8 	sub	r9,r12,-8
8000795e:	11 8b       	ld.ub	r11,r8[0x0]
80007960:	30 0a       	mov	r10,0
80007962:	41 25       	lddsp	r5,sp[0x48]
80007964:	f4 0b 18 00 	cp.b	r11,r10
80007968:	f2 08 17 10 	movne	r8,r9
8000796c:	c1 68       	rjmp	80007998 <_dtoa_r+0xe8>
8000796e:	fa ea 00 08 	ld.d	r10,sp[8]
80007972:	30 08       	mov	r8,0
80007974:	fa eb 00 3c 	st.d	sp[60],r10
80007978:	30 09       	mov	r9,0
8000797a:	e0 a0 0f 5f 	rcall	80009838 <__avr32_f64_cmp_eq>
8000797e:	c1 00       	breq	8000799e <_dtoa_r+0xee>
80007980:	30 18       	mov	r8,1
80007982:	41 5a       	lddsp	r10,sp[0x54]
80007984:	95 08       	st.w	r10[0x0],r8
80007986:	fe cc ca c2 	sub	r12,pc,-13630
8000798a:	41 29       	lddsp	r9,sp[0x48]
8000798c:	f8 08 00 08 	add	r8,r12,r8
80007990:	58 09       	cp.w	r9,0
80007992:	e0 80 05 7a 	breq	80008486 <_dtoa_r+0xbd6>
80007996:	12 95       	mov	r5,r9
80007998:	8b 08       	st.w	r5[0x0],r8
8000799a:	e0 8f 05 76 	bral	80008486 <_dtoa_r+0xbd6>
8000799e:	fa c8 ff 9c 	sub	r8,sp,-100
800079a2:	fa c9 ff a0 	sub	r9,sp,-96
800079a6:	fa ea 00 3c 	ld.d	r10,sp[60]
800079aa:	0e 9c       	mov	r12,r7
800079ac:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
800079b0:	e0 a0 0a 86 	rcall	80008ebc <__d2b>
800079b4:	18 93       	mov	r3,r12
800079b6:	58 05       	cp.w	r5,0
800079b8:	c0 d0       	breq	800079d2 <_dtoa_r+0x122>
800079ba:	fa ea 00 3c 	ld.d	r10,sp[60]
800079be:	30 04       	mov	r4,0
800079c0:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
800079c4:	ea c5 03 ff 	sub	r5,r5,1023
800079c8:	10 9b       	mov	r11,r8
800079ca:	51 74       	stdsp	sp[0x5c],r4
800079cc:	ea 1b 3f f0 	orh	r11,0x3ff0
800079d0:	c2 58       	rjmp	80007a1a <_dtoa_r+0x16a>
800079d2:	41 88       	lddsp	r8,sp[0x60]
800079d4:	41 9c       	lddsp	r12,sp[0x64]
800079d6:	10 0c       	add	r12,r8
800079d8:	f8 c5 fb ce 	sub	r5,r12,-1074
800079dc:	e0 45 00 20 	cp.w	r5,32
800079e0:	e0 8a 00 0e 	brle	800079fc <_dtoa_r+0x14c>
800079e4:	f8 cc fb ee 	sub	r12,r12,-1042
800079e8:	40 3b       	lddsp	r11,sp[0xc]
800079ea:	ea 08 11 40 	rsub	r8,r5,64
800079ee:	f6 0c 0a 4c 	lsr	r12,r11,r12
800079f2:	ec 08 09 46 	lsl	r6,r6,r8
800079f6:	0c 4c       	or	r12,r6
800079f8:	c0 78       	rjmp	80007a06 <_dtoa_r+0x156>
800079fa:	d7 03       	nop
800079fc:	ea 0c 11 20 	rsub	r12,r5,32
80007a00:	40 3a       	lddsp	r10,sp[0xc]
80007a02:	f4 0c 09 4c 	lsl	r12,r10,r12
80007a06:	fe b0 e8 1e 	rcall	80004a42 <__avr32_u32_to_f64>
80007a0a:	fc 18 fe 10 	movh	r8,0xfe10
80007a0e:	30 19       	mov	r9,1
80007a10:	ea c5 04 33 	sub	r5,r5,1075
80007a14:	f0 0b 00 0b 	add	r11,r8,r11
80007a18:	51 79       	stdsp	sp[0x5c],r9
80007a1a:	30 08       	mov	r8,0
80007a1c:	fc 19 3f f8 	movh	r9,0x3ff8
80007a20:	fe b0 e6 a6 	rcall	8000476c <__avr32_f64_sub>
80007a24:	e0 68 43 61 	mov	r8,17249
80007a28:	ea 18 63 6f 	orh	r8,0x636f
80007a2c:	e0 69 87 a7 	mov	r9,34727
80007a30:	ea 19 3f d2 	orh	r9,0x3fd2
80007a34:	fe b0 e5 b0 	rcall	80004594 <__avr32_f64_mul>
80007a38:	e0 68 c8 b3 	mov	r8,51379
80007a3c:	ea 18 8b 60 	orh	r8,0x8b60
80007a40:	e0 69 8a 28 	mov	r9,35368
80007a44:	ea 19 3f c6 	orh	r9,0x3fc6
80007a48:	fe b0 e7 60 	rcall	80004908 <__avr32_f64_add>
80007a4c:	0a 9c       	mov	r12,r5
80007a4e:	14 90       	mov	r0,r10
80007a50:	16 91       	mov	r1,r11
80007a52:	fe b0 e7 fc 	rcall	80004a4a <__avr32_s32_to_f64>
80007a56:	e0 68 79 fb 	mov	r8,31227
80007a5a:	ea 18 50 9f 	orh	r8,0x509f
80007a5e:	e0 69 44 13 	mov	r9,17427
80007a62:	ea 19 3f d3 	orh	r9,0x3fd3
80007a66:	fe b0 e5 97 	rcall	80004594 <__avr32_f64_mul>
80007a6a:	14 98       	mov	r8,r10
80007a6c:	16 99       	mov	r9,r11
80007a6e:	00 9a       	mov	r10,r0
80007a70:	02 9b       	mov	r11,r1
80007a72:	fe b0 e7 4b 	rcall	80004908 <__avr32_f64_add>
80007a76:	14 90       	mov	r0,r10
80007a78:	16 91       	mov	r1,r11
80007a7a:	fe b0 e7 d1 	rcall	80004a1c <__avr32_f64_to_s32>
80007a7e:	30 08       	mov	r8,0
80007a80:	18 96       	mov	r6,r12
80007a82:	30 09       	mov	r9,0
80007a84:	00 9a       	mov	r10,r0
80007a86:	02 9b       	mov	r11,r1
80007a88:	e0 a0 0f 1f 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007a8c:	c0 c0       	breq	80007aa4 <_dtoa_r+0x1f4>
80007a8e:	0c 9c       	mov	r12,r6
80007a90:	fe b0 e7 dd 	rcall	80004a4a <__avr32_s32_to_f64>
80007a94:	14 98       	mov	r8,r10
80007a96:	16 99       	mov	r9,r11
80007a98:	00 9a       	mov	r10,r0
80007a9a:	02 9b       	mov	r11,r1
80007a9c:	e0 a0 0e ce 	rcall	80009838 <__avr32_f64_cmp_eq>
80007aa0:	f7 b6 00 01 	subeq	r6,1
80007aa4:	59 66       	cp.w	r6,22
80007aa6:	e0 88 00 05 	brls	80007ab0 <_dtoa_r+0x200>
80007aaa:	30 18       	mov	r8,1
80007aac:	51 48       	stdsp	sp[0x50],r8
80007aae:	c1 38       	rjmp	80007ad4 <_dtoa_r+0x224>
80007ab0:	fe c8 ca 04 	sub	r8,pc,-13820
80007ab4:	fa ea 00 3c 	ld.d	r10,sp[60]
80007ab8:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80007abc:	e0 a0 0f 05 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007ac0:	f9 b4 00 00 	moveq	r4,0
80007ac4:	fb f4 0a 14 	st.weq	sp[0x50],r4
80007ac8:	f7 b6 01 01 	subne	r6,1
80007acc:	f9 bc 01 00 	movne	r12,0
80007ad0:	fb fc 1a 14 	st.wne	sp[0x50],r12
80007ad4:	41 90       	lddsp	r0,sp[0x64]
80007ad6:	20 10       	sub	r0,1
80007ad8:	0a 10       	sub	r0,r5
80007ada:	c0 46       	brmi	80007ae2 <_dtoa_r+0x232>
80007adc:	50 40       	stdsp	sp[0x10],r0
80007ade:	30 00       	mov	r0,0
80007ae0:	c0 48       	rjmp	80007ae8 <_dtoa_r+0x238>
80007ae2:	30 0b       	mov	r11,0
80007ae4:	5c 30       	neg	r0
80007ae6:	50 4b       	stdsp	sp[0x10],r11
80007ae8:	ec 02 11 00 	rsub	r2,r6,0
80007aec:	58 06       	cp.w	r6,0
80007aee:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80007af2:	f5 d6 e4 0a 	addge	r10,r10,r6
80007af6:	fb fa 4a 04 	st.wge	sp[0x10],r10
80007afa:	fb f6 4a 11 	st.wge	sp[0x44],r6
80007afe:	f9 b2 04 00 	movge	r2,0
80007b02:	e1 d6 e5 10 	sublt	r0,r0,r6
80007b06:	f9 b9 05 00 	movlt	r9,0
80007b0a:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80007b0e:	40 c8       	lddsp	r8,sp[0x30]
80007b10:	58 98       	cp.w	r8,9
80007b12:	e0 8b 00 20 	brhi	80007b52 <_dtoa_r+0x2a2>
80007b16:	58 58       	cp.w	r8,5
80007b18:	f9 b4 0a 01 	movle	r4,1
80007b1c:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80007b20:	f7 b5 09 04 	subgt	r5,4
80007b24:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80007b28:	f9 b4 09 00 	movgt	r4,0
80007b2c:	40 cc       	lddsp	r12,sp[0x30]
80007b2e:	58 3c       	cp.w	r12,3
80007b30:	c2 d0       	breq	80007b8a <_dtoa_r+0x2da>
80007b32:	e0 89 00 05 	brgt	80007b3c <_dtoa_r+0x28c>
80007b36:	58 2c       	cp.w	r12,2
80007b38:	c1 01       	brne	80007b58 <_dtoa_r+0x2a8>
80007b3a:	c1 88       	rjmp	80007b6a <_dtoa_r+0x2ba>
80007b3c:	40 cb       	lddsp	r11,sp[0x30]
80007b3e:	58 4b       	cp.w	r11,4
80007b40:	c0 60       	breq	80007b4c <_dtoa_r+0x29c>
80007b42:	58 5b       	cp.w	r11,5
80007b44:	c0 a1       	brne	80007b58 <_dtoa_r+0x2a8>
80007b46:	30 1a       	mov	r10,1
80007b48:	50 da       	stdsp	sp[0x34],r10
80007b4a:	c2 28       	rjmp	80007b8e <_dtoa_r+0x2de>
80007b4c:	30 19       	mov	r9,1
80007b4e:	50 d9       	stdsp	sp[0x34],r9
80007b50:	c0 f8       	rjmp	80007b6e <_dtoa_r+0x2be>
80007b52:	30 08       	mov	r8,0
80007b54:	30 14       	mov	r4,1
80007b56:	50 c8       	stdsp	sp[0x30],r8
80007b58:	3f f5       	mov	r5,-1
80007b5a:	30 1c       	mov	r12,1
80007b5c:	30 0b       	mov	r11,0
80007b5e:	50 95       	stdsp	sp[0x24],r5
80007b60:	50 dc       	stdsp	sp[0x34],r12
80007b62:	0a 91       	mov	r1,r5
80007b64:	31 28       	mov	r8,18
80007b66:	50 eb       	stdsp	sp[0x38],r11
80007b68:	c2 08       	rjmp	80007ba8 <_dtoa_r+0x2f8>
80007b6a:	30 0a       	mov	r10,0
80007b6c:	50 da       	stdsp	sp[0x34],r10
80007b6e:	40 e9       	lddsp	r9,sp[0x38]
80007b70:	58 09       	cp.w	r9,0
80007b72:	e0 89 00 07 	brgt	80007b80 <_dtoa_r+0x2d0>
80007b76:	30 18       	mov	r8,1
80007b78:	50 98       	stdsp	sp[0x24],r8
80007b7a:	10 91       	mov	r1,r8
80007b7c:	50 e8       	stdsp	sp[0x38],r8
80007b7e:	c1 58       	rjmp	80007ba8 <_dtoa_r+0x2f8>
80007b80:	40 e5       	lddsp	r5,sp[0x38]
80007b82:	50 95       	stdsp	sp[0x24],r5
80007b84:	0a 91       	mov	r1,r5
80007b86:	0a 98       	mov	r8,r5
80007b88:	c1 08       	rjmp	80007ba8 <_dtoa_r+0x2f8>
80007b8a:	30 0c       	mov	r12,0
80007b8c:	50 dc       	stdsp	sp[0x34],r12
80007b8e:	40 eb       	lddsp	r11,sp[0x38]
80007b90:	ec 0b 00 0b 	add	r11,r6,r11
80007b94:	50 9b       	stdsp	sp[0x24],r11
80007b96:	16 98       	mov	r8,r11
80007b98:	2f f8       	sub	r8,-1
80007b9a:	58 08       	cp.w	r8,0
80007b9c:	e0 89 00 05 	brgt	80007ba6 <_dtoa_r+0x2f6>
80007ba0:	10 91       	mov	r1,r8
80007ba2:	30 18       	mov	r8,1
80007ba4:	c0 28       	rjmp	80007ba8 <_dtoa_r+0x2f8>
80007ba6:	10 91       	mov	r1,r8
80007ba8:	30 09       	mov	r9,0
80007baa:	6e 9a       	ld.w	r10,r7[0x24]
80007bac:	95 19       	st.w	r10[0x4],r9
80007bae:	30 49       	mov	r9,4
80007bb0:	c0 68       	rjmp	80007bbc <_dtoa_r+0x30c>
80007bb2:	d7 03       	nop
80007bb4:	6a 1a       	ld.w	r10,r5[0x4]
80007bb6:	a1 79       	lsl	r9,0x1
80007bb8:	2f fa       	sub	r10,-1
80007bba:	8b 1a       	st.w	r5[0x4],r10
80007bbc:	6e 95       	ld.w	r5,r7[0x24]
80007bbe:	f2 ca ff ec 	sub	r10,r9,-20
80007bc2:	10 3a       	cp.w	r10,r8
80007bc4:	fe 98 ff f8 	brls	80007bb4 <_dtoa_r+0x304>
80007bc8:	6a 1b       	ld.w	r11,r5[0x4]
80007bca:	0e 9c       	mov	r12,r7
80007bcc:	e0 a0 09 40 	rcall	80008e4c <_Balloc>
80007bd0:	58 e1       	cp.w	r1,14
80007bd2:	5f 88       	srls	r8
80007bd4:	8b 0c       	st.w	r5[0x0],r12
80007bd6:	f1 e4 00 04 	and	r4,r8,r4
80007bda:	6e 98       	ld.w	r8,r7[0x24]
80007bdc:	70 08       	ld.w	r8,r8[0x0]
80007bde:	50 88       	stdsp	sp[0x20],r8
80007be0:	e0 80 01 82 	breq	80007ee4 <_dtoa_r+0x634>
80007be4:	58 06       	cp.w	r6,0
80007be6:	e0 8a 00 43 	brle	80007c6c <_dtoa_r+0x3bc>
80007bea:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80007bee:	fe c8 cb 42 	sub	r8,pc,-13502
80007bf2:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80007bf6:	fa e5 00 18 	st.d	sp[24],r4
80007bfa:	ec 04 14 04 	asr	r4,r6,0x4
80007bfe:	ed b4 00 04 	bld	r4,0x4
80007c02:	c0 30       	breq	80007c08 <_dtoa_r+0x358>
80007c04:	30 25       	mov	r5,2
80007c06:	c1 08       	rjmp	80007c26 <_dtoa_r+0x376>
80007c08:	fe c8 ca 94 	sub	r8,pc,-13676
80007c0c:	f0 e8 00 20 	ld.d	r8,r8[32]
80007c10:	fa ea 00 3c 	ld.d	r10,sp[60]
80007c14:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80007c18:	e0 a0 0e 8c 	rcall	80009930 <__avr32_f64_div>
80007c1c:	30 35       	mov	r5,3
80007c1e:	14 98       	mov	r8,r10
80007c20:	16 99       	mov	r9,r11
80007c22:	fa e9 00 08 	st.d	sp[8],r8
80007c26:	fe cc ca b2 	sub	r12,pc,-13646
80007c2a:	50 a3       	stdsp	sp[0x28],r3
80007c2c:	0c 93       	mov	r3,r6
80007c2e:	18 96       	mov	r6,r12
80007c30:	c0 f8       	rjmp	80007c4e <_dtoa_r+0x39e>
80007c32:	fa ea 00 18 	ld.d	r10,sp[24]
80007c36:	ed b4 00 00 	bld	r4,0x0
80007c3a:	c0 81       	brne	80007c4a <_dtoa_r+0x39a>
80007c3c:	ec e8 00 00 	ld.d	r8,r6[0]
80007c40:	2f f5       	sub	r5,-1
80007c42:	fe b0 e4 a9 	rcall	80004594 <__avr32_f64_mul>
80007c46:	fa eb 00 18 	st.d	sp[24],r10
80007c4a:	a1 54       	asr	r4,0x1
80007c4c:	2f 86       	sub	r6,-8
80007c4e:	58 04       	cp.w	r4,0
80007c50:	cf 11       	brne	80007c32 <_dtoa_r+0x382>
80007c52:	fa e8 00 18 	ld.d	r8,sp[24]
80007c56:	fa ea 00 08 	ld.d	r10,sp[8]
80007c5a:	06 96       	mov	r6,r3
80007c5c:	e0 a0 0e 6a 	rcall	80009930 <__avr32_f64_div>
80007c60:	40 a3       	lddsp	r3,sp[0x28]
80007c62:	14 98       	mov	r8,r10
80007c64:	16 99       	mov	r9,r11
80007c66:	fa e9 00 08 	st.d	sp[8],r8
80007c6a:	c2 f8       	rjmp	80007cc8 <_dtoa_r+0x418>
80007c6c:	ec 08 11 00 	rsub	r8,r6,0
80007c70:	c0 31       	brne	80007c76 <_dtoa_r+0x3c6>
80007c72:	30 25       	mov	r5,2
80007c74:	c2 a8       	rjmp	80007cc8 <_dtoa_r+0x418>
80007c76:	fe cc cb 02 	sub	r12,pc,-13566
80007c7a:	f0 04 14 04 	asr	r4,r8,0x4
80007c7e:	50 1c       	stdsp	sp[0x4],r12
80007c80:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80007c84:	fe c9 cb d8 	sub	r9,pc,-13352
80007c88:	fa ea 00 3c 	ld.d	r10,sp[60]
80007c8c:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80007c90:	fe b0 e4 82 	rcall	80004594 <__avr32_f64_mul>
80007c94:	40 1c       	lddsp	r12,sp[0x4]
80007c96:	50 63       	stdsp	sp[0x18],r3
80007c98:	30 25       	mov	r5,2
80007c9a:	0c 93       	mov	r3,r6
80007c9c:	fa eb 00 08 	st.d	sp[8],r10
80007ca0:	18 96       	mov	r6,r12
80007ca2:	c0 f8       	rjmp	80007cc0 <_dtoa_r+0x410>
80007ca4:	fa ea 00 08 	ld.d	r10,sp[8]
80007ca8:	ed b4 00 00 	bld	r4,0x0
80007cac:	c0 81       	brne	80007cbc <_dtoa_r+0x40c>
80007cae:	ec e8 00 00 	ld.d	r8,r6[0]
80007cb2:	2f f5       	sub	r5,-1
80007cb4:	fe b0 e4 70 	rcall	80004594 <__avr32_f64_mul>
80007cb8:	fa eb 00 08 	st.d	sp[8],r10
80007cbc:	a1 54       	asr	r4,0x1
80007cbe:	2f 86       	sub	r6,-8
80007cc0:	58 04       	cp.w	r4,0
80007cc2:	cf 11       	brne	80007ca4 <_dtoa_r+0x3f4>
80007cc4:	06 96       	mov	r6,r3
80007cc6:	40 63       	lddsp	r3,sp[0x18]
80007cc8:	41 4a       	lddsp	r10,sp[0x50]
80007cca:	58 0a       	cp.w	r10,0
80007ccc:	c2 a0       	breq	80007d20 <_dtoa_r+0x470>
80007cce:	fa e8 00 08 	ld.d	r8,sp[8]
80007cd2:	58 01       	cp.w	r1,0
80007cd4:	5f 94       	srgt	r4
80007cd6:	fa e9 00 18 	st.d	sp[24],r8
80007cda:	30 08       	mov	r8,0
80007cdc:	fc 19 3f f0 	movh	r9,0x3ff0
80007ce0:	fa ea 00 18 	ld.d	r10,sp[24]
80007ce4:	e0 a0 0d f1 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007ce8:	f9 bc 00 00 	moveq	r12,0
80007cec:	f9 bc 01 01 	movne	r12,1
80007cf0:	e9 ec 00 0c 	and	r12,r4,r12
80007cf4:	c1 60       	breq	80007d20 <_dtoa_r+0x470>
80007cf6:	40 98       	lddsp	r8,sp[0x24]
80007cf8:	58 08       	cp.w	r8,0
80007cfa:	e0 8a 00 f1 	brle	80007edc <_dtoa_r+0x62c>
80007cfe:	30 08       	mov	r8,0
80007d00:	fc 19 40 24 	movh	r9,0x4024
80007d04:	ec c4 00 01 	sub	r4,r6,1
80007d08:	fa ea 00 18 	ld.d	r10,sp[24]
80007d0c:	2f f5       	sub	r5,-1
80007d0e:	50 64       	stdsp	sp[0x18],r4
80007d10:	fe b0 e4 42 	rcall	80004594 <__avr32_f64_mul>
80007d14:	40 94       	lddsp	r4,sp[0x24]
80007d16:	14 98       	mov	r8,r10
80007d18:	16 99       	mov	r9,r11
80007d1a:	fa e9 00 08 	st.d	sp[8],r8
80007d1e:	c0 38       	rjmp	80007d24 <_dtoa_r+0x474>
80007d20:	50 66       	stdsp	sp[0x18],r6
80007d22:	02 94       	mov	r4,r1
80007d24:	0a 9c       	mov	r12,r5
80007d26:	fe b0 e6 92 	rcall	80004a4a <__avr32_s32_to_f64>
80007d2a:	fa e8 00 08 	ld.d	r8,sp[8]
80007d2e:	fe b0 e4 33 	rcall	80004594 <__avr32_f64_mul>
80007d32:	30 08       	mov	r8,0
80007d34:	fc 19 40 1c 	movh	r9,0x401c
80007d38:	fe b0 e5 e8 	rcall	80004908 <__avr32_f64_add>
80007d3c:	14 98       	mov	r8,r10
80007d3e:	16 99       	mov	r9,r11
80007d40:	fa e9 00 28 	st.d	sp[40],r8
80007d44:	fc 18 fc c0 	movh	r8,0xfcc0
80007d48:	40 a5       	lddsp	r5,sp[0x28]
80007d4a:	10 05       	add	r5,r8
80007d4c:	50 a5       	stdsp	sp[0x28],r5
80007d4e:	58 04       	cp.w	r4,0
80007d50:	c2 11       	brne	80007d92 <_dtoa_r+0x4e2>
80007d52:	fa ea 00 08 	ld.d	r10,sp[8]
80007d56:	30 08       	mov	r8,0
80007d58:	fc 19 40 14 	movh	r9,0x4014
80007d5c:	fe b0 e5 08 	rcall	8000476c <__avr32_f64_sub>
80007d60:	40 bc       	lddsp	r12,sp[0x2c]
80007d62:	fa eb 00 08 	st.d	sp[8],r10
80007d66:	14 98       	mov	r8,r10
80007d68:	16 99       	mov	r9,r11
80007d6a:	18 9a       	mov	r10,r12
80007d6c:	0a 9b       	mov	r11,r5
80007d6e:	e0 a0 0d ac 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007d72:	e0 81 02 54 	brne	8000821a <_dtoa_r+0x96a>
80007d76:	0a 98       	mov	r8,r5
80007d78:	40 b9       	lddsp	r9,sp[0x2c]
80007d7a:	ee 18 80 00 	eorh	r8,0x8000
80007d7e:	fa ea 00 08 	ld.d	r10,sp[8]
80007d82:	10 95       	mov	r5,r8
80007d84:	12 98       	mov	r8,r9
80007d86:	0a 99       	mov	r9,r5
80007d88:	e0 a0 0d 9f 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007d8c:	e0 81 02 3e 	brne	80008208 <_dtoa_r+0x958>
80007d90:	ca 68       	rjmp	80007edc <_dtoa_r+0x62c>
80007d92:	fe c9 cc e6 	sub	r9,pc,-13082
80007d96:	e8 c8 00 01 	sub	r8,r4,1
80007d9a:	40 d5       	lddsp	r5,sp[0x34]
80007d9c:	58 05       	cp.w	r5,0
80007d9e:	c4 f0       	breq	80007e3c <_dtoa_r+0x58c>
80007da0:	30 0c       	mov	r12,0
80007da2:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80007da6:	51 3c       	stdsp	sp[0x4c],r12
80007da8:	30 0a       	mov	r10,0
80007daa:	fc 1b 3f e0 	movh	r11,0x3fe0
80007dae:	e0 a0 0d c1 	rcall	80009930 <__avr32_f64_div>
80007db2:	fa e8 00 28 	ld.d	r8,sp[40]
80007db6:	40 85       	lddsp	r5,sp[0x20]
80007db8:	fe b0 e4 da 	rcall	8000476c <__avr32_f64_sub>
80007dbc:	fa eb 00 28 	st.d	sp[40],r10
80007dc0:	fa ea 00 08 	ld.d	r10,sp[8]
80007dc4:	fe b0 e6 2c 	rcall	80004a1c <__avr32_f64_to_s32>
80007dc8:	51 6c       	stdsp	sp[0x58],r12
80007dca:	fe b0 e6 40 	rcall	80004a4a <__avr32_s32_to_f64>
80007dce:	14 98       	mov	r8,r10
80007dd0:	16 99       	mov	r9,r11
80007dd2:	fa ea 00 08 	ld.d	r10,sp[8]
80007dd6:	fe b0 e4 cb 	rcall	8000476c <__avr32_f64_sub>
80007dda:	fa eb 00 08 	st.d	sp[8],r10
80007dde:	41 68       	lddsp	r8,sp[0x58]
80007de0:	2d 08       	sub	r8,-48
80007de2:	0a c8       	st.b	r5++,r8
80007de4:	41 39       	lddsp	r9,sp[0x4c]
80007de6:	2f f9       	sub	r9,-1
80007de8:	51 39       	stdsp	sp[0x4c],r9
80007dea:	fa e8 00 28 	ld.d	r8,sp[40]
80007dee:	e0 a0 0d 6c 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007df2:	e0 81 03 39 	brne	80008464 <_dtoa_r+0xbb4>
80007df6:	fa e8 00 08 	ld.d	r8,sp[8]
80007dfa:	30 0a       	mov	r10,0
80007dfc:	fc 1b 3f f0 	movh	r11,0x3ff0
80007e00:	fe b0 e4 b6 	rcall	8000476c <__avr32_f64_sub>
80007e04:	fa e8 00 28 	ld.d	r8,sp[40]
80007e08:	e0 a0 0d 5f 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007e0c:	fa ea 00 28 	ld.d	r10,sp[40]
80007e10:	30 08       	mov	r8,0
80007e12:	fc 19 40 24 	movh	r9,0x4024
80007e16:	e0 81 00 da 	brne	80007fca <_dtoa_r+0x71a>
80007e1a:	41 3c       	lddsp	r12,sp[0x4c]
80007e1c:	08 3c       	cp.w	r12,r4
80007e1e:	c5 f4       	brge	80007edc <_dtoa_r+0x62c>
80007e20:	fe b0 e3 ba 	rcall	80004594 <__avr32_f64_mul>
80007e24:	30 08       	mov	r8,0
80007e26:	fa eb 00 28 	st.d	sp[40],r10
80007e2a:	fc 19 40 24 	movh	r9,0x4024
80007e2e:	fa ea 00 08 	ld.d	r10,sp[8]
80007e32:	fe b0 e3 b1 	rcall	80004594 <__avr32_f64_mul>
80007e36:	fa eb 00 08 	st.d	sp[8],r10
80007e3a:	cc 3b       	rjmp	80007dc0 <_dtoa_r+0x510>
80007e3c:	40 85       	lddsp	r5,sp[0x20]
80007e3e:	08 05       	add	r5,r4
80007e40:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80007e44:	51 35       	stdsp	sp[0x4c],r5
80007e46:	fa e8 00 28 	ld.d	r8,sp[40]
80007e4a:	40 85       	lddsp	r5,sp[0x20]
80007e4c:	fe b0 e3 a4 	rcall	80004594 <__avr32_f64_mul>
80007e50:	fa eb 00 28 	st.d	sp[40],r10
80007e54:	fa ea 00 08 	ld.d	r10,sp[8]
80007e58:	fe b0 e5 e2 	rcall	80004a1c <__avr32_f64_to_s32>
80007e5c:	51 6c       	stdsp	sp[0x58],r12
80007e5e:	fe b0 e5 f6 	rcall	80004a4a <__avr32_s32_to_f64>
80007e62:	14 98       	mov	r8,r10
80007e64:	16 99       	mov	r9,r11
80007e66:	fa ea 00 08 	ld.d	r10,sp[8]
80007e6a:	fe b0 e4 81 	rcall	8000476c <__avr32_f64_sub>
80007e6e:	fa eb 00 08 	st.d	sp[8],r10
80007e72:	41 68       	lddsp	r8,sp[0x58]
80007e74:	2d 08       	sub	r8,-48
80007e76:	0a c8       	st.b	r5++,r8
80007e78:	41 3c       	lddsp	r12,sp[0x4c]
80007e7a:	18 35       	cp.w	r5,r12
80007e7c:	c2 81       	brne	80007ecc <_dtoa_r+0x61c>
80007e7e:	30 08       	mov	r8,0
80007e80:	fc 19 3f e0 	movh	r9,0x3fe0
80007e84:	fa ea 00 28 	ld.d	r10,sp[40]
80007e88:	fe b0 e5 40 	rcall	80004908 <__avr32_f64_add>
80007e8c:	40 85       	lddsp	r5,sp[0x20]
80007e8e:	fa e8 00 08 	ld.d	r8,sp[8]
80007e92:	08 05       	add	r5,r4
80007e94:	e0 a0 0d 19 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007e98:	e0 81 00 99 	brne	80007fca <_dtoa_r+0x71a>
80007e9c:	fa e8 00 28 	ld.d	r8,sp[40]
80007ea0:	30 0a       	mov	r10,0
80007ea2:	fc 1b 3f e0 	movh	r11,0x3fe0
80007ea6:	fe b0 e4 63 	rcall	8000476c <__avr32_f64_sub>
80007eaa:	14 98       	mov	r8,r10
80007eac:	16 99       	mov	r9,r11
80007eae:	fa ea 00 08 	ld.d	r10,sp[8]
80007eb2:	e0 a0 0d 0a 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007eb6:	c1 30       	breq	80007edc <_dtoa_r+0x62c>
80007eb8:	33 09       	mov	r9,48
80007eba:	0a 98       	mov	r8,r5
80007ebc:	11 7a       	ld.ub	r10,--r8
80007ebe:	f2 0a 18 00 	cp.b	r10,r9
80007ec2:	e0 81 02 d1 	brne	80008464 <_dtoa_r+0xbb4>
80007ec6:	10 95       	mov	r5,r8
80007ec8:	cf 9b       	rjmp	80007eba <_dtoa_r+0x60a>
80007eca:	d7 03       	nop
80007ecc:	30 08       	mov	r8,0
80007ece:	fc 19 40 24 	movh	r9,0x4024
80007ed2:	fe b0 e3 61 	rcall	80004594 <__avr32_f64_mul>
80007ed6:	fa eb 00 08 	st.d	sp[8],r10
80007eda:	cb db       	rjmp	80007e54 <_dtoa_r+0x5a4>
80007edc:	fa ea 00 3c 	ld.d	r10,sp[60]
80007ee0:	fa eb 00 08 	st.d	sp[8],r10
80007ee4:	58 e6       	cp.w	r6,14
80007ee6:	5f ab       	srle	r11
80007ee8:	41 8a       	lddsp	r10,sp[0x60]
80007eea:	30 08       	mov	r8,0
80007eec:	f4 09 11 ff 	rsub	r9,r10,-1
80007ef0:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80007ef4:	f0 09 18 00 	cp.b	r9,r8
80007ef8:	e0 80 00 82 	breq	80007ffc <_dtoa_r+0x74c>
80007efc:	40 ea       	lddsp	r10,sp[0x38]
80007efe:	58 01       	cp.w	r1,0
80007f00:	5f a9       	srle	r9
80007f02:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80007f06:	fe ca ce 5a 	sub	r10,pc,-12710
80007f0a:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80007f0e:	fa e5 00 10 	st.d	sp[16],r4
80007f12:	f0 09 18 00 	cp.b	r9,r8
80007f16:	c1 40       	breq	80007f3e <_dtoa_r+0x68e>
80007f18:	58 01       	cp.w	r1,0
80007f1a:	e0 81 01 77 	brne	80008208 <_dtoa_r+0x958>
80007f1e:	30 08       	mov	r8,0
80007f20:	fc 19 40 14 	movh	r9,0x4014
80007f24:	08 9a       	mov	r10,r4
80007f26:	0a 9b       	mov	r11,r5
80007f28:	fe b0 e3 36 	rcall	80004594 <__avr32_f64_mul>
80007f2c:	fa e8 00 08 	ld.d	r8,sp[8]
80007f30:	e0 a0 0c 97 	rcall	8000985e <__avr32_f64_cmp_ge>
80007f34:	e0 81 01 6a 	brne	80008208 <_dtoa_r+0x958>
80007f38:	02 92       	mov	r2,r1
80007f3a:	e0 8f 01 72 	bral	8000821e <_dtoa_r+0x96e>
80007f3e:	40 85       	lddsp	r5,sp[0x20]
80007f40:	30 14       	mov	r4,1
80007f42:	fa e8 00 10 	ld.d	r8,sp[16]
80007f46:	fa ea 00 08 	ld.d	r10,sp[8]
80007f4a:	e0 a0 0c f3 	rcall	80009930 <__avr32_f64_div>
80007f4e:	fe b0 e5 67 	rcall	80004a1c <__avr32_f64_to_s32>
80007f52:	18 92       	mov	r2,r12
80007f54:	fe b0 e5 7b 	rcall	80004a4a <__avr32_s32_to_f64>
80007f58:	fa e8 00 10 	ld.d	r8,sp[16]
80007f5c:	fe b0 e3 1c 	rcall	80004594 <__avr32_f64_mul>
80007f60:	14 98       	mov	r8,r10
80007f62:	16 99       	mov	r9,r11
80007f64:	fa ea 00 08 	ld.d	r10,sp[8]
80007f68:	fe b0 e4 02 	rcall	8000476c <__avr32_f64_sub>
80007f6c:	fa eb 00 08 	st.d	sp[8],r10
80007f70:	e4 c8 ff d0 	sub	r8,r2,-48
80007f74:	0a c8       	st.b	r5++,r8
80007f76:	fc 19 40 24 	movh	r9,0x4024
80007f7a:	30 08       	mov	r8,0
80007f7c:	02 34       	cp.w	r4,r1
80007f7e:	c3 31       	brne	80007fe4 <_dtoa_r+0x734>
80007f80:	fa e8 00 08 	ld.d	r8,sp[8]
80007f84:	fe b0 e4 c2 	rcall	80004908 <__avr32_f64_add>
80007f88:	16 91       	mov	r1,r11
80007f8a:	14 90       	mov	r0,r10
80007f8c:	14 98       	mov	r8,r10
80007f8e:	02 99       	mov	r9,r1
80007f90:	fa ea 00 10 	ld.d	r10,sp[16]
80007f94:	e0 a0 0c 99 	rcall	800098c6 <__avr32_f64_cmp_lt>
80007f98:	c1 a1       	brne	80007fcc <_dtoa_r+0x71c>
80007f9a:	fa e8 00 10 	ld.d	r8,sp[16]
80007f9e:	00 9a       	mov	r10,r0
80007fa0:	02 9b       	mov	r11,r1
80007fa2:	e0 a0 0c 4b 	rcall	80009838 <__avr32_f64_cmp_eq>
80007fa6:	e0 80 02 5e 	breq	80008462 <_dtoa_r+0xbb2>
80007faa:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80007fae:	c0 f1       	brne	80007fcc <_dtoa_r+0x71c>
80007fb0:	e0 8f 02 59 	bral	80008462 <_dtoa_r+0xbb2>
80007fb4:	40 8a       	lddsp	r10,sp[0x20]
80007fb6:	14 38       	cp.w	r8,r10
80007fb8:	c0 30       	breq	80007fbe <_dtoa_r+0x70e>
80007fba:	10 95       	mov	r5,r8
80007fbc:	c0 98       	rjmp	80007fce <_dtoa_r+0x71e>
80007fbe:	33 08       	mov	r8,48
80007fc0:	40 89       	lddsp	r9,sp[0x20]
80007fc2:	2f f6       	sub	r6,-1
80007fc4:	b2 88       	st.b	r9[0x0],r8
80007fc6:	40 88       	lddsp	r8,sp[0x20]
80007fc8:	c0 88       	rjmp	80007fd8 <_dtoa_r+0x728>
80007fca:	40 66       	lddsp	r6,sp[0x18]
80007fcc:	33 99       	mov	r9,57
80007fce:	0a 98       	mov	r8,r5
80007fd0:	11 7a       	ld.ub	r10,--r8
80007fd2:	f2 0a 18 00 	cp.b	r10,r9
80007fd6:	ce f0       	breq	80007fb4 <_dtoa_r+0x704>
80007fd8:	50 66       	stdsp	sp[0x18],r6
80007fda:	11 89       	ld.ub	r9,r8[0x0]
80007fdc:	2f f9       	sub	r9,-1
80007fde:	b0 89       	st.b	r8[0x0],r9
80007fe0:	e0 8f 02 42 	bral	80008464 <_dtoa_r+0xbb4>
80007fe4:	fe b0 e2 d8 	rcall	80004594 <__avr32_f64_mul>
80007fe8:	2f f4       	sub	r4,-1
80007fea:	fa eb 00 08 	st.d	sp[8],r10
80007fee:	30 08       	mov	r8,0
80007ff0:	30 09       	mov	r9,0
80007ff2:	e0 a0 0c 23 	rcall	80009838 <__avr32_f64_cmp_eq>
80007ff6:	ca 60       	breq	80007f42 <_dtoa_r+0x692>
80007ff8:	e0 8f 02 35 	bral	80008462 <_dtoa_r+0xbb2>
80007ffc:	40 d8       	lddsp	r8,sp[0x34]
80007ffe:	58 08       	cp.w	r8,0
80008000:	c0 51       	brne	8000800a <_dtoa_r+0x75a>
80008002:	04 98       	mov	r8,r2
80008004:	00 95       	mov	r5,r0
80008006:	40 d4       	lddsp	r4,sp[0x34]
80008008:	c3 78       	rjmp	80008076 <_dtoa_r+0x7c6>
8000800a:	40 c5       	lddsp	r5,sp[0x30]
8000800c:	58 15       	cp.w	r5,1
8000800e:	e0 89 00 0f 	brgt	8000802c <_dtoa_r+0x77c>
80008012:	41 74       	lddsp	r4,sp[0x5c]
80008014:	58 04       	cp.w	r4,0
80008016:	c0 40       	breq	8000801e <_dtoa_r+0x76e>
80008018:	f4 c9 fb cd 	sub	r9,r10,-1075
8000801c:	c0 48       	rjmp	80008024 <_dtoa_r+0x774>
8000801e:	41 99       	lddsp	r9,sp[0x64]
80008020:	f2 09 11 36 	rsub	r9,r9,54
80008024:	04 98       	mov	r8,r2
80008026:	00 95       	mov	r5,r0
80008028:	c1 c8       	rjmp	80008060 <_dtoa_r+0x7b0>
8000802a:	d7 03       	nop
8000802c:	e2 c8 00 01 	sub	r8,r1,1
80008030:	58 01       	cp.w	r1,0
80008032:	e0 05 17 40 	movge	r5,r0
80008036:	e2 09 17 40 	movge	r9,r1
8000803a:	e1 d1 e5 15 	sublt	r5,r0,r1
8000803e:	f9 b9 05 00 	movlt	r9,0
80008042:	10 32       	cp.w	r2,r8
80008044:	e5 d8 e4 18 	subge	r8,r2,r8
80008048:	f1 d2 e5 18 	sublt	r8,r8,r2
8000804c:	e5 d8 e5 02 	addlt	r2,r2,r8
80008050:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80008054:	f9 d8 e5 0c 	addlt	r12,r12,r8
80008058:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000805c:	f9 b8 05 00 	movlt	r8,0
80008060:	40 4b       	lddsp	r11,sp[0x10]
80008062:	12 0b       	add	r11,r9
80008064:	50 08       	stdsp	sp[0x0],r8
80008066:	50 4b       	stdsp	sp[0x10],r11
80008068:	12 00       	add	r0,r9
8000806a:	30 1b       	mov	r11,1
8000806c:	0e 9c       	mov	r12,r7
8000806e:	e0 a0 08 a3 	rcall	800091b4 <__i2b>
80008072:	40 08       	lddsp	r8,sp[0x0]
80008074:	18 94       	mov	r4,r12
80008076:	40 4a       	lddsp	r10,sp[0x10]
80008078:	58 05       	cp.w	r5,0
8000807a:	5f 99       	srgt	r9
8000807c:	58 0a       	cp.w	r10,0
8000807e:	5f 9a       	srgt	r10
80008080:	f5 e9 00 09 	and	r9,r10,r9
80008084:	c0 80       	breq	80008094 <_dtoa_r+0x7e4>
80008086:	40 4c       	lddsp	r12,sp[0x10]
80008088:	f8 05 0d 49 	min	r9,r12,r5
8000808c:	12 1c       	sub	r12,r9
8000808e:	12 10       	sub	r0,r9
80008090:	50 4c       	stdsp	sp[0x10],r12
80008092:	12 15       	sub	r5,r9
80008094:	58 02       	cp.w	r2,0
80008096:	e0 8a 00 27 	brle	800080e4 <_dtoa_r+0x834>
8000809a:	40 db       	lddsp	r11,sp[0x34]
8000809c:	58 0b       	cp.w	r11,0
8000809e:	c1 d0       	breq	800080d8 <_dtoa_r+0x828>
800080a0:	58 08       	cp.w	r8,0
800080a2:	e0 8a 00 17 	brle	800080d0 <_dtoa_r+0x820>
800080a6:	10 9a       	mov	r10,r8
800080a8:	50 08       	stdsp	sp[0x0],r8
800080aa:	08 9b       	mov	r11,r4
800080ac:	0e 9c       	mov	r12,r7
800080ae:	e0 a0 08 c9 	rcall	80009240 <__pow5mult>
800080b2:	06 9a       	mov	r10,r3
800080b4:	18 9b       	mov	r11,r12
800080b6:	18 94       	mov	r4,r12
800080b8:	0e 9c       	mov	r12,r7
800080ba:	e0 a0 07 fd 	rcall	800090b4 <__multiply>
800080be:	18 99       	mov	r9,r12
800080c0:	06 9b       	mov	r11,r3
800080c2:	50 19       	stdsp	sp[0x4],r9
800080c4:	0e 9c       	mov	r12,r7
800080c6:	e0 a0 06 a9 	rcall	80008e18 <_Bfree>
800080ca:	40 19       	lddsp	r9,sp[0x4]
800080cc:	40 08       	lddsp	r8,sp[0x0]
800080ce:	12 93       	mov	r3,r9
800080d0:	e4 08 01 0a 	sub	r10,r2,r8
800080d4:	c0 80       	breq	800080e4 <_dtoa_r+0x834>
800080d6:	c0 28       	rjmp	800080da <_dtoa_r+0x82a>
800080d8:	04 9a       	mov	r10,r2
800080da:	06 9b       	mov	r11,r3
800080dc:	0e 9c       	mov	r12,r7
800080de:	e0 a0 08 b1 	rcall	80009240 <__pow5mult>
800080e2:	18 93       	mov	r3,r12
800080e4:	30 1b       	mov	r11,1
800080e6:	0e 9c       	mov	r12,r7
800080e8:	e0 a0 08 66 	rcall	800091b4 <__i2b>
800080ec:	41 1a       	lddsp	r10,sp[0x44]
800080ee:	18 92       	mov	r2,r12
800080f0:	58 0a       	cp.w	r10,0
800080f2:	e0 8a 00 07 	brle	80008100 <_dtoa_r+0x850>
800080f6:	18 9b       	mov	r11,r12
800080f8:	0e 9c       	mov	r12,r7
800080fa:	e0 a0 08 a3 	rcall	80009240 <__pow5mult>
800080fe:	18 92       	mov	r2,r12
80008100:	40 c9       	lddsp	r9,sp[0x30]
80008102:	58 19       	cp.w	r9,1
80008104:	e0 89 00 14 	brgt	8000812c <_dtoa_r+0x87c>
80008108:	40 38       	lddsp	r8,sp[0xc]
8000810a:	58 08       	cp.w	r8,0
8000810c:	c1 01       	brne	8000812c <_dtoa_r+0x87c>
8000810e:	40 29       	lddsp	r9,sp[0x8]
80008110:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80008114:	c0 c1       	brne	8000812c <_dtoa_r+0x87c>
80008116:	12 98       	mov	r8,r9
80008118:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000811c:	c0 80       	breq	8000812c <_dtoa_r+0x87c>
8000811e:	40 4c       	lddsp	r12,sp[0x10]
80008120:	30 1b       	mov	r11,1
80008122:	2f fc       	sub	r12,-1
80008124:	2f f0       	sub	r0,-1
80008126:	50 4c       	stdsp	sp[0x10],r12
80008128:	50 6b       	stdsp	sp[0x18],r11
8000812a:	c0 38       	rjmp	80008130 <_dtoa_r+0x880>
8000812c:	30 0a       	mov	r10,0
8000812e:	50 6a       	stdsp	sp[0x18],r10
80008130:	41 19       	lddsp	r9,sp[0x44]
80008132:	58 09       	cp.w	r9,0
80008134:	c0 31       	brne	8000813a <_dtoa_r+0x88a>
80008136:	30 1c       	mov	r12,1
80008138:	c0 98       	rjmp	8000814a <_dtoa_r+0x89a>
8000813a:	64 48       	ld.w	r8,r2[0x10]
8000813c:	2f c8       	sub	r8,-4
8000813e:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80008142:	e0 a0 05 db 	rcall	80008cf8 <__hi0bits>
80008146:	f8 0c 11 20 	rsub	r12,r12,32
8000814a:	40 4b       	lddsp	r11,sp[0x10]
8000814c:	f8 0b 00 08 	add	r8,r12,r11
80008150:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80008154:	c0 c0       	breq	8000816c <_dtoa_r+0x8bc>
80008156:	f0 08 11 20 	rsub	r8,r8,32
8000815a:	58 48       	cp.w	r8,4
8000815c:	e0 8a 00 06 	brle	80008168 <_dtoa_r+0x8b8>
80008160:	20 48       	sub	r8,4
80008162:	10 0b       	add	r11,r8
80008164:	50 4b       	stdsp	sp[0x10],r11
80008166:	c0 78       	rjmp	80008174 <_dtoa_r+0x8c4>
80008168:	58 48       	cp.w	r8,4
8000816a:	c0 70       	breq	80008178 <_dtoa_r+0x8c8>
8000816c:	40 4a       	lddsp	r10,sp[0x10]
8000816e:	2e 48       	sub	r8,-28
80008170:	10 0a       	add	r10,r8
80008172:	50 4a       	stdsp	sp[0x10],r10
80008174:	10 00       	add	r0,r8
80008176:	10 05       	add	r5,r8
80008178:	58 00       	cp.w	r0,0
8000817a:	e0 8a 00 08 	brle	8000818a <_dtoa_r+0x8da>
8000817e:	06 9b       	mov	r11,r3
80008180:	00 9a       	mov	r10,r0
80008182:	0e 9c       	mov	r12,r7
80008184:	e0 a0 07 54 	rcall	8000902c <__lshift>
80008188:	18 93       	mov	r3,r12
8000818a:	40 49       	lddsp	r9,sp[0x10]
8000818c:	58 09       	cp.w	r9,0
8000818e:	e0 8a 00 08 	brle	8000819e <_dtoa_r+0x8ee>
80008192:	04 9b       	mov	r11,r2
80008194:	12 9a       	mov	r10,r9
80008196:	0e 9c       	mov	r12,r7
80008198:	e0 a0 07 4a 	rcall	8000902c <__lshift>
8000819c:	18 92       	mov	r2,r12
8000819e:	41 48       	lddsp	r8,sp[0x50]
800081a0:	58 08       	cp.w	r8,0
800081a2:	c1 b0       	breq	800081d8 <_dtoa_r+0x928>
800081a4:	04 9b       	mov	r11,r2
800081a6:	06 9c       	mov	r12,r3
800081a8:	e0 a0 06 1f 	rcall	80008de6 <__mcmp>
800081ac:	c1 64       	brge	800081d8 <_dtoa_r+0x928>
800081ae:	06 9b       	mov	r11,r3
800081b0:	30 09       	mov	r9,0
800081b2:	30 aa       	mov	r10,10
800081b4:	0e 9c       	mov	r12,r7
800081b6:	e0 a0 08 07 	rcall	800091c4 <__multadd>
800081ba:	20 16       	sub	r6,1
800081bc:	18 93       	mov	r3,r12
800081be:	40 dc       	lddsp	r12,sp[0x34]
800081c0:	58 0c       	cp.w	r12,0
800081c2:	c0 31       	brne	800081c8 <_dtoa_r+0x918>
800081c4:	40 91       	lddsp	r1,sp[0x24]
800081c6:	c0 98       	rjmp	800081d8 <_dtoa_r+0x928>
800081c8:	08 9b       	mov	r11,r4
800081ca:	40 91       	lddsp	r1,sp[0x24]
800081cc:	30 09       	mov	r9,0
800081ce:	30 aa       	mov	r10,10
800081d0:	0e 9c       	mov	r12,r7
800081d2:	e0 a0 07 f9 	rcall	800091c4 <__multadd>
800081d6:	18 94       	mov	r4,r12
800081d8:	58 01       	cp.w	r1,0
800081da:	5f a9       	srle	r9
800081dc:	40 cb       	lddsp	r11,sp[0x30]
800081de:	58 2b       	cp.w	r11,2
800081e0:	5f 98       	srgt	r8
800081e2:	f3 e8 00 08 	and	r8,r9,r8
800081e6:	c2 50       	breq	80008230 <_dtoa_r+0x980>
800081e8:	58 01       	cp.w	r1,0
800081ea:	c1 11       	brne	8000820c <_dtoa_r+0x95c>
800081ec:	04 9b       	mov	r11,r2
800081ee:	02 99       	mov	r9,r1
800081f0:	30 5a       	mov	r10,5
800081f2:	0e 9c       	mov	r12,r7
800081f4:	e0 a0 07 e8 	rcall	800091c4 <__multadd>
800081f8:	18 92       	mov	r2,r12
800081fa:	18 9b       	mov	r11,r12
800081fc:	06 9c       	mov	r12,r3
800081fe:	e0 a0 05 f4 	rcall	80008de6 <__mcmp>
80008202:	e0 89 00 0f 	brgt	80008220 <_dtoa_r+0x970>
80008206:	c0 38       	rjmp	8000820c <_dtoa_r+0x95c>
80008208:	30 02       	mov	r2,0
8000820a:	04 94       	mov	r4,r2
8000820c:	40 ea       	lddsp	r10,sp[0x38]
8000820e:	30 09       	mov	r9,0
80008210:	5c da       	com	r10
80008212:	40 85       	lddsp	r5,sp[0x20]
80008214:	50 6a       	stdsp	sp[0x18],r10
80008216:	50 49       	stdsp	sp[0x10],r9
80008218:	c0 f9       	rjmp	80008436 <_dtoa_r+0xb86>
8000821a:	08 92       	mov	r2,r4
8000821c:	40 66       	lddsp	r6,sp[0x18]
8000821e:	04 94       	mov	r4,r2
80008220:	2f f6       	sub	r6,-1
80008222:	50 66       	stdsp	sp[0x18],r6
80008224:	33 18       	mov	r8,49
80008226:	40 85       	lddsp	r5,sp[0x20]
80008228:	0a c8       	st.b	r5++,r8
8000822a:	30 08       	mov	r8,0
8000822c:	50 48       	stdsp	sp[0x10],r8
8000822e:	c0 49       	rjmp	80008436 <_dtoa_r+0xb86>
80008230:	40 dc       	lddsp	r12,sp[0x34]
80008232:	58 0c       	cp.w	r12,0
80008234:	e0 80 00 b5 	breq	8000839e <_dtoa_r+0xaee>
80008238:	58 05       	cp.w	r5,0
8000823a:	e0 8a 00 08 	brle	8000824a <_dtoa_r+0x99a>
8000823e:	08 9b       	mov	r11,r4
80008240:	0a 9a       	mov	r10,r5
80008242:	0e 9c       	mov	r12,r7
80008244:	e0 a0 06 f4 	rcall	8000902c <__lshift>
80008248:	18 94       	mov	r4,r12
8000824a:	40 6b       	lddsp	r11,sp[0x18]
8000824c:	58 0b       	cp.w	r11,0
8000824e:	c0 31       	brne	80008254 <_dtoa_r+0x9a4>
80008250:	08 9c       	mov	r12,r4
80008252:	c1 38       	rjmp	80008278 <_dtoa_r+0x9c8>
80008254:	68 1b       	ld.w	r11,r4[0x4]
80008256:	0e 9c       	mov	r12,r7
80008258:	e0 a0 05 fa 	rcall	80008e4c <_Balloc>
8000825c:	68 4a       	ld.w	r10,r4[0x10]
8000825e:	18 95       	mov	r5,r12
80008260:	e8 cb ff f4 	sub	r11,r4,-12
80008264:	2f ea       	sub	r10,-2
80008266:	2f 4c       	sub	r12,-12
80008268:	a3 6a       	lsl	r10,0x2
8000826a:	fe b0 e7 ab 	rcall	800051c0 <memcpy>
8000826e:	0a 9b       	mov	r11,r5
80008270:	30 1a       	mov	r10,1
80008272:	0e 9c       	mov	r12,r7
80008274:	e0 a0 06 dc 	rcall	8000902c <__lshift>
80008278:	50 44       	stdsp	sp[0x10],r4
8000827a:	40 3a       	lddsp	r10,sp[0xc]
8000827c:	30 19       	mov	r9,1
8000827e:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80008282:	18 94       	mov	r4,r12
80008284:	50 da       	stdsp	sp[0x34],r10
80008286:	40 85       	lddsp	r5,sp[0x20]
80008288:	50 99       	stdsp	sp[0x24],r9
8000828a:	50 26       	stdsp	sp[0x8],r6
8000828c:	50 e1       	stdsp	sp[0x38],r1
8000828e:	04 9b       	mov	r11,r2
80008290:	06 9c       	mov	r12,r3
80008292:	fe b0 fa 7f 	rcall	80007790 <quorem>
80008296:	40 4b       	lddsp	r11,sp[0x10]
80008298:	f8 c0 ff d0 	sub	r0,r12,-48
8000829c:	06 9c       	mov	r12,r3
8000829e:	e0 a0 05 a4 	rcall	80008de6 <__mcmp>
800082a2:	08 9a       	mov	r10,r4
800082a4:	50 6c       	stdsp	sp[0x18],r12
800082a6:	04 9b       	mov	r11,r2
800082a8:	0e 9c       	mov	r12,r7
800082aa:	e0 a0 06 59 	rcall	80008f5c <__mdiff>
800082ae:	18 91       	mov	r1,r12
800082b0:	78 38       	ld.w	r8,r12[0xc]
800082b2:	58 08       	cp.w	r8,0
800082b4:	c0 30       	breq	800082ba <_dtoa_r+0xa0a>
800082b6:	30 16       	mov	r6,1
800082b8:	c0 68       	rjmp	800082c4 <_dtoa_r+0xa14>
800082ba:	18 9b       	mov	r11,r12
800082bc:	06 9c       	mov	r12,r3
800082be:	e0 a0 05 94 	rcall	80008de6 <__mcmp>
800082c2:	18 96       	mov	r6,r12
800082c4:	0e 9c       	mov	r12,r7
800082c6:	02 9b       	mov	r11,r1
800082c8:	e0 a0 05 a8 	rcall	80008e18 <_Bfree>
800082cc:	40 cc       	lddsp	r12,sp[0x30]
800082ce:	ed ec 10 08 	or	r8,r6,r12
800082d2:	c0 d1       	brne	800082ec <_dtoa_r+0xa3c>
800082d4:	40 db       	lddsp	r11,sp[0x34]
800082d6:	58 0b       	cp.w	r11,0
800082d8:	c0 a1       	brne	800082ec <_dtoa_r+0xa3c>
800082da:	40 26       	lddsp	r6,sp[0x8]
800082dc:	e0 40 00 39 	cp.w	r0,57
800082e0:	c3 00       	breq	80008340 <_dtoa_r+0xa90>
800082e2:	40 6a       	lddsp	r10,sp[0x18]
800082e4:	58 0a       	cp.w	r10,0
800082e6:	e0 89 00 24 	brgt	8000832e <_dtoa_r+0xa7e>
800082ea:	c2 f8       	rjmp	80008348 <_dtoa_r+0xa98>
800082ec:	40 69       	lddsp	r9,sp[0x18]
800082ee:	58 09       	cp.w	r9,0
800082f0:	c0 85       	brlt	80008300 <_dtoa_r+0xa50>
800082f2:	12 98       	mov	r8,r9
800082f4:	40 cc       	lddsp	r12,sp[0x30]
800082f6:	18 48       	or	r8,r12
800082f8:	c1 d1       	brne	80008332 <_dtoa_r+0xa82>
800082fa:	40 db       	lddsp	r11,sp[0x34]
800082fc:	58 0b       	cp.w	r11,0
800082fe:	c1 a1       	brne	80008332 <_dtoa_r+0xa82>
80008300:	0c 99       	mov	r9,r6
80008302:	40 26       	lddsp	r6,sp[0x8]
80008304:	58 09       	cp.w	r9,0
80008306:	e0 8a 00 21 	brle	80008348 <_dtoa_r+0xa98>
8000830a:	06 9b       	mov	r11,r3
8000830c:	30 1a       	mov	r10,1
8000830e:	0e 9c       	mov	r12,r7
80008310:	e0 a0 06 8e 	rcall	8000902c <__lshift>
80008314:	04 9b       	mov	r11,r2
80008316:	18 93       	mov	r3,r12
80008318:	e0 a0 05 67 	rcall	80008de6 <__mcmp>
8000831c:	e0 89 00 06 	brgt	80008328 <_dtoa_r+0xa78>
80008320:	c1 41       	brne	80008348 <_dtoa_r+0xa98>
80008322:	ed b0 00 00 	bld	r0,0x0
80008326:	c1 11       	brne	80008348 <_dtoa_r+0xa98>
80008328:	e0 40 00 39 	cp.w	r0,57
8000832c:	c0 a0       	breq	80008340 <_dtoa_r+0xa90>
8000832e:	2f f0       	sub	r0,-1
80008330:	c0 c8       	rjmp	80008348 <_dtoa_r+0xa98>
80008332:	58 06       	cp.w	r6,0
80008334:	e0 8a 00 0c 	brle	8000834c <_dtoa_r+0xa9c>
80008338:	40 26       	lddsp	r6,sp[0x8]
8000833a:	e0 40 00 39 	cp.w	r0,57
8000833e:	c0 41       	brne	80008346 <_dtoa_r+0xa96>
80008340:	33 98       	mov	r8,57
80008342:	0a c8       	st.b	r5++,r8
80008344:	c6 78       	rjmp	80008412 <_dtoa_r+0xb62>
80008346:	2f f0       	sub	r0,-1
80008348:	0a c0       	st.b	r5++,r0
8000834a:	c7 58       	rjmp	80008434 <_dtoa_r+0xb84>
8000834c:	0a c0       	st.b	r5++,r0
8000834e:	40 9a       	lddsp	r10,sp[0x24]
80008350:	40 e9       	lddsp	r9,sp[0x38]
80008352:	12 3a       	cp.w	r10,r9
80008354:	c4 30       	breq	800083da <_dtoa_r+0xb2a>
80008356:	06 9b       	mov	r11,r3
80008358:	30 09       	mov	r9,0
8000835a:	30 aa       	mov	r10,10
8000835c:	0e 9c       	mov	r12,r7
8000835e:	e0 a0 07 33 	rcall	800091c4 <__multadd>
80008362:	40 48       	lddsp	r8,sp[0x10]
80008364:	18 93       	mov	r3,r12
80008366:	08 38       	cp.w	r8,r4
80008368:	c0 91       	brne	8000837a <_dtoa_r+0xaca>
8000836a:	10 9b       	mov	r11,r8
8000836c:	30 09       	mov	r9,0
8000836e:	30 aa       	mov	r10,10
80008370:	0e 9c       	mov	r12,r7
80008372:	e0 a0 07 29 	rcall	800091c4 <__multadd>
80008376:	50 4c       	stdsp	sp[0x10],r12
80008378:	c0 e8       	rjmp	80008394 <_dtoa_r+0xae4>
8000837a:	40 4b       	lddsp	r11,sp[0x10]
8000837c:	30 09       	mov	r9,0
8000837e:	30 aa       	mov	r10,10
80008380:	0e 9c       	mov	r12,r7
80008382:	e0 a0 07 21 	rcall	800091c4 <__multadd>
80008386:	08 9b       	mov	r11,r4
80008388:	50 4c       	stdsp	sp[0x10],r12
8000838a:	30 09       	mov	r9,0
8000838c:	30 aa       	mov	r10,10
8000838e:	0e 9c       	mov	r12,r7
80008390:	e0 a0 07 1a 	rcall	800091c4 <__multadd>
80008394:	18 94       	mov	r4,r12
80008396:	40 9c       	lddsp	r12,sp[0x24]
80008398:	2f fc       	sub	r12,-1
8000839a:	50 9c       	stdsp	sp[0x24],r12
8000839c:	c7 9b       	rjmp	8000828e <_dtoa_r+0x9de>
8000839e:	30 18       	mov	r8,1
800083a0:	06 90       	mov	r0,r3
800083a2:	40 85       	lddsp	r5,sp[0x20]
800083a4:	08 93       	mov	r3,r4
800083a6:	0c 94       	mov	r4,r6
800083a8:	10 96       	mov	r6,r8
800083aa:	04 9b       	mov	r11,r2
800083ac:	00 9c       	mov	r12,r0
800083ae:	fe b0 f9 f1 	rcall	80007790 <quorem>
800083b2:	2d 0c       	sub	r12,-48
800083b4:	0a cc       	st.b	r5++,r12
800083b6:	02 36       	cp.w	r6,r1
800083b8:	c0 a4       	brge	800083cc <_dtoa_r+0xb1c>
800083ba:	00 9b       	mov	r11,r0
800083bc:	30 09       	mov	r9,0
800083be:	30 aa       	mov	r10,10
800083c0:	0e 9c       	mov	r12,r7
800083c2:	2f f6       	sub	r6,-1
800083c4:	e0 a0 07 00 	rcall	800091c4 <__multadd>
800083c8:	18 90       	mov	r0,r12
800083ca:	cf 0b       	rjmp	800083aa <_dtoa_r+0xafa>
800083cc:	08 96       	mov	r6,r4
800083ce:	30 0b       	mov	r11,0
800083d0:	06 94       	mov	r4,r3
800083d2:	50 4b       	stdsp	sp[0x10],r11
800083d4:	00 93       	mov	r3,r0
800083d6:	18 90       	mov	r0,r12
800083d8:	c0 28       	rjmp	800083dc <_dtoa_r+0xb2c>
800083da:	40 26       	lddsp	r6,sp[0x8]
800083dc:	06 9b       	mov	r11,r3
800083de:	30 1a       	mov	r10,1
800083e0:	0e 9c       	mov	r12,r7
800083e2:	e0 a0 06 25 	rcall	8000902c <__lshift>
800083e6:	04 9b       	mov	r11,r2
800083e8:	18 93       	mov	r3,r12
800083ea:	e0 a0 04 fe 	rcall	80008de6 <__mcmp>
800083ee:	e0 89 00 12 	brgt	80008412 <_dtoa_r+0xb62>
800083f2:	c1 b1       	brne	80008428 <_dtoa_r+0xb78>
800083f4:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
800083f8:	c0 d1       	brne	80008412 <_dtoa_r+0xb62>
800083fa:	c1 78       	rjmp	80008428 <_dtoa_r+0xb78>
800083fc:	40 89       	lddsp	r9,sp[0x20]
800083fe:	12 38       	cp.w	r8,r9
80008400:	c0 30       	breq	80008406 <_dtoa_r+0xb56>
80008402:	10 95       	mov	r5,r8
80008404:	c0 88       	rjmp	80008414 <_dtoa_r+0xb64>
80008406:	2f f6       	sub	r6,-1
80008408:	50 66       	stdsp	sp[0x18],r6
8000840a:	33 18       	mov	r8,49
8000840c:	40 8c       	lddsp	r12,sp[0x20]
8000840e:	b8 88       	st.b	r12[0x0],r8
80008410:	c1 38       	rjmp	80008436 <_dtoa_r+0xb86>
80008412:	33 9a       	mov	r10,57
80008414:	0a 98       	mov	r8,r5
80008416:	11 79       	ld.ub	r9,--r8
80008418:	f4 09 18 00 	cp.b	r9,r10
8000841c:	cf 00       	breq	800083fc <_dtoa_r+0xb4c>
8000841e:	2f f9       	sub	r9,-1
80008420:	b0 89       	st.b	r8[0x0],r9
80008422:	c0 98       	rjmp	80008434 <_dtoa_r+0xb84>
80008424:	10 95       	mov	r5,r8
80008426:	c0 28       	rjmp	8000842a <_dtoa_r+0xb7a>
80008428:	33 09       	mov	r9,48
8000842a:	0a 98       	mov	r8,r5
8000842c:	11 7a       	ld.ub	r10,--r8
8000842e:	f2 0a 18 00 	cp.b	r10,r9
80008432:	cf 90       	breq	80008424 <_dtoa_r+0xb74>
80008434:	50 66       	stdsp	sp[0x18],r6
80008436:	04 9b       	mov	r11,r2
80008438:	0e 9c       	mov	r12,r7
8000843a:	e0 a0 04 ef 	rcall	80008e18 <_Bfree>
8000843e:	58 04       	cp.w	r4,0
80008440:	c1 20       	breq	80008464 <_dtoa_r+0xbb4>
80008442:	40 4b       	lddsp	r11,sp[0x10]
80008444:	08 3b       	cp.w	r11,r4
80008446:	5f 19       	srne	r9
80008448:	58 0b       	cp.w	r11,0
8000844a:	5f 18       	srne	r8
8000844c:	f3 e8 00 08 	and	r8,r9,r8
80008450:	c0 40       	breq	80008458 <_dtoa_r+0xba8>
80008452:	0e 9c       	mov	r12,r7
80008454:	e0 a0 04 e2 	rcall	80008e18 <_Bfree>
80008458:	08 9b       	mov	r11,r4
8000845a:	0e 9c       	mov	r12,r7
8000845c:	e0 a0 04 de 	rcall	80008e18 <_Bfree>
80008460:	c0 28       	rjmp	80008464 <_dtoa_r+0xbb4>
80008462:	50 66       	stdsp	sp[0x18],r6
80008464:	0e 9c       	mov	r12,r7
80008466:	06 9b       	mov	r11,r3
80008468:	e0 a0 04 d8 	rcall	80008e18 <_Bfree>
8000846c:	30 08       	mov	r8,0
8000846e:	aa 88       	st.b	r5[0x0],r8
80008470:	40 68       	lddsp	r8,sp[0x18]
80008472:	41 5a       	lddsp	r10,sp[0x54]
80008474:	2f f8       	sub	r8,-1
80008476:	41 29       	lddsp	r9,sp[0x48]
80008478:	95 08       	st.w	r10[0x0],r8
8000847a:	40 8c       	lddsp	r12,sp[0x20]
8000847c:	58 09       	cp.w	r9,0
8000847e:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80008482:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80008486:	2e 6d       	sub	sp,-104
80008488:	d8 32       	popm	r0-r7,pc
8000848a:	d7 03       	nop

8000848c <__errno>:
8000848c:	e0 68 05 34 	mov	r8,1332
80008490:	70 0c       	ld.w	r12,r8[0x0]
80008492:	2f 4c       	sub	r12,-12
80008494:	5e fc       	retal	r12
80008496:	d7 03       	nop

80008498 <_fflush_r>:
80008498:	d4 21       	pushm	r4-r7,lr
8000849a:	16 97       	mov	r7,r11
8000849c:	18 96       	mov	r6,r12
8000849e:	76 48       	ld.w	r8,r11[0x10]
800084a0:	58 08       	cp.w	r8,0
800084a2:	c7 f0       	breq	800085a0 <_fflush_r+0x108>
800084a4:	58 0c       	cp.w	r12,0
800084a6:	c0 50       	breq	800084b0 <_fflush_r+0x18>
800084a8:	78 68       	ld.w	r8,r12[0x18]
800084aa:	58 08       	cp.w	r8,0
800084ac:	c0 21       	brne	800084b0 <_fflush_r+0x18>
800084ae:	cc dc       	rcall	80008648 <__sinit>
800084b0:	fe c8 d4 b8 	sub	r8,pc,-11080
800084b4:	10 37       	cp.w	r7,r8
800084b6:	c0 31       	brne	800084bc <_fflush_r+0x24>
800084b8:	6c 07       	ld.w	r7,r6[0x0]
800084ba:	c0 c8       	rjmp	800084d2 <_fflush_r+0x3a>
800084bc:	fe c8 d4 a4 	sub	r8,pc,-11100
800084c0:	10 37       	cp.w	r7,r8
800084c2:	c0 31       	brne	800084c8 <_fflush_r+0x30>
800084c4:	6c 17       	ld.w	r7,r6[0x4]
800084c6:	c0 68       	rjmp	800084d2 <_fflush_r+0x3a>
800084c8:	fe c8 d4 90 	sub	r8,pc,-11120
800084cc:	10 37       	cp.w	r7,r8
800084ce:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800084d2:	8e 6a       	ld.sh	r10,r7[0xc]
800084d4:	14 98       	mov	r8,r10
800084d6:	ed ba 00 03 	bld	r10,0x3
800084da:	c4 20       	breq	8000855e <_fflush_r+0xc6>
800084dc:	ab ba       	sbr	r10,0xb
800084de:	ae 6a       	st.h	r7[0xc],r10
800084e0:	6e 18       	ld.w	r8,r7[0x4]
800084e2:	58 08       	cp.w	r8,0
800084e4:	e0 89 00 06 	brgt	800084f0 <_fflush_r+0x58>
800084e8:	6f 08       	ld.w	r8,r7[0x40]
800084ea:	58 08       	cp.w	r8,0
800084ec:	e0 8a 00 5a 	brle	800085a0 <_fflush_r+0x108>
800084f0:	6e b8       	ld.w	r8,r7[0x2c]
800084f2:	58 08       	cp.w	r8,0
800084f4:	c5 60       	breq	800085a0 <_fflush_r+0x108>
800084f6:	e2 1a 10 00 	andl	r10,0x1000,COH
800084fa:	c0 30       	breq	80008500 <_fflush_r+0x68>
800084fc:	6f 55       	ld.w	r5,r7[0x54]
800084fe:	c0 f8       	rjmp	8000851c <_fflush_r+0x84>
80008500:	30 19       	mov	r9,1
80008502:	6e 8b       	ld.w	r11,r7[0x20]
80008504:	0c 9c       	mov	r12,r6
80008506:	5d 18       	icall	r8
80008508:	18 95       	mov	r5,r12
8000850a:	5b fc       	cp.w	r12,-1
8000850c:	c0 81       	brne	8000851c <_fflush_r+0x84>
8000850e:	6c 38       	ld.w	r8,r6[0xc]
80008510:	59 d8       	cp.w	r8,29
80008512:	c4 70       	breq	800085a0 <_fflush_r+0x108>
80008514:	8e 68       	ld.sh	r8,r7[0xc]
80008516:	a7 a8       	sbr	r8,0x6
80008518:	ae 68       	st.h	r7[0xc],r8
8000851a:	d8 22       	popm	r4-r7,pc
8000851c:	8e 68       	ld.sh	r8,r7[0xc]
8000851e:	ed b8 00 02 	bld	r8,0x2
80008522:	c0 91       	brne	80008534 <_fflush_r+0x9c>
80008524:	6e 18       	ld.w	r8,r7[0x4]
80008526:	10 15       	sub	r5,r8
80008528:	6e d8       	ld.w	r8,r7[0x34]
8000852a:	58 08       	cp.w	r8,0
8000852c:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80008530:	eb d8 e1 15 	subne	r5,r5,r8
80008534:	6e b8       	ld.w	r8,r7[0x2c]
80008536:	0c 9c       	mov	r12,r6
80008538:	30 09       	mov	r9,0
8000853a:	0a 9a       	mov	r10,r5
8000853c:	6e 8b       	ld.w	r11,r7[0x20]
8000853e:	5d 18       	icall	r8
80008540:	8e 68       	ld.sh	r8,r7[0xc]
80008542:	0a 3c       	cp.w	r12,r5
80008544:	c2 61       	brne	80008590 <_fflush_r+0xf8>
80008546:	ab d8       	cbr	r8,0xb
80008548:	30 0c       	mov	r12,0
8000854a:	6e 49       	ld.w	r9,r7[0x10]
8000854c:	ae 68       	st.h	r7[0xc],r8
8000854e:	8f 1c       	st.w	r7[0x4],r12
80008550:	8f 09       	st.w	r7[0x0],r9
80008552:	ed b8 00 0c 	bld	r8,0xc
80008556:	c2 51       	brne	800085a0 <_fflush_r+0x108>
80008558:	ef 45 00 54 	st.w	r7[84],r5
8000855c:	d8 22       	popm	r4-r7,pc
8000855e:	6e 45       	ld.w	r5,r7[0x10]
80008560:	58 05       	cp.w	r5,0
80008562:	c1 f0       	breq	800085a0 <_fflush_r+0x108>
80008564:	6e 04       	ld.w	r4,r7[0x0]
80008566:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000856a:	8f 05       	st.w	r7[0x0],r5
8000856c:	f9 b8 01 00 	movne	r8,0
80008570:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80008574:	0a 14       	sub	r4,r5
80008576:	8f 28       	st.w	r7[0x8],r8
80008578:	c1 18       	rjmp	8000859a <_fflush_r+0x102>
8000857a:	08 99       	mov	r9,r4
8000857c:	0a 9a       	mov	r10,r5
8000857e:	6e a8       	ld.w	r8,r7[0x28]
80008580:	6e 8b       	ld.w	r11,r7[0x20]
80008582:	0c 9c       	mov	r12,r6
80008584:	5d 18       	icall	r8
80008586:	18 14       	sub	r4,r12
80008588:	58 0c       	cp.w	r12,0
8000858a:	e0 89 00 07 	brgt	80008598 <_fflush_r+0x100>
8000858e:	8e 68       	ld.sh	r8,r7[0xc]
80008590:	a7 a8       	sbr	r8,0x6
80008592:	3f fc       	mov	r12,-1
80008594:	ae 68       	st.h	r7[0xc],r8
80008596:	d8 22       	popm	r4-r7,pc
80008598:	18 05       	add	r5,r12
8000859a:	58 04       	cp.w	r4,0
8000859c:	fe 99 ff ef 	brgt	8000857a <_fflush_r+0xe2>
800085a0:	d8 2a       	popm	r4-r7,pc,r12=0
800085a2:	d7 03       	nop

800085a4 <__sfp_lock_acquire>:
800085a4:	5e fc       	retal	r12

800085a6 <__sfp_lock_release>:
800085a6:	5e fc       	retal	r12

800085a8 <_cleanup_r>:
800085a8:	d4 01       	pushm	lr
800085aa:	fe cb ed f6 	sub	r11,pc,-4618
800085ae:	e0 a0 02 f3 	rcall	80008b94 <_fwalk>
800085b2:	d8 02       	popm	pc

800085b4 <__sfmoreglue>:
800085b4:	d4 21       	pushm	r4-r7,lr
800085b6:	16 95       	mov	r5,r11
800085b8:	f6 06 10 5c 	mul	r6,r11,92
800085bc:	ec cb ff f4 	sub	r11,r6,-12
800085c0:	fe b0 e3 f0 	rcall	80004da0 <_malloc_r>
800085c4:	18 97       	mov	r7,r12
800085c6:	c0 90       	breq	800085d8 <__sfmoreglue+0x24>
800085c8:	99 15       	st.w	r12[0x4],r5
800085ca:	30 0b       	mov	r11,0
800085cc:	2f 4c       	sub	r12,-12
800085ce:	0c 9a       	mov	r10,r6
800085d0:	8f 2c       	st.w	r7[0x8],r12
800085d2:	8f 0b       	st.w	r7[0x0],r11
800085d4:	fe b0 e6 9a 	rcall	80005308 <memset>
800085d8:	0e 9c       	mov	r12,r7
800085da:	d8 22       	popm	r4-r7,pc

800085dc <__sfp>:
800085dc:	d4 21       	pushm	r4-r7,lr
800085de:	fe c8 d5 82 	sub	r8,pc,-10878
800085e2:	18 96       	mov	r6,r12
800085e4:	70 07       	ld.w	r7,r8[0x0]
800085e6:	6e 68       	ld.w	r8,r7[0x18]
800085e8:	58 08       	cp.w	r8,0
800085ea:	c0 31       	brne	800085f0 <__sfp+0x14>
800085ec:	0e 9c       	mov	r12,r7
800085ee:	c2 dc       	rcall	80008648 <__sinit>
800085f0:	ee c7 ff 28 	sub	r7,r7,-216
800085f4:	30 05       	mov	r5,0
800085f6:	6e 2c       	ld.w	r12,r7[0x8]
800085f8:	6e 18       	ld.w	r8,r7[0x4]
800085fa:	c0 68       	rjmp	80008606 <__sfp+0x2a>
800085fc:	98 69       	ld.sh	r9,r12[0xc]
800085fe:	ea 09 19 00 	cp.h	r9,r5
80008602:	c1 10       	breq	80008624 <__sfp+0x48>
80008604:	2a 4c       	sub	r12,-92
80008606:	20 18       	sub	r8,1
80008608:	cf a7       	brpl	800085fc <__sfp+0x20>
8000860a:	6e 08       	ld.w	r8,r7[0x0]
8000860c:	58 08       	cp.w	r8,0
8000860e:	c0 61       	brne	8000861a <__sfp+0x3e>
80008610:	30 4b       	mov	r11,4
80008612:	0c 9c       	mov	r12,r6
80008614:	cd 0f       	rcall	800085b4 <__sfmoreglue>
80008616:	8f 0c       	st.w	r7[0x0],r12
80008618:	c0 30       	breq	8000861e <__sfp+0x42>
8000861a:	6e 07       	ld.w	r7,r7[0x0]
8000861c:	ce db       	rjmp	800085f6 <__sfp+0x1a>
8000861e:	30 c8       	mov	r8,12
80008620:	8d 38       	st.w	r6[0xc],r8
80008622:	d8 22       	popm	r4-r7,pc
80008624:	30 08       	mov	r8,0
80008626:	f9 48 00 4c 	st.w	r12[76],r8
8000862a:	99 08       	st.w	r12[0x0],r8
8000862c:	99 28       	st.w	r12[0x8],r8
8000862e:	99 18       	st.w	r12[0x4],r8
80008630:	99 48       	st.w	r12[0x10],r8
80008632:	99 58       	st.w	r12[0x14],r8
80008634:	99 68       	st.w	r12[0x18],r8
80008636:	99 d8       	st.w	r12[0x34],r8
80008638:	99 e8       	st.w	r12[0x38],r8
8000863a:	f9 48 00 48 	st.w	r12[72],r8
8000863e:	3f f8       	mov	r8,-1
80008640:	b8 78       	st.h	r12[0xe],r8
80008642:	30 18       	mov	r8,1
80008644:	b8 68       	st.h	r12[0xc],r8
80008646:	d8 22       	popm	r4-r7,pc

80008648 <__sinit>:
80008648:	d4 21       	pushm	r4-r7,lr
8000864a:	18 96       	mov	r6,r12
8000864c:	78 67       	ld.w	r7,r12[0x18]
8000864e:	58 07       	cp.w	r7,0
80008650:	c4 91       	brne	800086e2 <__sinit+0x9a>
80008652:	fe c8 00 aa 	sub	r8,pc,170
80008656:	30 15       	mov	r5,1
80008658:	99 a8       	st.w	r12[0x28],r8
8000865a:	f9 47 00 d8 	st.w	r12[216],r7
8000865e:	f9 47 00 dc 	st.w	r12[220],r7
80008662:	f9 47 00 e0 	st.w	r12[224],r7
80008666:	99 65       	st.w	r12[0x18],r5
80008668:	cb af       	rcall	800085dc <__sfp>
8000866a:	8d 0c       	st.w	r6[0x0],r12
8000866c:	0c 9c       	mov	r12,r6
8000866e:	cb 7f       	rcall	800085dc <__sfp>
80008670:	8d 1c       	st.w	r6[0x4],r12
80008672:	0c 9c       	mov	r12,r6
80008674:	cb 4f       	rcall	800085dc <__sfp>
80008676:	6c 09       	ld.w	r9,r6[0x0]
80008678:	30 48       	mov	r8,4
8000867a:	93 07       	st.w	r9[0x0],r7
8000867c:	b2 68       	st.h	r9[0xc],r8
8000867e:	93 17       	st.w	r9[0x4],r7
80008680:	93 27       	st.w	r9[0x8],r7
80008682:	6c 18       	ld.w	r8,r6[0x4]
80008684:	b2 77       	st.h	r9[0xe],r7
80008686:	93 47       	st.w	r9[0x10],r7
80008688:	93 57       	st.w	r9[0x14],r7
8000868a:	93 67       	st.w	r9[0x18],r7
8000868c:	93 89       	st.w	r9[0x20],r9
8000868e:	91 07       	st.w	r8[0x0],r7
80008690:	91 17       	st.w	r8[0x4],r7
80008692:	91 27       	st.w	r8[0x8],r7
80008694:	fe ce f0 6c 	sub	lr,pc,-3988
80008698:	fe cb f0 9c 	sub	r11,pc,-3940
8000869c:	93 9e       	st.w	r9[0x24],lr
8000869e:	93 ab       	st.w	r9[0x28],r11
800086a0:	fe ca f0 c4 	sub	r10,pc,-3900
800086a4:	fe c4 f0 d0 	sub	r4,pc,-3888
800086a8:	93 ba       	st.w	r9[0x2c],r10
800086aa:	93 c4       	st.w	r9[0x30],r4
800086ac:	30 99       	mov	r9,9
800086ae:	b0 69       	st.h	r8[0xc],r9
800086b0:	b0 75       	st.h	r8[0xe],r5
800086b2:	91 c4       	st.w	r8[0x30],r4
800086b4:	91 47       	st.w	r8[0x10],r7
800086b6:	91 57       	st.w	r8[0x14],r7
800086b8:	91 67       	st.w	r8[0x18],r7
800086ba:	91 88       	st.w	r8[0x20],r8
800086bc:	91 9e       	st.w	r8[0x24],lr
800086be:	91 ab       	st.w	r8[0x28],r11
800086c0:	91 ba       	st.w	r8[0x2c],r10
800086c2:	8d 2c       	st.w	r6[0x8],r12
800086c4:	31 28       	mov	r8,18
800086c6:	99 07       	st.w	r12[0x0],r7
800086c8:	b8 68       	st.h	r12[0xc],r8
800086ca:	99 17       	st.w	r12[0x4],r7
800086cc:	99 27       	st.w	r12[0x8],r7
800086ce:	30 28       	mov	r8,2
800086d0:	b8 78       	st.h	r12[0xe],r8
800086d2:	99 c4       	st.w	r12[0x30],r4
800086d4:	99 67       	st.w	r12[0x18],r7
800086d6:	99 9e       	st.w	r12[0x24],lr
800086d8:	99 ab       	st.w	r12[0x28],r11
800086da:	99 ba       	st.w	r12[0x2c],r10
800086dc:	99 47       	st.w	r12[0x10],r7
800086de:	99 57       	st.w	r12[0x14],r7
800086e0:	99 8c       	st.w	r12[0x20],r12
800086e2:	d8 22       	popm	r4-r7,pc

800086e4 <_malloc_trim_r>:
800086e4:	d4 21       	pushm	r4-r7,lr
800086e6:	16 95       	mov	r5,r11
800086e8:	18 97       	mov	r7,r12
800086ea:	fe b0 e6 16 	rcall	80005316 <__malloc_lock>
800086ee:	33 44       	mov	r4,52
800086f0:	68 28       	ld.w	r8,r4[0x8]
800086f2:	70 16       	ld.w	r6,r8[0x4]
800086f4:	e0 16 ff fc 	andl	r6,0xfffc
800086f8:	ec c8 ff 91 	sub	r8,r6,-111
800086fc:	f0 05 01 05 	sub	r5,r8,r5
80008700:	e0 15 ff 80 	andl	r5,0xff80
80008704:	ea c5 00 80 	sub	r5,r5,128
80008708:	e0 45 00 7f 	cp.w	r5,127
8000870c:	e0 8a 00 25 	brle	80008756 <_malloc_trim_r+0x72>
80008710:	30 0b       	mov	r11,0
80008712:	0e 9c       	mov	r12,r7
80008714:	fe b0 e6 04 	rcall	8000531c <_sbrk_r>
80008718:	68 28       	ld.w	r8,r4[0x8]
8000871a:	0c 08       	add	r8,r6
8000871c:	10 3c       	cp.w	r12,r8
8000871e:	c1 c1       	brne	80008756 <_malloc_trim_r+0x72>
80008720:	ea 0b 11 00 	rsub	r11,r5,0
80008724:	0e 9c       	mov	r12,r7
80008726:	fe b0 e5 fb 	rcall	8000531c <_sbrk_r>
8000872a:	5b fc       	cp.w	r12,-1
8000872c:	c1 91       	brne	8000875e <_malloc_trim_r+0x7a>
8000872e:	30 0b       	mov	r11,0
80008730:	0e 9c       	mov	r12,r7
80008732:	fe b0 e5 f5 	rcall	8000531c <_sbrk_r>
80008736:	68 28       	ld.w	r8,r4[0x8]
80008738:	f8 08 01 09 	sub	r9,r12,r8
8000873c:	58 f9       	cp.w	r9,15
8000873e:	e0 8a 00 0c 	brle	80008756 <_malloc_trim_r+0x72>
80008742:	a1 a9       	sbr	r9,0x0
80008744:	91 19       	st.w	r8[0x4],r9
80008746:	e0 68 04 40 	mov	r8,1088
8000874a:	70 09       	ld.w	r9,r8[0x0]
8000874c:	e0 68 06 70 	mov	r8,1648
80008750:	f8 09 01 09 	sub	r9,r12,r9
80008754:	91 09       	st.w	r8[0x0],r9
80008756:	0e 9c       	mov	r12,r7
80008758:	fe b0 e5 e0 	rcall	80005318 <__malloc_unlock>
8000875c:	d8 2a       	popm	r4-r7,pc,r12=0
8000875e:	68 28       	ld.w	r8,r4[0x8]
80008760:	0a 16       	sub	r6,r5
80008762:	a1 a6       	sbr	r6,0x0
80008764:	91 16       	st.w	r8[0x4],r6
80008766:	e0 68 06 70 	mov	r8,1648
8000876a:	70 09       	ld.w	r9,r8[0x0]
8000876c:	0a 19       	sub	r9,r5
8000876e:	0e 9c       	mov	r12,r7
80008770:	91 09       	st.w	r8[0x0],r9
80008772:	fe b0 e5 d3 	rcall	80005318 <__malloc_unlock>
80008776:	da 2a       	popm	r4-r7,pc,r12=1

80008778 <_free_r>:
80008778:	d4 21       	pushm	r4-r7,lr
8000877a:	16 96       	mov	r6,r11
8000877c:	18 97       	mov	r7,r12
8000877e:	58 0b       	cp.w	r11,0
80008780:	e0 80 00 be 	breq	800088fc <_free_r+0x184>
80008784:	fe b0 e5 c9 	rcall	80005316 <__malloc_lock>
80008788:	20 86       	sub	r6,8
8000878a:	33 4a       	mov	r10,52
8000878c:	6c 18       	ld.w	r8,r6[0x4]
8000878e:	74 2e       	ld.w	lr,r10[0x8]
80008790:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80008794:	a1 c8       	cbr	r8,0x0
80008796:	ec 08 00 09 	add	r9,r6,r8
8000879a:	72 1b       	ld.w	r11,r9[0x4]
8000879c:	e0 1b ff fc 	andl	r11,0xfffc
800087a0:	1c 39       	cp.w	r9,lr
800087a2:	c1 e1       	brne	800087de <_free_r+0x66>
800087a4:	f6 08 00 08 	add	r8,r11,r8
800087a8:	58 0c       	cp.w	r12,0
800087aa:	c0 81       	brne	800087ba <_free_r+0x42>
800087ac:	6c 09       	ld.w	r9,r6[0x0]
800087ae:	12 16       	sub	r6,r9
800087b0:	12 08       	add	r8,r9
800087b2:	6c 3b       	ld.w	r11,r6[0xc]
800087b4:	6c 29       	ld.w	r9,r6[0x8]
800087b6:	97 29       	st.w	r11[0x8],r9
800087b8:	93 3b       	st.w	r9[0xc],r11
800087ba:	10 99       	mov	r9,r8
800087bc:	95 26       	st.w	r10[0x8],r6
800087be:	a1 a9       	sbr	r9,0x0
800087c0:	8d 19       	st.w	r6[0x4],r9
800087c2:	e0 69 04 3c 	mov	r9,1084
800087c6:	72 09       	ld.w	r9,r9[0x0]
800087c8:	12 38       	cp.w	r8,r9
800087ca:	c0 63       	brcs	800087d6 <_free_r+0x5e>
800087cc:	e0 68 06 6c 	mov	r8,1644
800087d0:	0e 9c       	mov	r12,r7
800087d2:	70 0b       	ld.w	r11,r8[0x0]
800087d4:	c8 8f       	rcall	800086e4 <_malloc_trim_r>
800087d6:	0e 9c       	mov	r12,r7
800087d8:	fe b0 e5 a0 	rcall	80005318 <__malloc_unlock>
800087dc:	d8 22       	popm	r4-r7,pc
800087de:	93 1b       	st.w	r9[0x4],r11
800087e0:	58 0c       	cp.w	r12,0
800087e2:	c0 30       	breq	800087e8 <_free_r+0x70>
800087e4:	30 0c       	mov	r12,0
800087e6:	c1 08       	rjmp	80008806 <_free_r+0x8e>
800087e8:	6c 0e       	ld.w	lr,r6[0x0]
800087ea:	f4 c5 ff f8 	sub	r5,r10,-8
800087ee:	1c 16       	sub	r6,lr
800087f0:	1c 08       	add	r8,lr
800087f2:	6c 2e       	ld.w	lr,r6[0x8]
800087f4:	0a 3e       	cp.w	lr,r5
800087f6:	f9 bc 00 01 	moveq	r12,1
800087fa:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800087fe:	eb fe 1a 02 	st.wne	r5[0x8],lr
80008802:	fd f5 1a 03 	st.wne	lr[0xc],r5
80008806:	f2 0b 00 0e 	add	lr,r9,r11
8000880a:	7c 1e       	ld.w	lr,lr[0x4]
8000880c:	ed be 00 00 	bld	lr,0x0
80008810:	c1 30       	breq	80008836 <_free_r+0xbe>
80008812:	16 08       	add	r8,r11
80008814:	58 0c       	cp.w	r12,0
80008816:	c0 c1       	brne	8000882e <_free_r+0xb6>
80008818:	33 4e       	mov	lr,52
8000881a:	72 2b       	ld.w	r11,r9[0x8]
8000881c:	2f 8e       	sub	lr,-8
8000881e:	1c 3b       	cp.w	r11,lr
80008820:	c0 71       	brne	8000882e <_free_r+0xb6>
80008822:	97 36       	st.w	r11[0xc],r6
80008824:	97 26       	st.w	r11[0x8],r6
80008826:	8d 2b       	st.w	r6[0x8],r11
80008828:	8d 3b       	st.w	r6[0xc],r11
8000882a:	30 1c       	mov	r12,1
8000882c:	c0 58       	rjmp	80008836 <_free_r+0xbe>
8000882e:	72 2b       	ld.w	r11,r9[0x8]
80008830:	72 39       	ld.w	r9,r9[0xc]
80008832:	93 2b       	st.w	r9[0x8],r11
80008834:	97 39       	st.w	r11[0xc],r9
80008836:	10 99       	mov	r9,r8
80008838:	ec 08 09 08 	st.w	r6[r8],r8
8000883c:	a1 a9       	sbr	r9,0x0
8000883e:	8d 19       	st.w	r6[0x4],r9
80008840:	58 0c       	cp.w	r12,0
80008842:	c5 a1       	brne	800088f6 <_free_r+0x17e>
80008844:	e0 48 01 ff 	cp.w	r8,511
80008848:	e0 8b 00 13 	brhi	8000886e <_free_r+0xf6>
8000884c:	a3 98       	lsr	r8,0x3
8000884e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80008852:	72 2b       	ld.w	r11,r9[0x8]
80008854:	8d 39       	st.w	r6[0xc],r9
80008856:	8d 2b       	st.w	r6[0x8],r11
80008858:	97 36       	st.w	r11[0xc],r6
8000885a:	93 26       	st.w	r9[0x8],r6
8000885c:	a3 48       	asr	r8,0x2
8000885e:	74 19       	ld.w	r9,r10[0x4]
80008860:	30 1b       	mov	r11,1
80008862:	f6 08 09 48 	lsl	r8,r11,r8
80008866:	f3 e8 10 08 	or	r8,r9,r8
8000886a:	95 18       	st.w	r10[0x4],r8
8000886c:	c4 58       	rjmp	800088f6 <_free_r+0x17e>
8000886e:	f0 0b 16 09 	lsr	r11,r8,0x9
80008872:	58 4b       	cp.w	r11,4
80008874:	e0 8b 00 06 	brhi	80008880 <_free_r+0x108>
80008878:	f0 0b 16 06 	lsr	r11,r8,0x6
8000887c:	2c 8b       	sub	r11,-56
8000887e:	c2 08       	rjmp	800088be <_free_r+0x146>
80008880:	59 4b       	cp.w	r11,20
80008882:	e0 8b 00 04 	brhi	8000888a <_free_r+0x112>
80008886:	2a 5b       	sub	r11,-91
80008888:	c1 b8       	rjmp	800088be <_free_r+0x146>
8000888a:	e0 4b 00 54 	cp.w	r11,84
8000888e:	e0 8b 00 06 	brhi	8000889a <_free_r+0x122>
80008892:	f0 0b 16 0c 	lsr	r11,r8,0xc
80008896:	29 2b       	sub	r11,-110
80008898:	c1 38       	rjmp	800088be <_free_r+0x146>
8000889a:	e0 4b 01 54 	cp.w	r11,340
8000889e:	e0 8b 00 06 	brhi	800088aa <_free_r+0x132>
800088a2:	f0 0b 16 0f 	lsr	r11,r8,0xf
800088a6:	28 9b       	sub	r11,-119
800088a8:	c0 b8       	rjmp	800088be <_free_r+0x146>
800088aa:	e0 4b 05 54 	cp.w	r11,1364
800088ae:	e0 88 00 05 	brls	800088b8 <_free_r+0x140>
800088b2:	37 eb       	mov	r11,126
800088b4:	c0 58       	rjmp	800088be <_free_r+0x146>
800088b6:	d7 03       	nop
800088b8:	f0 0b 16 12 	lsr	r11,r8,0x12
800088bc:	28 4b       	sub	r11,-124
800088be:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800088c2:	78 29       	ld.w	r9,r12[0x8]
800088c4:	18 39       	cp.w	r9,r12
800088c6:	c0 e1       	brne	800088e2 <_free_r+0x16a>
800088c8:	74 18       	ld.w	r8,r10[0x4]
800088ca:	a3 4b       	asr	r11,0x2
800088cc:	30 1c       	mov	r12,1
800088ce:	f8 0b 09 4b 	lsl	r11,r12,r11
800088d2:	f1 eb 10 0b 	or	r11,r8,r11
800088d6:	12 98       	mov	r8,r9
800088d8:	95 1b       	st.w	r10[0x4],r11
800088da:	c0 a8       	rjmp	800088ee <_free_r+0x176>
800088dc:	72 29       	ld.w	r9,r9[0x8]
800088de:	18 39       	cp.w	r9,r12
800088e0:	c0 60       	breq	800088ec <_free_r+0x174>
800088e2:	72 1a       	ld.w	r10,r9[0x4]
800088e4:	e0 1a ff fc 	andl	r10,0xfffc
800088e8:	14 38       	cp.w	r8,r10
800088ea:	cf 93       	brcs	800088dc <_free_r+0x164>
800088ec:	72 38       	ld.w	r8,r9[0xc]
800088ee:	8d 38       	st.w	r6[0xc],r8
800088f0:	8d 29       	st.w	r6[0x8],r9
800088f2:	93 36       	st.w	r9[0xc],r6
800088f4:	91 26       	st.w	r8[0x8],r6
800088f6:	0e 9c       	mov	r12,r7
800088f8:	fe b0 e5 10 	rcall	80005318 <__malloc_unlock>
800088fc:	d8 22       	popm	r4-r7,pc
800088fe:	d7 03       	nop

80008900 <__sfvwrite_r>:
80008900:	d4 31       	pushm	r0-r7,lr
80008902:	20 3d       	sub	sp,12
80008904:	14 94       	mov	r4,r10
80008906:	18 95       	mov	r5,r12
80008908:	16 97       	mov	r7,r11
8000890a:	74 28       	ld.w	r8,r10[0x8]
8000890c:	58 08       	cp.w	r8,0
8000890e:	e0 80 01 40 	breq	80008b8e <__sfvwrite_r+0x28e>
80008912:	96 68       	ld.sh	r8,r11[0xc]
80008914:	ed b8 00 03 	bld	r8,0x3
80008918:	c0 41       	brne	80008920 <__sfvwrite_r+0x20>
8000891a:	76 48       	ld.w	r8,r11[0x10]
8000891c:	58 08       	cp.w	r8,0
8000891e:	c0 c1       	brne	80008936 <__sfvwrite_r+0x36>
80008920:	0e 9b       	mov	r11,r7
80008922:	0a 9c       	mov	r12,r5
80008924:	fe b0 f6 c8 	rcall	800076b4 <__swsetup_r>
80008928:	c0 70       	breq	80008936 <__sfvwrite_r+0x36>
8000892a:	8e 68       	ld.sh	r8,r7[0xc]
8000892c:	a7 a8       	sbr	r8,0x6
8000892e:	ae 68       	st.h	r7[0xc],r8
80008930:	30 98       	mov	r8,9
80008932:	8b 38       	st.w	r5[0xc],r8
80008934:	c2 b9       	rjmp	80008b8a <__sfvwrite_r+0x28a>
80008936:	8e 63       	ld.sh	r3,r7[0xc]
80008938:	68 00       	ld.w	r0,r4[0x0]
8000893a:	06 96       	mov	r6,r3
8000893c:	e2 16 00 02 	andl	r6,0x2,COH
80008940:	c2 10       	breq	80008982 <__sfvwrite_r+0x82>
80008942:	30 03       	mov	r3,0
80008944:	e0 62 04 00 	mov	r2,1024
80008948:	06 96       	mov	r6,r3
8000894a:	c0 48       	rjmp	80008952 <__sfvwrite_r+0x52>
8000894c:	60 03       	ld.w	r3,r0[0x0]
8000894e:	60 16       	ld.w	r6,r0[0x4]
80008950:	2f 80       	sub	r0,-8
80008952:	58 06       	cp.w	r6,0
80008954:	cf c0       	breq	8000894c <__sfvwrite_r+0x4c>
80008956:	e0 46 04 00 	cp.w	r6,1024
8000895a:	ec 09 17 80 	movls	r9,r6
8000895e:	e4 09 17 b0 	movhi	r9,r2
80008962:	06 9a       	mov	r10,r3
80008964:	6e a8       	ld.w	r8,r7[0x28]
80008966:	6e 8b       	ld.w	r11,r7[0x20]
80008968:	0a 9c       	mov	r12,r5
8000896a:	5d 18       	icall	r8
8000896c:	18 16       	sub	r6,r12
8000896e:	58 0c       	cp.w	r12,0
80008970:	e0 8a 01 0a 	brle	80008b84 <__sfvwrite_r+0x284>
80008974:	68 28       	ld.w	r8,r4[0x8]
80008976:	18 18       	sub	r8,r12
80008978:	89 28       	st.w	r4[0x8],r8
8000897a:	e0 80 01 0a 	breq	80008b8e <__sfvwrite_r+0x28e>
8000897e:	18 03       	add	r3,r12
80008980:	ce 9b       	rjmp	80008952 <__sfvwrite_r+0x52>
80008982:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80008986:	c0 70       	breq	80008994 <__sfvwrite_r+0x94>
80008988:	50 06       	stdsp	sp[0x0],r6
8000898a:	0c 93       	mov	r3,r6
8000898c:	0c 91       	mov	r1,r6
8000898e:	50 15       	stdsp	sp[0x4],r5
80008990:	08 92       	mov	r2,r4
80008992:	c9 c8       	rjmp	80008aca <__sfvwrite_r+0x1ca>
80008994:	06 96       	mov	r6,r3
80008996:	08 91       	mov	r1,r4
80008998:	c0 48       	rjmp	800089a0 <__sfvwrite_r+0xa0>
8000899a:	60 03       	ld.w	r3,r0[0x0]
8000899c:	60 16       	ld.w	r6,r0[0x4]
8000899e:	2f 80       	sub	r0,-8
800089a0:	58 06       	cp.w	r6,0
800089a2:	cf c0       	breq	8000899a <__sfvwrite_r+0x9a>
800089a4:	8e 68       	ld.sh	r8,r7[0xc]
800089a6:	6e 24       	ld.w	r4,r7[0x8]
800089a8:	10 99       	mov	r9,r8
800089aa:	e2 19 02 00 	andl	r9,0x200,COH
800089ae:	c5 50       	breq	80008a58 <__sfvwrite_r+0x158>
800089b0:	08 36       	cp.w	r6,r4
800089b2:	c4 43       	brcs	80008a3a <__sfvwrite_r+0x13a>
800089b4:	10 99       	mov	r9,r8
800089b6:	e2 19 04 80 	andl	r9,0x480,COH
800089ba:	c4 00       	breq	80008a3a <__sfvwrite_r+0x13a>
800089bc:	6e 4b       	ld.w	r11,r7[0x10]
800089be:	6e 09       	ld.w	r9,r7[0x0]
800089c0:	16 19       	sub	r9,r11
800089c2:	50 09       	stdsp	sp[0x0],r9
800089c4:	6e 59       	ld.w	r9,r7[0x14]
800089c6:	10 9c       	mov	r12,r8
800089c8:	f2 09 00 1a 	add	r10,r9,r9<<0x1
800089cc:	30 28       	mov	r8,2
800089ce:	f4 08 0c 08 	divs	r8,r10,r8
800089d2:	fa e9 00 04 	st.d	sp[4],r8
800089d6:	10 94       	mov	r4,r8
800089d8:	40 09       	lddsp	r9,sp[0x0]
800089da:	e2 1c 04 00 	andl	r12,0x400,COH
800089de:	2f f9       	sub	r9,-1
800089e0:	0c 09       	add	r9,r6
800089e2:	12 38       	cp.w	r8,r9
800089e4:	f2 04 17 30 	movlo	r4,r9
800089e8:	58 0c       	cp.w	r12,0
800089ea:	c1 10       	breq	80008a0c <__sfvwrite_r+0x10c>
800089ec:	08 9b       	mov	r11,r4
800089ee:	0a 9c       	mov	r12,r5
800089f0:	fe b0 e1 d8 	rcall	80004da0 <_malloc_r>
800089f4:	18 92       	mov	r2,r12
800089f6:	c1 40       	breq	80008a1e <__sfvwrite_r+0x11e>
800089f8:	40 0a       	lddsp	r10,sp[0x0]
800089fa:	6e 4b       	ld.w	r11,r7[0x10]
800089fc:	fe b0 e3 e2 	rcall	800051c0 <memcpy>
80008a00:	8e 68       	ld.sh	r8,r7[0xc]
80008a02:	e0 18 fb 7f 	andl	r8,0xfb7f
80008a06:	a7 b8       	sbr	r8,0x7
80008a08:	ae 68       	st.h	r7[0xc],r8
80008a0a:	c0 d8       	rjmp	80008a24 <__sfvwrite_r+0x124>
80008a0c:	08 9a       	mov	r10,r4
80008a0e:	0a 9c       	mov	r12,r5
80008a10:	e0 a0 04 5e 	rcall	800092cc <_realloc_r>
80008a14:	18 92       	mov	r2,r12
80008a16:	c0 71       	brne	80008a24 <__sfvwrite_r+0x124>
80008a18:	6e 4b       	ld.w	r11,r7[0x10]
80008a1a:	0a 9c       	mov	r12,r5
80008a1c:	ca ee       	rcall	80008778 <_free_r>
80008a1e:	30 c8       	mov	r8,12
80008a20:	8b 38       	st.w	r5[0xc],r8
80008a22:	cb 18       	rjmp	80008b84 <__sfvwrite_r+0x284>
80008a24:	40 0a       	lddsp	r10,sp[0x0]
80008a26:	40 09       	lddsp	r9,sp[0x0]
80008a28:	e8 0a 01 0a 	sub	r10,r4,r10
80008a2c:	e4 09 00 08 	add	r8,r2,r9
80008a30:	8f 54       	st.w	r7[0x14],r4
80008a32:	8f 2a       	st.w	r7[0x8],r10
80008a34:	8f 08       	st.w	r7[0x0],r8
80008a36:	8f 42       	st.w	r7[0x10],r2
80008a38:	0c 94       	mov	r4,r6
80008a3a:	08 36       	cp.w	r6,r4
80008a3c:	ec 04 17 30 	movlo	r4,r6
80008a40:	06 9b       	mov	r11,r3
80008a42:	08 9a       	mov	r10,r4
80008a44:	6e 0c       	ld.w	r12,r7[0x0]
80008a46:	c3 ad       	rcall	80008cba <memmove>
80008a48:	6e 08       	ld.w	r8,r7[0x0]
80008a4a:	08 08       	add	r8,r4
80008a4c:	8f 08       	st.w	r7[0x0],r8
80008a4e:	6e 28       	ld.w	r8,r7[0x8]
80008a50:	08 18       	sub	r8,r4
80008a52:	0c 94       	mov	r4,r6
80008a54:	8f 28       	st.w	r7[0x8],r8
80008a56:	c2 e8       	rjmp	80008ab2 <__sfvwrite_r+0x1b2>
80008a58:	08 36       	cp.w	r6,r4
80008a5a:	5f ba       	srhi	r10
80008a5c:	6e 0c       	ld.w	r12,r7[0x0]
80008a5e:	6e 48       	ld.w	r8,r7[0x10]
80008a60:	10 3c       	cp.w	r12,r8
80008a62:	5f b8       	srhi	r8
80008a64:	f5 e8 00 08 	and	r8,r10,r8
80008a68:	f2 08 18 00 	cp.b	r8,r9
80008a6c:	c0 d0       	breq	80008a86 <__sfvwrite_r+0x186>
80008a6e:	06 9b       	mov	r11,r3
80008a70:	08 9a       	mov	r10,r4
80008a72:	c2 4d       	rcall	80008cba <memmove>
80008a74:	6e 08       	ld.w	r8,r7[0x0]
80008a76:	08 08       	add	r8,r4
80008a78:	0e 9b       	mov	r11,r7
80008a7a:	8f 08       	st.w	r7[0x0],r8
80008a7c:	0a 9c       	mov	r12,r5
80008a7e:	fe b0 fd 0d 	rcall	80008498 <_fflush_r>
80008a82:	c1 80       	breq	80008ab2 <__sfvwrite_r+0x1b2>
80008a84:	c8 08       	rjmp	80008b84 <__sfvwrite_r+0x284>
80008a86:	6e 59       	ld.w	r9,r7[0x14]
80008a88:	12 36       	cp.w	r6,r9
80008a8a:	c0 a3       	brcs	80008a9e <__sfvwrite_r+0x19e>
80008a8c:	6e a8       	ld.w	r8,r7[0x28]
80008a8e:	06 9a       	mov	r10,r3
80008a90:	6e 8b       	ld.w	r11,r7[0x20]
80008a92:	0a 9c       	mov	r12,r5
80008a94:	5d 18       	icall	r8
80008a96:	18 94       	mov	r4,r12
80008a98:	e0 89 00 0d 	brgt	80008ab2 <__sfvwrite_r+0x1b2>
80008a9c:	c7 48       	rjmp	80008b84 <__sfvwrite_r+0x284>
80008a9e:	0c 9a       	mov	r10,r6
80008aa0:	06 9b       	mov	r11,r3
80008aa2:	c0 cd       	rcall	80008cba <memmove>
80008aa4:	6e 08       	ld.w	r8,r7[0x0]
80008aa6:	0c 08       	add	r8,r6
80008aa8:	0c 94       	mov	r4,r6
80008aaa:	8f 08       	st.w	r7[0x0],r8
80008aac:	6e 28       	ld.w	r8,r7[0x8]
80008aae:	0c 18       	sub	r8,r6
80008ab0:	8f 28       	st.w	r7[0x8],r8
80008ab2:	62 28       	ld.w	r8,r1[0x8]
80008ab4:	08 18       	sub	r8,r4
80008ab6:	83 28       	st.w	r1[0x8],r8
80008ab8:	c6 b0       	breq	80008b8e <__sfvwrite_r+0x28e>
80008aba:	08 16       	sub	r6,r4
80008abc:	08 03       	add	r3,r4
80008abe:	c7 1b       	rjmp	800089a0 <__sfvwrite_r+0xa0>
80008ac0:	60 03       	ld.w	r3,r0[0x0]
80008ac2:	60 11       	ld.w	r1,r0[0x4]
80008ac4:	30 08       	mov	r8,0
80008ac6:	2f 80       	sub	r0,-8
80008ac8:	50 08       	stdsp	sp[0x0],r8
80008aca:	58 01       	cp.w	r1,0
80008acc:	cf a0       	breq	80008ac0 <__sfvwrite_r+0x1c0>
80008ace:	40 0a       	lddsp	r10,sp[0x0]
80008ad0:	58 0a       	cp.w	r10,0
80008ad2:	c1 41       	brne	80008afa <__sfvwrite_r+0x1fa>
80008ad4:	e2 c6 ff ff 	sub	r6,r1,-1
80008ad8:	02 9a       	mov	r10,r1
80008ada:	30 ab       	mov	r11,10
80008adc:	06 9c       	mov	r12,r3
80008ade:	ce 3c       	rcall	80008ca4 <memchr>
80008ae0:	f8 c8 ff ff 	sub	r8,r12,-1
80008ae4:	58 0c       	cp.w	r12,0
80008ae6:	f1 d3 e1 16 	subne	r6,r8,r3
80008aea:	f9 b9 01 01 	movne	r9,1
80008aee:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008af2:	f9 b8 00 01 	moveq	r8,1
80008af6:	fb f8 0a 00 	st.weq	sp[0x0],r8
80008afa:	02 36       	cp.w	r6,r1
80008afc:	ec 04 17 80 	movls	r4,r6
80008b00:	e2 04 17 b0 	movhi	r4,r1
80008b04:	6e 59       	ld.w	r9,r7[0x14]
80008b06:	6e 25       	ld.w	r5,r7[0x8]
80008b08:	f2 05 00 05 	add	r5,r9,r5
80008b0c:	0a 34       	cp.w	r4,r5
80008b0e:	5f 9a       	srgt	r10
80008b10:	6e 0c       	ld.w	r12,r7[0x0]
80008b12:	6e 48       	ld.w	r8,r7[0x10]
80008b14:	10 3c       	cp.w	r12,r8
80008b16:	5f b8       	srhi	r8
80008b18:	f5 e8 00 08 	and	r8,r10,r8
80008b1c:	30 0a       	mov	r10,0
80008b1e:	f4 08 18 00 	cp.b	r8,r10
80008b22:	c0 d0       	breq	80008b3c <__sfvwrite_r+0x23c>
80008b24:	06 9b       	mov	r11,r3
80008b26:	0a 9a       	mov	r10,r5
80008b28:	cc 9c       	rcall	80008cba <memmove>
80008b2a:	6e 08       	ld.w	r8,r7[0x0]
80008b2c:	0a 08       	add	r8,r5
80008b2e:	0e 9b       	mov	r11,r7
80008b30:	8f 08       	st.w	r7[0x0],r8
80008b32:	40 1c       	lddsp	r12,sp[0x4]
80008b34:	fe b0 fc b2 	rcall	80008498 <_fflush_r>
80008b38:	c1 70       	breq	80008b66 <__sfvwrite_r+0x266>
80008b3a:	c2 58       	rjmp	80008b84 <__sfvwrite_r+0x284>
80008b3c:	12 34       	cp.w	r4,r9
80008b3e:	c0 a5       	brlt	80008b52 <__sfvwrite_r+0x252>
80008b40:	6e a8       	ld.w	r8,r7[0x28]
80008b42:	06 9a       	mov	r10,r3
80008b44:	6e 8b       	ld.w	r11,r7[0x20]
80008b46:	40 1c       	lddsp	r12,sp[0x4]
80008b48:	5d 18       	icall	r8
80008b4a:	18 95       	mov	r5,r12
80008b4c:	e0 89 00 0d 	brgt	80008b66 <__sfvwrite_r+0x266>
80008b50:	c1 a8       	rjmp	80008b84 <__sfvwrite_r+0x284>
80008b52:	08 9a       	mov	r10,r4
80008b54:	06 9b       	mov	r11,r3
80008b56:	cb 2c       	rcall	80008cba <memmove>
80008b58:	6e 08       	ld.w	r8,r7[0x0]
80008b5a:	08 08       	add	r8,r4
80008b5c:	08 95       	mov	r5,r4
80008b5e:	8f 08       	st.w	r7[0x0],r8
80008b60:	6e 28       	ld.w	r8,r7[0x8]
80008b62:	08 18       	sub	r8,r4
80008b64:	8f 28       	st.w	r7[0x8],r8
80008b66:	0a 16       	sub	r6,r5
80008b68:	c0 71       	brne	80008b76 <__sfvwrite_r+0x276>
80008b6a:	0e 9b       	mov	r11,r7
80008b6c:	40 1c       	lddsp	r12,sp[0x4]
80008b6e:	fe b0 fc 95 	rcall	80008498 <_fflush_r>
80008b72:	c0 91       	brne	80008b84 <__sfvwrite_r+0x284>
80008b74:	50 06       	stdsp	sp[0x0],r6
80008b76:	64 28       	ld.w	r8,r2[0x8]
80008b78:	0a 18       	sub	r8,r5
80008b7a:	85 28       	st.w	r2[0x8],r8
80008b7c:	c0 90       	breq	80008b8e <__sfvwrite_r+0x28e>
80008b7e:	0a 11       	sub	r1,r5
80008b80:	0a 03       	add	r3,r5
80008b82:	ca 4b       	rjmp	80008aca <__sfvwrite_r+0x1ca>
80008b84:	8e 68       	ld.sh	r8,r7[0xc]
80008b86:	a7 a8       	sbr	r8,0x6
80008b88:	ae 68       	st.h	r7[0xc],r8
80008b8a:	3f fc       	mov	r12,-1
80008b8c:	c0 28       	rjmp	80008b90 <__sfvwrite_r+0x290>
80008b8e:	30 0c       	mov	r12,0
80008b90:	2f dd       	sub	sp,-12
80008b92:	d8 32       	popm	r0-r7,pc

80008b94 <_fwalk>:
80008b94:	d4 31       	pushm	r0-r7,lr
80008b96:	30 05       	mov	r5,0
80008b98:	16 91       	mov	r1,r11
80008b9a:	f8 c7 ff 28 	sub	r7,r12,-216
80008b9e:	0a 92       	mov	r2,r5
80008ba0:	fe b0 fd 02 	rcall	800085a4 <__sfp_lock_acquire>
80008ba4:	3f f3       	mov	r3,-1
80008ba6:	c1 68       	rjmp	80008bd2 <_fwalk+0x3e>
80008ba8:	6e 26       	ld.w	r6,r7[0x8]
80008baa:	6e 14       	ld.w	r4,r7[0x4]
80008bac:	2f 46       	sub	r6,-12
80008bae:	c0 c8       	rjmp	80008bc6 <_fwalk+0x32>
80008bb0:	8c 08       	ld.sh	r8,r6[0x0]
80008bb2:	e4 08 19 00 	cp.h	r8,r2
80008bb6:	c0 70       	breq	80008bc4 <_fwalk+0x30>
80008bb8:	8c 18       	ld.sh	r8,r6[0x2]
80008bba:	e6 08 19 00 	cp.h	r8,r3
80008bbe:	c0 30       	breq	80008bc4 <_fwalk+0x30>
80008bc0:	5d 11       	icall	r1
80008bc2:	18 45       	or	r5,r12
80008bc4:	2a 46       	sub	r6,-92
80008bc6:	20 14       	sub	r4,1
80008bc8:	ec cc 00 0c 	sub	r12,r6,12
80008bcc:	58 04       	cp.w	r4,0
80008bce:	cf 14       	brge	80008bb0 <_fwalk+0x1c>
80008bd0:	6e 07       	ld.w	r7,r7[0x0]
80008bd2:	58 07       	cp.w	r7,0
80008bd4:	ce a1       	brne	80008ba8 <_fwalk+0x14>
80008bd6:	fe b0 fc e8 	rcall	800085a6 <__sfp_lock_release>
80008bda:	0a 9c       	mov	r12,r5
80008bdc:	d8 32       	popm	r0-r7,pc
80008bde:	d7 03       	nop

80008be0 <_localeconv_r>:
80008be0:	fe cc db 80 	sub	r12,pc,-9344
80008be4:	5e fc       	retal	r12
80008be6:	d7 03       	nop

80008be8 <__smakebuf_r>:
80008be8:	d4 21       	pushm	r4-r7,lr
80008bea:	20 fd       	sub	sp,60
80008bec:	96 68       	ld.sh	r8,r11[0xc]
80008bee:	16 97       	mov	r7,r11
80008bf0:	18 96       	mov	r6,r12
80008bf2:	e2 18 00 02 	andl	r8,0x2,COH
80008bf6:	c3 d1       	brne	80008c70 <__smakebuf_r+0x88>
80008bf8:	96 7b       	ld.sh	r11,r11[0xe]
80008bfa:	f0 0b 19 00 	cp.h	r11,r8
80008bfe:	c0 55       	brlt	80008c08 <__smakebuf_r+0x20>
80008c00:	1a 9a       	mov	r10,sp
80008c02:	e0 a0 05 e1 	rcall	800097c4 <_fstat_r>
80008c06:	c0 f4       	brge	80008c24 <__smakebuf_r+0x3c>
80008c08:	8e 65       	ld.sh	r5,r7[0xc]
80008c0a:	0a 98       	mov	r8,r5
80008c0c:	ab b8       	sbr	r8,0xb
80008c0e:	e2 15 00 80 	andl	r5,0x80,COH
80008c12:	ae 68       	st.h	r7[0xc],r8
80008c14:	30 04       	mov	r4,0
80008c16:	e0 68 04 00 	mov	r8,1024
80008c1a:	f9 b5 01 40 	movne	r5,64
80008c1e:	f0 05 17 00 	moveq	r5,r8
80008c22:	c1 c8       	rjmp	80008c5a <__smakebuf_r+0x72>
80008c24:	40 18       	lddsp	r8,sp[0x4]
80008c26:	e2 18 f0 00 	andl	r8,0xf000,COH
80008c2a:	e0 48 20 00 	cp.w	r8,8192
80008c2e:	5f 04       	sreq	r4
80008c30:	e0 48 80 00 	cp.w	r8,32768
80008c34:	c0 e1       	brne	80008c50 <__smakebuf_r+0x68>
80008c36:	6e b9       	ld.w	r9,r7[0x2c]
80008c38:	fe c8 f6 5c 	sub	r8,pc,-2468
80008c3c:	10 39       	cp.w	r9,r8
80008c3e:	c0 91       	brne	80008c50 <__smakebuf_r+0x68>
80008c40:	8e 68       	ld.sh	r8,r7[0xc]
80008c42:	e0 65 04 00 	mov	r5,1024
80008c46:	ab a8       	sbr	r8,0xa
80008c48:	ef 45 00 50 	st.w	r7[80],r5
80008c4c:	ae 68       	st.h	r7[0xc],r8
80008c4e:	c0 68       	rjmp	80008c5a <__smakebuf_r+0x72>
80008c50:	8e 68       	ld.sh	r8,r7[0xc]
80008c52:	e0 65 04 00 	mov	r5,1024
80008c56:	ab b8       	sbr	r8,0xb
80008c58:	ae 68       	st.h	r7[0xc],r8
80008c5a:	0a 9b       	mov	r11,r5
80008c5c:	0c 9c       	mov	r12,r6
80008c5e:	fe b0 e0 a1 	rcall	80004da0 <_malloc_r>
80008c62:	8e 68       	ld.sh	r8,r7[0xc]
80008c64:	c0 d1       	brne	80008c7e <__smakebuf_r+0x96>
80008c66:	ed b8 00 09 	bld	r8,0x9
80008c6a:	c1 b0       	breq	80008ca0 <__smakebuf_r+0xb8>
80008c6c:	a1 b8       	sbr	r8,0x1
80008c6e:	ae 68       	st.h	r7[0xc],r8
80008c70:	ee c8 ff b9 	sub	r8,r7,-71
80008c74:	8f 48       	st.w	r7[0x10],r8
80008c76:	8f 08       	st.w	r7[0x0],r8
80008c78:	30 18       	mov	r8,1
80008c7a:	8f 58       	st.w	r7[0x14],r8
80008c7c:	c1 28       	rjmp	80008ca0 <__smakebuf_r+0xb8>
80008c7e:	a7 b8       	sbr	r8,0x7
80008c80:	8f 4c       	st.w	r7[0x10],r12
80008c82:	ae 68       	st.h	r7[0xc],r8
80008c84:	8f 55       	st.w	r7[0x14],r5
80008c86:	fe c8 06 de 	sub	r8,pc,1758
80008c8a:	8f 0c       	st.w	r7[0x0],r12
80008c8c:	8d a8       	st.w	r6[0x28],r8
80008c8e:	58 04       	cp.w	r4,0
80008c90:	c0 80       	breq	80008ca0 <__smakebuf_r+0xb8>
80008c92:	8e 7c       	ld.sh	r12,r7[0xe]
80008c94:	fe b0 e3 9a 	rcall	800053c8 <isatty>
80008c98:	c0 40       	breq	80008ca0 <__smakebuf_r+0xb8>
80008c9a:	8e 68       	ld.sh	r8,r7[0xc]
80008c9c:	a1 a8       	sbr	r8,0x0
80008c9e:	ae 68       	st.h	r7[0xc],r8
80008ca0:	2f 1d       	sub	sp,-60
80008ca2:	d8 22       	popm	r4-r7,pc

80008ca4 <memchr>:
80008ca4:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80008ca8:	c0 68       	rjmp	80008cb4 <memchr+0x10>
80008caa:	20 1a       	sub	r10,1
80008cac:	19 88       	ld.ub	r8,r12[0x0]
80008cae:	16 38       	cp.w	r8,r11
80008cb0:	5e 0c       	reteq	r12
80008cb2:	2f fc       	sub	r12,-1
80008cb4:	58 0a       	cp.w	r10,0
80008cb6:	cf a1       	brne	80008caa <memchr+0x6>
80008cb8:	5e fa       	retal	r10

80008cba <memmove>:
80008cba:	d4 01       	pushm	lr
80008cbc:	18 3b       	cp.w	r11,r12
80008cbe:	c1 92       	brcc	80008cf0 <memmove+0x36>
80008cc0:	f6 0a 00 09 	add	r9,r11,r10
80008cc4:	12 3c       	cp.w	r12,r9
80008cc6:	c1 52       	brcc	80008cf0 <memmove+0x36>
80008cc8:	f8 0a 00 0b 	add	r11,r12,r10
80008ccc:	30 08       	mov	r8,0
80008cce:	c0 68       	rjmp	80008cda <memmove+0x20>
80008cd0:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80008cd4:	20 1a       	sub	r10,1
80008cd6:	f6 08 0b 0e 	st.b	r11[r8],lr
80008cda:	20 18       	sub	r8,1
80008cdc:	58 0a       	cp.w	r10,0
80008cde:	cf 91       	brne	80008cd0 <memmove+0x16>
80008ce0:	d8 02       	popm	pc
80008ce2:	f6 08 07 09 	ld.ub	r9,r11[r8]
80008ce6:	20 1a       	sub	r10,1
80008ce8:	f8 08 0b 09 	st.b	r12[r8],r9
80008cec:	2f f8       	sub	r8,-1
80008cee:	c0 28       	rjmp	80008cf2 <memmove+0x38>
80008cf0:	30 08       	mov	r8,0
80008cf2:	58 0a       	cp.w	r10,0
80008cf4:	cf 71       	brne	80008ce2 <memmove+0x28>
80008cf6:	d8 02       	popm	pc

80008cf8 <__hi0bits>:
80008cf8:	18 98       	mov	r8,r12
80008cfa:	e0 1c 00 00 	andl	r12,0x0
80008cfe:	f0 09 15 10 	lsl	r9,r8,0x10
80008d02:	58 0c       	cp.w	r12,0
80008d04:	f2 08 17 00 	moveq	r8,r9
80008d08:	f9 bc 00 10 	moveq	r12,16
80008d0c:	f9 bc 01 00 	movne	r12,0
80008d10:	10 9a       	mov	r10,r8
80008d12:	f0 09 15 08 	lsl	r9,r8,0x8
80008d16:	e6 1a ff 00 	andh	r10,0xff00,COH
80008d1a:	f7 bc 00 f8 	subeq	r12,-8
80008d1e:	f2 08 17 00 	moveq	r8,r9
80008d22:	10 9a       	mov	r10,r8
80008d24:	f0 09 15 04 	lsl	r9,r8,0x4
80008d28:	e6 1a f0 00 	andh	r10,0xf000,COH
80008d2c:	f7 bc 00 fc 	subeq	r12,-4
80008d30:	f2 08 17 00 	moveq	r8,r9
80008d34:	10 9a       	mov	r10,r8
80008d36:	f0 09 15 02 	lsl	r9,r8,0x2
80008d3a:	e6 1a c0 00 	andh	r10,0xc000,COH
80008d3e:	f7 bc 00 fe 	subeq	r12,-2
80008d42:	f2 08 17 00 	moveq	r8,r9
80008d46:	58 08       	cp.w	r8,0
80008d48:	5e 5c       	retlt	r12
80008d4a:	ed b8 00 1e 	bld	r8,0x1e
80008d4e:	f9 bc 01 20 	movne	r12,32
80008d52:	f7 bc 00 ff 	subeq	r12,-1
80008d56:	5e fc       	retal	r12

80008d58 <__lo0bits>:
80008d58:	18 99       	mov	r9,r12
80008d5a:	78 08       	ld.w	r8,r12[0x0]
80008d5c:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80008d60:	c1 50       	breq	80008d8a <__lo0bits+0x32>
80008d62:	ed b8 00 00 	bld	r8,0x0
80008d66:	c0 21       	brne	80008d6a <__lo0bits+0x12>
80008d68:	5e fd       	retal	0
80008d6a:	10 9b       	mov	r11,r8
80008d6c:	f0 0a 16 01 	lsr	r10,r8,0x1
80008d70:	e2 1b 00 02 	andl	r11,0x2,COH
80008d74:	a3 88       	lsr	r8,0x2
80008d76:	58 0b       	cp.w	r11,0
80008d78:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80008d7c:	f9 bc 01 01 	movne	r12,1
80008d80:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80008d84:	f9 bc 00 02 	moveq	r12,2
80008d88:	5e fc       	retal	r12
80008d8a:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80008d8e:	f0 0b 16 10 	lsr	r11,r8,0x10
80008d92:	58 0a       	cp.w	r10,0
80008d94:	f6 08 17 00 	moveq	r8,r11
80008d98:	f9 bc 00 10 	moveq	r12,16
80008d9c:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80008da0:	f0 0a 16 08 	lsr	r10,r8,0x8
80008da4:	58 0b       	cp.w	r11,0
80008da6:	f7 bc 00 f8 	subeq	r12,-8
80008daa:	f4 08 17 00 	moveq	r8,r10
80008dae:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80008db2:	f0 0a 16 04 	lsr	r10,r8,0x4
80008db6:	58 0b       	cp.w	r11,0
80008db8:	f7 bc 00 fc 	subeq	r12,-4
80008dbc:	f4 08 17 00 	moveq	r8,r10
80008dc0:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80008dc4:	f0 0a 16 02 	lsr	r10,r8,0x2
80008dc8:	58 0b       	cp.w	r11,0
80008dca:	f7 bc 00 fe 	subeq	r12,-2
80008dce:	f4 08 17 00 	moveq	r8,r10
80008dd2:	ed b8 00 00 	bld	r8,0x0
80008dd6:	c0 60       	breq	80008de2 <__lo0bits+0x8a>
80008dd8:	a1 98       	lsr	r8,0x1
80008dda:	c0 31       	brne	80008de0 <__lo0bits+0x88>
80008ddc:	32 0c       	mov	r12,32
80008dde:	5e fc       	retal	r12
80008de0:	2f fc       	sub	r12,-1
80008de2:	93 08       	st.w	r9[0x0],r8
80008de4:	5e fc       	retal	r12

80008de6 <__mcmp>:
80008de6:	d4 01       	pushm	lr
80008de8:	18 98       	mov	r8,r12
80008dea:	76 49       	ld.w	r9,r11[0x10]
80008dec:	78 4c       	ld.w	r12,r12[0x10]
80008dee:	12 1c       	sub	r12,r9
80008df0:	c1 31       	brne	80008e16 <__mcmp+0x30>
80008df2:	2f b9       	sub	r9,-5
80008df4:	a3 69       	lsl	r9,0x2
80008df6:	12 0b       	add	r11,r9
80008df8:	f0 09 00 09 	add	r9,r8,r9
80008dfc:	2e c8       	sub	r8,-20
80008dfe:	13 4e       	ld.w	lr,--r9
80008e00:	17 4a       	ld.w	r10,--r11
80008e02:	14 3e       	cp.w	lr,r10
80008e04:	c0 60       	breq	80008e10 <__mcmp+0x2a>
80008e06:	f9 bc 03 ff 	movlo	r12,-1
80008e0a:	f9 bc 02 01 	movhs	r12,1
80008e0e:	d8 02       	popm	pc
80008e10:	10 39       	cp.w	r9,r8
80008e12:	fe 9b ff f6 	brhi	80008dfe <__mcmp+0x18>
80008e16:	d8 02       	popm	pc

80008e18 <_Bfree>:
80008e18:	d4 21       	pushm	r4-r7,lr
80008e1a:	18 97       	mov	r7,r12
80008e1c:	16 95       	mov	r5,r11
80008e1e:	78 96       	ld.w	r6,r12[0x24]
80008e20:	58 06       	cp.w	r6,0
80008e22:	c0 91       	brne	80008e34 <_Bfree+0x1c>
80008e24:	31 0c       	mov	r12,16
80008e26:	fe b0 df b5 	rcall	80004d90 <malloc>
80008e2a:	99 36       	st.w	r12[0xc],r6
80008e2c:	8f 9c       	st.w	r7[0x24],r12
80008e2e:	99 16       	st.w	r12[0x4],r6
80008e30:	99 26       	st.w	r12[0x8],r6
80008e32:	99 06       	st.w	r12[0x0],r6
80008e34:	58 05       	cp.w	r5,0
80008e36:	c0 90       	breq	80008e48 <_Bfree+0x30>
80008e38:	6a 19       	ld.w	r9,r5[0x4]
80008e3a:	6e 98       	ld.w	r8,r7[0x24]
80008e3c:	70 38       	ld.w	r8,r8[0xc]
80008e3e:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80008e42:	8b 0a       	st.w	r5[0x0],r10
80008e44:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80008e48:	d8 22       	popm	r4-r7,pc
80008e4a:	d7 03       	nop

80008e4c <_Balloc>:
80008e4c:	d4 21       	pushm	r4-r7,lr
80008e4e:	18 97       	mov	r7,r12
80008e50:	16 96       	mov	r6,r11
80008e52:	78 95       	ld.w	r5,r12[0x24]
80008e54:	58 05       	cp.w	r5,0
80008e56:	c0 91       	brne	80008e68 <_Balloc+0x1c>
80008e58:	31 0c       	mov	r12,16
80008e5a:	fe b0 df 9b 	rcall	80004d90 <malloc>
80008e5e:	99 35       	st.w	r12[0xc],r5
80008e60:	8f 9c       	st.w	r7[0x24],r12
80008e62:	99 15       	st.w	r12[0x4],r5
80008e64:	99 25       	st.w	r12[0x8],r5
80008e66:	99 05       	st.w	r12[0x0],r5
80008e68:	6e 95       	ld.w	r5,r7[0x24]
80008e6a:	6a 38       	ld.w	r8,r5[0xc]
80008e6c:	58 08       	cp.w	r8,0
80008e6e:	c0 b1       	brne	80008e84 <_Balloc+0x38>
80008e70:	31 0a       	mov	r10,16
80008e72:	30 4b       	mov	r11,4
80008e74:	0e 9c       	mov	r12,r7
80008e76:	e0 a0 04 07 	rcall	80009684 <_calloc_r>
80008e7a:	8b 3c       	st.w	r5[0xc],r12
80008e7c:	6e 98       	ld.w	r8,r7[0x24]
80008e7e:	70 3c       	ld.w	r12,r8[0xc]
80008e80:	58 0c       	cp.w	r12,0
80008e82:	c1 b0       	breq	80008eb8 <_Balloc+0x6c>
80008e84:	6e 98       	ld.w	r8,r7[0x24]
80008e86:	70 38       	ld.w	r8,r8[0xc]
80008e88:	f0 06 00 28 	add	r8,r8,r6<<0x2
80008e8c:	70 0c       	ld.w	r12,r8[0x0]
80008e8e:	58 0c       	cp.w	r12,0
80008e90:	c0 40       	breq	80008e98 <_Balloc+0x4c>
80008e92:	78 09       	ld.w	r9,r12[0x0]
80008e94:	91 09       	st.w	r8[0x0],r9
80008e96:	c0 e8       	rjmp	80008eb2 <_Balloc+0x66>
80008e98:	0e 9c       	mov	r12,r7
80008e9a:	30 17       	mov	r7,1
80008e9c:	0e 9b       	mov	r11,r7
80008e9e:	ee 06 09 47 	lsl	r7,r7,r6
80008ea2:	ee ca ff fb 	sub	r10,r7,-5
80008ea6:	a3 6a       	lsl	r10,0x2
80008ea8:	e0 a0 03 ee 	rcall	80009684 <_calloc_r>
80008eac:	c0 60       	breq	80008eb8 <_Balloc+0x6c>
80008eae:	99 16       	st.w	r12[0x4],r6
80008eb0:	99 27       	st.w	r12[0x8],r7
80008eb2:	30 08       	mov	r8,0
80008eb4:	99 38       	st.w	r12[0xc],r8
80008eb6:	99 48       	st.w	r12[0x10],r8
80008eb8:	d8 22       	popm	r4-r7,pc
80008eba:	d7 03       	nop

80008ebc <__d2b>:
80008ebc:	d4 31       	pushm	r0-r7,lr
80008ebe:	20 2d       	sub	sp,8
80008ec0:	16 93       	mov	r3,r11
80008ec2:	12 96       	mov	r6,r9
80008ec4:	10 95       	mov	r5,r8
80008ec6:	14 92       	mov	r2,r10
80008ec8:	30 1b       	mov	r11,1
80008eca:	cc 1f       	rcall	80008e4c <_Balloc>
80008ecc:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80008ed0:	50 09       	stdsp	sp[0x0],r9
80008ed2:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80008ed6:	b5 a9       	sbr	r9,0x14
80008ed8:	f0 01 16 14 	lsr	r1,r8,0x14
80008edc:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008ee0:	18 94       	mov	r4,r12
80008ee2:	58 02       	cp.w	r2,0
80008ee4:	c1 d0       	breq	80008f1e <__d2b+0x62>
80008ee6:	fa cc ff f8 	sub	r12,sp,-8
80008eea:	18 d2       	st.w	--r12,r2
80008eec:	c3 6f       	rcall	80008d58 <__lo0bits>
80008eee:	40 18       	lddsp	r8,sp[0x4]
80008ef0:	c0 d0       	breq	80008f0a <__d2b+0x4e>
80008ef2:	40 09       	lddsp	r9,sp[0x0]
80008ef4:	f8 0a 11 20 	rsub	r10,r12,32
80008ef8:	f2 0a 09 4a 	lsl	r10,r9,r10
80008efc:	f5 e8 10 08 	or	r8,r10,r8
80008f00:	89 58       	st.w	r4[0x14],r8
80008f02:	f2 0c 0a 49 	lsr	r9,r9,r12
80008f06:	50 09       	stdsp	sp[0x0],r9
80008f08:	c0 28       	rjmp	80008f0c <__d2b+0x50>
80008f0a:	89 58       	st.w	r4[0x14],r8
80008f0c:	40 08       	lddsp	r8,sp[0x0]
80008f0e:	58 08       	cp.w	r8,0
80008f10:	f9 b3 01 02 	movne	r3,2
80008f14:	f9 b3 00 01 	moveq	r3,1
80008f18:	89 68       	st.w	r4[0x18],r8
80008f1a:	89 43       	st.w	r4[0x10],r3
80008f1c:	c0 88       	rjmp	80008f2c <__d2b+0x70>
80008f1e:	1a 9c       	mov	r12,sp
80008f20:	c1 cf       	rcall	80008d58 <__lo0bits>
80008f22:	30 13       	mov	r3,1
80008f24:	40 08       	lddsp	r8,sp[0x0]
80008f26:	2e 0c       	sub	r12,-32
80008f28:	89 43       	st.w	r4[0x10],r3
80008f2a:	89 58       	st.w	r4[0x14],r8
80008f2c:	58 01       	cp.w	r1,0
80008f2e:	c0 90       	breq	80008f40 <__d2b+0x84>
80008f30:	e2 c1 04 33 	sub	r1,r1,1075
80008f34:	18 01       	add	r1,r12
80008f36:	8d 01       	st.w	r6[0x0],r1
80008f38:	f8 0c 11 35 	rsub	r12,r12,53
80008f3c:	8b 0c       	st.w	r5[0x0],r12
80008f3e:	c0 c8       	rjmp	80008f56 <__d2b+0x9a>
80008f40:	e6 c8 ff fc 	sub	r8,r3,-4
80008f44:	f8 cc 04 32 	sub	r12,r12,1074
80008f48:	a5 73       	lsl	r3,0x5
80008f4a:	8d 0c       	st.w	r6[0x0],r12
80008f4c:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80008f50:	cd 4e       	rcall	80008cf8 <__hi0bits>
80008f52:	18 13       	sub	r3,r12
80008f54:	8b 03       	st.w	r5[0x0],r3
80008f56:	08 9c       	mov	r12,r4
80008f58:	2f ed       	sub	sp,-8
80008f5a:	d8 32       	popm	r0-r7,pc

80008f5c <__mdiff>:
80008f5c:	d4 31       	pushm	r0-r7,lr
80008f5e:	74 48       	ld.w	r8,r10[0x10]
80008f60:	76 45       	ld.w	r5,r11[0x10]
80008f62:	16 97       	mov	r7,r11
80008f64:	14 96       	mov	r6,r10
80008f66:	10 15       	sub	r5,r8
80008f68:	c1 31       	brne	80008f8e <__mdiff+0x32>
80008f6a:	2f b8       	sub	r8,-5
80008f6c:	ee ce ff ec 	sub	lr,r7,-20
80008f70:	a3 68       	lsl	r8,0x2
80008f72:	f4 08 00 0b 	add	r11,r10,r8
80008f76:	ee 08 00 08 	add	r8,r7,r8
80008f7a:	11 4a       	ld.w	r10,--r8
80008f7c:	17 49       	ld.w	r9,--r11
80008f7e:	12 3a       	cp.w	r10,r9
80008f80:	c0 30       	breq	80008f86 <__mdiff+0x2a>
80008f82:	c0 e2       	brcc	80008f9e <__mdiff+0x42>
80008f84:	c0 78       	rjmp	80008f92 <__mdiff+0x36>
80008f86:	1c 38       	cp.w	r8,lr
80008f88:	fe 9b ff f9 	brhi	80008f7a <__mdiff+0x1e>
80008f8c:	c4 98       	rjmp	8000901e <__mdiff+0xc2>
80008f8e:	58 05       	cp.w	r5,0
80008f90:	c0 64       	brge	80008f9c <__mdiff+0x40>
80008f92:	0e 98       	mov	r8,r7
80008f94:	30 15       	mov	r5,1
80008f96:	0c 97       	mov	r7,r6
80008f98:	10 96       	mov	r6,r8
80008f9a:	c0 28       	rjmp	80008f9e <__mdiff+0x42>
80008f9c:	30 05       	mov	r5,0
80008f9e:	6e 1b       	ld.w	r11,r7[0x4]
80008fa0:	c5 6f       	rcall	80008e4c <_Balloc>
80008fa2:	6e 49       	ld.w	r9,r7[0x10]
80008fa4:	6c 44       	ld.w	r4,r6[0x10]
80008fa6:	99 35       	st.w	r12[0xc],r5
80008fa8:	2f b4       	sub	r4,-5
80008faa:	f2 c5 ff fb 	sub	r5,r9,-5
80008fae:	ec 04 00 24 	add	r4,r6,r4<<0x2
80008fb2:	ee 05 00 25 	add	r5,r7,r5<<0x2
80008fb6:	2e c6       	sub	r6,-20
80008fb8:	2e c7       	sub	r7,-20
80008fba:	f8 c8 ff ec 	sub	r8,r12,-20
80008fbe:	30 0a       	mov	r10,0
80008fc0:	0f 0e       	ld.w	lr,r7++
80008fc2:	0d 0b       	ld.w	r11,r6++
80008fc4:	fc 02 16 10 	lsr	r2,lr,0x10
80008fc8:	f6 03 16 10 	lsr	r3,r11,0x10
80008fcc:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008fd0:	e4 03 01 03 	sub	r3,r2,r3
80008fd4:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008fd8:	fc 0b 01 0b 	sub	r11,lr,r11
80008fdc:	f6 0a 00 0a 	add	r10,r11,r10
80008fe0:	b0 1a       	st.h	r8[0x2],r10
80008fe2:	b1 4a       	asr	r10,0x10
80008fe4:	e6 0a 00 0a 	add	r10,r3,r10
80008fe8:	b0 0a       	st.h	r8[0x0],r10
80008fea:	2f c8       	sub	r8,-4
80008fec:	b1 4a       	asr	r10,0x10
80008fee:	08 36       	cp.w	r6,r4
80008ff0:	ce 83       	brcs	80008fc0 <__mdiff+0x64>
80008ff2:	c0 d8       	rjmp	8000900c <__mdiff+0xb0>
80008ff4:	0f 0b       	ld.w	r11,r7++
80008ff6:	f6 0e 16 10 	lsr	lr,r11,0x10
80008ffa:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008ffe:	16 0a       	add	r10,r11
80009000:	b0 1a       	st.h	r8[0x2],r10
80009002:	b1 4a       	asr	r10,0x10
80009004:	1c 0a       	add	r10,lr
80009006:	b0 0a       	st.h	r8[0x0],r10
80009008:	2f c8       	sub	r8,-4
8000900a:	b1 4a       	asr	r10,0x10
8000900c:	0a 37       	cp.w	r7,r5
8000900e:	cf 33       	brcs	80008ff4 <__mdiff+0x98>
80009010:	c0 28       	rjmp	80009014 <__mdiff+0xb8>
80009012:	20 19       	sub	r9,1
80009014:	11 4a       	ld.w	r10,--r8
80009016:	58 0a       	cp.w	r10,0
80009018:	cf d0       	breq	80009012 <__mdiff+0xb6>
8000901a:	99 49       	st.w	r12[0x10],r9
8000901c:	d8 32       	popm	r0-r7,pc
8000901e:	30 0b       	mov	r11,0
80009020:	c1 6f       	rcall	80008e4c <_Balloc>
80009022:	30 18       	mov	r8,1
80009024:	99 48       	st.w	r12[0x10],r8
80009026:	30 08       	mov	r8,0
80009028:	99 58       	st.w	r12[0x14],r8
8000902a:	d8 32       	popm	r0-r7,pc

8000902c <__lshift>:
8000902c:	d4 31       	pushm	r0-r7,lr
8000902e:	16 97       	mov	r7,r11
80009030:	76 46       	ld.w	r6,r11[0x10]
80009032:	f4 02 14 05 	asr	r2,r10,0x5
80009036:	2f f6       	sub	r6,-1
80009038:	14 93       	mov	r3,r10
8000903a:	18 94       	mov	r4,r12
8000903c:	04 06       	add	r6,r2
8000903e:	76 1b       	ld.w	r11,r11[0x4]
80009040:	6e 28       	ld.w	r8,r7[0x8]
80009042:	c0 38       	rjmp	80009048 <__lshift+0x1c>
80009044:	2f fb       	sub	r11,-1
80009046:	a1 78       	lsl	r8,0x1
80009048:	10 36       	cp.w	r6,r8
8000904a:	fe 99 ff fd 	brgt	80009044 <__lshift+0x18>
8000904e:	08 9c       	mov	r12,r4
80009050:	cf ee       	rcall	80008e4c <_Balloc>
80009052:	30 09       	mov	r9,0
80009054:	18 95       	mov	r5,r12
80009056:	f8 c8 ff ec 	sub	r8,r12,-20
8000905a:	12 9a       	mov	r10,r9
8000905c:	c0 38       	rjmp	80009062 <__lshift+0x36>
8000905e:	10 aa       	st.w	r8++,r10
80009060:	2f f9       	sub	r9,-1
80009062:	04 39       	cp.w	r9,r2
80009064:	cf d5       	brlt	8000905e <__lshift+0x32>
80009066:	6e 4b       	ld.w	r11,r7[0x10]
80009068:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000906c:	2f bb       	sub	r11,-5
8000906e:	ee c9 ff ec 	sub	r9,r7,-20
80009072:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80009076:	58 03       	cp.w	r3,0
80009078:	c1 30       	breq	8000909e <__lshift+0x72>
8000907a:	e6 0c 11 20 	rsub	r12,r3,32
8000907e:	30 0a       	mov	r10,0
80009080:	72 02       	ld.w	r2,r9[0x0]
80009082:	e4 03 09 42 	lsl	r2,r2,r3
80009086:	04 4a       	or	r10,r2
80009088:	10 aa       	st.w	r8++,r10
8000908a:	13 0a       	ld.w	r10,r9++
8000908c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009090:	16 39       	cp.w	r9,r11
80009092:	cf 73       	brcs	80009080 <__lshift+0x54>
80009094:	91 0a       	st.w	r8[0x0],r10
80009096:	58 0a       	cp.w	r10,0
80009098:	c0 70       	breq	800090a6 <__lshift+0x7a>
8000909a:	2f f6       	sub	r6,-1
8000909c:	c0 58       	rjmp	800090a6 <__lshift+0x7a>
8000909e:	13 0a       	ld.w	r10,r9++
800090a0:	10 aa       	st.w	r8++,r10
800090a2:	16 39       	cp.w	r9,r11
800090a4:	cf d3       	brcs	8000909e <__lshift+0x72>
800090a6:	08 9c       	mov	r12,r4
800090a8:	20 16       	sub	r6,1
800090aa:	0e 9b       	mov	r11,r7
800090ac:	8b 46       	st.w	r5[0x10],r6
800090ae:	cb 5e       	rcall	80008e18 <_Bfree>
800090b0:	0a 9c       	mov	r12,r5
800090b2:	d8 32       	popm	r0-r7,pc

800090b4 <__multiply>:
800090b4:	d4 31       	pushm	r0-r7,lr
800090b6:	20 2d       	sub	sp,8
800090b8:	76 49       	ld.w	r9,r11[0x10]
800090ba:	74 48       	ld.w	r8,r10[0x10]
800090bc:	16 96       	mov	r6,r11
800090be:	14 95       	mov	r5,r10
800090c0:	10 39       	cp.w	r9,r8
800090c2:	ec 08 17 50 	movlt	r8,r6
800090c6:	ea 06 17 50 	movlt	r6,r5
800090ca:	f0 05 17 50 	movlt	r5,r8
800090ce:	6c 28       	ld.w	r8,r6[0x8]
800090d0:	76 43       	ld.w	r3,r11[0x10]
800090d2:	74 42       	ld.w	r2,r10[0x10]
800090d4:	76 1b       	ld.w	r11,r11[0x4]
800090d6:	e4 03 00 07 	add	r7,r2,r3
800090da:	10 37       	cp.w	r7,r8
800090dc:	f7 bb 09 ff 	subgt	r11,-1
800090e0:	cb 6e       	rcall	80008e4c <_Balloc>
800090e2:	ee c4 ff fb 	sub	r4,r7,-5
800090e6:	f8 c9 ff ec 	sub	r9,r12,-20
800090ea:	f8 04 00 24 	add	r4,r12,r4<<0x2
800090ee:	30 0a       	mov	r10,0
800090f0:	12 98       	mov	r8,r9
800090f2:	c0 28       	rjmp	800090f6 <__multiply+0x42>
800090f4:	10 aa       	st.w	r8++,r10
800090f6:	08 38       	cp.w	r8,r4
800090f8:	cf e3       	brcs	800090f4 <__multiply+0x40>
800090fa:	2f b3       	sub	r3,-5
800090fc:	2f b2       	sub	r2,-5
800090fe:	ec 03 00 23 	add	r3,r6,r3<<0x2
80009102:	ea 02 00 22 	add	r2,r5,r2<<0x2
80009106:	ec cb ff ec 	sub	r11,r6,-20
8000910a:	50 12       	stdsp	sp[0x4],r2
8000910c:	ea ca ff ec 	sub	r10,r5,-20
80009110:	c4 48       	rjmp	80009198 <__multiply+0xe4>
80009112:	94 95       	ld.uh	r5,r10[0x2]
80009114:	58 05       	cp.w	r5,0
80009116:	c2 00       	breq	80009156 <__multiply+0xa2>
80009118:	12 98       	mov	r8,r9
8000911a:	16 96       	mov	r6,r11
8000911c:	30 0e       	mov	lr,0
8000911e:	50 09       	stdsp	sp[0x0],r9
80009120:	0d 02       	ld.w	r2,r6++
80009122:	e4 00 16 10 	lsr	r0,r2,0x10
80009126:	70 01       	ld.w	r1,r8[0x0]
80009128:	70 09       	ld.w	r9,r8[0x0]
8000912a:	b1 81       	lsr	r1,0x10
8000912c:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80009130:	e0 05 03 41 	mac	r1,r0,r5
80009134:	ab 32       	mul	r2,r5
80009136:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000913a:	00 02       	add	r2,r0
8000913c:	e4 0e 00 0e 	add	lr,r2,lr
80009140:	b0 1e       	st.h	r8[0x2],lr
80009142:	b1 8e       	lsr	lr,0x10
80009144:	1c 01       	add	r1,lr
80009146:	b0 01       	st.h	r8[0x0],r1
80009148:	e2 0e 16 10 	lsr	lr,r1,0x10
8000914c:	2f c8       	sub	r8,-4
8000914e:	06 36       	cp.w	r6,r3
80009150:	ce 83       	brcs	80009120 <__multiply+0x6c>
80009152:	40 09       	lddsp	r9,sp[0x0]
80009154:	91 0e       	st.w	r8[0x0],lr
80009156:	94 86       	ld.uh	r6,r10[0x0]
80009158:	58 06       	cp.w	r6,0
8000915a:	c1 d0       	breq	80009194 <__multiply+0xe0>
8000915c:	72 02       	ld.w	r2,r9[0x0]
8000915e:	12 98       	mov	r8,r9
80009160:	16 9e       	mov	lr,r11
80009162:	30 05       	mov	r5,0
80009164:	b0 12       	st.h	r8[0x2],r2
80009166:	1d 01       	ld.w	r1,lr++
80009168:	90 82       	ld.uh	r2,r8[0x0]
8000916a:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000916e:	ad 30       	mul	r0,r6
80009170:	e0 02 00 02 	add	r2,r0,r2
80009174:	e4 05 00 05 	add	r5,r2,r5
80009178:	b0 05       	st.h	r8[0x0],r5
8000917a:	b1 85       	lsr	r5,0x10
8000917c:	b1 81       	lsr	r1,0x10
8000917e:	2f c8       	sub	r8,-4
80009180:	ad 31       	mul	r1,r6
80009182:	90 92       	ld.uh	r2,r8[0x2]
80009184:	e2 02 00 02 	add	r2,r1,r2
80009188:	0a 02       	add	r2,r5
8000918a:	e4 05 16 10 	lsr	r5,r2,0x10
8000918e:	06 3e       	cp.w	lr,r3
80009190:	ce a3       	brcs	80009164 <__multiply+0xb0>
80009192:	91 02       	st.w	r8[0x0],r2
80009194:	2f ca       	sub	r10,-4
80009196:	2f c9       	sub	r9,-4
80009198:	40 18       	lddsp	r8,sp[0x4]
8000919a:	10 3a       	cp.w	r10,r8
8000919c:	cb b3       	brcs	80009112 <__multiply+0x5e>
8000919e:	c0 28       	rjmp	800091a2 <__multiply+0xee>
800091a0:	20 17       	sub	r7,1
800091a2:	58 07       	cp.w	r7,0
800091a4:	e0 8a 00 05 	brle	800091ae <__multiply+0xfa>
800091a8:	09 48       	ld.w	r8,--r4
800091aa:	58 08       	cp.w	r8,0
800091ac:	cf a0       	breq	800091a0 <__multiply+0xec>
800091ae:	99 47       	st.w	r12[0x10],r7
800091b0:	2f ed       	sub	sp,-8
800091b2:	d8 32       	popm	r0-r7,pc

800091b4 <__i2b>:
800091b4:	d4 21       	pushm	r4-r7,lr
800091b6:	16 97       	mov	r7,r11
800091b8:	30 1b       	mov	r11,1
800091ba:	c4 9e       	rcall	80008e4c <_Balloc>
800091bc:	30 19       	mov	r9,1
800091be:	99 57       	st.w	r12[0x14],r7
800091c0:	99 49       	st.w	r12[0x10],r9
800091c2:	d8 22       	popm	r4-r7,pc

800091c4 <__multadd>:
800091c4:	d4 31       	pushm	r0-r7,lr
800091c6:	30 08       	mov	r8,0
800091c8:	12 95       	mov	r5,r9
800091ca:	16 97       	mov	r7,r11
800091cc:	18 96       	mov	r6,r12
800091ce:	76 44       	ld.w	r4,r11[0x10]
800091d0:	f6 c9 ff ec 	sub	r9,r11,-20
800091d4:	72 0b       	ld.w	r11,r9[0x0]
800091d6:	f6 0c 16 10 	lsr	r12,r11,0x10
800091da:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800091de:	f4 0c 02 4c 	mul	r12,r10,r12
800091e2:	f4 0b 03 45 	mac	r5,r10,r11
800091e6:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
800091ea:	b1 85       	lsr	r5,0x10
800091ec:	18 05       	add	r5,r12
800091ee:	ea 0c 15 10 	lsl	r12,r5,0x10
800091f2:	f8 0b 00 0b 	add	r11,r12,r11
800091f6:	12 ab       	st.w	r9++,r11
800091f8:	2f f8       	sub	r8,-1
800091fa:	b1 85       	lsr	r5,0x10
800091fc:	08 38       	cp.w	r8,r4
800091fe:	ce b5       	brlt	800091d4 <__multadd+0x10>
80009200:	58 05       	cp.w	r5,0
80009202:	c1 c0       	breq	8000923a <__multadd+0x76>
80009204:	6e 28       	ld.w	r8,r7[0x8]
80009206:	10 34       	cp.w	r4,r8
80009208:	c1 35       	brlt	8000922e <__multadd+0x6a>
8000920a:	6e 1b       	ld.w	r11,r7[0x4]
8000920c:	0c 9c       	mov	r12,r6
8000920e:	2f fb       	sub	r11,-1
80009210:	c1 ee       	rcall	80008e4c <_Balloc>
80009212:	6e 4a       	ld.w	r10,r7[0x10]
80009214:	ee cb ff f4 	sub	r11,r7,-12
80009218:	18 93       	mov	r3,r12
8000921a:	2f ea       	sub	r10,-2
8000921c:	2f 4c       	sub	r12,-12
8000921e:	a3 6a       	lsl	r10,0x2
80009220:	fe b0 df d0 	rcall	800051c0 <memcpy>
80009224:	0e 9b       	mov	r11,r7
80009226:	0c 9c       	mov	r12,r6
80009228:	fe b0 fd f8 	rcall	80008e18 <_Bfree>
8000922c:	06 97       	mov	r7,r3
8000922e:	e8 c8 ff ff 	sub	r8,r4,-1
80009232:	2f b4       	sub	r4,-5
80009234:	8f 48       	st.w	r7[0x10],r8
80009236:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000923a:	0e 9c       	mov	r12,r7
8000923c:	d8 32       	popm	r0-r7,pc
8000923e:	d7 03       	nop

80009240 <__pow5mult>:
80009240:	d4 31       	pushm	r0-r7,lr
80009242:	14 96       	mov	r6,r10
80009244:	18 97       	mov	r7,r12
80009246:	16 94       	mov	r4,r11
80009248:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000924c:	c0 90       	breq	8000925e <__pow5mult+0x1e>
8000924e:	20 18       	sub	r8,1
80009250:	fe c9 e1 b0 	sub	r9,pc,-7760
80009254:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80009258:	30 09       	mov	r9,0
8000925a:	cb 5f       	rcall	800091c4 <__multadd>
8000925c:	18 94       	mov	r4,r12
8000925e:	a3 46       	asr	r6,0x2
80009260:	c3 40       	breq	800092c8 <__pow5mult+0x88>
80009262:	6e 95       	ld.w	r5,r7[0x24]
80009264:	58 05       	cp.w	r5,0
80009266:	c0 91       	brne	80009278 <__pow5mult+0x38>
80009268:	31 0c       	mov	r12,16
8000926a:	fe b0 dd 93 	rcall	80004d90 <malloc>
8000926e:	99 35       	st.w	r12[0xc],r5
80009270:	8f 9c       	st.w	r7[0x24],r12
80009272:	99 15       	st.w	r12[0x4],r5
80009274:	99 25       	st.w	r12[0x8],r5
80009276:	99 05       	st.w	r12[0x0],r5
80009278:	6e 93       	ld.w	r3,r7[0x24]
8000927a:	66 25       	ld.w	r5,r3[0x8]
8000927c:	58 05       	cp.w	r5,0
8000927e:	c0 c1       	brne	80009296 <__pow5mult+0x56>
80009280:	e0 6b 02 71 	mov	r11,625
80009284:	0e 9c       	mov	r12,r7
80009286:	c9 7f       	rcall	800091b4 <__i2b>
80009288:	87 2c       	st.w	r3[0x8],r12
8000928a:	30 08       	mov	r8,0
8000928c:	18 95       	mov	r5,r12
8000928e:	99 08       	st.w	r12[0x0],r8
80009290:	c0 38       	rjmp	80009296 <__pow5mult+0x56>
80009292:	06 9c       	mov	r12,r3
80009294:	18 95       	mov	r5,r12
80009296:	ed b6 00 00 	bld	r6,0x0
8000929a:	c0 b1       	brne	800092b0 <__pow5mult+0x70>
8000929c:	08 9b       	mov	r11,r4
8000929e:	0a 9a       	mov	r10,r5
800092a0:	0e 9c       	mov	r12,r7
800092a2:	c0 9f       	rcall	800090b4 <__multiply>
800092a4:	08 9b       	mov	r11,r4
800092a6:	18 93       	mov	r3,r12
800092a8:	0e 9c       	mov	r12,r7
800092aa:	06 94       	mov	r4,r3
800092ac:	fe b0 fd b6 	rcall	80008e18 <_Bfree>
800092b0:	a1 56       	asr	r6,0x1
800092b2:	c0 b0       	breq	800092c8 <__pow5mult+0x88>
800092b4:	6a 03       	ld.w	r3,r5[0x0]
800092b6:	58 03       	cp.w	r3,0
800092b8:	ce d1       	brne	80009292 <__pow5mult+0x52>
800092ba:	0a 9a       	mov	r10,r5
800092bc:	0a 9b       	mov	r11,r5
800092be:	0e 9c       	mov	r12,r7
800092c0:	cf ae       	rcall	800090b4 <__multiply>
800092c2:	8b 0c       	st.w	r5[0x0],r12
800092c4:	99 03       	st.w	r12[0x0],r3
800092c6:	ce 7b       	rjmp	80009294 <__pow5mult+0x54>
800092c8:	08 9c       	mov	r12,r4
800092ca:	d8 32       	popm	r0-r7,pc

800092cc <_realloc_r>:
800092cc:	d4 31       	pushm	r0-r7,lr
800092ce:	20 1d       	sub	sp,4
800092d0:	16 94       	mov	r4,r11
800092d2:	18 92       	mov	r2,r12
800092d4:	14 9b       	mov	r11,r10
800092d6:	58 04       	cp.w	r4,0
800092d8:	c0 51       	brne	800092e2 <_realloc_r+0x16>
800092da:	fe b0 dd 63 	rcall	80004da0 <_malloc_r>
800092de:	18 95       	mov	r5,r12
800092e0:	c5 39       	rjmp	80009586 <_realloc_r+0x2ba>
800092e2:	50 0a       	stdsp	sp[0x0],r10
800092e4:	fe b0 e0 19 	rcall	80005316 <__malloc_lock>
800092e8:	40 0b       	lddsp	r11,sp[0x0]
800092ea:	f6 c8 ff f5 	sub	r8,r11,-11
800092ee:	e8 c1 00 08 	sub	r1,r4,8
800092f2:	10 96       	mov	r6,r8
800092f4:	62 1c       	ld.w	r12,r1[0x4]
800092f6:	e0 16 ff f8 	andl	r6,0xfff8
800092fa:	59 68       	cp.w	r8,22
800092fc:	f9 b6 08 10 	movls	r6,16
80009300:	16 36       	cp.w	r6,r11
80009302:	5f 38       	srlo	r8
80009304:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80009308:	c0 50       	breq	80009312 <_realloc_r+0x46>
8000930a:	30 c8       	mov	r8,12
8000930c:	30 05       	mov	r5,0
8000930e:	85 38       	st.w	r2[0xc],r8
80009310:	c3 b9       	rjmp	80009586 <_realloc_r+0x2ba>
80009312:	18 90       	mov	r0,r12
80009314:	e0 10 ff fc 	andl	r0,0xfffc
80009318:	0c 30       	cp.w	r0,r6
8000931a:	e0 84 01 0b 	brge	80009530 <_realloc_r+0x264>
8000931e:	33 48       	mov	r8,52
80009320:	e2 00 00 09 	add	r9,r1,r0
80009324:	70 25       	ld.w	r5,r8[0x8]
80009326:	0a 39       	cp.w	r9,r5
80009328:	c0 90       	breq	8000933a <_realloc_r+0x6e>
8000932a:	72 1a       	ld.w	r10,r9[0x4]
8000932c:	a1 ca       	cbr	r10,0x0
8000932e:	f2 0a 00 0a 	add	r10,r9,r10
80009332:	74 1a       	ld.w	r10,r10[0x4]
80009334:	ed ba 00 00 	bld	r10,0x0
80009338:	c2 20       	breq	8000937c <_realloc_r+0xb0>
8000933a:	72 1a       	ld.w	r10,r9[0x4]
8000933c:	e0 1a ff fc 	andl	r10,0xfffc
80009340:	f4 00 00 03 	add	r3,r10,r0
80009344:	0a 39       	cp.w	r9,r5
80009346:	c1 31       	brne	8000936c <_realloc_r+0xa0>
80009348:	ec c7 ff f0 	sub	r7,r6,-16
8000934c:	0e 33       	cp.w	r3,r7
8000934e:	c1 95       	brlt	80009380 <_realloc_r+0xb4>
80009350:	e2 06 00 09 	add	r9,r1,r6
80009354:	0c 13       	sub	r3,r6
80009356:	a1 a3       	sbr	r3,0x0
80009358:	93 13       	st.w	r9[0x4],r3
8000935a:	91 29       	st.w	r8[0x8],r9
8000935c:	04 9c       	mov	r12,r2
8000935e:	62 18       	ld.w	r8,r1[0x4]
80009360:	08 95       	mov	r5,r4
80009362:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009366:	10 46       	or	r6,r8
80009368:	83 16       	st.w	r1[0x4],r6
8000936a:	c0 c9       	rjmp	80009582 <_realloc_r+0x2b6>
8000936c:	0c 33       	cp.w	r3,r6
8000936e:	c0 95       	brlt	80009380 <_realloc_r+0xb4>
80009370:	72 28       	ld.w	r8,r9[0x8]
80009372:	02 97       	mov	r7,r1
80009374:	72 39       	ld.w	r9,r9[0xc]
80009376:	93 28       	st.w	r9[0x8],r8
80009378:	91 39       	st.w	r8[0xc],r9
8000937a:	cd d8       	rjmp	80009534 <_realloc_r+0x268>
8000937c:	30 0a       	mov	r10,0
8000937e:	14 99       	mov	r9,r10
80009380:	ed bc 00 00 	bld	r12,0x0
80009384:	e0 80 00 96 	breq	800094b0 <_realloc_r+0x1e4>
80009388:	62 07       	ld.w	r7,r1[0x0]
8000938a:	e2 07 01 07 	sub	r7,r1,r7
8000938e:	6e 1c       	ld.w	r12,r7[0x4]
80009390:	e0 1c ff fc 	andl	r12,0xfffc
80009394:	58 09       	cp.w	r9,0
80009396:	c5 70       	breq	80009444 <_realloc_r+0x178>
80009398:	f8 00 00 03 	add	r3,r12,r0
8000939c:	0a 39       	cp.w	r9,r5
8000939e:	c4 81       	brne	8000942e <_realloc_r+0x162>
800093a0:	14 03       	add	r3,r10
800093a2:	ec c9 ff f0 	sub	r9,r6,-16
800093a6:	12 33       	cp.w	r3,r9
800093a8:	c4 e5       	brlt	80009444 <_realloc_r+0x178>
800093aa:	6e 3a       	ld.w	r10,r7[0xc]
800093ac:	6e 29       	ld.w	r9,r7[0x8]
800093ae:	95 29       	st.w	r10[0x8],r9
800093b0:	93 3a       	st.w	r9[0xc],r10
800093b2:	ee c5 ff f8 	sub	r5,r7,-8
800093b6:	e0 ca 00 04 	sub	r10,r0,4
800093ba:	e0 4a 00 24 	cp.w	r10,36
800093be:	e0 8b 00 25 	brhi	80009408 <_realloc_r+0x13c>
800093c2:	0a 99       	mov	r9,r5
800093c4:	59 3a       	cp.w	r10,19
800093c6:	e0 88 00 1a 	brls	800093fa <_realloc_r+0x12e>
800093ca:	09 09       	ld.w	r9,r4++
800093cc:	8b 09       	st.w	r5[0x0],r9
800093ce:	09 09       	ld.w	r9,r4++
800093d0:	8f 39       	st.w	r7[0xc],r9
800093d2:	ee c9 ff f0 	sub	r9,r7,-16
800093d6:	59 ba       	cp.w	r10,27
800093d8:	e0 88 00 11 	brls	800093fa <_realloc_r+0x12e>
800093dc:	09 0b       	ld.w	r11,r4++
800093de:	93 0b       	st.w	r9[0x0],r11
800093e0:	09 09       	ld.w	r9,r4++
800093e2:	8f 59       	st.w	r7[0x14],r9
800093e4:	ee c9 ff e8 	sub	r9,r7,-24
800093e8:	e0 4a 00 24 	cp.w	r10,36
800093ec:	c0 71       	brne	800093fa <_realloc_r+0x12e>
800093ee:	09 0a       	ld.w	r10,r4++
800093f0:	93 0a       	st.w	r9[0x0],r10
800093f2:	ee c9 ff e0 	sub	r9,r7,-32
800093f6:	09 0a       	ld.w	r10,r4++
800093f8:	8f 7a       	st.w	r7[0x1c],r10
800093fa:	09 0a       	ld.w	r10,r4++
800093fc:	12 aa       	st.w	r9++,r10
800093fe:	68 0a       	ld.w	r10,r4[0x0]
80009400:	93 0a       	st.w	r9[0x0],r10
80009402:	68 1a       	ld.w	r10,r4[0x4]
80009404:	93 1a       	st.w	r9[0x4],r10
80009406:	c0 78       	rjmp	80009414 <_realloc_r+0x148>
80009408:	50 08       	stdsp	sp[0x0],r8
8000940a:	08 9b       	mov	r11,r4
8000940c:	0a 9c       	mov	r12,r5
8000940e:	fe b0 fc 56 	rcall	80008cba <memmove>
80009412:	40 08       	lddsp	r8,sp[0x0]
80009414:	ee 06 00 09 	add	r9,r7,r6
80009418:	0c 13       	sub	r3,r6
8000941a:	a1 a3       	sbr	r3,0x0
8000941c:	93 13       	st.w	r9[0x4],r3
8000941e:	91 29       	st.w	r8[0x8],r9
80009420:	04 9c       	mov	r12,r2
80009422:	6e 18       	ld.w	r8,r7[0x4]
80009424:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009428:	10 46       	or	r6,r8
8000942a:	8f 16       	st.w	r7[0x4],r6
8000942c:	ca b8       	rjmp	80009582 <_realloc_r+0x2b6>
8000942e:	14 03       	add	r3,r10
80009430:	0c 33       	cp.w	r3,r6
80009432:	c0 95       	brlt	80009444 <_realloc_r+0x178>
80009434:	72 28       	ld.w	r8,r9[0x8]
80009436:	72 39       	ld.w	r9,r9[0xc]
80009438:	93 28       	st.w	r9[0x8],r8
8000943a:	91 39       	st.w	r8[0xc],r9
8000943c:	6e 28       	ld.w	r8,r7[0x8]
8000943e:	6e 39       	ld.w	r9,r7[0xc]
80009440:	c0 88       	rjmp	80009450 <_realloc_r+0x184>
80009442:	d7 03       	nop
80009444:	f8 00 00 03 	add	r3,r12,r0
80009448:	0c 33       	cp.w	r3,r6
8000944a:	c3 35       	brlt	800094b0 <_realloc_r+0x1e4>
8000944c:	6e 39       	ld.w	r9,r7[0xc]
8000944e:	6e 28       	ld.w	r8,r7[0x8]
80009450:	93 28       	st.w	r9[0x8],r8
80009452:	91 39       	st.w	r8[0xc],r9
80009454:	e0 ca 00 04 	sub	r10,r0,4
80009458:	ee cc ff f8 	sub	r12,r7,-8
8000945c:	e0 4a 00 24 	cp.w	r10,36
80009460:	e0 8b 00 24 	brhi	800094a8 <_realloc_r+0x1dc>
80009464:	59 3a       	cp.w	r10,19
80009466:	e0 88 00 1a 	brls	8000949a <_realloc_r+0x1ce>
8000946a:	09 08       	ld.w	r8,r4++
8000946c:	99 08       	st.w	r12[0x0],r8
8000946e:	09 08       	ld.w	r8,r4++
80009470:	8f 38       	st.w	r7[0xc],r8
80009472:	ee cc ff f0 	sub	r12,r7,-16
80009476:	59 ba       	cp.w	r10,27
80009478:	e0 88 00 11 	brls	8000949a <_realloc_r+0x1ce>
8000947c:	09 08       	ld.w	r8,r4++
8000947e:	99 08       	st.w	r12[0x0],r8
80009480:	09 08       	ld.w	r8,r4++
80009482:	8f 58       	st.w	r7[0x14],r8
80009484:	ee cc ff e8 	sub	r12,r7,-24
80009488:	e0 4a 00 24 	cp.w	r10,36
8000948c:	c0 71       	brne	8000949a <_realloc_r+0x1ce>
8000948e:	09 08       	ld.w	r8,r4++
80009490:	99 08       	st.w	r12[0x0],r8
80009492:	ee cc ff e0 	sub	r12,r7,-32
80009496:	09 08       	ld.w	r8,r4++
80009498:	8f 78       	st.w	r7[0x1c],r8
8000949a:	09 08       	ld.w	r8,r4++
8000949c:	18 a8       	st.w	r12++,r8
8000949e:	68 08       	ld.w	r8,r4[0x0]
800094a0:	99 08       	st.w	r12[0x0],r8
800094a2:	68 18       	ld.w	r8,r4[0x4]
800094a4:	99 18       	st.w	r12[0x4],r8
800094a6:	c4 78       	rjmp	80009534 <_realloc_r+0x268>
800094a8:	08 9b       	mov	r11,r4
800094aa:	fe b0 fc 08 	rcall	80008cba <memmove>
800094ae:	c4 38       	rjmp	80009534 <_realloc_r+0x268>
800094b0:	04 9c       	mov	r12,r2
800094b2:	fe b0 dc 77 	rcall	80004da0 <_malloc_r>
800094b6:	18 95       	mov	r5,r12
800094b8:	c3 a0       	breq	8000952c <_realloc_r+0x260>
800094ba:	62 18       	ld.w	r8,r1[0x4]
800094bc:	f8 c9 00 08 	sub	r9,r12,8
800094c0:	a1 c8       	cbr	r8,0x0
800094c2:	e2 08 00 08 	add	r8,r1,r8
800094c6:	10 39       	cp.w	r9,r8
800094c8:	c0 71       	brne	800094d6 <_realloc_r+0x20a>
800094ca:	72 13       	ld.w	r3,r9[0x4]
800094cc:	02 97       	mov	r7,r1
800094ce:	e0 13 ff fc 	andl	r3,0xfffc
800094d2:	00 03       	add	r3,r0
800094d4:	c3 08       	rjmp	80009534 <_realloc_r+0x268>
800094d6:	e0 ca 00 04 	sub	r10,r0,4
800094da:	e0 4a 00 24 	cp.w	r10,36
800094de:	e0 8b 00 20 	brhi	8000951e <_realloc_r+0x252>
800094e2:	08 99       	mov	r9,r4
800094e4:	18 98       	mov	r8,r12
800094e6:	59 3a       	cp.w	r10,19
800094e8:	e0 88 00 14 	brls	80009510 <_realloc_r+0x244>
800094ec:	13 0b       	ld.w	r11,r9++
800094ee:	10 ab       	st.w	r8++,r11
800094f0:	13 0b       	ld.w	r11,r9++
800094f2:	10 ab       	st.w	r8++,r11
800094f4:	59 ba       	cp.w	r10,27
800094f6:	e0 88 00 0d 	brls	80009510 <_realloc_r+0x244>
800094fa:	13 0b       	ld.w	r11,r9++
800094fc:	10 ab       	st.w	r8++,r11
800094fe:	13 0b       	ld.w	r11,r9++
80009500:	10 ab       	st.w	r8++,r11
80009502:	e0 4a 00 24 	cp.w	r10,36
80009506:	c0 51       	brne	80009510 <_realloc_r+0x244>
80009508:	13 0a       	ld.w	r10,r9++
8000950a:	10 aa       	st.w	r8++,r10
8000950c:	13 0a       	ld.w	r10,r9++
8000950e:	10 aa       	st.w	r8++,r10
80009510:	13 0a       	ld.w	r10,r9++
80009512:	10 aa       	st.w	r8++,r10
80009514:	72 0a       	ld.w	r10,r9[0x0]
80009516:	91 0a       	st.w	r8[0x0],r10
80009518:	72 19       	ld.w	r9,r9[0x4]
8000951a:	91 19       	st.w	r8[0x4],r9
8000951c:	c0 48       	rjmp	80009524 <_realloc_r+0x258>
8000951e:	08 9b       	mov	r11,r4
80009520:	fe b0 fb cd 	rcall	80008cba <memmove>
80009524:	08 9b       	mov	r11,r4
80009526:	04 9c       	mov	r12,r2
80009528:	fe b0 f9 28 	rcall	80008778 <_free_r>
8000952c:	04 9c       	mov	r12,r2
8000952e:	c2 a8       	rjmp	80009582 <_realloc_r+0x2b6>
80009530:	00 93       	mov	r3,r0
80009532:	02 97       	mov	r7,r1
80009534:	e6 06 01 09 	sub	r9,r3,r6
80009538:	6e 18       	ld.w	r8,r7[0x4]
8000953a:	58 f9       	cp.w	r9,15
8000953c:	e0 88 00 16 	brls	80009568 <_realloc_r+0x29c>
80009540:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009544:	ed e8 10 08 	or	r8,r6,r8
80009548:	8f 18       	st.w	r7[0x4],r8
8000954a:	12 98       	mov	r8,r9
8000954c:	a1 a8       	sbr	r8,0x0
8000954e:	ee 06 00 0b 	add	r11,r7,r6
80009552:	f6 09 00 09 	add	r9,r11,r9
80009556:	97 18       	st.w	r11[0x4],r8
80009558:	72 18       	ld.w	r8,r9[0x4]
8000955a:	a1 a8       	sbr	r8,0x0
8000955c:	2f 8b       	sub	r11,-8
8000955e:	93 18       	st.w	r9[0x4],r8
80009560:	04 9c       	mov	r12,r2
80009562:	fe b0 f9 0b 	rcall	80008778 <_free_r>
80009566:	c0 b8       	rjmp	8000957c <_realloc_r+0x2b0>
80009568:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000956c:	e7 e8 10 08 	or	r8,r3,r8
80009570:	8f 18       	st.w	r7[0x4],r8
80009572:	ee 03 00 03 	add	r3,r7,r3
80009576:	66 18       	ld.w	r8,r3[0x4]
80009578:	a1 a8       	sbr	r8,0x0
8000957a:	87 18       	st.w	r3[0x4],r8
8000957c:	04 9c       	mov	r12,r2
8000957e:	ee c5 ff f8 	sub	r5,r7,-8
80009582:	fe b0 de cb 	rcall	80005318 <__malloc_unlock>
80009586:	0a 9c       	mov	r12,r5
80009588:	2f fd       	sub	sp,-4
8000958a:	d8 32       	popm	r0-r7,pc

8000958c <__isinfd>:
8000958c:	14 98       	mov	r8,r10
8000958e:	fc 19 7f f0 	movh	r9,0x7ff0
80009592:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80009596:	f0 0b 11 00 	rsub	r11,r8,0
8000959a:	f7 e8 10 08 	or	r8,r11,r8
8000959e:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
800095a2:	f2 08 01 08 	sub	r8,r9,r8
800095a6:	f0 0c 11 00 	rsub	r12,r8,0
800095aa:	f9 e8 10 08 	or	r8,r12,r8
800095ae:	f0 0c 14 1f 	asr	r12,r8,0x1f
800095b2:	2f fc       	sub	r12,-1
800095b4:	5e fc       	retal	r12

800095b6 <__isnand>:
800095b6:	14 98       	mov	r8,r10
800095b8:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800095bc:	f0 0c 11 00 	rsub	r12,r8,0
800095c0:	10 4c       	or	r12,r8
800095c2:	fc 18 7f f0 	movh	r8,0x7ff0
800095c6:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
800095ca:	f0 0c 01 0c 	sub	r12,r8,r12
800095ce:	bf 9c       	lsr	r12,0x1f
800095d0:	5e fc       	retal	r12
800095d2:	d7 03       	nop

800095d4 <__sclose>:
800095d4:	d4 01       	pushm	lr
800095d6:	96 7b       	ld.sh	r11,r11[0xe]
800095d8:	c8 2c       	rcall	800096dc <_close_r>
800095da:	d8 02       	popm	pc

800095dc <__sseek>:
800095dc:	d4 21       	pushm	r4-r7,lr
800095de:	16 97       	mov	r7,r11
800095e0:	96 7b       	ld.sh	r11,r11[0xe]
800095e2:	c0 3d       	rcall	800097e8 <_lseek_r>
800095e4:	8e 68       	ld.sh	r8,r7[0xc]
800095e6:	10 99       	mov	r9,r8
800095e8:	ad c8       	cbr	r8,0xc
800095ea:	ad a9       	sbr	r9,0xc
800095ec:	5b fc       	cp.w	r12,-1
800095ee:	ef f8 0c 06 	st.heq	r7[0xc],r8
800095f2:	ef f9 1c 06 	st.hne	r7[0xc],r9
800095f6:	ef fc 1a 15 	st.wne	r7[0x54],r12
800095fa:	d8 22       	popm	r4-r7,pc

800095fc <__swrite>:
800095fc:	d4 21       	pushm	r4-r7,lr
800095fe:	96 68       	ld.sh	r8,r11[0xc]
80009600:	16 97       	mov	r7,r11
80009602:	14 95       	mov	r5,r10
80009604:	12 94       	mov	r4,r9
80009606:	e2 18 01 00 	andl	r8,0x100,COH
8000960a:	18 96       	mov	r6,r12
8000960c:	c0 50       	breq	80009616 <__swrite+0x1a>
8000960e:	30 29       	mov	r9,2
80009610:	30 0a       	mov	r10,0
80009612:	96 7b       	ld.sh	r11,r11[0xe]
80009614:	ce ac       	rcall	800097e8 <_lseek_r>
80009616:	8e 68       	ld.sh	r8,r7[0xc]
80009618:	ad c8       	cbr	r8,0xc
8000961a:	08 99       	mov	r9,r4
8000961c:	0a 9a       	mov	r10,r5
8000961e:	8e 7b       	ld.sh	r11,r7[0xe]
80009620:	0c 9c       	mov	r12,r6
80009622:	ae 68       	st.h	r7[0xc],r8
80009624:	c1 cc       	rcall	8000965c <_write_r>
80009626:	d8 22       	popm	r4-r7,pc

80009628 <__sread>:
80009628:	d4 21       	pushm	r4-r7,lr
8000962a:	16 97       	mov	r7,r11
8000962c:	96 7b       	ld.sh	r11,r11[0xe]
8000962e:	cf 1c       	rcall	80009810 <_read_r>
80009630:	c0 65       	brlt	8000963c <__sread+0x14>
80009632:	6f 58       	ld.w	r8,r7[0x54]
80009634:	18 08       	add	r8,r12
80009636:	ef 48 00 54 	st.w	r7[84],r8
8000963a:	d8 22       	popm	r4-r7,pc
8000963c:	8e 68       	ld.sh	r8,r7[0xc]
8000963e:	ad c8       	cbr	r8,0xc
80009640:	ae 68       	st.h	r7[0xc],r8
80009642:	d8 22       	popm	r4-r7,pc

80009644 <strlen>:
80009644:	30 09       	mov	r9,0
80009646:	18 98       	mov	r8,r12
80009648:	c0 28       	rjmp	8000964c <strlen+0x8>
8000964a:	2f f8       	sub	r8,-1
8000964c:	11 8a       	ld.ub	r10,r8[0x0]
8000964e:	f2 0a 18 00 	cp.b	r10,r9
80009652:	cf c1       	brne	8000964a <strlen+0x6>
80009654:	f0 0c 01 0c 	sub	r12,r8,r12
80009658:	5e fc       	retal	r12
8000965a:	d7 03       	nop

8000965c <_write_r>:
8000965c:	d4 21       	pushm	r4-r7,lr
8000965e:	16 98       	mov	r8,r11
80009660:	18 97       	mov	r7,r12
80009662:	10 9c       	mov	r12,r8
80009664:	30 08       	mov	r8,0
80009666:	14 9b       	mov	r11,r10
80009668:	e0 66 0a e0 	mov	r6,2784
8000966c:	12 9a       	mov	r10,r9
8000966e:	8d 08       	st.w	r6[0x0],r8
80009670:	fe b0 de a2 	rcall	800053b4 <_write>
80009674:	5b fc       	cp.w	r12,-1
80009676:	c0 51       	brne	80009680 <_write_r+0x24>
80009678:	6c 08       	ld.w	r8,r6[0x0]
8000967a:	58 08       	cp.w	r8,0
8000967c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009680:	d8 22       	popm	r4-r7,pc
80009682:	d7 03       	nop

80009684 <_calloc_r>:
80009684:	d4 21       	pushm	r4-r7,lr
80009686:	f4 0b 02 4b 	mul	r11,r10,r11
8000968a:	fe b0 db 8b 	rcall	80004da0 <_malloc_r>
8000968e:	18 97       	mov	r7,r12
80009690:	c2 30       	breq	800096d6 <_calloc_r+0x52>
80009692:	f8 fa ff fc 	ld.w	r10,r12[-4]
80009696:	e0 1a ff fc 	andl	r10,0xfffc
8000969a:	20 4a       	sub	r10,4
8000969c:	e0 4a 00 24 	cp.w	r10,36
800096a0:	e0 8b 00 18 	brhi	800096d0 <_calloc_r+0x4c>
800096a4:	18 98       	mov	r8,r12
800096a6:	59 3a       	cp.w	r10,19
800096a8:	e0 88 00 0f 	brls	800096c6 <_calloc_r+0x42>
800096ac:	30 09       	mov	r9,0
800096ae:	10 a9       	st.w	r8++,r9
800096b0:	10 a9       	st.w	r8++,r9
800096b2:	59 ba       	cp.w	r10,27
800096b4:	e0 88 00 09 	brls	800096c6 <_calloc_r+0x42>
800096b8:	10 a9       	st.w	r8++,r9
800096ba:	10 a9       	st.w	r8++,r9
800096bc:	e0 4a 00 24 	cp.w	r10,36
800096c0:	c0 31       	brne	800096c6 <_calloc_r+0x42>
800096c2:	10 a9       	st.w	r8++,r9
800096c4:	10 a9       	st.w	r8++,r9
800096c6:	30 09       	mov	r9,0
800096c8:	10 a9       	st.w	r8++,r9
800096ca:	91 19       	st.w	r8[0x4],r9
800096cc:	91 09       	st.w	r8[0x0],r9
800096ce:	c0 48       	rjmp	800096d6 <_calloc_r+0x52>
800096d0:	30 0b       	mov	r11,0
800096d2:	fe b0 de 1b 	rcall	80005308 <memset>
800096d6:	0e 9c       	mov	r12,r7
800096d8:	d8 22       	popm	r4-r7,pc
800096da:	d7 03       	nop

800096dc <_close_r>:
800096dc:	d4 21       	pushm	r4-r7,lr
800096de:	30 08       	mov	r8,0
800096e0:	18 97       	mov	r7,r12
800096e2:	e0 66 0a e0 	mov	r6,2784
800096e6:	16 9c       	mov	r12,r11
800096e8:	8d 08       	st.w	r6[0x0],r8
800096ea:	fe b0 de 47 	rcall	80005378 <_close>
800096ee:	5b fc       	cp.w	r12,-1
800096f0:	c0 51       	brne	800096fa <_close_r+0x1e>
800096f2:	6c 08       	ld.w	r8,r6[0x0]
800096f4:	58 08       	cp.w	r8,0
800096f6:	ef f8 1a 03 	st.wne	r7[0xc],r8
800096fa:	d8 22       	popm	r4-r7,pc

800096fc <_fclose_r>:
800096fc:	d4 21       	pushm	r4-r7,lr
800096fe:	18 96       	mov	r6,r12
80009700:	16 97       	mov	r7,r11
80009702:	58 0b       	cp.w	r11,0
80009704:	c0 31       	brne	8000970a <_fclose_r+0xe>
80009706:	16 95       	mov	r5,r11
80009708:	c5 38       	rjmp	800097ae <_fclose_r+0xb2>
8000970a:	fe b0 f7 4d 	rcall	800085a4 <__sfp_lock_acquire>
8000970e:	58 06       	cp.w	r6,0
80009710:	c0 70       	breq	8000971e <_fclose_r+0x22>
80009712:	6c 68       	ld.w	r8,r6[0x18]
80009714:	58 08       	cp.w	r8,0
80009716:	c0 41       	brne	8000971e <_fclose_r+0x22>
80009718:	0c 9c       	mov	r12,r6
8000971a:	fe b0 f7 97 	rcall	80008648 <__sinit>
8000971e:	fe c8 e7 26 	sub	r8,pc,-6362
80009722:	10 37       	cp.w	r7,r8
80009724:	c0 31       	brne	8000972a <_fclose_r+0x2e>
80009726:	6c 07       	ld.w	r7,r6[0x0]
80009728:	c0 c8       	rjmp	80009740 <_fclose_r+0x44>
8000972a:	fe c8 e7 12 	sub	r8,pc,-6382
8000972e:	10 37       	cp.w	r7,r8
80009730:	c0 31       	brne	80009736 <_fclose_r+0x3a>
80009732:	6c 17       	ld.w	r7,r6[0x4]
80009734:	c0 68       	rjmp	80009740 <_fclose_r+0x44>
80009736:	fe c8 e6 fe 	sub	r8,pc,-6402
8000973a:	10 37       	cp.w	r7,r8
8000973c:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80009740:	8e 69       	ld.sh	r9,r7[0xc]
80009742:	30 08       	mov	r8,0
80009744:	f0 09 19 00 	cp.h	r9,r8
80009748:	c0 51       	brne	80009752 <_fclose_r+0x56>
8000974a:	fe b0 f7 2e 	rcall	800085a6 <__sfp_lock_release>
8000974e:	30 05       	mov	r5,0
80009750:	c2 f8       	rjmp	800097ae <_fclose_r+0xb2>
80009752:	0e 9b       	mov	r11,r7
80009754:	0c 9c       	mov	r12,r6
80009756:	fe b0 f6 a1 	rcall	80008498 <_fflush_r>
8000975a:	6e c8       	ld.w	r8,r7[0x30]
8000975c:	18 95       	mov	r5,r12
8000975e:	58 08       	cp.w	r8,0
80009760:	c0 60       	breq	8000976c <_fclose_r+0x70>
80009762:	6e 8b       	ld.w	r11,r7[0x20]
80009764:	0c 9c       	mov	r12,r6
80009766:	5d 18       	icall	r8
80009768:	f9 b5 05 ff 	movlt	r5,-1
8000976c:	8e 68       	ld.sh	r8,r7[0xc]
8000976e:	ed b8 00 07 	bld	r8,0x7
80009772:	c0 51       	brne	8000977c <_fclose_r+0x80>
80009774:	6e 4b       	ld.w	r11,r7[0x10]
80009776:	0c 9c       	mov	r12,r6
80009778:	fe b0 f8 00 	rcall	80008778 <_free_r>
8000977c:	6e db       	ld.w	r11,r7[0x34]
8000977e:	58 0b       	cp.w	r11,0
80009780:	c0 a0       	breq	80009794 <_fclose_r+0x98>
80009782:	ee c8 ff bc 	sub	r8,r7,-68
80009786:	10 3b       	cp.w	r11,r8
80009788:	c0 40       	breq	80009790 <_fclose_r+0x94>
8000978a:	0c 9c       	mov	r12,r6
8000978c:	fe b0 f7 f6 	rcall	80008778 <_free_r>
80009790:	30 08       	mov	r8,0
80009792:	8f d8       	st.w	r7[0x34],r8
80009794:	6f 2b       	ld.w	r11,r7[0x48]
80009796:	58 0b       	cp.w	r11,0
80009798:	c0 70       	breq	800097a6 <_fclose_r+0xaa>
8000979a:	0c 9c       	mov	r12,r6
8000979c:	fe b0 f7 ee 	rcall	80008778 <_free_r>
800097a0:	30 08       	mov	r8,0
800097a2:	ef 48 00 48 	st.w	r7[72],r8
800097a6:	30 08       	mov	r8,0
800097a8:	ae 68       	st.h	r7[0xc],r8
800097aa:	fe b0 f6 fe 	rcall	800085a6 <__sfp_lock_release>
800097ae:	0a 9c       	mov	r12,r5
800097b0:	d8 22       	popm	r4-r7,pc
800097b2:	d7 03       	nop

800097b4 <fclose>:
800097b4:	d4 01       	pushm	lr
800097b6:	e0 68 05 34 	mov	r8,1332
800097ba:	18 9b       	mov	r11,r12
800097bc:	70 0c       	ld.w	r12,r8[0x0]
800097be:	c9 ff       	rcall	800096fc <_fclose_r>
800097c0:	d8 02       	popm	pc
800097c2:	d7 03       	nop

800097c4 <_fstat_r>:
800097c4:	d4 21       	pushm	r4-r7,lr
800097c6:	16 98       	mov	r8,r11
800097c8:	18 97       	mov	r7,r12
800097ca:	10 9c       	mov	r12,r8
800097cc:	30 08       	mov	r8,0
800097ce:	e0 66 0a e0 	mov	r6,2784
800097d2:	14 9b       	mov	r11,r10
800097d4:	8d 08       	st.w	r6[0x0],r8
800097d6:	fe b0 de 0d 	rcall	800053f0 <_fstat>
800097da:	5b fc       	cp.w	r12,-1
800097dc:	c0 51       	brne	800097e6 <_fstat_r+0x22>
800097de:	6c 08       	ld.w	r8,r6[0x0]
800097e0:	58 08       	cp.w	r8,0
800097e2:	ef f8 1a 03 	st.wne	r7[0xc],r8
800097e6:	d8 22       	popm	r4-r7,pc

800097e8 <_lseek_r>:
800097e8:	d4 21       	pushm	r4-r7,lr
800097ea:	16 98       	mov	r8,r11
800097ec:	18 97       	mov	r7,r12
800097ee:	10 9c       	mov	r12,r8
800097f0:	30 08       	mov	r8,0
800097f2:	14 9b       	mov	r11,r10
800097f4:	e0 66 0a e0 	mov	r6,2784
800097f8:	12 9a       	mov	r10,r9
800097fa:	8d 08       	st.w	r6[0x0],r8
800097fc:	fe b0 dd c8 	rcall	8000538c <_lseek>
80009800:	5b fc       	cp.w	r12,-1
80009802:	c0 51       	brne	8000980c <_lseek_r+0x24>
80009804:	6c 08       	ld.w	r8,r6[0x0]
80009806:	58 08       	cp.w	r8,0
80009808:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000980c:	d8 22       	popm	r4-r7,pc
8000980e:	d7 03       	nop

80009810 <_read_r>:
80009810:	d4 21       	pushm	r4-r7,lr
80009812:	16 98       	mov	r8,r11
80009814:	18 97       	mov	r7,r12
80009816:	10 9c       	mov	r12,r8
80009818:	30 08       	mov	r8,0
8000981a:	14 9b       	mov	r11,r10
8000981c:	e0 66 0a e0 	mov	r6,2784
80009820:	12 9a       	mov	r10,r9
80009822:	8d 08       	st.w	r6[0x0],r8
80009824:	fe b0 dd be 	rcall	800053a0 <_read>
80009828:	5b fc       	cp.w	r12,-1
8000982a:	c0 51       	brne	80009834 <_read_r+0x24>
8000982c:	6c 08       	ld.w	r8,r6[0x0]
8000982e:	58 08       	cp.w	r8,0
80009830:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009834:	d8 22       	popm	r4-r7,pc
80009836:	d7 03       	nop

80009838 <__avr32_f64_cmp_eq>:
80009838:	10 3a       	cp.w	r10,r8
8000983a:	f2 0b 13 00 	cpc	r11,r9
8000983e:	c0 80       	breq	8000984e <__avr32_f64_cmp_eq+0x16>
80009840:	a1 7b       	lsl	r11,0x1
80009842:	a1 79       	lsl	r9,0x1
80009844:	14 4b       	or	r11,r10
80009846:	12 4b       	or	r11,r9
80009848:	10 4b       	or	r11,r8
8000984a:	5e 0f       	reteq	1
8000984c:	5e fd       	retal	0
8000984e:	a1 7b       	lsl	r11,0x1
80009850:	fc 1c ff e0 	movh	r12,0xffe0
80009854:	58 0a       	cp.w	r10,0
80009856:	f8 0b 13 00 	cpc	r11,r12
8000985a:	5e 8f       	retls	1
8000985c:	5e fd       	retal	0

8000985e <__avr32_f64_cmp_ge>:
8000985e:	1a de       	st.w	--sp,lr
80009860:	1a d7       	st.w	--sp,r7
80009862:	a1 7b       	lsl	r11,0x1
80009864:	5f 3c       	srlo	r12
80009866:	a1 79       	lsl	r9,0x1
80009868:	5f 37       	srlo	r7
8000986a:	5c fc       	rol	r12
8000986c:	fc 1e ff e0 	movh	lr,0xffe0
80009870:	58 0a       	cp.w	r10,0
80009872:	fc 0b 13 00 	cpc	r11,lr
80009876:	e0 8b 00 1d 	brhi	800098b0 <__avr32_f64_cmp_ge+0x52>
8000987a:	58 08       	cp.w	r8,0
8000987c:	fc 09 13 00 	cpc	r9,lr
80009880:	e0 8b 00 18 	brhi	800098b0 <__avr32_f64_cmp_ge+0x52>
80009884:	58 0b       	cp.w	r11,0
80009886:	f5 ba 00 00 	subfeq	r10,0
8000988a:	c1 50       	breq	800098b4 <__avr32_f64_cmp_ge+0x56>
8000988c:	1b 07       	ld.w	r7,sp++
8000988e:	1b 0e       	ld.w	lr,sp++
80009890:	58 3c       	cp.w	r12,3
80009892:	c0 a0       	breq	800098a6 <__avr32_f64_cmp_ge+0x48>
80009894:	58 1c       	cp.w	r12,1
80009896:	c0 33       	brcs	8000989c <__avr32_f64_cmp_ge+0x3e>
80009898:	5e 0f       	reteq	1
8000989a:	5e 1d       	retne	0
8000989c:	10 3a       	cp.w	r10,r8
8000989e:	f2 0b 13 00 	cpc	r11,r9
800098a2:	5e 2f       	reths	1
800098a4:	5e 3d       	retlo	0
800098a6:	14 38       	cp.w	r8,r10
800098a8:	f6 09 13 00 	cpc	r9,r11
800098ac:	5e 2f       	reths	1
800098ae:	5e 3d       	retlo	0
800098b0:	1b 07       	ld.w	r7,sp++
800098b2:	d8 0a       	popm	pc,r12=0
800098b4:	58 17       	cp.w	r7,1
800098b6:	5f 0c       	sreq	r12
800098b8:	58 09       	cp.w	r9,0
800098ba:	f5 b8 00 00 	subfeq	r8,0
800098be:	1b 07       	ld.w	r7,sp++
800098c0:	1b 0e       	ld.w	lr,sp++
800098c2:	5e 0f       	reteq	1
800098c4:	5e fc       	retal	r12

800098c6 <__avr32_f64_cmp_lt>:
800098c6:	1a de       	st.w	--sp,lr
800098c8:	1a d7       	st.w	--sp,r7
800098ca:	a1 7b       	lsl	r11,0x1
800098cc:	5f 3c       	srlo	r12
800098ce:	a1 79       	lsl	r9,0x1
800098d0:	5f 37       	srlo	r7
800098d2:	5c fc       	rol	r12
800098d4:	fc 1e ff e0 	movh	lr,0xffe0
800098d8:	58 0a       	cp.w	r10,0
800098da:	fc 0b 13 00 	cpc	r11,lr
800098de:	e0 8b 00 1d 	brhi	80009918 <__avr32_f64_cmp_lt+0x52>
800098e2:	58 08       	cp.w	r8,0
800098e4:	fc 09 13 00 	cpc	r9,lr
800098e8:	e0 8b 00 18 	brhi	80009918 <__avr32_f64_cmp_lt+0x52>
800098ec:	58 0b       	cp.w	r11,0
800098ee:	f5 ba 00 00 	subfeq	r10,0
800098f2:	c1 50       	breq	8000991c <__avr32_f64_cmp_lt+0x56>
800098f4:	1b 07       	ld.w	r7,sp++
800098f6:	1b 0e       	ld.w	lr,sp++
800098f8:	58 3c       	cp.w	r12,3
800098fa:	c0 a0       	breq	8000990e <__avr32_f64_cmp_lt+0x48>
800098fc:	58 1c       	cp.w	r12,1
800098fe:	c0 33       	brcs	80009904 <__avr32_f64_cmp_lt+0x3e>
80009900:	5e 0d       	reteq	0
80009902:	5e 1f       	retne	1
80009904:	10 3a       	cp.w	r10,r8
80009906:	f2 0b 13 00 	cpc	r11,r9
8000990a:	5e 2d       	reths	0
8000990c:	5e 3f       	retlo	1
8000990e:	14 38       	cp.w	r8,r10
80009910:	f6 09 13 00 	cpc	r9,r11
80009914:	5e 2d       	reths	0
80009916:	5e 3f       	retlo	1
80009918:	1b 07       	ld.w	r7,sp++
8000991a:	d8 0a       	popm	pc,r12=0
8000991c:	58 17       	cp.w	r7,1
8000991e:	5f 1c       	srne	r12
80009920:	58 09       	cp.w	r9,0
80009922:	f5 b8 00 00 	subfeq	r8,0
80009926:	1b 07       	ld.w	r7,sp++
80009928:	1b 0e       	ld.w	lr,sp++
8000992a:	5e 0d       	reteq	0
8000992c:	5e fc       	retal	r12
8000992e:	d7 03       	nop

80009930 <__avr32_f64_div>:
80009930:	eb cd 40 ff 	pushm	r0-r7,lr
80009934:	f7 e9 20 0e 	eor	lr,r11,r9
80009938:	f6 07 16 14 	lsr	r7,r11,0x14
8000993c:	a9 7b       	lsl	r11,0x9
8000993e:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80009942:	a9 7a       	lsl	r10,0x9
80009944:	bd bb       	sbr	r11,0x1d
80009946:	e4 1b 3f ff 	andh	r11,0x3fff
8000994a:	ab d7       	cbr	r7,0xb
8000994c:	e0 80 00 cc 	breq	80009ae4 <__avr32_f64_div_round_subnormal+0x54>
80009950:	e0 47 07 ff 	cp.w	r7,2047
80009954:	e0 84 00 b5 	brge	80009abe <__avr32_f64_div_round_subnormal+0x2e>
80009958:	f2 06 16 14 	lsr	r6,r9,0x14
8000995c:	a9 79       	lsl	r9,0x9
8000995e:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80009962:	a9 78       	lsl	r8,0x9
80009964:	bd b9       	sbr	r9,0x1d
80009966:	e4 19 3f ff 	andh	r9,0x3fff
8000996a:	ab d6       	cbr	r6,0xb
8000996c:	e0 80 00 e2 	breq	80009b30 <__avr32_f64_div_round_subnormal+0xa0>
80009970:	e0 46 07 ff 	cp.w	r6,2047
80009974:	e0 84 00 b2 	brge	80009ad8 <__avr32_f64_div_round_subnormal+0x48>
80009978:	0c 17       	sub	r7,r6
8000997a:	fe 37 fc 01 	sub	r7,-1023
8000997e:	fc 1c 80 00 	movh	r12,0x8000
80009982:	f8 03 16 01 	lsr	r3,r12,0x1
80009986:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000998a:	5c d4       	com	r4
8000998c:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80009990:	e6 09 06 44 	mulu.d	r4,r3,r9
80009994:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009998:	e6 05 06 44 	mulu.d	r4,r3,r5
8000999c:	ea 03 15 02 	lsl	r3,r5,0x2
800099a0:	e6 09 06 44 	mulu.d	r4,r3,r9
800099a4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800099a8:	e6 05 06 44 	mulu.d	r4,r3,r5
800099ac:	ea 03 15 02 	lsl	r3,r5,0x2
800099b0:	e6 09 06 44 	mulu.d	r4,r3,r9
800099b4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800099b8:	e6 05 06 44 	mulu.d	r4,r3,r5
800099bc:	ea 03 15 02 	lsl	r3,r5,0x2
800099c0:	e6 08 06 40 	mulu.d	r0,r3,r8
800099c4:	e4 09 07 40 	macu.d	r0,r2,r9
800099c8:	e6 09 06 44 	mulu.d	r4,r3,r9
800099cc:	02 04       	add	r4,r1
800099ce:	5c 05       	acr	r5
800099d0:	a3 65       	lsl	r5,0x2
800099d2:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800099d6:	a3 64       	lsl	r4,0x2
800099d8:	5c 34       	neg	r4
800099da:	f8 05 01 45 	sbc	r5,r12,r5
800099de:	e6 04 06 40 	mulu.d	r0,r3,r4
800099e2:	e4 05 07 40 	macu.d	r0,r2,r5
800099e6:	e6 05 06 44 	mulu.d	r4,r3,r5
800099ea:	02 04       	add	r4,r1
800099ec:	5c 05       	acr	r5
800099ee:	ea 03 15 02 	lsl	r3,r5,0x2
800099f2:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800099f6:	e8 02 15 02 	lsl	r2,r4,0x2
800099fa:	e6 08 06 40 	mulu.d	r0,r3,r8
800099fe:	e4 09 07 40 	macu.d	r0,r2,r9
80009a02:	e6 09 06 44 	mulu.d	r4,r3,r9
80009a06:	02 04       	add	r4,r1
80009a08:	5c 05       	acr	r5
80009a0a:	a3 65       	lsl	r5,0x2
80009a0c:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009a10:	a3 64       	lsl	r4,0x2
80009a12:	5c 34       	neg	r4
80009a14:	f8 05 01 45 	sbc	r5,r12,r5
80009a18:	e6 04 06 40 	mulu.d	r0,r3,r4
80009a1c:	e4 05 07 40 	macu.d	r0,r2,r5
80009a20:	e6 05 06 44 	mulu.d	r4,r3,r5
80009a24:	02 04       	add	r4,r1
80009a26:	5c 05       	acr	r5
80009a28:	ea 03 15 02 	lsl	r3,r5,0x2
80009a2c:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009a30:	e8 02 15 02 	lsl	r2,r4,0x2
80009a34:	e6 0a 06 40 	mulu.d	r0,r3,r10
80009a38:	e4 0b 07 40 	macu.d	r0,r2,r11
80009a3c:	e6 0b 06 42 	mulu.d	r2,r3,r11
80009a40:	02 02       	add	r2,r1
80009a42:	5c 03       	acr	r3
80009a44:	ed b3 00 1c 	bld	r3,0x1c
80009a48:	c0 90       	breq	80009a5a <__avr32_f64_div+0x12a>
80009a4a:	a1 72       	lsl	r2,0x1
80009a4c:	5c f3       	rol	r3
80009a4e:	20 17       	sub	r7,1
80009a50:	a3 9a       	lsr	r10,0x3
80009a52:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80009a56:	a3 9b       	lsr	r11,0x3
80009a58:	c0 58       	rjmp	80009a62 <__avr32_f64_div+0x132>
80009a5a:	a5 8a       	lsr	r10,0x4
80009a5c:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80009a60:	a5 8b       	lsr	r11,0x4
80009a62:	58 07       	cp.w	r7,0
80009a64:	e0 8a 00 8b 	brle	80009b7a <__avr32_f64_div_res_subnormal>
80009a68:	e0 12 ff 00 	andl	r2,0xff00
80009a6c:	e8 12 00 80 	orl	r2,0x80
80009a70:	e6 08 06 40 	mulu.d	r0,r3,r8
80009a74:	e4 09 07 40 	macu.d	r0,r2,r9
80009a78:	e4 08 06 44 	mulu.d	r4,r2,r8
80009a7c:	e6 09 06 48 	mulu.d	r8,r3,r9
80009a80:	00 05       	add	r5,r0
80009a82:	f0 01 00 48 	adc	r8,r8,r1
80009a86:	5c 09       	acr	r9
80009a88:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009a8c:	58 04       	cp.w	r4,0
80009a8e:	5c 25       	cpc	r5

80009a90 <__avr32_f64_div_round_subnormal>:
80009a90:	f4 08 13 00 	cpc	r8,r10
80009a94:	f6 09 13 00 	cpc	r9,r11
80009a98:	5f 36       	srlo	r6
80009a9a:	f8 06 17 00 	moveq	r6,r12
80009a9e:	e4 0a 16 08 	lsr	r10,r2,0x8
80009aa2:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80009aa6:	e6 0b 16 08 	lsr	r11,r3,0x8
80009aaa:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009aae:	ed be 00 1f 	bld	lr,0x1f
80009ab2:	ef bb 00 1f 	bst	r11,0x1f
80009ab6:	0c 0a       	add	r10,r6
80009ab8:	5c 0b       	acr	r11
80009aba:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009abe:	e4 1b 00 0f 	andh	r11,0xf
80009ac2:	14 4b       	or	r11,r10
80009ac4:	e0 81 00 a7 	brne	80009c12 <__avr32_f64_div_res_subnormal+0x98>
80009ac8:	f2 06 16 14 	lsr	r6,r9,0x14
80009acc:	ab d6       	cbr	r6,0xb
80009ace:	e0 46 07 ff 	cp.w	r6,2047
80009ad2:	e0 81 00 a4 	brne	80009c1a <__avr32_f64_div_res_subnormal+0xa0>
80009ad6:	c9 e8       	rjmp	80009c12 <__avr32_f64_div_res_subnormal+0x98>
80009ad8:	e4 19 00 0f 	andh	r9,0xf
80009adc:	10 49       	or	r9,r8
80009ade:	e0 81 00 9a 	brne	80009c12 <__avr32_f64_div_res_subnormal+0x98>
80009ae2:	c9 28       	rjmp	80009c06 <__avr32_f64_div_res_subnormal+0x8c>
80009ae4:	a3 7b       	lsl	r11,0x3
80009ae6:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80009aea:	a3 7a       	lsl	r10,0x3
80009aec:	f5 eb 10 04 	or	r4,r10,r11
80009af0:	e0 80 00 a0 	breq	80009c30 <__avr32_f64_div_op1_zero>
80009af4:	f6 04 12 00 	clz	r4,r11
80009af8:	c1 70       	breq	80009b26 <__avr32_f64_div_round_subnormal+0x96>
80009afa:	c0 c3       	brcs	80009b12 <__avr32_f64_div_round_subnormal+0x82>
80009afc:	e8 05 11 20 	rsub	r5,r4,32
80009b00:	f6 04 09 4b 	lsl	r11,r11,r4
80009b04:	f4 05 0a 45 	lsr	r5,r10,r5
80009b08:	0a 4b       	or	r11,r5
80009b0a:	f4 04 09 4a 	lsl	r10,r10,r4
80009b0e:	08 17       	sub	r7,r4
80009b10:	c0 b8       	rjmp	80009b26 <__avr32_f64_div_round_subnormal+0x96>
80009b12:	f4 04 12 00 	clz	r4,r10
80009b16:	f9 b4 03 00 	movlo	r4,0
80009b1a:	f7 b4 02 e0 	subhs	r4,-32
80009b1e:	f4 04 09 4b 	lsl	r11,r10,r4
80009b22:	30 0a       	mov	r10,0
80009b24:	08 17       	sub	r7,r4
80009b26:	a3 8a       	lsr	r10,0x2
80009b28:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009b2c:	a3 8b       	lsr	r11,0x2
80009b2e:	c1 1b       	rjmp	80009950 <__avr32_f64_div+0x20>
80009b30:	a3 79       	lsl	r9,0x3
80009b32:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80009b36:	a3 78       	lsl	r8,0x3
80009b38:	f3 e8 10 04 	or	r4,r9,r8
80009b3c:	c6 f0       	breq	80009c1a <__avr32_f64_div_res_subnormal+0xa0>
80009b3e:	f2 04 12 00 	clz	r4,r9
80009b42:	c1 70       	breq	80009b70 <__avr32_f64_div_round_subnormal+0xe0>
80009b44:	c0 c3       	brcs	80009b5c <__avr32_f64_div_round_subnormal+0xcc>
80009b46:	e8 05 11 20 	rsub	r5,r4,32
80009b4a:	f2 04 09 49 	lsl	r9,r9,r4
80009b4e:	f0 05 0a 45 	lsr	r5,r8,r5
80009b52:	0a 49       	or	r9,r5
80009b54:	f0 04 09 48 	lsl	r8,r8,r4
80009b58:	08 16       	sub	r6,r4
80009b5a:	c0 b8       	rjmp	80009b70 <__avr32_f64_div_round_subnormal+0xe0>
80009b5c:	f0 04 12 00 	clz	r4,r8
80009b60:	f9 b4 03 00 	movlo	r4,0
80009b64:	f7 b4 02 e0 	subhs	r4,-32
80009b68:	f0 04 09 49 	lsl	r9,r8,r4
80009b6c:	30 08       	mov	r8,0
80009b6e:	08 16       	sub	r6,r4
80009b70:	a3 88       	lsr	r8,0x2
80009b72:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80009b76:	a3 89       	lsr	r9,0x2
80009b78:	cf ca       	rjmp	80009970 <__avr32_f64_div+0x40>

80009b7a <__avr32_f64_div_res_subnormal>:
80009b7a:	5c 37       	neg	r7
80009b7c:	2f f7       	sub	r7,-1
80009b7e:	f1 b7 04 c0 	satu	r7,0x6
80009b82:	e0 47 00 20 	cp.w	r7,32
80009b86:	c1 54       	brge	80009bb0 <__avr32_f64_div_res_subnormal+0x36>
80009b88:	ee 06 11 20 	rsub	r6,r7,32
80009b8c:	e4 07 0a 42 	lsr	r2,r2,r7
80009b90:	e6 06 09 4c 	lsl	r12,r3,r6
80009b94:	18 42       	or	r2,r12
80009b96:	e6 07 0a 43 	lsr	r3,r3,r7
80009b9a:	f4 06 09 41 	lsl	r1,r10,r6
80009b9e:	f4 07 0a 4a 	lsr	r10,r10,r7
80009ba2:	f6 06 09 4c 	lsl	r12,r11,r6
80009ba6:	18 4a       	or	r10,r12
80009ba8:	f6 07 0a 4b 	lsr	r11,r11,r7
80009bac:	30 00       	mov	r0,0
80009bae:	c1 58       	rjmp	80009bd8 <__avr32_f64_div_res_subnormal+0x5e>
80009bb0:	ee 06 11 20 	rsub	r6,r7,32
80009bb4:	f9 b0 00 00 	moveq	r0,0
80009bb8:	f9 bc 00 00 	moveq	r12,0
80009bbc:	c0 50       	breq	80009bc6 <__avr32_f64_div_res_subnormal+0x4c>
80009bbe:	f4 06 09 40 	lsl	r0,r10,r6
80009bc2:	f6 06 09 4c 	lsl	r12,r11,r6
80009bc6:	e6 07 0a 42 	lsr	r2,r3,r7
80009bca:	30 03       	mov	r3,0
80009bcc:	f4 07 0a 41 	lsr	r1,r10,r7
80009bd0:	18 41       	or	r1,r12
80009bd2:	f6 07 0a 4a 	lsr	r10,r11,r7
80009bd6:	30 0b       	mov	r11,0
80009bd8:	e0 12 ff 00 	andl	r2,0xff00
80009bdc:	e8 12 00 80 	orl	r2,0x80
80009be0:	e6 08 06 46 	mulu.d	r6,r3,r8
80009be4:	e4 09 07 46 	macu.d	r6,r2,r9
80009be8:	e4 08 06 44 	mulu.d	r4,r2,r8
80009bec:	e6 09 06 48 	mulu.d	r8,r3,r9
80009bf0:	0c 05       	add	r5,r6
80009bf2:	f0 07 00 48 	adc	r8,r8,r7
80009bf6:	5c 09       	acr	r9
80009bf8:	30 07       	mov	r7,0
80009bfa:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009bfe:	00 34       	cp.w	r4,r0
80009c00:	e2 05 13 00 	cpc	r5,r1
80009c04:	c4 6b       	rjmp	80009a90 <__avr32_f64_div_round_subnormal>
80009c06:	1c 9b       	mov	r11,lr
80009c08:	e6 1b 80 00 	andh	r11,0x8000,COH
80009c0c:	30 0a       	mov	r10,0
80009c0e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009c12:	3f fb       	mov	r11,-1
80009c14:	30 0a       	mov	r10,0
80009c16:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009c1a:	f5 eb 10 04 	or	r4,r10,r11
80009c1e:	c0 90       	breq	80009c30 <__avr32_f64_div_op1_zero>
80009c20:	1c 9b       	mov	r11,lr
80009c22:	e6 1b 80 00 	andh	r11,0x8000,COH
80009c26:	ea 1b 7f f0 	orh	r11,0x7ff0
80009c2a:	30 0a       	mov	r10,0
80009c2c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80009c30 <__avr32_f64_div_op1_zero>:
80009c30:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80009c34:	ce f0       	breq	80009c12 <__avr32_f64_div_res_subnormal+0x98>
80009c36:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009c3a:	e0 44 07 ff 	cp.w	r4,2047
80009c3e:	ce 41       	brne	80009c06 <__avr32_f64_div_res_subnormal+0x8c>
80009c40:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80009c44:	ce 10       	breq	80009c06 <__avr32_f64_div_res_subnormal+0x8c>
80009c46:	ce 6b       	rjmp	80009c12 <__avr32_f64_div_res_subnormal+0x98>

80009c48 <__avr32_umod64>:
80009c48:	d4 31       	pushm	r0-r7,lr
80009c4a:	1a 97       	mov	r7,sp
80009c4c:	20 3d       	sub	sp,12
80009c4e:	10 9c       	mov	r12,r8
80009c50:	12 95       	mov	r5,r9
80009c52:	14 9e       	mov	lr,r10
80009c54:	16 91       	mov	r1,r11
80009c56:	16 96       	mov	r6,r11
80009c58:	58 09       	cp.w	r9,0
80009c5a:	e0 81 00 81 	brne	80009d5c <__avr32_umod64+0x114>
80009c5e:	16 38       	cp.w	r8,r11
80009c60:	e0 88 00 12 	brls	80009c84 <__avr32_umod64+0x3c>
80009c64:	f0 08 12 00 	clz	r8,r8
80009c68:	c4 e0       	breq	80009d04 <__avr32_umod64+0xbc>
80009c6a:	f6 08 09 46 	lsl	r6,r11,r8
80009c6e:	f8 08 09 4c 	lsl	r12,r12,r8
80009c72:	f0 0b 11 20 	rsub	r11,r8,32
80009c76:	f4 08 09 4e 	lsl	lr,r10,r8
80009c7a:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009c7e:	f7 e6 10 06 	or	r6,r11,r6
80009c82:	c4 18       	rjmp	80009d04 <__avr32_umod64+0xbc>
80009c84:	58 08       	cp.w	r8,0
80009c86:	c0 51       	brne	80009c90 <__avr32_umod64+0x48>
80009c88:	30 19       	mov	r9,1
80009c8a:	f2 08 0d 08 	divu	r8,r9,r8
80009c8e:	10 9c       	mov	r12,r8
80009c90:	f8 08 12 00 	clz	r8,r12
80009c94:	c0 31       	brne	80009c9a <__avr32_umod64+0x52>
80009c96:	18 16       	sub	r6,r12
80009c98:	c3 68       	rjmp	80009d04 <__avr32_umod64+0xbc>
80009c9a:	f0 03 11 20 	rsub	r3,r8,32
80009c9e:	f4 03 0a 4b 	lsr	r11,r10,r3
80009ca2:	f8 08 09 4c 	lsl	r12,r12,r8
80009ca6:	ec 08 09 49 	lsl	r9,r6,r8
80009caa:	ec 03 0a 43 	lsr	r3,r6,r3
80009cae:	f7 e9 10 09 	or	r9,r11,r9
80009cb2:	f8 05 16 10 	lsr	r5,r12,0x10
80009cb6:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009cba:	e6 05 0d 02 	divu	r2,r3,r5
80009cbe:	f2 0e 16 10 	lsr	lr,r9,0x10
80009cc2:	ec 02 02 4b 	mul	r11,r6,r2
80009cc6:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80009cca:	16 3e       	cp.w	lr,r11
80009ccc:	c0 72       	brcc	80009cda <__avr32_umod64+0x92>
80009cce:	18 0e       	add	lr,r12
80009cd0:	18 3e       	cp.w	lr,r12
80009cd2:	c0 43       	brcs	80009cda <__avr32_umod64+0x92>
80009cd4:	16 3e       	cp.w	lr,r11
80009cd6:	fd dc e3 0e 	addcs	lr,lr,r12
80009cda:	fc 0b 01 03 	sub	r3,lr,r11
80009cde:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80009ce2:	e6 05 0d 02 	divu	r2,r3,r5
80009ce6:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009cea:	a5 36       	mul	r6,r2
80009cec:	0c 39       	cp.w	r9,r6
80009cee:	c0 72       	brcc	80009cfc <__avr32_umod64+0xb4>
80009cf0:	18 09       	add	r9,r12
80009cf2:	18 39       	cp.w	r9,r12
80009cf4:	c0 43       	brcs	80009cfc <__avr32_umod64+0xb4>
80009cf6:	0c 39       	cp.w	r9,r6
80009cf8:	f3 dc e3 09 	addcs	r9,r9,r12
80009cfc:	f2 06 01 06 	sub	r6,r9,r6
80009d00:	f4 08 09 4e 	lsl	lr,r10,r8
80009d04:	f8 0a 16 10 	lsr	r10,r12,0x10
80009d08:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009d0c:	ec 0a 0d 02 	divu	r2,r6,r10
80009d10:	fc 09 16 10 	lsr	r9,lr,0x10
80009d14:	ea 02 02 4b 	mul	r11,r5,r2
80009d18:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009d1c:	16 39       	cp.w	r9,r11
80009d1e:	c0 72       	brcc	80009d2c <__avr32_umod64+0xe4>
80009d20:	18 09       	add	r9,r12
80009d22:	18 39       	cp.w	r9,r12
80009d24:	c0 43       	brcs	80009d2c <__avr32_umod64+0xe4>
80009d26:	16 39       	cp.w	r9,r11
80009d28:	f3 dc e3 09 	addcs	r9,r9,r12
80009d2c:	f2 0b 01 0b 	sub	r11,r9,r11
80009d30:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009d34:	f6 0a 0d 0a 	divu	r10,r11,r10
80009d38:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009d3c:	ea 0a 02 4a 	mul	r10,r5,r10
80009d40:	14 3e       	cp.w	lr,r10
80009d42:	c0 72       	brcc	80009d50 <__avr32_umod64+0x108>
80009d44:	18 0e       	add	lr,r12
80009d46:	18 3e       	cp.w	lr,r12
80009d48:	c0 43       	brcs	80009d50 <__avr32_umod64+0x108>
80009d4a:	14 3e       	cp.w	lr,r10
80009d4c:	fd dc e3 0e 	addcs	lr,lr,r12
80009d50:	fc 0a 01 0a 	sub	r10,lr,r10
80009d54:	30 0b       	mov	r11,0
80009d56:	f4 08 0a 4a 	lsr	r10,r10,r8
80009d5a:	c7 b8       	rjmp	80009e50 <__avr32_umod64+0x208>
80009d5c:	16 39       	cp.w	r9,r11
80009d5e:	e0 8b 00 79 	brhi	80009e50 <__avr32_umod64+0x208>
80009d62:	f2 09 12 00 	clz	r9,r9
80009d66:	c1 21       	brne	80009d8a <__avr32_umod64+0x142>
80009d68:	10 3a       	cp.w	r10,r8
80009d6a:	5f 2b       	srhs	r11
80009d6c:	0a 31       	cp.w	r1,r5
80009d6e:	5f ba       	srhi	r10
80009d70:	f7 ea 10 0a 	or	r10,r11,r10
80009d74:	f2 0a 18 00 	cp.b	r10,r9
80009d78:	c0 60       	breq	80009d84 <__avr32_umod64+0x13c>
80009d7a:	fc 08 01 0c 	sub	r12,lr,r8
80009d7e:	e2 05 01 46 	sbc	r6,r1,r5
80009d82:	18 9e       	mov	lr,r12
80009d84:	0c 9b       	mov	r11,r6
80009d86:	1c 9a       	mov	r10,lr
80009d88:	c6 48       	rjmp	80009e50 <__avr32_umod64+0x208>
80009d8a:	ea 09 09 4c 	lsl	r12,r5,r9
80009d8e:	f2 06 11 20 	rsub	r6,r9,32
80009d92:	f6 09 09 4b 	lsl	r11,r11,r9
80009d96:	f0 09 09 42 	lsl	r2,r8,r9
80009d9a:	ef 46 ff f4 	st.w	r7[-12],r6
80009d9e:	f0 06 0a 48 	lsr	r8,r8,r6
80009da2:	18 48       	or	r8,r12
80009da4:	e2 06 0a 4c 	lsr	r12,r1,r6
80009da8:	f4 09 09 43 	lsl	r3,r10,r9
80009dac:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009db0:	f4 06 0a 4a 	lsr	r10,r10,r6
80009db4:	16 4a       	or	r10,r11
80009db6:	f0 0b 16 10 	lsr	r11,r8,0x10
80009dba:	f8 0b 0d 04 	divu	r4,r12,r11
80009dbe:	f4 0c 16 10 	lsr	r12,r10,0x10
80009dc2:	08 91       	mov	r1,r4
80009dc4:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009dc8:	e8 0e 02 46 	mul	r6,r4,lr
80009dcc:	0c 3c       	cp.w	r12,r6
80009dce:	c0 a2       	brcc	80009de2 <__avr32_umod64+0x19a>
80009dd0:	20 11       	sub	r1,1
80009dd2:	10 0c       	add	r12,r8
80009dd4:	10 3c       	cp.w	r12,r8
80009dd6:	c0 63       	brcs	80009de2 <__avr32_umod64+0x19a>
80009dd8:	0c 3c       	cp.w	r12,r6
80009dda:	f7 b1 03 01 	sublo	r1,1
80009dde:	f9 d8 e3 0c 	addcs	r12,r12,r8
80009de2:	0c 1c       	sub	r12,r6
80009de4:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80009de8:	f8 0b 0d 04 	divu	r4,r12,r11
80009dec:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009df0:	08 96       	mov	r6,r4
80009df2:	e8 0e 02 4e 	mul	lr,r4,lr
80009df6:	1c 3b       	cp.w	r11,lr
80009df8:	c0 a2       	brcc	80009e0c <__avr32_umod64+0x1c4>
80009dfa:	20 16       	sub	r6,1
80009dfc:	10 0b       	add	r11,r8
80009dfe:	10 3b       	cp.w	r11,r8
80009e00:	c0 63       	brcs	80009e0c <__avr32_umod64+0x1c4>
80009e02:	1c 3b       	cp.w	r11,lr
80009e04:	f7 b6 03 01 	sublo	r6,1
80009e08:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009e0c:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009e10:	1c 1b       	sub	r11,lr
80009e12:	e2 02 06 40 	mulu.d	r0,r1,r2
80009e16:	00 9e       	mov	lr,r0
80009e18:	02 9c       	mov	r12,r1
80009e1a:	16 3c       	cp.w	r12,r11
80009e1c:	e0 8b 00 08 	brhi	80009e2c <__avr32_umod64+0x1e4>
80009e20:	5f 06       	sreq	r6
80009e22:	06 30       	cp.w	r0,r3
80009e24:	5f ba       	srhi	r10
80009e26:	ed ea 00 0a 	and	r10,r6,r10
80009e2a:	c0 60       	breq	80009e36 <__avr32_umod64+0x1ee>
80009e2c:	fc 02 01 04 	sub	r4,lr,r2
80009e30:	f8 08 01 4c 	sbc	r12,r12,r8
80009e34:	08 9e       	mov	lr,r4
80009e36:	e6 0e 01 0a 	sub	r10,r3,lr
80009e3a:	f6 0c 01 4c 	sbc	r12,r11,r12
80009e3e:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009e42:	f8 09 0a 4b 	lsr	r11,r12,r9
80009e46:	f4 09 0a 4a 	lsr	r10,r10,r9
80009e4a:	f8 01 09 4c 	lsl	r12,r12,r1
80009e4e:	18 4a       	or	r10,r12
80009e50:	2f dd       	sub	sp,-12
80009e52:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000a000 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000a000:	c0 08       	rjmp	8000a000 <_evba>
	...

8000a004 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000a004:	c0 08       	rjmp	8000a004 <_handle_TLB_Multiple_Hit>
	...

8000a008 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000a008:	c0 08       	rjmp	8000a008 <_handle_Bus_Error_Data_Fetch>
	...

8000a00c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000a00c:	c0 08       	rjmp	8000a00c <_handle_Bus_Error_Instruction_Fetch>
	...

8000a010 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000a010:	c0 08       	rjmp	8000a010 <_handle_NMI>
	...

8000a014 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000a014:	c0 08       	rjmp	8000a014 <_handle_Instruction_Address>
	...

8000a018 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000a018:	c0 08       	rjmp	8000a018 <_handle_ITLB_Protection>
	...

8000a01c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000a01c:	c0 08       	rjmp	8000a01c <_handle_Breakpoint>
	...

8000a020 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000a020:	c0 08       	rjmp	8000a020 <_handle_Illegal_Opcode>
	...

8000a024 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000a024:	c0 08       	rjmp	8000a024 <_handle_Unimplemented_Instruction>
	...

8000a028 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000a028:	c0 08       	rjmp	8000a028 <_handle_Privilege_Violation>
	...

8000a02c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000a02c:	c0 08       	rjmp	8000a02c <_handle_Floating_Point>
	...

8000a030 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000a030:	c0 08       	rjmp	8000a030 <_handle_Coprocessor_Absent>
	...

8000a034 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000a034:	c0 08       	rjmp	8000a034 <_handle_Data_Address_Read>
	...

8000a038 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000a038:	c0 08       	rjmp	8000a038 <_handle_Data_Address_Write>
	...

8000a03c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000a03c:	c0 08       	rjmp	8000a03c <_handle_DTLB_Protection_Read>
	...

8000a040 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000a040:	c0 08       	rjmp	8000a040 <_handle_DTLB_Protection_Write>
	...

8000a044 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000a044:	c0 08       	rjmp	8000a044 <_handle_DTLB_Modified>
	...

8000a050 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000a050:	c0 08       	rjmp	8000a050 <_handle_ITLB_Miss>
	...

8000a060 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000a060:	c0 08       	rjmp	8000a060 <_handle_DTLB_Miss_Read>
	...

8000a070 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000a070:	c0 08       	rjmp	8000a070 <_handle_DTLB_Miss_Write>
	...

8000a100 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000a100:	c0 08       	rjmp	8000a100 <_handle_Supervisor_Call>
8000a102:	d7 03       	nop

8000a104 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a104:	30 0c       	mov	r12,0
8000a106:	fe b0 ca 55 	rcall	800035b0 <_get_interrupt_handler>
8000a10a:	58 0c       	cp.w	r12,0
8000a10c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a110:	d6 03       	rete

8000a112 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a112:	30 1c       	mov	r12,1
8000a114:	fe b0 ca 4e 	rcall	800035b0 <_get_interrupt_handler>
8000a118:	58 0c       	cp.w	r12,0
8000a11a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a11e:	d6 03       	rete

8000a120 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a120:	30 2c       	mov	r12,2
8000a122:	fe b0 ca 47 	rcall	800035b0 <_get_interrupt_handler>
8000a126:	58 0c       	cp.w	r12,0
8000a128:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a12c:	d6 03       	rete

8000a12e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a12e:	30 3c       	mov	r12,3
8000a130:	fe b0 ca 40 	rcall	800035b0 <_get_interrupt_handler>
8000a134:	58 0c       	cp.w	r12,0
8000a136:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a13a:	d6 03       	rete
8000a13c:	d7 03       	nop
8000a13e:	d7 03       	nop
8000a140:	d7 03       	nop
8000a142:	d7 03       	nop
8000a144:	d7 03       	nop
8000a146:	d7 03       	nop
8000a148:	d7 03       	nop
8000a14a:	d7 03       	nop
8000a14c:	d7 03       	nop
8000a14e:	d7 03       	nop
8000a150:	d7 03       	nop
8000a152:	d7 03       	nop
8000a154:	d7 03       	nop
8000a156:	d7 03       	nop
8000a158:	d7 03       	nop
8000a15a:	d7 03       	nop
8000a15c:	d7 03       	nop
8000a15e:	d7 03       	nop
8000a160:	d7 03       	nop
8000a162:	d7 03       	nop
8000a164:	d7 03       	nop
8000a166:	d7 03       	nop
8000a168:	d7 03       	nop
8000a16a:	d7 03       	nop
8000a16c:	d7 03       	nop
8000a16e:	d7 03       	nop
8000a170:	d7 03       	nop
8000a172:	d7 03       	nop
8000a174:	d7 03       	nop
8000a176:	d7 03       	nop
8000a178:	d7 03       	nop
8000a17a:	d7 03       	nop
8000a17c:	d7 03       	nop
8000a17e:	d7 03       	nop
8000a180:	d7 03       	nop
8000a182:	d7 03       	nop
8000a184:	d7 03       	nop
8000a186:	d7 03       	nop
8000a188:	d7 03       	nop
8000a18a:	d7 03       	nop
8000a18c:	d7 03       	nop
8000a18e:	d7 03       	nop
8000a190:	d7 03       	nop
8000a192:	d7 03       	nop
8000a194:	d7 03       	nop
8000a196:	d7 03       	nop
8000a198:	d7 03       	nop
8000a19a:	d7 03       	nop
8000a19c:	d7 03       	nop
8000a19e:	d7 03       	nop
8000a1a0:	d7 03       	nop
8000a1a2:	d7 03       	nop
8000a1a4:	d7 03       	nop
8000a1a6:	d7 03       	nop
8000a1a8:	d7 03       	nop
8000a1aa:	d7 03       	nop
8000a1ac:	d7 03       	nop
8000a1ae:	d7 03       	nop
8000a1b0:	d7 03       	nop
8000a1b2:	d7 03       	nop
8000a1b4:	d7 03       	nop
8000a1b6:	d7 03       	nop
8000a1b8:	d7 03       	nop
8000a1ba:	d7 03       	nop
8000a1bc:	d7 03       	nop
8000a1be:	d7 03       	nop
8000a1c0:	d7 03       	nop
8000a1c2:	d7 03       	nop
8000a1c4:	d7 03       	nop
8000a1c6:	d7 03       	nop
8000a1c8:	d7 03       	nop
8000a1ca:	d7 03       	nop
8000a1cc:	d7 03       	nop
8000a1ce:	d7 03       	nop
8000a1d0:	d7 03       	nop
8000a1d2:	d7 03       	nop
8000a1d4:	d7 03       	nop
8000a1d6:	d7 03       	nop
8000a1d8:	d7 03       	nop
8000a1da:	d7 03       	nop
8000a1dc:	d7 03       	nop
8000a1de:	d7 03       	nop
8000a1e0:	d7 03       	nop
8000a1e2:	d7 03       	nop
8000a1e4:	d7 03       	nop
8000a1e6:	d7 03       	nop
8000a1e8:	d7 03       	nop
8000a1ea:	d7 03       	nop
8000a1ec:	d7 03       	nop
8000a1ee:	d7 03       	nop
8000a1f0:	d7 03       	nop
8000a1f2:	d7 03       	nop
8000a1f4:	d7 03       	nop
8000a1f6:	d7 03       	nop
8000a1f8:	d7 03       	nop
8000a1fa:	d7 03       	nop
8000a1fc:	d7 03       	nop
8000a1fe:	d7 03       	nop
