 cpu.read_reqs : Accumulator : Sum.u64 = 65536; SumSQ.u64 = 65536; Count.u64 = 65536; 
 cpu.write_reqs : Accumulator : Sum.u64 = 65536; SumSQ.u64 = 65536; Count.u64 = 65536; 
 cpu.split_read_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.split_write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_with_issue : Accumulator : Sum.u64 = 68971; SumSQ.u64 = 68971; Count.u64 = 68971; 
 cpu.cycles_no_issue : Accumulator : Sum.u64 = 13053174; SumSQ.u64 = 13053174; Count.u64 = 13053174; 
 cpu.total_bytes_read : Accumulator : Sum.u64 = 524288; SumSQ.u64 = 4194304; Count.u64 = 65536; 
 cpu.total_bytes_write : Accumulator : Sum.u64 = 524288; SumSQ.u64 = 4194304; Count.u64 = 65536; 
 cpu.req_latency : Accumulator : Sum.u64 = 104784568; SumSQ.u64 = 104716769200; Count.u64 = 131072; 
 cpu.time : Accumulator : Sum.u64 = 6561073; SumSQ.u64 = 43047678911329; Count.u64 = 1; 
 cpu.cycles_hit_fence : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_issue : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_reorder : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles : Accumulator : Sum.u64 = 13122146; SumSQ.u64 = 13122146; Count.u64 = 13122146; 
 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 34419; SumSQ.u64 = 34419; Count.u64 = 34419; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 16128; SumSQ.u64 = 16128; Count.u64 = 16128; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 18291; SumSQ.u64 = 18291; Count.u64 = 18291; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 124466; SumSQ.u64 = 124466; Count.u64 = 124466; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 6096; SumSQ.u64 = 6096; Count.u64 = 6096; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 7239; SumSQ.u64 = 7239; Count.u64 = 7239; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 56010; SumSQ.u64 = 56010; Count.u64 = 56010; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 55121; SumSQ.u64 = 55121; Count.u64 = 55121; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 16384; SumSQ.u64 = 16384; Count.u64 = 16384; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 13208; SumSQ.u64 = 13208; Count.u64 = 13208; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 3176; SumSQ.u64 = 3176; Count.u64 = 3176; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 81664; SumSQ.u64 = 81664; Count.u64 = 81664; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 65536; SumSQ.u64 = 65536; Count.u64 = 65536; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 13208; SumSQ.u64 = 13208; Count.u64 = 13208; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 3176; SumSQ.u64 = 3176; Count.u64 = 3176; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 13208; SumSQ.u64 = 13208; Count.u64 = 13208; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 3176; SumSQ.u64 = 3176; Count.u64 = 3176; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           140850
     GetS:                                       75314
     GetX:                                       65536
     GetSEx:                                     0
- Total misses:                                  16384
     GetS, miss on arrival:                      13208
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      3176
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    124466
     GetS, hit on arrival:                       6096
     GetS, hit after being blocked:              56010
     GetX, hit on arrival:                       7239
     GetX, hit after being blocked:              55121
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     88.368%
- Miss ratio:                                    11.632%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   13208
- GetX   I->M:                                   3176
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 8176]
- PUTX sent due to [inv, evictions]:             [0, 8176]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    163584
- Requests handled by MSHR (MSHR hits):          127515
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2004
- Latency GetS   I->S                            2004
- Latency GetX   I->M                            2004
Simulation is complete, simulated time: 6.56107 ms
