diff --git a/emulator/Makefrag-verilator b/emulator/Makefrag-verilator
index 9e39574..235c5cf 100644
--- a/emulator/Makefrag-verilator
+++ b/emulator/Makefrag-verilator
@@ -14,7 +14,7 @@ $(generated_dir)/%.fir $(generated_dir)/%.d: $(FIRRTL_JAR) $(chisel_srcs) $(boot

 %.v %.conf: %.fir $(FIRRTL_JAR)
 	mkdir -p $(dir $@)
-	$(FIRRTL) $(patsubst %,-i %,$(filter %.fir,$^)) -o $*.v -X verilog --infer-rw $(MODEL) --repl-seq-mem -c:$(MODEL):-o:$*.conf -faf $*.anno
+	$(FIRRTL) $(patsubst %,-i %,$(filter %.fir,$^)) -o $*.v -X verilog --infer-rw $(MODEL) --repl-seq-mem -c:$(MODEL):-o:$*.conf -faf $*.anno --log-level Info --custom-transforms=chiffre.passes.FaultInstrumentationTransform

 $(generated_dir)/$(long_name).behav_srams.v : $(generated_dir)/$(long_name).conf $(VLSI_MEM_GEN)
 	cd $(generated_dir) && \
diff --git a/src/main/scala/rocket/CSR.scala b/src/main/scala/rocket/CSR.scala
index 0578a2f..10471f2 100644
--- a/src/main/scala/rocket/CSR.scala
+++ b/src/main/scala/rocket/CSR.scala
@@ -211,6 +211,7 @@ class CSRFileIO(implicit p: Parameters) extends CoreBundle
 }

 class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Parameters) extends CoreModule()(p)
+    with chiffre.ChiffreInjectee
     with HasCoreParameters {
   val io = new CSRFileIO

@@ -839,4 +840,8 @@ class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Param
   }
   def formEPC(x: UInt) = ~(~x | (if (usingCompressed) 1.U else 3.U))
   def isaStringToMask(s: String) = s.map(x => 1 << (x - 'A')).foldLeft(0)(_|_)
+
+  isFaulty( reg_fflags, "main", classOf[chiffre.inject.LfsrInjector32]  )
+  isFaulty( reg_cycle,  "main", classOf[chiffre.inject.StuckAt]         )
+  isFaulty( reg_frm,    "main", classOf[chiffre.inject.CycleInjector32] )
 }
