
f4_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  0800f558  0800f558  0001f558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f9ec  0800f9ec  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800f9ec  0800f9ec  0001f9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f9f4  0800f9f4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f9f4  0800f9f4  0001f9f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800f9fc  0800f9fc  0001f9fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800fa04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f18  200001dc  0800fbe0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010f4  0800fbe0  000210f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d8c4  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002eeb  00000000  00000000  0003dad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b0  00000000  00000000  000409c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001708  00000000  00000000  00042170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b29f  00000000  00000000  00043878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f2c  00000000  00000000  0005eb17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2d05  00000000  00000000  00074a43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00117748  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007da4  00000000  00000000  00117798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f540 	.word	0x0800f540

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800f540 	.word	0x0800f540

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <_ZN7RPLidar3endEv>:
extern UART_HandleTypeDef huart2; //  UART1
extern uint8_t uart_rx_buffer[RX_BUFFER_SIZE];
static bool uart1_is_open = false;

//  UART1
void RPLidar::end() {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
    if (isOpen()) {
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f000 f811 	bl	8000f8c <_ZN7RPLidar6isOpenEv>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d005      	beq.n	8000f7c <_ZN7RPLidar3endEv+0x20>
        HAL_UART_DeInit(&huart2); //  UART1
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <_ZN7RPLidar3endEv+0x28>)
 8000f72:	f009 fd42 	bl	800a9fa <HAL_UART_DeInit>
        uart1_is_open = false;    //  UART  
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <_ZN7RPLidar3endEv+0x2c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
    }
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000378 	.word	0x20000378
 8000f88:	200001f8 	.word	0x200001f8

08000f8c <_ZN7RPLidar6isOpenEv>:

//   UART1 (  )
bool RPLidar::isOpen() {
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
    return uart1_is_open; //    UART1
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <_ZN7RPLidar6isOpenEv+0x18>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	200001f8 	.word	0x200001f8

08000fa8 <_ZN7RPLidarC1Ev>:

RPLidar::RPLidar() {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]

	clearArray(distances);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	330c      	adds	r3, #12
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f9a9 	bl	800130e <_ZN7RPLidar10clearArrayEPf>
	clearArray(minDist);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f000 f9a2 	bl	800130e <_ZN7RPLidar10clearArrayEPf>
    _currentMeasurement.distance = 0;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
    _currentMeasurement.angle = 0;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f04f 0200 	mov.w	r2, #0
 8000fd8:	605a      	str	r2, [r3, #4]
    _currentMeasurement.quality = 0;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	721a      	strb	r2, [r3, #8]
    _currentMeasurement.startBit = 0;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	725a      	strb	r2, [r3, #9]
}
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <_ZN7RPLidarD1Ev>:


RPLidar::~RPLidar()
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
{
    end();
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ffaf 	bl	8000f5c <_ZN7RPLidar3endEv>
}
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4618      	mov	r0, r3
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <_ZN7RPLidar5beginEv>:


//  UART1    RPLIDAR
bool RPLidar::begin() {
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
    //  UART  ,   
    if (isOpen()) {
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff ffbb 	bl	8000f8c <_ZN7RPLidar6isOpenEv>
   // huart2.Init.Mode = UART_MODE_TX_RX;
   // huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
   // huart2.Init.OverSampling = UART_OVERSAMPLING_16;

    //  UART1
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001016:	480a      	ldr	r0, [pc, #40]	; (8001040 <_ZN7RPLidar5beginEv+0x38>)
 8001018:	f009 fca2 	bl	800a960 <HAL_UART_Init>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	bf14      	ite	ne
 8001022:	2301      	movne	r3, #1
 8001024:	2300      	moveq	r3, #0
 8001026:	b2db      	uxtb	r3, r3
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <_ZN7RPLidar5beginEv+0x28>
        return false; //    
 800102c:	2300      	movs	r3, #0
 800102e:	e003      	b.n	8001038 <_ZN7RPLidar5beginEv+0x30>
    }

    //  UART  
    uart1_is_open = true;
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <_ZN7RPLidar5beginEv+0x3c>)
 8001032:	2201      	movs	r2, #1
 8001034:	701a      	strb	r2, [r3, #0]
    return true;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000378 	.word	0x20000378
 8001044:	200001f8 	.word	0x200001f8

08001048 <_ZN7RPLidar12_sendCommandEhPKvj>:

uint32_t RPLidar::_sendCommand(uint8_t cmd, const void *payload, size_t payloadsize) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b088      	sub	sp, #32
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	607a      	str	r2, [r7, #4]
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	460b      	mov	r3, r1
 8001056:	72fb      	strb	r3, [r7, #11]
    rplidar_cmd_packet_t pkt_header;
    uint8_t checksum = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	75fb      	strb	r3, [r7, #23]
    HAL_StatusTypeDef status;

    //    
    if (payloadsize && payload) {
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d006      	beq.n	8001070 <_ZN7RPLidar12_sendCommandEhPKvj+0x28>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d003      	beq.n	8001070 <_ZN7RPLidar12_sendCommandEhPKvj+0x28>
        cmd |= RPLIDAR_CMDFLAG_HAS_PAYLOAD;
 8001068:	7afb      	ldrb	r3, [r7, #11]
 800106a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800106e:	72fb      	strb	r3, [r7, #11]
    }

    //   
    pkt_header.syncByte = RPLIDAR_CMD_SYNC_BYTE;
 8001070:	23a5      	movs	r3, #165	; 0xa5
 8001072:	763b      	strb	r3, [r7, #24]
    pkt_header.cmd_flag = cmd;
 8001074:	7afb      	ldrb	r3, [r7, #11]
 8001076:	767b      	strb	r3, [r7, #25]

    //   (2 )
    status = HAL_UART_Transmit(&huart2, (uint8_t *)&pkt_header, sizeof(pkt_header), HAL_MAX_DELAY);
 8001078:	f107 0118 	add.w	r1, r7, #24
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
 8001080:	2203      	movs	r2, #3
 8001082:	4833      	ldr	r0, [pc, #204]	; (8001150 <_ZN7RPLidar12_sendCommandEhPKvj+0x108>)
 8001084:	f009 fce8 	bl	800aa58 <HAL_UART_Transmit>
 8001088:	4603      	mov	r3, r0
 800108a:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) {
 800108c:	7efb      	ldrb	r3, [r7, #27]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <_ZN7RPLidar12_sendCommandEhPKvj+0x4e>
        return RESULT_OPERATION_FAIL; //     ,  
 8001092:	4b30      	ldr	r3, [pc, #192]	; (8001154 <_ZN7RPLidar12_sendCommandEhPKvj+0x10c>)
 8001094:	e057      	b.n	8001146 <_ZN7RPLidar12_sendCommandEhPKvj+0xfe>
    }

    //    
    if (cmd & RPLIDAR_CMDFLAG_HAS_PAYLOAD) {
 8001096:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800109a:	2b00      	cmp	r3, #0
 800109c:	da52      	bge.n	8001144 <_ZN7RPLidar12_sendCommandEhPKvj+0xfc>
        //   
        checksum ^= RPLIDAR_CMD_SYNC_BYTE;
 800109e:	7dfb      	ldrb	r3, [r7, #23]
 80010a0:	f083 035a 	eor.w	r3, r3, #90	; 0x5a
 80010a4:	43db      	mvns	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	75fb      	strb	r3, [r7, #23]
        checksum ^= cmd;
 80010aa:	7dfa      	ldrb	r2, [r7, #23]
 80010ac:	7afb      	ldrb	r3, [r7, #11]
 80010ae:	4053      	eors	r3, r2
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	75fb      	strb	r3, [r7, #23]
        checksum ^= (payloadsize & 0xFF);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	7dfb      	ldrb	r3, [r7, #23]
 80010ba:	4053      	eors	r3, r2
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	75fb      	strb	r3, [r7, #23]

        //      
        for (size_t pos = 0; pos < payloadsize; ++pos) {
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
 80010c4:	69fa      	ldr	r2, [r7, #28]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d20b      	bcs.n	80010e4 <_ZN7RPLidar12_sendCommandEhPKvj+0x9c>
            checksum ^= ((uint8_t *)payload)[pos];
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	4413      	add	r3, r2
 80010d2:	781a      	ldrb	r2, [r3, #0]
 80010d4:	7dfb      	ldrb	r3, [r7, #23]
 80010d6:	4053      	eors	r3, r2
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	75fb      	strb	r3, [r7, #23]
        for (size_t pos = 0; pos < payloadsize; ++pos) {
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	3301      	adds	r3, #1
 80010e0:	61fb      	str	r3, [r7, #28]
 80010e2:	e7ef      	b.n	80010c4 <_ZN7RPLidar12_sendCommandEhPKvj+0x7c>
        }

        //     (1 )
        uint8_t sizebyte = (uint8_t)payloadsize;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	75bb      	strb	r3, [r7, #22]
        status = HAL_UART_Transmit(&huart2, &sizebyte, 1, HAL_MAX_DELAY);
 80010ea:	f107 0116 	add.w	r1, r7, #22
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	2201      	movs	r2, #1
 80010f4:	4816      	ldr	r0, [pc, #88]	; (8001150 <_ZN7RPLidar12_sendCommandEhPKvj+0x108>)
 80010f6:	f009 fcaf 	bl	800aa58 <HAL_UART_Transmit>
 80010fa:	4603      	mov	r3, r0
 80010fc:	76fb      	strb	r3, [r7, #27]
        if (status != HAL_OK) {
 80010fe:	7efb      	ldrb	r3, [r7, #27]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <_ZN7RPLidar12_sendCommandEhPKvj+0xc0>
            return RESULT_OPERATION_FAIL; //   
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <_ZN7RPLidar12_sendCommandEhPKvj+0x10c>)
 8001106:	e01e      	b.n	8001146 <_ZN7RPLidar12_sendCommandEhPKvj+0xfe>
        }

        //   
        status = HAL_UART_Transmit(&huart2, (uint8_t *)payload, payloadsize, HAL_MAX_DELAY);
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	b29a      	uxth	r2, r3
 800110c:	f04f 33ff 	mov.w	r3, #4294967295
 8001110:	6879      	ldr	r1, [r7, #4]
 8001112:	480f      	ldr	r0, [pc, #60]	; (8001150 <_ZN7RPLidar12_sendCommandEhPKvj+0x108>)
 8001114:	f009 fca0 	bl	800aa58 <HAL_UART_Transmit>
 8001118:	4603      	mov	r3, r0
 800111a:	76fb      	strb	r3, [r7, #27]
        if (status != HAL_OK) {
 800111c:	7efb      	ldrb	r3, [r7, #27]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <_ZN7RPLidar12_sendCommandEhPKvj+0xde>
            return RESULT_OPERATION_FAIL; //   
 8001122:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <_ZN7RPLidar12_sendCommandEhPKvj+0x10c>)
 8001124:	e00f      	b.n	8001146 <_ZN7RPLidar12_sendCommandEhPKvj+0xfe>
        }

        //    (1 )
        status = HAL_UART_Transmit(&huart2, &checksum, 1, HAL_MAX_DELAY);
 8001126:	f107 0117 	add.w	r1, r7, #23
 800112a:	f04f 33ff 	mov.w	r3, #4294967295
 800112e:	2201      	movs	r2, #1
 8001130:	4807      	ldr	r0, [pc, #28]	; (8001150 <_ZN7RPLidar12_sendCommandEhPKvj+0x108>)
 8001132:	f009 fc91 	bl	800aa58 <HAL_UART_Transmit>
 8001136:	4603      	mov	r3, r0
 8001138:	76fb      	strb	r3, [r7, #27]
        if (status != HAL_OK) {
 800113a:	7efb      	ldrb	r3, [r7, #27]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <_ZN7RPLidar12_sendCommandEhPKvj+0xfc>
            return RESULT_OPERATION_FAIL; //   
 8001140:	4b04      	ldr	r3, [pc, #16]	; (8001154 <_ZN7RPLidar12_sendCommandEhPKvj+0x10c>)
 8001142:	e000      	b.n	8001146 <_ZN7RPLidar12_sendCommandEhPKvj+0xfe>
        }
    }

    return RESULT_OK; //     
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000378 	.word	0x20000378
 8001154:	80008001 	.word	0x80008001

08001158 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm>:

    return RESULT_OK; //     
}


uint32_t RPLidar::_waitResponseHeader(rplidar_ans_header_t *header, uint32_t timeout) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
    uint32_t startTick = HAL_GetTick(); //   
 8001164:	f004 fce4 	bl	8005b30 <HAL_GetTick>
 8001168:	61b8      	str	r0, [r7, #24]
    uint8_t recvPos = 0; //    
 800116a:	2300      	movs	r3, #0
 800116c:	77fb      	strb	r3, [r7, #31]
    uint8_t *headerbuf = (uint8_t *)header; //       
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	617b      	str	r3, [r7, #20]
    uint8_t currentByte;

    while ((HAL_GetTick() - startTick) < timeout) { //    
 8001172:	f004 fcdd 	bl	8005b30 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	429a      	cmp	r2, r3
 8001180:	bf8c      	ite	hi
 8001182:	2301      	movhi	r3, #1
 8001184:	2300      	movls	r3, #0
 8001186:	b2db      	uxtb	r3, r3
 8001188:	2b00      	cmp	r3, #0
 800118a:	d039      	beq.n	8001200 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xa8>
        //     UART
        HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, &currentByte, 1, timeout - (HAL_GetTick() - startTick));
 800118c:	f004 fcd0 	bl	8005b30 <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	1a9a      	subs	r2, r3, r2
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4413      	add	r3, r2
 800119a:	f107 0112 	add.w	r1, r7, #18
 800119e:	2201      	movs	r2, #1
 80011a0:	481a      	ldr	r0, [pc, #104]	; (800120c <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xb4>)
 80011a2:	f009 fceb 	bl	800ab7c <HAL_UART_Receive>
 80011a6:	4603      	mov	r3, r0
 80011a8:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK) { //    
 80011aa:	7cfb      	ldrb	r3, [r7, #19]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d11f      	bne.n	80011f0 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x98>
            switch (recvPos) {
 80011b0:	7ffb      	ldrb	r3, [r7, #31]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d002      	beq.n	80011bc <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x64>
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d004      	beq.n	80011c4 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x6c>
 80011ba:	e00c      	b.n	80011d6 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x7e>
                case 0:
                    //    
                    if (currentByte != RPLIDAR_ANS_SYNC_BYTE1) {
 80011bc:	7cbb      	ldrb	r3, [r7, #18]
 80011be:	2ba5      	cmp	r3, #165	; 0xa5
 80011c0:	d006      	beq.n	80011d0 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x78>
                        continue; //   ,    
 80011c2:	e01c      	b.n	80011fe <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xa6>
                    }
                    break;
                case 1:
                    //    
                    if (currentByte != RPLIDAR_ANS_SYNC_BYTE2) {
 80011c4:	7cbb      	ldrb	r3, [r7, #18]
 80011c6:	2b5a      	cmp	r3, #90	; 0x5a
 80011c8:	d004      	beq.n	80011d4 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x7c>
                        recvPos = 0; //   ,  
 80011ca:	2300      	movs	r3, #0
 80011cc:	77fb      	strb	r3, [r7, #31]
                        continue;
 80011ce:	e016      	b.n	80011fe <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xa6>
                    break;
 80011d0:	bf00      	nop
 80011d2:	e000      	b.n	80011d6 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x7e>
                    }
                    break;
 80011d4:	bf00      	nop
            }
            //     
            headerbuf[recvPos++] = currentByte;
 80011d6:	7ffb      	ldrb	r3, [r7, #31]
 80011d8:	1c5a      	adds	r2, r3, #1
 80011da:	77fa      	strb	r2, [r7, #31]
 80011dc:	461a      	mov	r2, r3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	4413      	add	r3, r2
 80011e2:	7cba      	ldrb	r2, [r7, #18]
 80011e4:	701a      	strb	r2, [r3, #0]

            //    
            if (recvPos == sizeof(rplidar_ans_header_t)) return RESULT_OK; //   
 80011e6:	7ffb      	ldrb	r3, [r7, #31]
 80011e8:	2b07      	cmp	r3, #7
 80011ea:	d1c2      	bne.n	8001172 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x1a>
 80011ec:	2300      	movs	r3, #0
 80011ee:	e008      	b.n	8001202 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xaa>
        }
        else if (status == HAL_TIMEOUT) return RESULT_OPERATION_TIMEOUT; //   
 80011f0:	7cfb      	ldrb	r3, [r7, #19]
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d101      	bne.n	80011fa <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xa2>
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xb8>)
 80011f8:	e003      	b.n	8001202 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xaa>
        else return RESULT_OPERATION_FAIL; //   
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xbc>)
 80011fc:	e001      	b.n	8001202 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xaa>
    while ((HAL_GetTick() - startTick) < timeout) { //    
 80011fe:	e7b8      	b.n	8001172 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0x1a>
    }

    return RESULT_OPERATION_TIMEOUT; //      
 8001200:	4b03      	ldr	r3, [pc, #12]	; (8001210 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm+0xb8>)
}
 8001202:	4618      	mov	r0, r3
 8001204:	3720      	adds	r7, #32
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000378 	.word	0x20000378
 8001210:	80008002 	.word	0x80008002
 8001214:	80008001 	.word	0x80008001

08001218 <_ZN7RPLidar4stopEv>:
    //    
    return RESULT_OPERATION_TIMEOUT;
}

uint32_t RPLidar::stop()
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
    if (!isOpen()) return RESULT_OPERATION_FAIL;
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff feb3 	bl	8000f8c <_ZN7RPLidar6isOpenEv>
 8001226:	4603      	mov	r3, r0
 8001228:	f083 0301 	eor.w	r3, r3, #1
 800122c:	b2db      	uxtb	r3, r3
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <_ZN7RPLidar4stopEv+0x1e>
 8001232:	4b07      	ldr	r3, [pc, #28]	; (8001250 <_ZN7RPLidar4stopEv+0x38>)
 8001234:	e007      	b.n	8001246 <_ZN7RPLidar4stopEv+0x2e>
    uint32_t ans = _sendCommand(RPLIDAR_CMD_STOP,NULL,0);
 8001236:	2300      	movs	r3, #0
 8001238:	2200      	movs	r2, #0
 800123a:	2125      	movs	r1, #37	; 0x25
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f7ff ff03 	bl	8001048 <_ZN7RPLidar12_sendCommandEhPKvj>
 8001242:	60f8      	str	r0, [r7, #12]
    return ans;
 8001244:	68fb      	ldr	r3, [r7, #12]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	80008001 	.word	0x80008001

08001254 <_ZN7RPLidar9startScanEbm>:

uint32_t RPLidar::startScan(bool force, uint32_t timeout) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af00      	add	r7, sp, #0
 800125a:	60f8      	str	r0, [r7, #12]
 800125c:	460b      	mov	r3, r1
 800125e:	607a      	str	r2, [r7, #4]
 8001260:	72fb      	strb	r3, [r7, #11]
    uint32_t ans;

    // ,   UART
    if (!isOpen()) return RESULT_OPERATION_FAIL;
 8001262:	68f8      	ldr	r0, [r7, #12]
 8001264:	f7ff fe92 	bl	8000f8c <_ZN7RPLidar6isOpenEv>
 8001268:	4603      	mov	r3, r0
 800126a:	f083 0301 	eor.w	r3, r3, #1
 800126e:	b2db      	uxtb	r3, r3
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <_ZN7RPLidar9startScanEbm+0x24>
 8001274:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <_ZN7RPLidar9startScanEbm+0x9c>)
 8001276:	e036      	b.n	80012e6 <_ZN7RPLidar9startScanEbm+0x92>

    //   
    stop();
 8001278:	68f8      	ldr	r0, [r7, #12]
 800127a:	f7ff ffcd 	bl	8001218 <_ZN7RPLidar4stopEv>

    //    

        uint8_t command = force ? RPLIDAR_CMD_FORCE_SCAN : RPLIDAR_CMD_SCAN;
 800127e:	7afb      	ldrb	r3, [r7, #11]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <_ZN7RPLidar9startScanEbm+0x34>
 8001284:	2321      	movs	r3, #33	; 0x21
 8001286:	e000      	b.n	800128a <_ZN7RPLidar9startScanEbm+0x36>
 8001288:	2320      	movs	r3, #32
 800128a:	77fb      	strb	r3, [r7, #31]
        ans = _sendCommand(command, NULL, 0);
 800128c:	7ff9      	ldrb	r1, [r7, #31]
 800128e:	2300      	movs	r3, #0
 8001290:	2200      	movs	r2, #0
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f7ff fed8 	bl	8001048 <_ZN7RPLidar12_sendCommandEhPKvj>
 8001298:	61b8      	str	r0, [r7, #24]
        if (IS_FAIL(ans)) return ans;
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	2b00      	cmp	r3, #0
 800129e:	da01      	bge.n	80012a4 <_ZN7RPLidar9startScanEbm+0x50>
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	e020      	b.n	80012e6 <_ZN7RPLidar9startScanEbm+0x92>

        //   
        rplidar_ans_header_t response_header;
        if (IS_FAIL(ans = _waitResponseHeader(&response_header, timeout))) return ans;
 80012a4:	f107 0310 	add.w	r3, r7, #16
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	4619      	mov	r1, r3
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f7ff ff53 	bl	8001158 <_ZN7RPLidar19_waitResponseHeaderEP21_rplidar_ans_header_tm>
 80012b2:	61b8      	str	r0, [r7, #24]
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	0fdb      	lsrs	r3, r3, #31
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <_ZN7RPLidar9startScanEbm+0x6e>
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	e011      	b.n	80012e6 <_ZN7RPLidar9startScanEbm+0x92>

        //   
        if (response_header.type != RPLIDAR_ANS_TYPE_MEASUREMENT) return RESULT_INVALID_DATA;
 80012c2:	7dbb      	ldrb	r3, [r7, #22]
 80012c4:	2b81      	cmp	r3, #129	; 0x81
 80012c6:	d002      	beq.n	80012ce <_ZN7RPLidar9startScanEbm+0x7a>
 80012c8:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 80012cc:	e00b      	b.n	80012e6 <_ZN7RPLidar9startScanEbm+0x92>

        //   
        if (response_header.size < sizeof(rplidar_response_measurement_node_t)) return RESULT_INVALID_DATA;
 80012ce:	8a7b      	ldrh	r3, [r7, #18]
 80012d0:	8aba      	ldrh	r2, [r7, #20]
 80012d2:	f3c2 020d 	ubfx	r2, r2, #0, #14
 80012d6:	0412      	lsls	r2, r2, #16
 80012d8:	4313      	orrs	r3, r2
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d802      	bhi.n	80012e4 <_ZN7RPLidar9startScanEbm+0x90>
 80012de:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 80012e2:	e000      	b.n	80012e6 <_ZN7RPLidar9startScanEbm+0x92>


    return RESULT_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3720      	adds	r7, #32
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	80008001 	.word	0x80008001

080012f4 <_ZN7RPLidar7getDistEv>:

void RPLidar::startUart_IT(){
	HAL_UART_Receive_IT(&huart2, uart_rx_buffer, 1);
}

float* RPLidar::getDist() {  //      
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
    return minDist;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
}
 8001302:	4618      	mov	r0, r3
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <_ZN7RPLidar10clearArrayEPf>:

void RPLidar::setDist(uint32_t i, float value){
	minDist[i] = value;
}

void RPLidar::clearArray( float array[361]){
 800130e:	b480      	push	{r7}
 8001310:	b085      	sub	sp, #20
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < sizeof(array) / sizeof(array[0]); ++i) {
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10a      	bne.n	8001338 <_ZN7RPLidar10clearArrayEPf+0x2a>
    	array[i] = 0.0f;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	4413      	add	r3, r2
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < sizeof(array) / sizeof(array[0]); ++i) {
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	3301      	adds	r3, #1
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	e7f1      	b.n	800131c <_ZN7RPLidar10clearArrayEPf+0xe>
    }
}
 8001338:	bf00      	nop
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <_ZN7RPLidar12clearMinDistEv>:

void RPLidar::clearMinDist(){
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < sizeof(minDist) / sizeof(minDist[0]); ++i) {
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001356:	d80c      	bhi.n	8001372 <_ZN7RPLidar12clearMinDistEv+0x2e>
    	minDist[i] = 0.0f;
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	f04f 0200 	mov.w	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < sizeof(minDist) / sizeof(minDist[0]); ++i) {
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	3301      	adds	r3, #1
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	e7ee      	b.n	8001350 <_ZN7RPLidar12clearMinDistEv+0xc>
    }
}
 8001372:	bf00      	nop
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <_ZN7RPLidar9constrainElll>:


float RPLidar::getDist(int i) {  //      
    return minDist[i];
}
float RPLidar::constrain(int32_t value,int32_t num1,int32_t num2){
 800137e:	b480      	push	{r7}
 8001380:	b085      	sub	sp, #20
 8001382:	af00      	add	r7, sp, #0
 8001384:	60f8      	str	r0, [r7, #12]
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
 800138a:	603b      	str	r3, [r7, #0]
	if (value>num2) value = num2;
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	429a      	cmp	r2, r3
 8001392:	dd01      	ble.n	8001398 <_ZN7RPLidar9constrainElll+0x1a>
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	60bb      	str	r3, [r7, #8]
	if (value<num1) value = num1;
 8001398:	68ba      	ldr	r2, [r7, #8]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	429a      	cmp	r2, r3
 800139e:	da01      	bge.n	80013a4 <_ZN7RPLidar9constrainElll+0x26>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	60bb      	str	r3, [r7, #8]
	return value;
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80013ae:	eeb0 0a67 	vmov.f32	s0, s15
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <_ZN7RPLidar11reWriteDistEv>:


void RPLidar::reWriteDist() {
 80013bc:	b480      	push	{r7}
 80013be:	b08b      	sub	sp, #44	; 0x2c
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
    for (int angle = 0; angle < 360; angle += 9) { //    9 
 80013c4:	2300      	movs	r3, #0
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
 80013c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ca:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80013ce:	da69      	bge.n	80014a4 <_ZN7RPLidar11reWriteDistEv+0xe8>
        float sumDistance = 0.0f; //  
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	623b      	str	r3, [r7, #32]
        int validCount = 0;       //   
 80013d6:	2300      	movs	r3, #0
 80013d8:	61fb      	str	r3, [r7, #28]

        //      
        int startAngle = angle - 4;
 80013da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013dc:	3b04      	subs	r3, #4
 80013de:	613b      	str	r3, [r7, #16]
        int endAngle = angle + 4;
 80013e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e2:	3304      	adds	r3, #4
 80013e4:	60fb      	str	r3, [r7, #12]

        //    
        for (int currentAngle = startAngle; currentAngle <= endAngle; ++currentAngle) {
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	61bb      	str	r3, [r7, #24]
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	dc36      	bgt.n	8001460 <_ZN7RPLidar11reWriteDistEv+0xa4>
            //    
            int wrappedAngle = currentAngle;
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	617b      	str	r3, [r7, #20]
            if (wrappedAngle < 0) {
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	da04      	bge.n	8001406 <_ZN7RPLidar11reWriteDistEv+0x4a>
                wrappedAngle += 360; //   ,  360
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	e007      	b.n	8001416 <_ZN7RPLidar11reWriteDistEv+0x5a>
            } else if (wrappedAngle >= 360) {
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800140c:	db03      	blt.n	8001416 <_ZN7RPLidar11reWriteDistEv+0x5a>
                wrappedAngle -= 360; //      360,  360
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001414:	617b      	str	r3, [r7, #20]
            }

            // ,       
            if (wrappedAngle >= 0 && wrappedAngle < 360) {
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	2b00      	cmp	r3, #0
 800141a:	db1d      	blt.n	8001458 <_ZN7RPLidar11reWriteDistEv+0x9c>
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001422:	da19      	bge.n	8001458 <_ZN7RPLidar11reWriteDistEv+0x9c>
                float distance = distances[wrappedAngle];
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	3302      	adds	r3, #2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	4413      	add	r3, r2
 800142e:	3304      	adds	r3, #4
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	60bb      	str	r3, [r7, #8]

                //     (> 0)
                if (distance > 0) {
 8001434:	edd7 7a02 	vldr	s15, [r7, #8]
 8001438:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800143c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001440:	dd0a      	ble.n	8001458 <_ZN7RPLidar11reWriteDistEv+0x9c>
                    sumDistance += distance; //    
 8001442:	ed97 7a08 	vldr	s14, [r7, #32]
 8001446:	edd7 7a02 	vldr	s15, [r7, #8]
 800144a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144e:	edc7 7a08 	vstr	s15, [r7, #32]
                    ++validCount;            //    
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	3301      	adds	r3, #1
 8001456:	61fb      	str	r3, [r7, #28]
        for (int currentAngle = startAngle; currentAngle <= endAngle; ++currentAngle) {
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	3301      	adds	r3, #1
 800145c:	61bb      	str	r3, [r7, #24]
 800145e:	e7c4      	b.n	80013ea <_ZN7RPLidar11reWriteDistEv+0x2e>
                }
            }
        }

        //    4  ,   
        if (validCount >= 4) {
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	2b03      	cmp	r3, #3
 8001464:	dd11      	ble.n	800148a <_ZN7RPLidar11reWriteDistEv+0xce>
            minDist[angle] = sumDistance / validCount; //  
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001470:	edd7 6a08 	vldr	s13, [r7, #32]
 8001474:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147c:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4413      	add	r3, r2
 8001484:	edc3 7a00 	vstr	s15, [r3]
 8001488:	e008      	b.n	800149c <_ZN7RPLidar11reWriteDistEv+0xe0>
        } else {
            minDist[angle] = 0.0f; //    ,  0
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148e:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
    for (int angle = 0; angle < 360; angle += 9) { //    9 
 800149c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800149e:	3309      	adds	r3, #9
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
 80014a2:	e791      	b.n	80013c8 <_ZN7RPLidar11reWriteDistEv+0xc>
        }
    }
}
 80014a4:	bf00      	nop
 80014a6:	372c      	adds	r7, #44	; 0x2c
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <_ZN7RPLidar9waitPointEm>:

uint32_t RPLidar::waitPoint(uint32_t timeout) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08e      	sub	sp, #56	; 0x38
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
    uint32_t currentTs = HAL_GetTick(); //   
 80014ba:	f004 fb39 	bl	8005b30 <HAL_GetTick>
 80014be:	6338      	str	r0, [r7, #48]	; 0x30
    uint32_t remainingtime;
    rplidar_response_measurement_node_t node;
    uint8_t *nodebuf = (uint8_t *)&node;
 80014c0:	f107 0310 	add.w	r3, r7, #16
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t recvPos = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    while ((remainingtime = HAL_GetTick() - currentTs) <= timeout) {
 80014cc:	f004 fb30 	bl	8005b30 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80014d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	429a      	cmp	r2, r3
 80014de:	bf94      	ite	ls
 80014e0:	2301      	movls	r3, #1
 80014e2:	2300      	movhi	r3, #0
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f000 80d3 	beq.w	8001692 <_ZN7RPLidar9waitPointEm+0x1e2>
        uint8_t currentbyte;
        HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, &currentbyte, 1, timeout);
 80014ec:	f107 010f 	add.w	r1, r7, #15
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	2201      	movs	r2, #1
 80014f4:	4869      	ldr	r0, [pc, #420]	; (800169c <_ZN7RPLidar9waitPointEm+0x1ec>)
 80014f6:	f009 fb41 	bl	800ab7c <HAL_UART_Receive>
 80014fa:	4603      	mov	r3, r0
 80014fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        // ,    
        if (status != HAL_OK) continue; //  ,     
 8001500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001504:	2b00      	cmp	r3, #0
 8001506:	f040 80c2 	bne.w	800168e <_ZN7RPLidar9waitPointEm+0x1de>

        switch (recvPos) {
 800150a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800150e:	2b00      	cmp	r3, #0
 8001510:	d002      	beq.n	8001518 <_ZN7RPLidar9waitPointEm+0x68>
 8001512:	2b01      	cmp	r3, #1
 8001514:	d00e      	beq.n	8001534 <_ZN7RPLidar9waitPointEm+0x84>
 8001516:	e019      	b.n	800154c <_ZN7RPLidar9waitPointEm+0x9c>
            case 0: //      
                {
                    uint8_t tmp = (currentbyte >> 1);
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	085b      	lsrs	r3, r3, #1
 800151c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                    if ((tmp ^ currentbyte) & 0x1){} //  
 8001520:	7bfa      	ldrb	r2, [r7, #15]
 8001522:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001526:	4053      	eors	r3, r2
 8001528:	b2db      	uxtb	r3, r3
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	2b00      	cmp	r3, #0
 8001530:	d109      	bne.n	8001546 <_ZN7RPLidar9waitPointEm+0x96>
                    else continue; //    ,   
 8001532:	e0ad      	b.n	8001690 <_ZN7RPLidar9waitPointEm+0x1e0>
                }
                break;

            case 1: // ,      1
                {
                    if (currentbyte & RPLIDAR_RESP_MEASUREMENT_CHECKBIT) {} //  
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	2b00      	cmp	r3, #0
 800153c:	d105      	bne.n	800154a <_ZN7RPLidar9waitPointEm+0x9a>
                    else {
                        recvPos = 0; //     
 800153e:	2300      	movs	r3, #0
 8001540:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                        continue;
 8001544:	e0a4      	b.n	8001690 <_ZN7RPLidar9waitPointEm+0x1e0>
                break;
 8001546:	bf00      	nop
 8001548:	e000      	b.n	800154c <_ZN7RPLidar9waitPointEm+0x9c>
                    }
                }
                break;
 800154a:	bf00      	nop
        }

        //   
        nodebuf[recvPos++] = currentbyte;
 800154c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001550:	1c5a      	adds	r2, r3, #1
 8001552:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8001556:	461a      	mov	r2, r3
 8001558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800155a:	4413      	add	r3, r2
 800155c:	7bfa      	ldrb	r2, [r7, #15]
 800155e:	701a      	strb	r2, [r3, #0]

        //     
        if (recvPos == sizeof(rplidar_response_measurement_node_t)) {
 8001560:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001564:	2b05      	cmp	r3, #5
 8001566:	d1b1      	bne.n	80014cc <_ZN7RPLidar9waitPointEm+0x1c>
            //   
            _currentMeasurement.distance = node.distance_q2 / 4.0f;
 8001568:	f8b7 3013 	ldrh.w	r3, [r7, #19]
 800156c:	b29b      	uxth	r3, r3
 800156e:	ee07 3a90 	vmov	s15, r3
 8001572:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001576:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800157a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	edc3 7a00 	vstr	s15, [r3]
            _currentMeasurement.angle = constrain((node.angle_q6_checkbit >> RPLIDAR_RESP_MEASUREMENT_ANGLE_SHIFT) / 64.0f,0,360);
 8001584:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8001588:	b29b      	uxth	r3, r3
 800158a:	085b      	lsrs	r3, r3, #1
 800158c:	b29b      	uxth	r3, r3
 800158e:	ee07 3a90 	vmov	s15, r3
 8001592:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001596:	eddf 6a42 	vldr	s13, [pc, #264]	; 80016a0 <_ZN7RPLidar9waitPointEm+0x1f0>
 800159a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800159e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015a2:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80015a6:	2200      	movs	r2, #0
 80015a8:	ee17 1a90 	vmov	r1, s15
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fee6 	bl	800137e <_ZN7RPLidar9constrainElll>
 80015b2:	eef0 7a40 	vmov.f32	s15, s0
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	edc3 7a01 	vstr	s15, [r3, #4]
            _currentMeasurement.quality = (node.sync_quality >> RPLIDAR_RESP_MEASUREMENT_QUALITY_SHIFT);
 80015bc:	7c3b      	ldrb	r3, [r7, #16]
 80015be:	089b      	lsrs	r3, r3, #2
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	721a      	strb	r2, [r3, #8]
            _currentMeasurement.startBit = (node.sync_quality & RPLIDAR_RESP_MEASUREMENT_SYNCBIT);
 80015c6:	7c3b      	ldrb	r3, [r7, #16]
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	bf14      	ite	ne
 80015d0:	2301      	movne	r3, #1
 80015d2:	2300      	moveq	r3, #0
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	725a      	strb	r2, [r3, #9]

            //       ( 0  360 )
            float newAngle = _currentMeasurement.angle;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	623b      	str	r3, [r7, #32]
            float newDistance = _currentMeasurement.distance;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	61fb      	str	r3, [r7, #28]
            float quality =  _currentMeasurement.quality;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	7a1b      	ldrb	r3, [r3, #8]
 80015ea:	ee07 3a90 	vmov	s15, r3
 80015ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015f2:	edc7 7a06 	vstr	s15, [r7, #24]

				if (newAngle>=0&&newAngle<=360 &&quality>=20){
 80015f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80015fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001602:	db3f      	blt.n	8001684 <_ZN7RPLidar9waitPointEm+0x1d4>
 8001604:	edd7 7a08 	vldr	s15, [r7, #32]
 8001608:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80016a4 <_ZN7RPLidar9waitPointEm+0x1f4>
 800160c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001614:	d836      	bhi.n	8001684 <_ZN7RPLidar9waitPointEm+0x1d4>
 8001616:	edd7 7a06 	vldr	s15, [r7, #24]
 800161a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800161e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	db2d      	blt.n	8001684 <_ZN7RPLidar9waitPointEm+0x1d4>
					if (newDistance>MIN_RANGE_LID&&newDistance<MAX_RANGE_LID)
 8001628:	edd7 7a07 	vldr	s15, [r7, #28]
 800162c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80016a8 <_ZN7RPLidar9waitPointEm+0x1f8>
 8001630:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001638:	dd16      	ble.n	8001668 <_ZN7RPLidar9waitPointEm+0x1b8>
 800163a:	edd7 7a07 	vldr	s15, [r7, #28]
 800163e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80016ac <_ZN7RPLidar9waitPointEm+0x1fc>
 8001642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	d50d      	bpl.n	8001668 <_ZN7RPLidar9waitPointEm+0x1b8>
						distances[(int)newAngle] = newDistance; //   
 800164c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001650:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001654:	ee17 3a90 	vmov	r3, s15
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	3302      	adds	r3, #2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	3304      	adds	r3, #4
 8001662:	69fa      	ldr	r2, [r7, #28]
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	e00d      	b.n	8001684 <_ZN7RPLidar9waitPointEm+0x1d4>
					else distances[(int)newAngle] = 0;
 8001668:	edd7 7a08 	vldr	s15, [r7, #32]
 800166c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001670:	ee17 3a90 	vmov	r3, s15
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	3302      	adds	r3, #2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4413      	add	r3, r2
 800167c:	3304      	adds	r3, #4
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
				}

            reWriteDist();
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff fe99 	bl	80013bc <_ZN7RPLidar11reWriteDistEv>
            return RESULT_OK; //  
 800168a:	2300      	movs	r3, #0
 800168c:	e002      	b.n	8001694 <_ZN7RPLidar9waitPointEm+0x1e4>
        if (status != HAL_OK) continue; //  ,     
 800168e:	bf00      	nop
    while ((remainingtime = HAL_GetTick() - currentTs) <= timeout) {
 8001690:	e71c      	b.n	80014cc <_ZN7RPLidar9waitPointEm+0x1c>
        }
    }

    //   
    return RESULT_OPERATION_TIMEOUT;
 8001692:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <_ZN7RPLidar9waitPointEm+0x200>)
}
 8001694:	4618      	mov	r0, r3
 8001696:	3738      	adds	r7, #56	; 0x38
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000378 	.word	0x20000378
 80016a0:	42800000 	.word	0x42800000
 80016a4:	43b40000 	.word	0x43b40000
 80016a8:	43480000 	.word	0x43480000
 80016ac:	43c80000 	.word	0x43c80000
 80016b0:	80008002 	.word	0x80008002

080016b4 <_ZN7RPLidar9onReceiveEh>:



void RPLidar::onReceive(uint8_t byte) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	; 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	460b      	mov	r3, r1
 80016be:	70fb      	strb	r3, [r7, #3]
    static uint8_t recvPos = 0;
    rplidar_response_measurement_node_t node;
    uint8_t *nodebuf = (uint8_t *)&node;
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	627b      	str	r3, [r7, #36]	; 0x24

    switch (recvPos) {
 80016c6:	4b70      	ldr	r3, [pc, #448]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d002      	beq.n	80016d4 <_ZN7RPLidar9onReceiveEh+0x20>
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d01d      	beq.n	800170e <_ZN7RPLidar9onReceiveEh+0x5a>
 80016d2:	e031      	b.n	8001738 <_ZN7RPLidar9onReceiveEh+0x84>
        case 0: //      
        {
            uint8_t tmp = (byte >> 1);
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	085b      	lsrs	r3, r3, #1
 80016d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            if ((tmp ^ byte) & 0x1) {
 80016dc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80016e0:	78fb      	ldrb	r3, [r7, #3]
 80016e2:	4053      	eors	r3, r2
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d00b      	beq.n	8001706 <_ZN7RPLidar9onReceiveEh+0x52>
                //  ,  
                nodebuf[recvPos++] = byte;
 80016ee:	4b66      	ldr	r3, [pc, #408]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	1c5a      	adds	r2, r3, #1
 80016f4:	b2d1      	uxtb	r1, r2
 80016f6:	4a64      	ldr	r2, [pc, #400]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 80016f8:	7011      	strb	r1, [r2, #0]
 80016fa:	461a      	mov	r2, r3
 80016fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fe:	4413      	add	r3, r2
 8001700:	78fa      	ldrb	r2, [r7, #3]
 8001702:	701a      	strb	r2, [r3, #0]
                //    ,   
                recvPos = 0;
                return;
            }
        }
        break;
 8001704:	e024      	b.n	8001750 <_ZN7RPLidar9onReceiveEh+0x9c>
                recvPos = 0;
 8001706:	4b60      	ldr	r3, [pc, #384]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
                return;
 800170c:	e0b9      	b.n	8001882 <_ZN7RPLidar9onReceiveEh+0x1ce>

        case 1: // ,      1
        {
            if (byte & RPLIDAR_RESP_MEASUREMENT_CHECKBIT) {
 800170e:	78fb      	ldrb	r3, [r7, #3]
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	2b00      	cmp	r3, #0
 8001716:	d00b      	beq.n	8001730 <_ZN7RPLidar9onReceiveEh+0x7c>
                //  ,  
                nodebuf[recvPos++] = byte;
 8001718:	4b5b      	ldr	r3, [pc, #364]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	1c5a      	adds	r2, r3, #1
 800171e:	b2d1      	uxtb	r1, r2
 8001720:	4a59      	ldr	r2, [pc, #356]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 8001722:	7011      	strb	r1, [r2, #0]
 8001724:	461a      	mov	r2, r3
 8001726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001728:	4413      	add	r3, r2
 800172a:	78fa      	ldrb	r2, [r7, #3]
 800172c:	701a      	strb	r2, [r3, #0]
                //    ,  
                recvPos = 0;
                return;
            }
        }
        break;
 800172e:	e00f      	b.n	8001750 <_ZN7RPLidar9onReceiveEh+0x9c>
                recvPos = 0;
 8001730:	4b55      	ldr	r3, [pc, #340]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]
                return;
 8001736:	e0a4      	b.n	8001882 <_ZN7RPLidar9onReceiveEh+0x1ce>

        default: //   
        {
            nodebuf[recvPos++] = byte;
 8001738:	4b53      	ldr	r3, [pc, #332]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	b2d1      	uxtb	r1, r2
 8001740:	4a51      	ldr	r2, [pc, #324]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 8001742:	7011      	strb	r1, [r2, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001748:	4413      	add	r3, r2
 800174a:	78fa      	ldrb	r2, [r7, #3]
 800174c:	701a      	strb	r2, [r3, #0]
        }
        break;
 800174e:	bf00      	nop
    }

    //     
    if (recvPos == sizeof(rplidar_response_measurement_node_t)) {
 8001750:	4b4d      	ldr	r3, [pc, #308]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b05      	cmp	r3, #5
 8001756:	f040 8094 	bne.w	8001882 <_ZN7RPLidar9onReceiveEh+0x1ce>
        //   
        _currentMeasurement.distance = node.distance_q2 / 4.0f;
 800175a:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 800175e:	b29b      	uxth	r3, r3
 8001760:	ee07 3a90 	vmov	s15, r3
 8001764:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001768:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800176c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	edc3 7a00 	vstr	s15, [r3]
        _currentMeasurement.angle = constrain((node.angle_q6_checkbit >> RPLIDAR_RESP_MEASUREMENT_ANGLE_SHIFT) / 64.0f,0,360);
 8001776:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800177a:	b29b      	uxth	r3, r3
 800177c:	085b      	lsrs	r3, r3, #1
 800177e:	b29b      	uxth	r3, r3
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001788:	eddf 6a40 	vldr	s13, [pc, #256]	; 800188c <_ZN7RPLidar9onReceiveEh+0x1d8>
 800178c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001790:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001794:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001798:	2200      	movs	r2, #0
 800179a:	ee17 1a90 	vmov	r1, s15
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff fded 	bl	800137e <_ZN7RPLidar9constrainElll>
 80017a4:	eef0 7a40 	vmov.f32	s15, s0
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	edc3 7a01 	vstr	s15, [r3, #4]
        _currentMeasurement.quality = (node.sync_quality >> RPLIDAR_RESP_MEASUREMENT_QUALITY_SHIFT);
 80017ae:	7b3b      	ldrb	r3, [r7, #12]
 80017b0:	089b      	lsrs	r3, r3, #2
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	721a      	strb	r2, [r3, #8]
        _currentMeasurement.startBit = (node.sync_quality & RPLIDAR_RESP_MEASUREMENT_SYNCBIT);
 80017b8:	7b3b      	ldrb	r3, [r7, #12]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	bf14      	ite	ne
 80017c2:	2301      	movne	r3, #1
 80017c4:	2300      	moveq	r3, #0
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	725a      	strb	r2, [r3, #9]

        //       ( 0  360 )
        float newAngle = _currentMeasurement.angle;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	61fb      	str	r3, [r7, #28]
        float newDistance = _currentMeasurement.distance;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	61bb      	str	r3, [r7, #24]
        float quality =  _currentMeasurement.quality;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	7a1b      	ldrb	r3, [r3, #8]
 80017dc:	ee07 3a90 	vmov	s15, r3
 80017e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017e4:	edc7 7a05 	vstr	s15, [r7, #20]

			if (newAngle>=0&&newAngle<=360 &&quality>=20){
 80017e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80017ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f4:	db3f      	blt.n	8001876 <_ZN7RPLidar9onReceiveEh+0x1c2>
 80017f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80017fa:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001890 <_ZN7RPLidar9onReceiveEh+0x1dc>
 80017fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	d836      	bhi.n	8001876 <_ZN7RPLidar9onReceiveEh+0x1c2>
 8001808:	edd7 7a05 	vldr	s15, [r7, #20]
 800180c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001810:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001818:	db2d      	blt.n	8001876 <_ZN7RPLidar9onReceiveEh+0x1c2>
				if (newDistance>MIN_RANGE_LID&&newDistance<MAX_RANGE_LID)
 800181a:	edd7 7a06 	vldr	s15, [r7, #24]
 800181e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001894 <_ZN7RPLidar9onReceiveEh+0x1e0>
 8001822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182a:	dd16      	ble.n	800185a <_ZN7RPLidar9onReceiveEh+0x1a6>
 800182c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001830:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001898 <_ZN7RPLidar9onReceiveEh+0x1e4>
 8001834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	d50d      	bpl.n	800185a <_ZN7RPLidar9onReceiveEh+0x1a6>
					distances[(int)newAngle] = newDistance; //   
 800183e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001842:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001846:	ee17 3a90 	vmov	r3, s15
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	3302      	adds	r3, #2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	3304      	adds	r3, #4
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	e00d      	b.n	8001876 <_ZN7RPLidar9onReceiveEh+0x1c2>
				else distances[(int)newAngle] = 0;
 800185a:	edd7 7a07 	vldr	s15, [r7, #28]
 800185e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001862:	ee17 3a90 	vmov	r3, s15
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	3302      	adds	r3, #2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4413      	add	r3, r2
 800186e:	3304      	adds	r3, #4
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
			}

        //   
        reWriteDist();
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff fda0 	bl	80013bc <_ZN7RPLidar11reWriteDistEv>

        //     
        recvPos = 0;
 800187c:	4b02      	ldr	r3, [pc, #8]	; (8001888 <_ZN7RPLidar9onReceiveEh+0x1d4>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]
    }
}
 8001882:	3728      	adds	r7, #40	; 0x28
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200001f9 	.word	0x200001f9
 800188c:	42800000 	.word	0x42800000
 8001890:	43b40000 	.word	0x43b40000
 8001894:	43480000 	.word	0x43480000
 8001898:	43c80000 	.word	0x43c80000

0800189c <_ZSt3absl>:

  using ::abs;

#ifndef __CORRECT_ISO_CPP_STDLIB_H_PROTO
  inline long
  abs(long __i) { return __builtin_labs(__i); }
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	bfb8      	it	lt
 80018aa:	425b      	neglt	r3, r3
 80018ac:	4618      	mov	r0, r3
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	ed87 0a01 	vstr	s0, [r7, #4]
 80018c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80018c6:	eef0 7ae7 	vabs.f32	s15, s15
 80018ca:	eeb0 0a67 	vmov.f32	s0, s15
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <_ZN9ColorSensC1Ev>:
extern I2C_HandleTypeDef hi2c1;

class ColorSens {

public:
	ColorSens(){}
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
	...

080018f0 <_ZN9ColorSens4initEv>:

	void init(){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af04      	add	r7, sp, #16
 80018f6:	6078      	str	r0, [r7, #4]
		uint8_t K = PON;
 80018f8:	2301      	movs	r3, #1
 80018fa:	73fb      	strb	r3, [r7, #15]
	  	HAL_I2C_Mem_Write(&hi2c1, TCS3472_ADDR, (ENABLE_ADDR|COMAND_BIT), 1, &K, 1,1000);
 80018fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001900:	9302      	str	r3, [sp, #8]
 8001902:	2301      	movs	r3, #1
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	f107 030f 	add.w	r3, r7, #15
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2301      	movs	r3, #1
 800190e:	2280      	movs	r2, #128	; 0x80
 8001910:	2152      	movs	r1, #82	; 0x52
 8001912:	4818      	ldr	r0, [pc, #96]	; (8001974 <_ZN9ColorSens4initEv+0x84>)
 8001914:	f005 fa2e 	bl	8006d74 <HAL_I2C_Mem_Write>
	  	HAL_Delay(100);
 8001918:	2064      	movs	r0, #100	; 0x64
 800191a:	f004 f915 	bl	8005b48 <HAL_Delay>
	    K = (PON|AEN);
 800191e:	2303      	movs	r3, #3
 8001920:	73fb      	strb	r3, [r7, #15]
	    HAL_I2C_Mem_Write(&hi2c1, TCS3472_ADDR, (ENABLE_ADDR|COMAND_BIT), 1, &K, 1,1000);
 8001922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001926:	9302      	str	r3, [sp, #8]
 8001928:	2301      	movs	r3, #1
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	f107 030f 	add.w	r3, r7, #15
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2301      	movs	r3, #1
 8001934:	2280      	movs	r2, #128	; 0x80
 8001936:	2152      	movs	r1, #82	; 0x52
 8001938:	480e      	ldr	r0, [pc, #56]	; (8001974 <_ZN9ColorSens4initEv+0x84>)
 800193a:	f005 fa1b 	bl	8006d74 <HAL_I2C_Mem_Write>
	    HAL_Delay(100);
 800193e:	2064      	movs	r0, #100	; 0x64
 8001940:	f004 f902 	bl	8005b48 <HAL_Delay>
	    K = A_TIM_VALUE154;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]
	    HAL_I2C_Mem_Write(&hi2c1, TCS3472_ADDR, (A_TIM_ADDR|COMAND_BIT), 1, &K, 1,1000);
 8001948:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800194c:	9302      	str	r3, [sp, #8]
 800194e:	2301      	movs	r3, #1
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	f107 030f 	add.w	r3, r7, #15
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	2301      	movs	r3, #1
 800195a:	2281      	movs	r2, #129	; 0x81
 800195c:	2152      	movs	r1, #82	; 0x52
 800195e:	4805      	ldr	r0, [pc, #20]	; (8001974 <_ZN9ColorSens4initEv+0x84>)
 8001960:	f005 fa08 	bl	8006d74 <HAL_I2C_Mem_Write>
	    HAL_Delay(100);
 8001964:	2064      	movs	r0, #100	; 0x64
 8001966:	f004 f8ef 	bl	8005b48 <HAL_Delay>
	}
 800196a:	bf00      	nop
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000204 	.word	0x20000204

08001978 <_ZN9ColorSens11getColorRedEv>:

	uint16_t getColorRed(){
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af02      	add	r7, sp, #8
 800197e:	6078      	str	r0, [r7, #4]
	      HAL_I2C_Mem_Read_IT(&hi2c1, TCS3472_ADDR, RED_COLOR_ADDR|COMAND_BIT_INC , 1, RxBufferRed, 2);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2202      	movs	r2, #2
 8001984:	9201      	str	r2, [sp, #4]
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	2301      	movs	r3, #1
 800198a:	22b6      	movs	r2, #182	; 0xb6
 800198c:	2152      	movs	r1, #82	; 0x52
 800198e:	4808      	ldr	r0, [pc, #32]	; (80019b0 <_ZN9ColorSens11getColorRedEv+0x38>)
 8001990:	f005 faea 	bl	8006f68 <HAL_I2C_Mem_Read_IT>
	      return (((uint16_t)(RxBufferRed[1]<<8))|(uint16_t)RxBufferRed[0]);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	785b      	ldrb	r3, [r3, #1]
 8001998:	b29b      	uxth	r3, r3
 800199a:	021b      	lsls	r3, r3, #8
 800199c:	b29a      	uxth	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	4313      	orrs	r3, r2
 80019a6:	b29b      	uxth	r3, r3
	}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000204 	.word	0x20000204

080019b4 <_ZN9ColorSens13getColorWhiteEv>:
	}
	uint16_t getColorBlue(){
	      HAL_I2C_Mem_Read_IT(&hi2c1, TCS3472_ADDR, BLUE_COLOR_ADDR|COMAND_BIT_INC , 1, RxBufferBlue, 2);
	      return (((uint16_t)(RxBufferBlue[1]<<8))|(uint16_t)RxBufferBlue[0]);
	}
	uint16_t getColorWhite(){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	6078      	str	r0, [r7, #4]
	      HAL_I2C_Mem_Read_IT(&hi2c1, TCS3472_ADDR, WHITE_COLOR_ADDR|COMAND_BIT_INC , 1, RxBufferWhite, 2);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3306      	adds	r3, #6
 80019c0:	2202      	movs	r2, #2
 80019c2:	9201      	str	r2, [sp, #4]
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	2301      	movs	r3, #1
 80019c8:	22b4      	movs	r2, #180	; 0xb4
 80019ca:	2152      	movs	r1, #82	; 0x52
 80019cc:	4808      	ldr	r0, [pc, #32]	; (80019f0 <_ZN9ColorSens13getColorWhiteEv+0x3c>)
 80019ce:	f005 facb 	bl	8006f68 <HAL_I2C_Mem_Read_IT>
	      return (((uint16_t)(RxBufferWhite[1]<<8))|(uint16_t)RxBufferWhite[0]);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	79db      	ldrb	r3, [r3, #7]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	b29a      	uxth	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	799b      	ldrb	r3, [r3, #6]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	4313      	orrs	r3, r2
 80019e4:	b29b      	uxth	r3, r3
	}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000204 	.word	0x20000204

080019f4 <_ZN12LineDetectorC1Ev>:

#include "TCS3472.h"

class LineDetector {
public:
	LineDetector()	{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2205      	movs	r2, #5
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	711a      	strb	r2, [r3, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	3305      	adds	r3, #5
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ff63 	bl	80018d8 <_ZN9ColorSensC1Ev>
 8001a12:	f004 f88d 	bl	8005b30 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	611a      	str	r2, [r3, #16]
	};
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <_ZN12LineDetector4initEv>:
	void init(){
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
		sens.init();
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3305      	adds	r3, #5
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff5c 	bl	80018f0 <_ZN9ColorSens4initEv>
	}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_ZN12LineDetector7handlerEv>:
	void handler() {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
		if (HAL_GetTick() - lastMs > delayMs) {
 8001a48:	f004 f872 	bl	8005b30 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	1ad2      	subs	r2, r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	bf8c      	ite	hi
 8001a5c:	2301      	movhi	r3, #1
 8001a5e:	2300      	movls	r3, #0
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d021      	beq.n	8001aaa <_ZN12LineDetector7handlerEv+0x6a>
				if ((sens.getColorWhite() < whiteTh) && (sens.getColorRed() < redTh) ) {
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3305      	adds	r3, #5
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff ffa2 	bl	80019b4 <_ZN9ColorSens13getColorWhiteEv>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8001a76:	d209      	bcs.n	8001a8c <_ZN12LineDetector7handlerEv+0x4c>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3305      	adds	r3, #5
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff ff7b 	bl	8001978 <_ZN9ColorSens11getColorRedEv>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2bc7      	cmp	r3, #199	; 0xc7
 8001a86:	d801      	bhi.n	8001a8c <_ZN12LineDetector7handlerEv+0x4c>
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e000      	b.n	8001a8e <_ZN12LineDetector7handlerEv+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <_ZN12LineDetector7handlerEv+0x5a>
					lineIsCrosed = true;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2201      	movs	r2, #1
 8001a96:	711a      	strb	r2, [r3, #4]
 8001a98:	e002      	b.n	8001aa0 <_ZN12LineDetector7handlerEv+0x60>
				}
				else {
					lineIsCrosed = false;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	711a      	strb	r2, [r3, #4]
				}
				lastMs = HAL_GetTick();
 8001aa0:	f004 f846 	bl	8005b30 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	611a      	str	r2, [r3, #16]
			}
		}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	6039      	str	r1, [r7, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ad8:	d205      	bcs.n	8001ae6 <_ZSt16__deque_buf_sizej+0x1c>
 8001ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae4:	e000      	b.n	8001ae8 <_ZSt16__deque_buf_sizej+0x1e>
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	4618      	mov	r0, r3
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <_ZN7EncoderC1EP17TIM_HandleTypeDef>:
#include  <cmath>

class Encoder
{
public:
	Encoder(TIM_HandleTypeDef* _encTim)
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
		:encTim(_encTim)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	609a      	str	r2, [r3, #8]
	{
		//HAL_TIM_Encoder_Start(_encTim, TIM_CHANNEL_1);
	};
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <_ZN7Encoder7handlerEv>:

	void handler() {
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
		encoderValue = (int16_t)__HAL_TIM_GET_COUNTER(encTim);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b22:	b21a      	sxth	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(encTim, 0);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	625a      	str	r2, [r3, #36]	; 0x24
	}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <_ZN7Encoder15getEncoderValueEv>:

	int16_t getEncoderValue(){
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
		return encoderValue;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f9b3 3000 	ldrsh.w	r3, [r3]
	}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f001 feae 	bl	80038c2 <_ZNSaIfED1Ev>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_ZN7BFilterC1ESt6vectorIfSaIfEE>:
        //    
        //coefs = {0.0f, 0.0f, 0.0f, 0.0f, 0.0f};
        initializeStates();
    }
    //    
    BFilter(const std::vector<float> _coefs)
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
    	:coefs(_coefs)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6839      	ldr	r1, [r7, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f001 fedf 	bl	8003942 <_ZNSt6vectorIfSaIfEEC1ERKS1_>
        } else {
            //    ,  
            coefs = {0.0f, 0.0f, 0.0f, 0.0f, 0.0f};
        }
        */
        initializeStates();
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f86f 	bl	8001c68 <_ZN7BFilter16initializeStatesEv>
    }
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <_ZN7BFilter4calcEf>:
    //     
    float calc(float inData) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	ed2d 8b02 	vpush	{d8}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	ed87 0a00 	vstr	s0, [r7]
        //      
        float y = coefs[2] * inData + coefs[3] * x1 + coefs[4] * x2 - coefs[0] * y1 - coefs[1] * y2;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2102      	movs	r1, #2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f001 ff07 	bl	80039bc <_ZNSt6vectorIfSaIfEEixEj>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	ed93 7a00 	vldr	s14, [r3]
 8001bb4:	edd7 7a00 	vldr	s15, [r7]
 8001bb8:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2103      	movs	r1, #3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f001 fefb 	bl	80039bc <_ZNSt6vectorIfSaIfEEixEj>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	ed93 7a00 	vldr	s14, [r3]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	edd3 7a03 	vldr	s15, [r3, #12]
 8001bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bd6:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2104      	movs	r1, #4
 8001bde:	4618      	mov	r0, r3
 8001be0:	f001 feec 	bl	80039bc <_ZNSt6vectorIfSaIfEEixEj>
 8001be4:	4603      	mov	r3, r0
 8001be6:	ed93 7a00 	vldr	s14, [r3]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	edd3 7a04 	vldr	s15, [r3, #16]
 8001bf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf4:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f001 fedd 	bl	80039bc <_ZNSt6vectorIfSaIfEEixEj>
 8001c02:	4603      	mov	r3, r0
 8001c04:	ed93 7a00 	vldr	s14, [r3]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c12:	ee38 8a67 	vsub.f32	s16, s16, s15
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2101      	movs	r1, #1
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f001 fece 	bl	80039bc <_ZNSt6vectorIfSaIfEEixEj>
 8001c20:	4603      	mov	r3, r0
 8001c22:	ed93 7a00 	vldr	s14, [r3]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c30:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001c34:	edc7 7a03 	vstr	s15, [r7, #12]

        //   
        x2 = x1;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	611a      	str	r2, [r3, #16]
        x1 = inData;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	60da      	str	r2, [r3, #12]
        y2 = y1;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	695a      	ldr	r2, [r3, #20]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	619a      	str	r2, [r3, #24]
        y1 = y;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	615a      	str	r2, [r3, #20]

        return y;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	ee07 3a90 	vmov	s15, r3
    }
 8001c5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	ecbd 8b02 	vpop	{d8}
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <_ZN7BFilter16initializeStatesEv>:
    //     
    void initializeStates() {
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
        x1 = 0.0f;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	60da      	str	r2, [r3, #12]
        x2 = 0.0f;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	611a      	str	r2, [r3, #16]
        y1 = 0.0f;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f04f 0200 	mov.w	r2, #0
 8001c86:	615a      	str	r2, [r3, #20]
        y2 = 0.0f;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f04f 0200 	mov.w	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
    }
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	ed87 0b00 	vstr	d0, [r7]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f7fe fc43 	bl	8000534 <__aeabi_i2d>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	ed97 1b00 	vldr	d1, [r7]
 8001cb6:	ec43 2b10 	vmov	d0, r2, r3
 8001cba:	f009 ffbd 	bl	800bc38 <pow>
 8001cbe:	eeb0 7a40 	vmov.f32	s14, s0
 8001cc2:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001cc6:	eeb0 0a47 	vmov.f32	s0, s14
 8001cca:	eef0 0a67 	vmov.f32	s1, s15
 8001cce:	3710      	adds	r7, #16
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	0000      	movs	r0, r0
	...

08001cd8 <_ZN7BFilter15CalcSecondOrderEff>:
		float a1 = (omegaC - 2 / T) / a0;
		float b0 = omegaC / a0;
		std::vector<float> buf = {a1, 0, b0, b0, 0};
		return buf;
	};
	static std::vector<float> CalcSecondOrder(float freq, float sampleRate) {
 8001cd8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001cdc:	b094      	sub	sp, #80	; 0x50
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ce6:	edc7 0a01 	vstr	s1, [r7, #4]
		float T = 1 / sampleRate;
 8001cea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001cee:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf6:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		float omegaC = 2 * M_PI * freq;
 8001cfa:	68b8      	ldr	r0, [r7, #8]
 8001cfc:	f7fe fc2c 	bl	8000558 <__aeabi_f2d>
 8001d00:	a3ad      	add	r3, pc, #692	; (adr r3, 8001fb8 <_ZN7BFilter15CalcSecondOrderEff+0x2e0>)
 8001d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d06:	f7fe fc7f 	bl	8000608 <__aeabi_dmul>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4610      	mov	r0, r2
 8001d10:	4619      	mov	r1, r3
 8001d12:	f7fe ff51 	bl	8000bb8 <__aeabi_d2f>
 8001d16:	4603      	mov	r3, r0
 8001d18:	64bb      	str	r3, [r7, #72]	; 0x48
		float a0 = pow(omegaC, 2) + 2 * pow(2, 0.5) * omegaC / T + 4 / pow(T, 2);
 8001d1a:	2002      	movs	r0, #2
 8001d1c:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001d20:	f001 fe7d 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001d24:	ec59 8b10 	vmov	r8, r9, d0
 8001d28:	ed9f 0b9f 	vldr	d0, [pc, #636]	; 8001fa8 <_ZN7BFilter15CalcSecondOrderEff+0x2d0>
 8001d2c:	2002      	movs	r0, #2
 8001d2e:	f7ff ffb5 	bl	8001c9c <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001d32:	ec51 0b10 	vmov	r0, r1, d0
 8001d36:	4602      	mov	r2, r0
 8001d38:	460b      	mov	r3, r1
 8001d3a:	f7fe faaf 	bl	800029c <__adddf3>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4614      	mov	r4, r2
 8001d44:	461d      	mov	r5, r3
 8001d46:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001d48:	f7fe fc06 	bl	8000558 <__aeabi_f2d>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4620      	mov	r0, r4
 8001d52:	4629      	mov	r1, r5
 8001d54:	f7fe fc58 	bl	8000608 <__aeabi_dmul>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4614      	mov	r4, r2
 8001d5e:	461d      	mov	r5, r3
 8001d60:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001d62:	f7fe fbf9 	bl	8000558 <__aeabi_f2d>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4620      	mov	r0, r4
 8001d6c:	4629      	mov	r1, r5
 8001d6e:	f7fe fd75 	bl	800085c <__aeabi_ddiv>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4640      	mov	r0, r8
 8001d78:	4649      	mov	r1, r9
 8001d7a:	f7fe fa8f 	bl	800029c <__adddf3>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4614      	mov	r4, r2
 8001d84:	461d      	mov	r5, r3
 8001d86:	2002      	movs	r0, #2
 8001d88:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001d8c:	f001 fe47 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001d90:	ec53 2b10 	vmov	r2, r3, d0
 8001d94:	f04f 0000 	mov.w	r0, #0
 8001d98:	4985      	ldr	r1, [pc, #532]	; (8001fb0 <_ZN7BFilter15CalcSecondOrderEff+0x2d8>)
 8001d9a:	f7fe fd5f 	bl	800085c <__aeabi_ddiv>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	460b      	mov	r3, r1
 8001da2:	4620      	mov	r0, r4
 8001da4:	4629      	mov	r1, r5
 8001da6:	f7fe fa79 	bl	800029c <__adddf3>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe ff01 	bl	8000bb8 <__aeabi_d2f>
 8001db6:	4603      	mov	r3, r0
 8001db8:	647b      	str	r3, [r7, #68]	; 0x44
		float a1 = (2 * pow(omegaC, 2) - 8 / pow(T, 2)) / a0;
 8001dba:	2002      	movs	r0, #2
 8001dbc:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001dc0:	f001 fe2d 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001dc4:	ec51 0b10 	vmov	r0, r1, d0
 8001dc8:	4602      	mov	r2, r0
 8001dca:	460b      	mov	r3, r1
 8001dcc:	f7fe fa66 	bl	800029c <__adddf3>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4614      	mov	r4, r2
 8001dd6:	461d      	mov	r5, r3
 8001dd8:	2002      	movs	r0, #2
 8001dda:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001dde:	f001 fe1e 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001de2:	ec53 2b10 	vmov	r2, r3, d0
 8001de6:	f04f 0000 	mov.w	r0, #0
 8001dea:	4972      	ldr	r1, [pc, #456]	; (8001fb4 <_ZN7BFilter15CalcSecondOrderEff+0x2dc>)
 8001dec:	f7fe fd36 	bl	800085c <__aeabi_ddiv>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4620      	mov	r0, r4
 8001df6:	4629      	mov	r1, r5
 8001df8:	f7fe fa4e 	bl	8000298 <__aeabi_dsub>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	4614      	mov	r4, r2
 8001e02:	461d      	mov	r5, r3
 8001e04:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001e06:	f7fe fba7 	bl	8000558 <__aeabi_f2d>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	4620      	mov	r0, r4
 8001e10:	4629      	mov	r1, r5
 8001e12:	f7fe fd23 	bl	800085c <__aeabi_ddiv>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f7fe fecb 	bl	8000bb8 <__aeabi_d2f>
 8001e22:	4603      	mov	r3, r0
 8001e24:	643b      	str	r3, [r7, #64]	; 0x40
		float a2 = (pow(omegaC, 2) - 2 * pow(2, 0.5) * omegaC / T + 4 / pow(T, 2)) / a0;
 8001e26:	2002      	movs	r0, #2
 8001e28:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001e2c:	f001 fdf7 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001e30:	ec59 8b10 	vmov	r8, r9, d0
 8001e34:	ed9f 0b5c 	vldr	d0, [pc, #368]	; 8001fa8 <_ZN7BFilter15CalcSecondOrderEff+0x2d0>
 8001e38:	2002      	movs	r0, #2
 8001e3a:	f7ff ff2f 	bl	8001c9c <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001e3e:	ec51 0b10 	vmov	r0, r1, d0
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	f7fe fa29 	bl	800029c <__adddf3>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4614      	mov	r4, r2
 8001e50:	461d      	mov	r5, r3
 8001e52:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e54:	f7fe fb80 	bl	8000558 <__aeabi_f2d>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4620      	mov	r0, r4
 8001e5e:	4629      	mov	r1, r5
 8001e60:	f7fe fbd2 	bl	8000608 <__aeabi_dmul>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4614      	mov	r4, r2
 8001e6a:	461d      	mov	r5, r3
 8001e6c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001e6e:	f7fe fb73 	bl	8000558 <__aeabi_f2d>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4620      	mov	r0, r4
 8001e78:	4629      	mov	r1, r5
 8001e7a:	f7fe fcef 	bl	800085c <__aeabi_ddiv>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4640      	mov	r0, r8
 8001e84:	4649      	mov	r1, r9
 8001e86:	f7fe fa07 	bl	8000298 <__aeabi_dsub>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4614      	mov	r4, r2
 8001e90:	461d      	mov	r5, r3
 8001e92:	2002      	movs	r0, #2
 8001e94:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001e98:	f001 fdc1 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001e9c:	ec53 2b10 	vmov	r2, r3, d0
 8001ea0:	f04f 0000 	mov.w	r0, #0
 8001ea4:	4942      	ldr	r1, [pc, #264]	; (8001fb0 <_ZN7BFilter15CalcSecondOrderEff+0x2d8>)
 8001ea6:	f7fe fcd9 	bl	800085c <__aeabi_ddiv>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	4620      	mov	r0, r4
 8001eb0:	4629      	mov	r1, r5
 8001eb2:	f7fe f9f3 	bl	800029c <__adddf3>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	4614      	mov	r4, r2
 8001ebc:	461d      	mov	r5, r3
 8001ebe:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001ec0:	f7fe fb4a 	bl	8000558 <__aeabi_f2d>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4620      	mov	r0, r4
 8001eca:	4629      	mov	r1, r5
 8001ecc:	f7fe fcc6 	bl	800085c <__aeabi_ddiv>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f7fe fe6e 	bl	8000bb8 <__aeabi_d2f>
 8001edc:	4603      	mov	r3, r0
 8001ede:	63fb      	str	r3, [r7, #60]	; 0x3c
		float b0 = pow(omegaC, 2) / a0;
 8001ee0:	2002      	movs	r0, #2
 8001ee2:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001ee6:	f001 fd9a 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001eea:	ec55 4b10 	vmov	r4, r5, d0
 8001eee:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001ef0:	f7fe fb32 	bl	8000558 <__aeabi_f2d>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4620      	mov	r0, r4
 8001efa:	4629      	mov	r1, r5
 8001efc:	f7fe fcae 	bl	800085c <__aeabi_ddiv>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	f7fe fe56 	bl	8000bb8 <__aeabi_d2f>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	63bb      	str	r3, [r7, #56]	; 0x38
		float b1 = 2 * pow(omegaC, 2) / a0;
 8001f10:	2002      	movs	r0, #2
 8001f12:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001f16:	f001 fd82 	bl	8003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001f1a:	ec51 0b10 	vmov	r0, r1, d0
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	f7fe f9bb 	bl	800029c <__adddf3>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4614      	mov	r4, r2
 8001f2c:	461d      	mov	r5, r3
 8001f2e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001f30:	f7fe fb12 	bl	8000558 <__aeabi_f2d>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	4620      	mov	r0, r4
 8001f3a:	4629      	mov	r1, r5
 8001f3c:	f7fe fc8e 	bl	800085c <__aeabi_ddiv>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4610      	mov	r0, r2
 8001f46:	4619      	mov	r1, r3
 8001f48:	f7fe fe36 	bl	8000bb8 <__aeabi_d2f>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	637b      	str	r3, [r7, #52]	; 0x34
		float b2 = b0;
 8001f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f52:	633b      	str	r3, [r7, #48]	; 0x30
		//float buf[5] = {a1, a2, b0, b1, b2};
		std::vector<float> buf = {a1, a2, b0, b1, b2};
 8001f54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f56:	61bb      	str	r3, [r7, #24]
 8001f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f5a:	61fb      	str	r3, [r7, #28]
 8001f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f5e:	623b      	str	r3, [r7, #32]
 8001f60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
 8001f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f66:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f68:	f107 0318 	add.w	r3, r7, #24
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	2305      	movs	r3, #5
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f76:	4618      	mov	r0, r3
 8001f78:	f001 fc97 	bl	80038aa <_ZNSaIfEC1Ev>
 8001f7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f80:	f107 0210 	add.w	r2, r7, #16
 8001f84:	ca06      	ldmia	r2, {r1, r2}
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f001 fd28 	bl	80039dc <_ZNSt6vectorIfSaIfEEC1ESt16initializer_listIfERKS0_>
 8001f8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f90:	4618      	mov	r0, r3
 8001f92:	f001 fc96 	bl	80038c2 <_ZNSaIfED1Ev>

		return buf;
 8001f96:	bf00      	nop
	};
 8001f98:	68f8      	ldr	r0, [r7, #12]
 8001f9a:	3750      	adds	r7, #80	; 0x50
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fa2:	bf00      	nop
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	00000000 	.word	0x00000000
 8001fac:	3fe00000 	.word	0x3fe00000
 8001fb0:	40100000 	.word	0x40100000
 8001fb4:	40200000 	.word	0x40200000
 8001fb8:	54442d18 	.word	0x54442d18
 8001fbc:	401921fb 	.word	0x401921fb

08001fc0 <_ZN3PIDC1Efff>:


class PID {
public:
    PID(float kp, float ki, float kd)
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001fcc:	edc7 0a01 	vstr	s1, [r7, #4]
 8001fd0:	ed87 1a00 	vstr	s2, [r7]
        : kp(kp), ki(ki), kd(kd), prevError(0), integral(0) {
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	601a      	str	r2, [r3, #0]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	683a      	ldr	r2, [r7, #0]
 8001fe4:	609a      	str	r2, [r3, #8]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f04f 0200 	mov.w	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	611a      	str	r2, [r3, #16]
    }
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <_ZN3PID9calculateEff>:

    //     
    float calculate(float target, float current) {
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002010:	edc7 0a01 	vstr	s1, [r7, #4]
    	float error = target - current;
 8002014:	ed97 7a02 	vldr	s14, [r7, #8]
 8002018:	edd7 7a01 	vldr	s15, [r7, #4]
 800201c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002020:	edc7 7a05 	vstr	s15, [r7, #20]
        integral += error; //   
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	ed93 7a04 	vldr	s14, [r3, #16]
 800202a:	edd7 7a05 	vldr	s15, [r7, #20]
 800202e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	edc3 7a04 	vstr	s15, [r3, #16]
        float derivative = error - prevError; //  
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	edd3 7a03 	vldr	s15, [r3, #12]
 800203e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002042:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002046:	edc7 7a04 	vstr	s15, [r7, #16]
        prevError = error;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	60da      	str	r2, [r3, #12]

        return kp * error + ki * integral + kd * derivative;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	ed93 7a00 	vldr	s14, [r3]
 8002056:	edd7 7a05 	vldr	s15, [r7, #20]
 800205a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	edd3 6a01 	vldr	s13, [r3, #4]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	edd3 7a04 	vldr	s15, [r3, #16]
 800206a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800206e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	edd3 6a02 	vldr	s13, [r3, #8]
 8002078:	edd7 7a04 	vldr	s15, [r7, #16]
 800207c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002080:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 8002084:	eeb0 0a67 	vmov.f32	s0, s15
 8002088:	371c      	adds	r7, #28
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	0000      	movs	r0, r0
 8002094:	0000      	movs	r0, r0
	...

08002098 <_ZN3PID18updateCoefficientsEd>:
    	prevError = 0;
    	integral = 0;
    }

    //      
    void updateCoefficients(double targetSpeed) {
 8002098:	b580      	push	{r7, lr}
 800209a:	b092      	sub	sp, #72	; 0x48
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	ed87 0b00 	vstr	d0, [r7]
        //     ( 50 /)
        double kp_low = 20;
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	4b6f      	ldr	r3, [pc, #444]	; (8002268 <_ZN3PID18updateCoefficientsEd+0x1d0>)
 80020aa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
        double ki_low = 0.05;
 80020ae:	a368      	add	r3, pc, #416	; (adr r3, 8002250 <_ZN3PID18updateCoefficientsEd+0x1b8>)
 80020b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
        double kd_low = 7;
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	4b6b      	ldr	r3, [pc, #428]	; (800226c <_ZN3PID18updateCoefficientsEd+0x1d4>)
 80020be:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        //     ( 150 /)
        double kp_high = 16;
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	4b6a      	ldr	r3, [pc, #424]	; (8002270 <_ZN3PID18updateCoefficientsEd+0x1d8>)
 80020c8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        double ki_high = 0.1;
 80020cc:	a362      	add	r3, pc, #392	; (adr r3, 8002258 <_ZN3PID18updateCoefficientsEd+0x1c0>)
 80020ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d2:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double kd_high = 6;
 80020d6:	f04f 0200 	mov.w	r2, #0
 80020da:	4b66      	ldr	r3, [pc, #408]	; (8002274 <_ZN3PID18updateCoefficientsEd+0x1dc>)
 80020dc:	e9c7 2306 	strd	r2, r3, [r7, #24]

        //   
        if (targetSpeed <= 50) {
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	4b64      	ldr	r3, [pc, #400]	; (8002278 <_ZN3PID18updateCoefficientsEd+0x1e0>)
 80020e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80020ea:	f7fe fd09 	bl	8000b00 <__aeabi_dcmple>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d015      	beq.n	8002120 <_ZN3PID18updateCoefficientsEd+0x88>
            //   <= 50,     
            kp = kp_low;
 80020f4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80020f8:	f7fe fd5e 	bl	8000bb8 <__aeabi_d2f>
 80020fc:	4602      	mov	r2, r0
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	601a      	str	r2, [r3, #0]
            ki = ki_low;
 8002102:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002106:	f7fe fd57 	bl	8000bb8 <__aeabi_d2f>
 800210a:	4602      	mov	r2, r0
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	605a      	str	r2, [r3, #4]
            kd = kd_low;
 8002110:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002114:	f7fe fd50 	bl	8000bb8 <__aeabi_d2f>
 8002118:	4602      	mov	r2, r0
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	609a      	str	r2, [r3, #8]
            double t = (targetSpeed - 50) / (150 - 50); //     [0, 1]
            kp = kp_low + t * (kp_high - kp_low);
            ki = ki_low + t * (ki_high - ki_low);
            kd = kd_low + t * (kd_high - kd_low);
        }
    }
 800211e:	e090      	b.n	8002242 <_ZN3PID18updateCoefficientsEd+0x1aa>
        } else if (targetSpeed >= 150) {
 8002120:	a34f      	add	r3, pc, #316	; (adr r3, 8002260 <_ZN3PID18updateCoefficientsEd+0x1c8>)
 8002122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002126:	e9d7 0100 	ldrd	r0, r1, [r7]
 800212a:	f7fe fcf3 	bl	8000b14 <__aeabi_dcmpge>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d015      	beq.n	8002160 <_ZN3PID18updateCoefficientsEd+0xc8>
            kp = kp_high;
 8002134:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002138:	f7fe fd3e 	bl	8000bb8 <__aeabi_d2f>
 800213c:	4602      	mov	r2, r0
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	601a      	str	r2, [r3, #0]
            ki = ki_high;
 8002142:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002146:	f7fe fd37 	bl	8000bb8 <__aeabi_d2f>
 800214a:	4602      	mov	r2, r0
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	605a      	str	r2, [r3, #4]
            kd = kd_high;
 8002150:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002154:	f7fe fd30 	bl	8000bb8 <__aeabi_d2f>
 8002158:	4602      	mov	r2, r0
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	609a      	str	r2, [r3, #8]
    }
 800215e:	e070      	b.n	8002242 <_ZN3PID18updateCoefficientsEd+0x1aa>
            double t = (targetSpeed - 50) / (150 - 50); //     [0, 1]
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	4b44      	ldr	r3, [pc, #272]	; (8002278 <_ZN3PID18updateCoefficientsEd+0x1e0>)
 8002166:	e9d7 0100 	ldrd	r0, r1, [r7]
 800216a:	f7fe f895 	bl	8000298 <__aeabi_dsub>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4610      	mov	r0, r2
 8002174:	4619      	mov	r1, r3
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	4b40      	ldr	r3, [pc, #256]	; (800227c <_ZN3PID18updateCoefficientsEd+0x1e4>)
 800217c:	f7fe fb6e 	bl	800085c <__aeabi_ddiv>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	e9c7 2304 	strd	r2, r3, [r7, #16]
            kp = kp_low + t * (kp_high - kp_low);
 8002188:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800218c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002190:	f7fe f882 	bl	8000298 <__aeabi_dsub>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4610      	mov	r0, r2
 800219a:	4619      	mov	r1, r3
 800219c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80021a0:	f7fe fa32 	bl	8000608 <__aeabi_dmul>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4610      	mov	r0, r2
 80021aa:	4619      	mov	r1, r3
 80021ac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021b0:	f7fe f874 	bl	800029c <__adddf3>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	f7fe fcfc 	bl	8000bb8 <__aeabi_d2f>
 80021c0:	4602      	mov	r2, r0
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	601a      	str	r2, [r3, #0]
            ki = ki_low + t * (ki_high - ki_low);
 80021c6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80021ce:	f7fe f863 	bl	8000298 <__aeabi_dsub>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4610      	mov	r0, r2
 80021d8:	4619      	mov	r1, r3
 80021da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80021de:	f7fe fa13 	bl	8000608 <__aeabi_dmul>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021ee:	f7fe f855 	bl	800029c <__adddf3>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4610      	mov	r0, r2
 80021f8:	4619      	mov	r1, r3
 80021fa:	f7fe fcdd 	bl	8000bb8 <__aeabi_d2f>
 80021fe:	4602      	mov	r2, r0
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	605a      	str	r2, [r3, #4]
            kd = kd_low + t * (kd_high - kd_low);
 8002204:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002208:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800220c:	f7fe f844 	bl	8000298 <__aeabi_dsub>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4610      	mov	r0, r2
 8002216:	4619      	mov	r1, r3
 8002218:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800221c:	f7fe f9f4 	bl	8000608 <__aeabi_dmul>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4610      	mov	r0, r2
 8002226:	4619      	mov	r1, r3
 8002228:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800222c:	f7fe f836 	bl	800029c <__adddf3>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4610      	mov	r0, r2
 8002236:	4619      	mov	r1, r3
 8002238:	f7fe fcbe 	bl	8000bb8 <__aeabi_d2f>
 800223c:	4602      	mov	r2, r0
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	609a      	str	r2, [r3, #8]
    }
 8002242:	bf00      	nop
 8002244:	3748      	adds	r7, #72	; 0x48
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	f3af 8000 	nop.w
 8002250:	9999999a 	.word	0x9999999a
 8002254:	3fa99999 	.word	0x3fa99999
 8002258:	9999999a 	.word	0x9999999a
 800225c:	3fb99999 	.word	0x3fb99999
 8002260:	00000000 	.word	0x00000000
 8002264:	4062c000 	.word	0x4062c000
 8002268:	40340000 	.word	0x40340000
 800226c:	401c0000 	.word	0x401c0000
 8002270:	40300000 	.word	0x40300000
 8002274:	40180000 	.word	0x40180000
 8002278:	40490000 	.word	0x40490000
 800227c:	40590000 	.word	0x40590000

08002280 <_Z9constrainlll>:
#include  <cmath>

#ifndef INC_MOTOR_H_
#define INC_MOTOR_H_

	int32_t constrain(int32_t value,int32_t num1,int32_t num2){
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
		if (value>num2) value = num2;
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	429a      	cmp	r2, r3
 8002292:	dd01      	ble.n	8002298 <_Z9constrainlll+0x18>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	60fb      	str	r3, [r7, #12]
		if (value<num1) value = num1;
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	429a      	cmp	r2, r3
 800229e:	da01      	bge.n	80022a4 <_Z9constrainlll+0x24>
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	60fb      	str	r3, [r7, #12]
		return value;
 80022a4:	68fb      	ldr	r3, [r7, #12]
	}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <_Z10constrainffff>:

	float constrainf(float value,float num1,float num2){
 80022b2:	b480      	push	{r7}
 80022b4:	b085      	sub	sp, #20
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	ed87 0a03 	vstr	s0, [r7, #12]
 80022bc:	edc7 0a02 	vstr	s1, [r7, #8]
 80022c0:	ed87 1a01 	vstr	s2, [r7, #4]
		if (value>num2) value = num2;
 80022c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80022c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80022cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d4:	dd01      	ble.n	80022da <_Z10constrainffff+0x28>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	60fb      	str	r3, [r7, #12]
		if (value<num1) value = num1;
 80022da:	ed97 7a03 	vldr	s14, [r7, #12]
 80022de:	edd7 7a02 	vldr	s15, [r7, #8]
 80022e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ea:	d501      	bpl.n	80022f0 <_Z10constrainffff+0x3e>
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	60fb      	str	r3, [r7, #12]
		return value;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	ee07 3a90 	vmov	s15, r3
	}
 80022f6:	eeb0 0a67 	vmov.f32	s0, s15
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <_ZN7BFilterD1Ev>:
class BFilter {
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4618      	mov	r0, r3
 8002310:	f001 fae3 	bl	80038da <_ZNSt6vectorIfSaIfEED1Ev>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_h>:

class Motor{

public:

	Motor(TIM_HandleTypeDef* _encTim,TIM_HandleTypeDef* _ctrlTim, uint8_t _ctrlTimCh):
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b089      	sub	sp, #36	; 0x24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	70fb      	strb	r3, [r7, #3]
		ctrlTim(_ctrlTim),ctrlTimCh(_ctrlTimCh),enc(_encTim),pid(20,0.05,7)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	68b9      	ldr	r1, [r7, #8]
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff fbde 	bl	8001af4 <_ZN7EncoderC1EP17TIM_HandleTypeDef>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	330c      	adds	r3, #12
 800233c:	eeb1 1a0c 	vmov.f32	s2, #28	; 0x40e00000  7.0
 8002340:	eddf 0a1e 	vldr	s1, [pc, #120]	; 80023bc <_ZN5MotorC1EP17TIM_HandleTypeDefS1_h+0x9c>
 8002344:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff fe39 	bl	8001fc0 <_ZN3PIDC1Efff>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f103 0420 	add.w	r4, r3, #32
 8002354:	f107 0314 	add.w	r3, r7, #20
 8002358:	eddf 0a19 	vldr	s1, [pc, #100]	; 80023c0 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_h+0xa0>
 800235c:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fcb9 	bl	8001cd8 <_ZN7BFilter15CalcSecondOrderEff>
 8002366:	f107 0314 	add.w	r3, r7, #20
 800236a:	4619      	mov	r1, r3
 800236c:	4620      	mov	r0, r4
 800236e:	f7ff fbff 	bl	8001b70 <_ZN7BFilterC1ESt6vectorIfSaIfEE>
 8002372:	f107 0314 	add.w	r3, r7, #20
 8002376:	4618      	mov	r0, r3
 8002378:	f001 faaf 	bl	80038da <_ZNSt6vectorIfSaIfEED1Ev>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	63da      	str	r2, [r3, #60]	; 0x3c
 8002382:	78fa      	ldrb	r2, [r7, #3]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	641a      	str	r2, [r3, #64]	; 0x40
	{
		__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_1, ZERO);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2200      	movs	r2, #0
 8002390:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_2, ZERO);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2200      	movs	r2, #0
 800239a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_3, ZERO);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2200      	movs	r2, #0
 80023a4:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_4, ZERO);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2200      	movs	r2, #0
 80023ae:	641a      	str	r2, [r3, #64]	; 0x40

	};
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4618      	mov	r0, r3
 80023b4:	3724      	adds	r7, #36	; 0x24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd90      	pop	{r4, r7, pc}
 80023ba:	bf00      	nop
 80023bc:	3d4ccccd 	.word	0x3d4ccccd
 80023c0:	447a0000 	.word	0x447a0000

080023c4 <_ZN5Motor14setTargetSpeedEf>:
	}

	int16_t getEncoderValue(){
		return enc.getEncoderValue();
	}
	void setTargetSpeed(float speed){
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	ed87 0a00 	vstr	s0, [r7]
		targetSpeed = speed;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	651a      	str	r2, [r3, #80]	; 0x50
		targetSpeed = constrainf(targetSpeed,-MAX_MOT_SPEED,MAX_MOT_SPEED);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80023dc:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8002400 <_ZN5Motor14setTargetSpeedEf+0x3c>
 80023e0:	eddf 0a08 	vldr	s1, [pc, #32]	; 8002404 <_ZN5Motor14setTargetSpeedEf+0x40>
 80023e4:	eeb0 0a67 	vmov.f32	s0, s15
 80023e8:	f7ff ff63 	bl	80022b2 <_Z10constrainffff>
 80023ec:	eef0 7a40 	vmov.f32	s15, s0
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	}
 80023f6:	bf00      	nop
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	42c80000 	.word	0x42c80000
 8002404:	c2c80000 	.word	0xc2c80000

08002408 <_ZN5Motor7handlerEv>:
	void handler(){
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
		calcCurSpeedMotor();
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f83d 	bl	8002490 <_ZN5Motor17calcCurSpeedMotorEv>
		pid.updateCoefficients(targetSpeed);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f103 040c 	add.w	r4, r3, #12
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe f899 	bl	8000558 <__aeabi_f2d>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	ec43 2b10 	vmov	d0, r2, r3
 800242e:	4620      	mov	r0, r4
 8002430:	f7ff fe32 	bl	8002098 <_ZN3PID18updateCoefficientsEd>
		helpPWM = pid.calculate(targetSpeed, currentSpeed);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f103 020c 	add.w	r2, r3, #12
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8002446:	eef0 0a47 	vmov.f32	s1, s14
 800244a:	eeb0 0a67 	vmov.f32	s0, s15
 800244e:	4610      	mov	r0, r2
 8002450:	f7ff fdd8 	bl	8002004 <_ZN3PID9calculateEff>
 8002454:	eef0 7a40 	vmov.f32	s15, s0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		setMotorPWM(constrain((int32_t)helpPWM,-MAX_MOT_PWM,MAX_MOT_PWM));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002464:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002468:	f242 7210 	movw	r2, #10000	; 0x2710
 800246c:	4906      	ldr	r1, [pc, #24]	; (8002488 <_ZN5Motor7handlerEv+0x80>)
 800246e:	ee17 0a90 	vmov	r0, s15
 8002472:	f7ff ff05 	bl	8002280 <_Z9constrainlll>
 8002476:	4603      	mov	r3, r0
 8002478:	4619      	mov	r1, r3
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 f84e 	bl	800251c <_ZN5Motor11setMotorPWMEl>
	}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	ffffd8f0 	.word	0xffffd8f0
 800248c:	00000000 	.word	0x00000000

08002490 <_ZN5Motor17calcCurSpeedMotorEv>:

private:

	void calcCurSpeedMotor(){
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
				enc.handler();
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fb39 	bl	8001b12 <_ZN7Encoder7handlerEv>
				currentSpeed = (((float)enc.getEncoderValue())*60.0)/(ENC_MAX*FAST_CYCLE);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fb4b 	bl	8001b3e <_ZN7Encoder15getEncoderValueEv>
 80024a8:	4603      	mov	r3, r0
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024b2:	ee17 0a90 	vmov	r0, s15
 80024b6:	f7fe f84f 	bl	8000558 <__aeabi_f2d>
 80024ba:	f04f 0200 	mov.w	r2, #0
 80024be:	4b16      	ldr	r3, [pc, #88]	; (8002518 <_ZN5Motor17calcCurSpeedMotorEv+0x88>)
 80024c0:	f7fe f8a2 	bl	8000608 <__aeabi_dmul>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	4610      	mov	r0, r2
 80024ca:	4619      	mov	r1, r3
 80024cc:	a310      	add	r3, pc, #64	; (adr r3, 8002510 <_ZN5Motor17calcCurSpeedMotorEv+0x80>)
 80024ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d2:	f7fe f9c3 	bl	800085c <__aeabi_ddiv>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	4610      	mov	r0, r2
 80024dc:	4619      	mov	r1, r3
 80024de:	f7fe fb6b 	bl	8000bb8 <__aeabi_d2f>
 80024e2:	4602      	mov	r2, r0
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	64da      	str	r2, [r3, #76]	; 0x4c
				currentSpeed = filt.calc(currentSpeed);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f103 0220 	add.w	r2, r3, #32
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80024f4:	eeb0 0a67 	vmov.f32	s0, s15
 80024f8:	4610      	mov	r0, r2
 80024fa:	f7ff fb4b 	bl	8001b94 <_ZN7BFilter4calcEf>
 80024fe:	eef0 7a40 	vmov.f32	s15, s0
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	cccccccd 	.word	0xcccccccd
 8002514:	3ffccccc 	.word	0x3ffccccc
 8002518:	404e0000 	.word	0x404e0000

0800251c <_ZN5Motor11setMotorPWMEl>:
	void setMotorPWM(int32_t PWM){
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]


		if (ctrlTimCh == CHANNEL1||ctrlTimCh == CHANNEL2){
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	2b01      	cmp	r3, #1
 800252c:	d003      	beq.n	8002536 <_ZN5Motor11setMotorPWMEl+0x1a>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002532:	2b02      	cmp	r3, #2
 8002534:	d11e      	bne.n	8002574 <_ZN5Motor11setMotorPWMEl+0x58>
			if (PWM>0){
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	dd0a      	ble.n	8002552 <_ZN5Motor11setMotorPWMEl+0x36>
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_1, ZERO);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2200      	movs	r2, #0
 8002544:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_2, PWM);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	639a      	str	r2, [r3, #56]	; 0x38
 8002550:	e010      	b.n	8002574 <_ZN5Motor11setMotorPWMEl+0x58>
			}

			else if (PWM<0){
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	da0d      	bge.n	8002574 <_ZN5Motor11setMotorPWMEl+0x58>
				PWM = abs(PWM);
 8002558:	6838      	ldr	r0, [r7, #0]
 800255a:	f7ff f99f 	bl	800189c <_ZSt3absl>
 800255e:	6038      	str	r0, [r7, #0]
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_2, ZERO);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2200      	movs	r2, #0
 8002568:	639a      	str	r2, [r3, #56]	; 0x38
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_1, PWM);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	635a      	str	r2, [r3, #52]	; 0x34
			}
		}

		if (ctrlTimCh == CHANNEL3||ctrlTimCh == CHANNEL4){
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	2b03      	cmp	r3, #3
 800257a:	d003      	beq.n	8002584 <_ZN5Motor11setMotorPWMEl+0x68>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002580:	2b04      	cmp	r3, #4
 8002582:	d11e      	bne.n	80025c2 <_ZN5Motor11setMotorPWMEl+0xa6>
			if (PWM>0){
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	dd0a      	ble.n	80025a0 <_ZN5Motor11setMotorPWMEl+0x84>
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_3, ZERO);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2200      	movs	r2, #0
 8002592:	63da      	str	r2, [r3, #60]	; 0x3c
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_4, PWM);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	641a      	str	r2, [r3, #64]	; 0x40
				PWM = abs(PWM);
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_4, ZERO);
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_3, PWM);
			}
		}
	}
 800259e:	e010      	b.n	80025c2 <_ZN5Motor11setMotorPWMEl+0xa6>
			else if (PWM<0){
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	da0d      	bge.n	80025c2 <_ZN5Motor11setMotorPWMEl+0xa6>
				PWM = abs(PWM);
 80025a6:	6838      	ldr	r0, [r7, #0]
 80025a8:	f7ff f978 	bl	800189c <_ZSt3absl>
 80025ac:	6038      	str	r0, [r7, #0]
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_4, ZERO);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2200      	movs	r2, #0
 80025b6:	641a      	str	r2, [r3, #64]	; 0x40
				__HAL_TIM_SET_COMPARE(ctrlTim, TIM_CHANNEL_3, PWM);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	63da      	str	r2, [r3, #60]	; 0x3c
	}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <_ZN5MotorD1Ev>:
class Motor{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3320      	adds	r3, #32
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fe94 	bl	8002304 <_ZN7BFilterD1Ev>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <_ZN6TelegaC1Ev>:

class Telega{

public:

	Telega():
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
		leftMotor(ENC_LEFT_TIM,MOT_L_PWM_TIM,CHANNEL3),
		rightMotor(ENC_RIGHT_TIM,MOT_R_PWM_TIM,CHANNEL1)
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	2303      	movs	r3, #3
 80025f4:	4a08      	ldr	r2, [pc, #32]	; (8002618 <_ZN6TelegaC1Ev+0x30>)
 80025f6:	4909      	ldr	r1, [pc, #36]	; (800261c <_ZN6TelegaC1Ev+0x34>)
 80025f8:	f7ff fe92 	bl	8002320 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_h>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8002602:	2301      	movs	r3, #1
 8002604:	4a04      	ldr	r2, [pc, #16]	; (8002618 <_ZN6TelegaC1Ev+0x30>)
 8002606:	4906      	ldr	r1, [pc, #24]	; (8002620 <_ZN6TelegaC1Ev+0x38>)
 8002608:	f7ff fe8a 	bl	8002320 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_h>
	{};
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200002e8 	.word	0x200002e8
 800261c:	200002a0 	.word	0x200002a0
 8002620:	20000330 	.word	0x20000330

08002624 <_ZN6Telega7handlerEv>:

	void handler(){
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
			leftMotor.handler();
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff feea 	bl	8002408 <_ZN5Motor7handlerEv>
			rightMotor.handler();
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3354      	adds	r3, #84	; 0x54
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fee5 	bl	8002408 <_ZN5Motor7handlerEv>
	}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <_ZN6Telega13setRobotSpeedEff>:
	void setRobotSpeed(float linSpeed, float angSpeed){
 8002646:	b580      	push	{r7, lr}
 8002648:	b084      	sub	sp, #16
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	ed87 0a02 	vstr	s0, [r7, #8]
 8002652:	edc7 0a01 	vstr	s1, [r7, #4]
		setMotorSpeed(linSpeed-angSpeed,linSpeed+angSpeed);
 8002656:	ed97 7a02 	vldr	s14, [r7, #8]
 800265a:	edd7 7a01 	vldr	s15, [r7, #4]
 800265e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002662:	ed97 7a02 	vldr	s14, [r7, #8]
 8002666:	edd7 7a01 	vldr	s15, [r7, #4]
 800266a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800266e:	eef0 0a67 	vmov.f32	s1, s15
 8002672:	eeb0 0a66 	vmov.f32	s0, s13
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 f804 	bl	8002684 <_ZN6Telega13setMotorSpeedEff>
	}
 800267c:	bf00      	nop
 800267e:	3710      	adds	r7, #16
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <_ZN6Telega13setMotorSpeedEff>:
	}


private:

	void setMotorSpeed(float lSpd, float rSpd){
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002690:	edc7 0a01 	vstr	s1, [r7, #4]
			leftMotor.setTargetSpeed(-lSpd);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	edd7 7a02 	vldr	s15, [r7, #8]
 800269a:	eef1 7a67 	vneg.f32	s15, s15
 800269e:	eeb0 0a67 	vmov.f32	s0, s15
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fe8e 	bl	80023c4 <_ZN5Motor14setTargetSpeedEf>
			rightMotor.setTargetSpeed(rSpd);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	3354      	adds	r3, #84	; 0x54
 80026ac:	ed97 0a01 	vldr	s0, [r7, #4]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fe87 	bl	80023c4 <_ZN5Motor14setTargetSpeedEf>
	}
 80026b6:	bf00      	nop
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
	...

080026c0 <_ZN10TanControl13getErrorAngleEPf>:
	        spd.ang = K_ANG * ang + spd.lin * sin(ang) / dist;
	    }
	    return spd;
	}

	int32_t getErrorAngle(float *distances){
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
		int32_t errorAngle = 1000;
 80026ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026ce:	617b      	str	r3, [r7, #20]
		float minDistance = (float)MAX_DIST;
 80026d0:	4b19      	ldr	r3, [pc, #100]	; (8002738 <_ZN10TanControl13getErrorAngleEPf+0x78>)
 80026d2:	613b      	str	r3, [r7, #16]
		for (int32_t i = 0; i < 360; i += 9) {
 80026d4:	2300      	movs	r3, #0
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80026de:	da23      	bge.n	8002728 <_ZN10TanControl13getErrorAngleEPf+0x68>

			  if(distances[i]<minDistance&&distances[i]!=0){
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	4413      	add	r3, r2
 80026e8:	edd3 7a00 	vldr	s15, [r3]
 80026ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80026f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f8:	dd12      	ble.n	8002720 <_ZN10TanControl13getErrorAngleEPf+0x60>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	4413      	add	r3, r2
 8002702:	edd3 7a00 	vldr	s15, [r3]
 8002706:	eef5 7a40 	vcmp.f32	s15, #0.0
 800270a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800270e:	d007      	beq.n	8002720 <_ZN10TanControl13getErrorAngleEPf+0x60>
				  minDistance = distances[i];
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	4413      	add	r3, r2
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	613b      	str	r3, [r7, #16]
				  errorAngle = i;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	617b      	str	r3, [r7, #20]
		for (int32_t i = 0; i < 360; i += 9) {
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	3309      	adds	r3, #9
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	e7d7      	b.n	80026d8 <_ZN10TanControl13getErrorAngleEPf+0x18>
			  }
		  }
		  return (int32_t)errorAngle;
 8002728:	697b      	ldr	r3, [r7, #20]
	}
 800272a:	4618      	mov	r0, r3
 800272c:	371c      	adds	r7, #28
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	466a6000 	.word	0x466a6000

0800273c <_ZN10TanControl8getEnemyEPf>:

	bool getEnemy(float *distances){
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
		flagEnemy = false;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	701a      	strb	r2, [r3, #0]
		for (int32_t i = 0; i < 360; i +=9) {
 800274c:	2300      	movs	r3, #0
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002756:	da20      	bge.n	800279a <_ZN10TanControl8getEnemyEPf+0x5e>
			if(distances[i]>MIN_RANGE_LID&&distances[i]<MAX_RANGE_LID) {
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	4413      	add	r3, r2
 8002760:	edd3 7a00 	vldr	s15, [r3]
 8002764:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80027ac <_ZN10TanControl8getEnemyEPf+0x70>
 8002768:	eef4 7ac7 	vcmpe.f32	s15, s14
 800276c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002770:	dd0f      	ble.n	8002792 <_ZN10TanControl8getEnemyEPf+0x56>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	4413      	add	r3, r2
 800277a:	edd3 7a00 	vldr	s15, [r3]
 800277e:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80027b0 <_ZN10TanControl8getEnemyEPf+0x74>
 8002782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278a:	d502      	bpl.n	8002792 <_ZN10TanControl8getEnemyEPf+0x56>
				flagEnemy = true;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	701a      	strb	r2, [r3, #0]
		for (int32_t i = 0; i < 360; i +=9) {
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	3309      	adds	r3, #9
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	e7da      	b.n	8002750 <_ZN10TanControl8getEnemyEPf+0x14>
			}
		}

		return flagEnemy;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	781b      	ldrb	r3, [r3, #0]
	}
 800279e:	4618      	mov	r0, r3
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	43480000 	.word	0x43480000
 80027b0:	43c80000 	.word	0x43c80000

080027b4 <_ZN10TanControl8limitAngEl>:
	int32_t limitAng(int32_t ang){
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
		int32_t inAng = ang;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	60fb      	str	r3, [r7, #12]
		while (inAng >= HALF_CIRCLE) {
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2bb3      	cmp	r3, #179	; 0xb3
 80027c6:	dd04      	ble.n	80027d2 <_ZN10TanControl8limitAngEl+0x1e>
			inAng -= 2 * HALF_CIRCLE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80027ce:	60fb      	str	r3, [r7, #12]
		while (inAng >= HALF_CIRCLE) {
 80027d0:	e7f7      	b.n	80027c2 <_ZN10TanControl8limitAngEl+0xe>
		}
		while (inAng <= -HALF_CIRCLE) {
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f113 0fb3 	cmn.w	r3, #179	; 0xb3
 80027d8:	da04      	bge.n	80027e4 <_ZN10TanControl8limitAngEl+0x30>
			inAng += 2 * HALF_CIRCLE;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027e0:	60fb      	str	r3, [r7, #12]
		while (inAng <= -HALF_CIRCLE) {
 80027e2:	e7f6      	b.n	80027d2 <_ZN10TanControl8limitAngEl+0x1e>
		}
		return inAng;
 80027e4:	68fb      	ldr	r3, [r7, #12]
	}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEED1Ev>:
   *  Members not found in @a normal containers are @c container_type,
   *  which is a typedef for the second Sequence parameter, and @c push and
   *  @c pop, which are standard %queue/FIFO operations.
  */
  template<typename _Tp, typename _Sequence = deque<_Tp> >
    class queue
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f001 f950 	bl	8003aa2 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EED1Ev>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4618      	mov	r0, r3
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <_ZN6TelegaD1Ev>:
class Telega{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3354      	adds	r3, #84	; 0x54
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff fed6 	bl	80025ca <_ZN5MotorD1Ev>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fed2 	bl	80025ca <_ZN5MotorD1Ev>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <_ZN10TanControlC1Ev>:
class TanControl{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	701a      	strb	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <_ZN12ActionsQueueC1Ev>:

class ActionsQueue
{
public:
	
	ActionsQueue(){
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4618      	mov	r0, r3
 8002858:	f001 f90f 	bl	8003a7a <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEEC1IS4_vEEv>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3328      	adds	r3, #40	; 0x28
 8002860:	4618      	mov	r0, r3
 8002862:	f7fe fba1 	bl	8000fa8 <_ZN7RPLidarC1Ev>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff febb 	bl	80025e8 <_ZN6TelegaC1Ev>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f603 4324 	addw	r3, r3, #3108	; 0xc24
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff ffd9 	bl	8002830 <_ZN10TanControlC1Ev>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2c38 	strb.w	r2, [r3, #3128]	; 0xc38
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f8c3 2c3c 	str.w	r2, [r3, #3132]	; 0xc3c
	};
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4618      	mov	r0, r3
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <_ZN12ActionsQueue4initEv>:
	void init(){
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
		lid.begin();
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	3328      	adds	r3, #40	; 0x28
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fe fbaf 	bl	8001008 <_ZN7RPLidar5beginEv>
		lid.startScan();
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3328      	adds	r3, #40	; 0x28
 80028ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028b2:	2100      	movs	r1, #0
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7fe fccd 	bl	8001254 <_ZN7RPLidar9startScanEbm>
	//	lid.startUart_IT();
	}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <_ZN12ActionsQueue4pushE7ACTIONS>:

	void push(ACTIONS action) {
 80028c2:	b590      	push	{r4, r7, lr}
 80028c4:	b085      	sub	sp, #20
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
 80028ca:	460b      	mov	r3, r1
 80028cc:	70fb      	strb	r3, [r7, #3]
		rQueue.push(RobotInstruction(action));
 80028ce:	687c      	ldr	r4, [r7, #4]
 80028d0:	78fa      	ldrb	r2, [r7, #3]
 80028d2:	f107 0308 	add.w	r3, r7, #8
 80028d6:	4611      	mov	r1, r2
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 fa29 	bl	8002d30 <_ZN12ActionsQueue16RobotInstructionC1E7ACTIONS>
 80028de:	f107 0308 	add.w	r3, r7, #8
 80028e2:	4619      	mov	r1, r3
 80028e4:	4620      	mov	r0, r4
 80028e6:	f001 f901 	bl	8003aec <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE4pushEOS1_>
	};
 80028ea:	bf00      	nop
 80028ec:	3714      	adds	r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd90      	pop	{r4, r7, pc}

080028f2 <_ZN12ActionsQueue4pushE7ACTIONSf>:
	void push(ACTIONS action, float value) {
 80028f2:	b590      	push	{r4, r7, lr}
 80028f4:	b087      	sub	sp, #28
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	460b      	mov	r3, r1
 80028fc:	ed87 0a01 	vstr	s0, [r7, #4]
 8002900:	72fb      	strb	r3, [r7, #11]
		rQueue.push(RobotInstruction(action, value));
 8002902:	68fc      	ldr	r4, [r7, #12]
 8002904:	7afa      	ldrb	r2, [r7, #11]
 8002906:	f107 0310 	add.w	r3, r7, #16
 800290a:	ed97 0a01 	vldr	s0, [r7, #4]
 800290e:	4611      	mov	r1, r2
 8002910:	4618      	mov	r0, r3
 8002912:	f000 fa27 	bl	8002d64 <_ZN12ActionsQueue16RobotInstructionC1E7ACTIONSf>
 8002916:	f107 0310 	add.w	r3, r7, #16
 800291a:	4619      	mov	r1, r3
 800291c:	4620      	mov	r0, r4
 800291e:	f001 f8e5 	bl	8003aec <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE4pushEOS1_>
	};
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	bd90      	pop	{r4, r7, pc}

0800292a <_ZN12ActionsQueue5clearEv>:

	int getSize() {
		return rQueue.size();
	}

	void clear() {
 800292a:	b580      	push	{r7, lr}
 800292c:	b082      	sub	sp, #8
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
		while (!rQueue.empty()) {
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4618      	mov	r0, r3
 8002936:	f001 f8f8 	bl	8003b2a <_ZNKSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE5emptyEv>
 800293a:	4603      	mov	r3, r0
 800293c:	f083 0301 	eor.w	r3, r3, #1
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d004      	beq.n	8002950 <_ZN12ActionsQueue5clearEv+0x26>
			rQueue.pop();
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4618      	mov	r0, r3
 800294a:	f001 f8fb 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
		while (!rQueue.empty()) {
 800294e:	e7f0      	b.n	8002932 <_ZN12ActionsQueue5clearEv+0x8>
		}
		delayInit = false;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2c38 	strb.w	r2, [r3, #3128]	; 0xc38
	}
 8002958:	bf00      	nop
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <_ZN12ActionsQueue7isClearEv>:
	bool isClear() {
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
		if (rQueue.size() == 0) {
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4618      	mov	r0, r3
 800296c:	f001 f8d0 	bl	8003b10 <_ZNKSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE4sizeEv>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	bf0c      	ite	eq
 8002976:	2301      	moveq	r3, #1
 8002978:	2300      	movne	r3, #0
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <_ZN12ActionsQueue7isClearEv+0x24>
			return true;
 8002980:	2301      	movs	r3, #1
 8002982:	e00f      	b.n	80029a4 <_ZN12ActionsQueue7isClearEv+0x44>
		}
		else if (rQueue.front().robotAction == ACTIONS::IDLE) {
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4618      	mov	r0, r3
 8002988:	f001 f8e8 	bl	8003b5c <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE5frontEv>
 800298c:	4603      	mov	r3, r0
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	bf0c      	ite	eq
 8002994:	2301      	moveq	r3, #1
 8002996:	2300      	movne	r3, #0
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <_ZN12ActionsQueue7isClearEv+0x42>
			return true;
 800299e:	2301      	movs	r3, #1
 80029a0:	e000      	b.n	80029a4 <_ZN12ActionsQueue7isClearEv+0x44>
		}
		else {
			return false;
 80029a2:	2300      	movs	r3, #0
		};
	}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <_ZN12ActionsQueue7handlerEv>:

	void handler(){
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
		telega.handler();
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fe32 	bl	8002624 <_ZN6Telega7handlerEv>
	}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <_ZN12ActionsQueue9onReceiveEh>:

	void onReceive(uint8_t byte){
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	70fb      	strb	r3, [r7, #3]
		lid.onReceive(byte);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3328      	adds	r3, #40	; 0x28
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	4611      	mov	r1, r2
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fe fe69 	bl	80016b4 <_ZN7RPLidar9onReceiveEh>
	}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <_ZN12ActionsQueue10checkEnemyEv>:

	int32_t checkEnemy(){
 80029ea:	b590      	push	{r4, r7, lr}
 80029ec:	b085      	sub	sp, #20
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
		ang  = tan.getErrorAngle(lid.getDist());
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f603 4424 	addw	r4, r3, #3108	; 0xc24
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3328      	adds	r3, #40	; 0x28
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7fe fc79 	bl	80012f4 <_ZN7RPLidar7getDistEv>
 8002a02:	4603      	mov	r3, r0
 8002a04:	4619      	mov	r1, r3
 8002a06:	4620      	mov	r0, r4
 8002a08:	f7ff fe5a 	bl	80026c0 <_ZN10TanControl13getErrorAngleEPf>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f8c3 2c3c 	str.w	r2, [r3, #3132]	; 0xc3c
		int32_t angLimit = 1000;
 8002a14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a18:	60fb      	str	r3, [r7, #12]
		if (ang<361)angLimit = tan.limitAng(ang);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f8d3 3c3c 	ldr.w	r3, [r3, #3132]	; 0xc3c
 8002a20:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002a24:	dc0a      	bgt.n	8002a3c <_ZN12ActionsQueue10checkEnemyEv+0x52>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f603 4224 	addw	r2, r3, #3108	; 0xc24
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f8d3 3c3c 	ldr.w	r3, [r3, #3132]	; 0xc3c
 8002a32:	4619      	mov	r1, r3
 8002a34:	4610      	mov	r0, r2
 8002a36:	f7ff febd 	bl	80027b4 <_ZN10TanControl8limitAngEl>
 8002a3a:	60f8      	str	r0, [r7, #12]
		return angLimit;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
	}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd90      	pop	{r4, r7, pc}

08002a46 <_ZN12ActionsQueue8getEnemyEv>:

	bool getEnemy(){
 8002a46:	b590      	push	{r4, r7, lr}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
		return tan.getEnemy(lid.getDist());
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f603 4424 	addw	r4, r3, #3108	; 0xc24
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3328      	adds	r3, #40	; 0x28
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe fc4b 	bl	80012f4 <_ZN7RPLidar7getDistEv>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4619      	mov	r1, r3
 8002a62:	4620      	mov	r0, r4
 8002a64:	f7ff fe6a 	bl	800273c <_ZN10TanControl8getEnemyEPf>
 8002a68:	4603      	mov	r3, r0
	}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd90      	pop	{r4, r7, pc}
	...

08002a74 <_ZN12ActionsQueue9fastCycleEv>:
	void fastCycle() {
 8002a74:	b590      	push	{r4, r7, lr}
 8002a76:	ed2d 8b02 	vpush	{d8}
 8002a7a:	b089      	sub	sp, #36	; 0x24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]

		if(!IS_OK(lid.waitPoint())){
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3328      	adds	r3, #40	; 0x28
 8002a84:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fe fd11 	bl	80014b0 <_ZN7RPLidar9waitPointEm>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	0fdb      	lsrs	r3, r3, #31
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d007      	beq.n	8002aa8 <_ZN12ActionsQueue9fastCycleEv+0x34>
			lid.startScan(false, 500);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	3328      	adds	r3, #40	; 0x28
 8002a9c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fe fbd6 	bl	8001254 <_ZN7RPLidar9startScanEbm>
		}
		int32_t angLimit = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	61fb      	str	r3, [r7, #28]
		if (rQueue.empty()) {
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f001 f83b 	bl	8003b2a <_ZNKSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE5emptyEv>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00d      	beq.n	8002ad6 <_ZN12ActionsQueue9fastCycleEv+0x62>
			rQueue.push(RobotInstruction(IDLE));
 8002aba:	687c      	ldr	r4, [r7, #4]
 8002abc:	f107 0314 	add.w	r3, r7, #20
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 f934 	bl	8002d30 <_ZN12ActionsQueue16RobotInstructionC1E7ACTIONS>
 8002ac8:	f107 0314 	add.w	r3, r7, #20
 8002acc:	4619      	mov	r1, r3
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f001 f80c 	bl	8003aec <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE4pushEOS1_>
				break;
			default:
				break;
			}
		}
	};
 8002ad4:	e117      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
		else if ((rQueue.size() > 1) && (rQueue.front().robotAction == IDLE)) {
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f001 f819 	bl	8003b10 <_ZNKSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE4sizeEv>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d909      	bls.n	8002af8 <_ZN12ActionsQueue9fastCycleEv+0x84>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f001 f838 	bl	8003b5c <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE5frontEv>
 8002aec:	4603      	mov	r3, r0
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <_ZN12ActionsQueue9fastCycleEv+0x84>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <_ZN12ActionsQueue9fastCycleEv+0x86>
 8002af8:	2300      	movs	r3, #0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d004      	beq.n	8002b08 <_ZN12ActionsQueue9fastCycleEv+0x94>
			rQueue.pop();
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f001 f81f 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
	};
 8002b06:	e0fe      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
			RobotInstruction _curInstr = rQueue.front();
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f001 f826 	bl	8003b5c <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE5frontEv>
 8002b10:	4602      	mov	r2, r0
 8002b12:	f107 030c 	add.w	r3, r7, #12
 8002b16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b1a:	e883 0003 	stmia.w	r3, {r0, r1}
			switch (_curInstr.robotAction)
 8002b1e:	7b3b      	ldrb	r3, [r7, #12]
 8002b20:	2b09      	cmp	r3, #9
 8002b22:	f200 80ed 	bhi.w	8002d00 <_ZN12ActionsQueue9fastCycleEv+0x28c>
 8002b26:	a201      	add	r2, pc, #4	; (adr r2, 8002b2c <_ZN12ActionsQueue9fastCycleEv+0xb8>)
 8002b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b2c:	08002d01 	.word	0x08002d01
 8002b30:	08002b55 	.word	0x08002b55
 8002b34:	08002b73 	.word	0x08002b73
 8002b38:	08002b91 	.word	0x08002b91
 8002b3c:	08002baf 	.word	0x08002baf
 8002b40:	08002beb 	.word	0x08002beb
 8002b44:	08002c1d 	.word	0x08002c1d
 8002b48:	08002ca3 	.word	0x08002ca3
 8002b4c:	08002bcd 	.word	0x08002bcd
 8002b50:	08002c09 	.word	0x08002c09
				telega.setRobotSpeed(0,0);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 8002b5a:	eddf 0a6e 	vldr	s1, [pc, #440]	; 8002d14 <_ZN12ActionsQueue9fastCycleEv+0x2a0>
 8002b5e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8002d14 <_ZN12ActionsQueue9fastCycleEv+0x2a0>
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff fd6f 	bl	8002646 <_ZN6Telega13setRobotSpeedEff>
				rQueue.pop();
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f000 ffea 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002b70:	e0c9      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				telega.setRobotSpeed(0,TURN_SPEED);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 8002b78:	eddf 0a67 	vldr	s1, [pc, #412]	; 8002d18 <_ZN12ActionsQueue9fastCycleEv+0x2a4>
 8002b7c:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8002d14 <_ZN12ActionsQueue9fastCycleEv+0x2a0>
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff fd60 	bl	8002646 <_ZN6Telega13setRobotSpeedEff>
				rQueue.pop();
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f000 ffdb 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002b8e:	e0ba      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				telega.setRobotSpeed(0,-TURN_SPEED);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 8002b96:	eddf 0a61 	vldr	s1, [pc, #388]	; 8002d1c <_ZN12ActionsQueue9fastCycleEv+0x2a8>
 8002b9a:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8002d14 <_ZN12ActionsQueue9fastCycleEv+0x2a0>
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff fd51 	bl	8002646 <_ZN6Telega13setRobotSpeedEff>
				rQueue.pop();
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 ffcc 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002bac:	e0ab      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				telega.setRobotSpeed(MAX_MOT_SPEED*0.7,0);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 8002bb4:	eddf 0a57 	vldr	s1, [pc, #348]	; 8002d14 <_ZN12ActionsQueue9fastCycleEv+0x2a0>
 8002bb8:	ed9f 0a59 	vldr	s0, [pc, #356]	; 8002d20 <_ZN12ActionsQueue9fastCycleEv+0x2ac>
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fd42 	bl	8002646 <_ZN6Telega13setRobotSpeedEff>
				rQueue.pop();
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f000 ffbd 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002bca:	e09c      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				telega.setRobotSpeed(MAX_MOT_SPEED,0);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 8002bd2:	eddf 0a50 	vldr	s1, [pc, #320]	; 8002d14 <_ZN12ActionsQueue9fastCycleEv+0x2a0>
 8002bd6:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8002d24 <_ZN12ActionsQueue9fastCycleEv+0x2b0>
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff fd33 	bl	8002646 <_ZN6Telega13setRobotSpeedEff>
				rQueue.pop();
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f000 ffae 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002be8:	e08d      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				telega.setRobotSpeed(-MAX_MOT_SPEED*0.7, 0);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 8002bf0:	eddf 0a48 	vldr	s1, [pc, #288]	; 8002d14 <_ZN12ActionsQueue9fastCycleEv+0x2a0>
 8002bf4:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 8002d28 <_ZN12ActionsQueue9fastCycleEv+0x2b4>
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fd24 	bl	8002646 <_ZN6Telega13setRobotSpeedEff>
				rQueue.pop();
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f000 ff9f 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002c06:	e07e      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				lid.clearMinDist();
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3328      	adds	r3, #40	; 0x28
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fe fb99 	bl	8001344 <_ZN7RPLidar12clearMinDistEv>
				rQueue.pop();
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 ff95 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002c1a:	e074      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
			        angLimit = checkEnemy(); //   [-180, 180]
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff fee4 	bl	80029ea <_ZN12ActionsQueue10checkEnemyEv>
 8002c22:	61f8      	str	r0, [r7, #28]
			        if(angLimit<360){
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002c2a:	da35      	bge.n	8002c98 <_ZN12ActionsQueue9fastCycleEv+0x224>
						spd.lin = 0.0f;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f503 6343 	add.w	r3, r3, #3120	; 0xc30
 8002c32:	f04f 0200 	mov.w	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
						spd.ang = TURN_SPEED*angLimit/fabs((float)angLimit); //   
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	2232      	movs	r2, #50	; 0x32
 8002c3c:	fb02 f303 	mul.w	r3, r2, r3
 8002c40:	ee07 3a90 	vmov	s15, r3
 8002c44:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	ee07 3a90 	vmov	s15, r3
 8002c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c52:	eeb0 0a67 	vmov.f32	s0, s15
 8002c56:	f7fe fe2f 	bl	80018b8 <_ZSt4fabsf>
 8002c5a:	eeb0 7a40 	vmov.f32	s14, s0
 8002c5e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f603 4334 	addw	r3, r3, #3124	; 0xc34
 8002c68:	edc3 7a00 	vstr	s15, [r3]
						telega.setRobotSpeed(spd.lin, -spd.ang); //   
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f603 327c 	addw	r2, r3, #2940	; 0xb7c
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f503 6343 	add.w	r3, r3, #3120	; 0xc30
 8002c78:	ed93 7a00 	vldr	s14, [r3]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f603 4334 	addw	r3, r3, #3124	; 0xc34
 8002c82:	edd3 7a00 	vldr	s15, [r3]
 8002c86:	eef1 7a67 	vneg.f32	s15, s15
 8002c8a:	eef0 0a67 	vmov.f32	s1, s15
 8002c8e:	eeb0 0a47 	vmov.f32	s0, s14
 8002c92:	4610      	mov	r0, r2
 8002c94:	f7ff fcd7 	bl	8002646 <_ZN6Telega13setRobotSpeedEff>
			    rQueue.pop();
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 ff52 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
				break;
 8002ca0:	e031      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				if (!delayInit) {
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f893 3c38 	ldrb.w	r3, [r3, #3128]	; 0xc38
 8002ca8:	f083 0301 	eor.w	r3, r3, #1
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d009      	beq.n	8002cc6 <_ZN12ActionsQueue9fastCycleEv+0x252>
					delayInit = true;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2c38 	strb.w	r2, [r3, #3128]	; 0xc38
					delayBegin = HAL_GetTick();
 8002cba:	f002 ff39 	bl	8005b30 <HAL_GetTick>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	4a1a      	ldr	r2, [pc, #104]	; (8002d2c <_ZN12ActionsQueue9fastCycleEv+0x2b8>)
 8002cc2:	6013      	str	r3, [r2, #0]
				break;
 8002cc4:	e01e      	b.n	8002d04 <_ZN12ActionsQueue9fastCycleEv+0x290>
				else if (HAL_GetTick() - delayBegin >= (uint16_t)_curInstr.parametr) {
 8002cc6:	f002 ff33 	bl	8005b30 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	4b17      	ldr	r3, [pc, #92]	; (8002d2c <_ZN12ActionsQueue9fastCycleEv+0x2b8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cda:	ee17 2a90 	vmov	r2, s15
 8002cde:	b292      	uxth	r2, r2
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	bf2c      	ite	cs
 8002ce4:	2301      	movcs	r3, #1
 8002ce6:	2300      	movcc	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <_ZN12ActionsQueue9fastCycleEv+0x290>
					rQueue.pop();
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f000 ff27 	bl	8003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>
					delayInit = false;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2c38 	strb.w	r2, [r3, #3128]	; 0xc38
				break;
 8002cfe:	e001      	b.n	8002d04 <_ZN12ActionsQueue9fastCycleEv+0x290>
				break;
 8002d00:	bf00      	nop
 8002d02:	e000      	b.n	8002d06 <_ZN12ActionsQueue9fastCycleEv+0x292>
				break;
 8002d04:	bf00      	nop
	};
 8002d06:	bf00      	nop
 8002d08:	3724      	adds	r7, #36	; 0x24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	ecbd 8b02 	vpop	{d8}
 8002d10:	bd90      	pop	{r4, r7, pc}
 8002d12:	bf00      	nop
 8002d14:	00000000 	.word	0x00000000
 8002d18:	42480000 	.word	0x42480000
 8002d1c:	c2480000 	.word	0xc2480000
 8002d20:	428c0000 	.word	0x428c0000
 8002d24:	42c80000 	.word	0x42c80000
 8002d28:	c28c0000 	.word	0xc28c0000
 8002d2c:	200001fc 	.word	0x200001fc

08002d30 <_ZN12ActionsQueue16RobotInstructionC1E7ACTIONS>:
		bool paramAvalible = false;
		bool pointAvalible = false;
		float parametr = 0;

		RobotInstruction() {};
		RobotInstruction(ACTIONS _action)
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	70fb      	strb	r3, [r7, #3]
			: robotAction(_action) {};
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	701a      	strb	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	705a      	strb	r2, [r3, #1]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	709a      	strb	r2, [r3, #2]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f04f 0200 	mov.w	r2, #0
 8002d54:	605a      	str	r2, [r3, #4]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <_ZN12ActionsQueue16RobotInstructionC1E7ACTIONSf>:

		RobotInstruction(ACTIONS _action, float _param)
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002d72:	72fb      	strb	r3, [r7, #11]
			: robotAction(_action), paramAvalible(true), parametr(_param), pointAvalible(false) {};
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	7afa      	ldrb	r2, [r7, #11]
 8002d78:	701a      	strb	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	705a      	strb	r2, [r3, #1]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	709a      	strb	r2, [r3, #2]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	605a      	str	r2, [r3, #4]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <_ZN12ActionsQueueD1Ev>:
class ActionsQueue
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b082      	sub	sp, #8
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f603 337c 	addw	r3, r3, #2940	; 0xb7c
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff fd2f 	bl	800280c <_ZN6TelegaD1Ev>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	3328      	adds	r3, #40	; 0x28
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7fe f91c 	bl	8000ff0 <_ZN7RPLidarD1Ev>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fd19 	bl	80027f2 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEED1Ev>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <_ZN9AutoPilotC1Ev>:
#include <LineDetector.h>
#include <ActionsQueue.h>

class AutoPilot {
public:
	AutoPilot()
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
	{
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff fd39 	bl	800284c <_ZN12ActionsQueueC1Ev>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f503 6344 	add.w	r3, r3, #3136	; 0xc40
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7fe fe07 	bl	80019f4 <_ZN12LineDetectorC1Ev>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f8c3 2c54 	str.w	r2, [r3, #3156]	; 0xc54
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2201      	movs	r2, #1
 8002df2:	f883 2c58 	strb.w	r2, [r3, #3160]	; 0xc58
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2c59 	strb.w	r2, [r3, #3161]	; 0xc59
	};
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <_ZN9AutoPilot7handlerEv>:
		ENEMY_LOST,
		AVOID_LINE,
	};


	void handler() {
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
		aQueue.handler();
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff fdca 	bl	80029ac <_ZN12ActionsQueue7handlerEv>
		line.handler();
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f503 6344 	add.w	r3, r3, #3136	; 0xc40
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fe fe0e 	bl	8001a40 <_ZN12LineDetector7handlerEv>
	}
 8002e24:	bf00      	nop
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <_ZN9AutoPilot9onReceiveEh>:

	void onReceive(uint8_t byte){
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	70fb      	strb	r3, [r7, #3]
		aQueue.onReceive(byte);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff fdc2 	bl	80029c8 <_ZN12ActionsQueue9onReceiveEh>
	}
 8002e44:	bf00      	nop
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <_ZN9AutoPilot9fastCycleEv>:
	void reset() {
		aQueue.clear();
		curState = AutoPilot::SEARCH;
	}

	void fastCycle(){
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
//					if (line.isCrossed()) {
//						curState = AVOID_LINE;
//					}
//				}

				ang = aQueue.checkEnemy();
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff fdc7 	bl	80029ea <_ZN12ActionsQueue10checkEnemyEv>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f8c3 2c54 	str.w	r2, [r3, #3156]	; 0xc54
				switch (curState)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f893 3c59 	ldrb.w	r3, [r3, #3161]	; 0xc59
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	f200 8119 	bhi.w	80030a4 <_ZN9AutoPilot9fastCycleEv+0x258>
 8002e72:	a201      	add	r2, pc, #4	; (adr r2, 8002e78 <_ZN9AutoPilot9fastCycleEv+0x2c>)
 8002e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e78:	08002e8d 	.word	0x08002e8d
 8002e7c:	08002eff 	.word	0x08002eff
 8002e80:	08002fcb 	.word	0x08002fcb
 8002e84:	080030a5 	.word	0x080030a5
 8002e88:	0800303d 	.word	0x0800303d
				{

				case AutoPilot::SEARCH:
					if (lastState != SEARCH) {
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3c58 	ldrb.w	r3, [r3, #3160]	; 0xc58
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d007      	beq.n	8002ea6 <_ZN9AutoPilot9fastCycleEv+0x5a>
						lastState = SEARCH;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2c58 	strb.w	r2, [r3, #3160]	; 0xc58
						aQueue.clear();
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff fd42 	bl	800292a <_ZN12ActionsQueue5clearEv>
					}

					if (aQueue.isClear()) {
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff fd59 	bl	8002960 <_ZN12ActionsQueue7isClearEv>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d017      	beq.n	8002ee4 <_ZN9AutoPilot9fastCycleEv+0x98>
						aQueue.push(GO_FORWARD);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2104      	movs	r1, #4
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fd02 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>
						aQueue.push(DELAY,500);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 80030b4 <_ZN9AutoPilot9fastCycleEv+0x268>
 8002ec4:	2107      	movs	r1, #7
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7ff fd13 	bl	80028f2 <_ZN12ActionsQueue4pushE7ACTIONSf>
						aQueue.push(STOP);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2101      	movs	r1, #1
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff fcf6 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>
						aQueue.push(DELAY,3000);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	ed9f 0a77 	vldr	s0, [pc, #476]	; 80030b8 <_ZN9AutoPilot9fastCycleEv+0x26c>
 8002edc:	2107      	movs	r1, #7
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff fd07 	bl	80028f2 <_ZN12ActionsQueue4pushE7ACTIONSf>
					}

					if (aQueue.getEnemy()) {
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7ff fdad 	bl	8002a46 <_ZN12ActionsQueue8getEnemyEv>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f000 80d3 	beq.w	800309a <_ZN9AutoPilot9fastCycleEv+0x24e>
						curState = ATACK;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	f883 2c59 	strb.w	r2, [r3, #3161]	; 0xc59
					}
					break;
 8002efc:	e0cd      	b.n	800309a <_ZN9AutoPilot9fastCycleEv+0x24e>

				case AutoPilot::ATACK:
					if (lastState != ATACK) {
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 3c58 	ldrb.w	r3, [r3, #3160]	; 0xc58
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d007      	beq.n	8002f18 <_ZN9AutoPilot9fastCycleEv+0xcc>
						lastState = ATACK;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	f883 2c58 	strb.w	r2, [r3, #3160]	; 0xc58
						aQueue.clear();
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff fd09 	bl	800292a <_ZN12ActionsQueue5clearEv>
					}
					if(abs(ang)>30&&abs(ang)<361){
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f8d3 3c54 	ldr.w	r3, [r3, #3156]	; 0xc54
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fe fcbc 	bl	800189c <_ZSt3absl>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b1e      	cmp	r3, #30
 8002f28:	dd0b      	ble.n	8002f42 <_ZN9AutoPilot9fastCycleEv+0xf6>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f8d3 3c54 	ldr.w	r3, [r3, #3156]	; 0xc54
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe fcb3 	bl	800189c <_ZSt3absl>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002f3c:	dc01      	bgt.n	8002f42 <_ZN9AutoPilot9fastCycleEv+0xf6>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e000      	b.n	8002f44 <_ZN9AutoPilot9fastCycleEv+0xf8>
 8002f42:	2300      	movs	r3, #0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d01f      	beq.n	8002f88 <_ZN9AutoPilot9fastCycleEv+0x13c>
						if (aQueue.isClear()){
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff fd08 	bl	8002960 <_ZN12ActionsQueue7isClearEv>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d02a      	beq.n	8002fac <_ZN9AutoPilot9fastCycleEv+0x160>
							aQueue.push(ACTIONS::SET_SPEED_TURN);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2106      	movs	r1, #6
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff fcb1 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>
							aQueue.push(ACTIONS::DELAY,500);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	ed9f 0a54 	vldr	s0, [pc, #336]	; 80030b4 <_ZN9AutoPilot9fastCycleEv+0x268>
 8002f66:	2107      	movs	r1, #7
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff fcc2 	bl	80028f2 <_ZN12ActionsQueue4pushE7ACTIONSf>
							aQueue.push(ACTIONS::STOP);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2101      	movs	r1, #1
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff fca5 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>
							aQueue.push(ACTIONS::DELAY,1000);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	ed9f 0a50 	vldr	s0, [pc, #320]	; 80030bc <_ZN9AutoPilot9fastCycleEv+0x270>
 8002f7e:	2107      	movs	r1, #7
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fcb6 	bl	80028f2 <_ZN12ActionsQueue4pushE7ACTIONSf>
 8002f86:	e011      	b.n	8002fac <_ZN9AutoPilot9fastCycleEv+0x160>
						}
					}
					else if (abs(ang)<30){
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f8d3 3c54 	ldr.w	r3, [r3, #3156]	; 0xc54
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fe fc84 	bl	800189c <_ZSt3absl>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b1d      	cmp	r3, #29
 8002f98:	bfd4      	ite	le
 8002f9a:	2301      	movle	r3, #1
 8002f9c:	2300      	movgt	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <_ZN9AutoPilot9fastCycleEv+0x160>
						curState = FIN_ATACK;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2203      	movs	r2, #3
 8002fa8:	f883 2c59 	strb.w	r2, [r3, #3161]	; 0xc59
					}
					if (!aQueue.getEnemy()) {
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff fd49 	bl	8002a46 <_ZN12ActionsQueue8getEnemyEv>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f083 0301 	eor.w	r3, r3, #1
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d06e      	beq.n	800309e <_ZN9AutoPilot9fastCycleEv+0x252>
						curState = SEARCH;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2c59 	strb.w	r2, [r3, #3161]	; 0xc59
					}

					break;
 8002fc8:	e069      	b.n	800309e <_ZN9AutoPilot9fastCycleEv+0x252>
				case AutoPilot::FIN_ATACK:
					if (lastState != FIN_ATACK) {
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3c58 	ldrb.w	r3, [r3, #3160]	; 0xc58
 8002fd0:	2b03      	cmp	r3, #3
 8002fd2:	d007      	beq.n	8002fe4 <_ZN9AutoPilot9fastCycleEv+0x198>
						lastState = FIN_ATACK;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2203      	movs	r2, #3
 8002fd8:	f883 2c58 	strb.w	r2, [r3, #3160]	; 0xc58
						aQueue.clear();
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7ff fca3 	bl	800292a <_ZN12ActionsQueue5clearEv>
					}
						aQueue.push(GO_FORWARD_MAX);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2108      	movs	r1, #8
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fc6a 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>

						if (abs(ang)>30&&abs(ang)<361||!aQueue.getEnemy()){
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f8d3 3c54 	ldr.w	r3, [r3, #3156]	; 0xc54
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7fe fc51 	bl	800189c <_ZSt3absl>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b1e      	cmp	r3, #30
 8002ffe:	dd09      	ble.n	8003014 <_ZN9AutoPilot9fastCycleEv+0x1c8>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f8d3 3c54 	ldr.w	r3, [r3, #3156]	; 0xc54
 8003006:	4618      	mov	r0, r3
 8003008:	f7fe fc48 	bl	800189c <_ZSt3absl>
 800300c:	4603      	mov	r3, r0
 800300e:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8003012:	dd09      	ble.n	8003028 <_ZN9AutoPilot9fastCycleEv+0x1dc>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff fd15 	bl	8002a46 <_ZN12ActionsQueue8getEnemyEv>
 800301c:	4603      	mov	r3, r0
 800301e:	f083 0301 	eor.w	r3, r3, #1
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <_ZN9AutoPilot9fastCycleEv+0x1e0>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <_ZN9AutoPilot9fastCycleEv+0x1e2>
 800302c:	2300      	movs	r3, #0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d037      	beq.n	80030a2 <_ZN9AutoPilot9fastCycleEv+0x256>
							curState = SEARCH;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 2c59 	strb.w	r2, [r3, #3161]	; 0xc59
						}

					break;
 800303a:	e032      	b.n	80030a2 <_ZN9AutoPilot9fastCycleEv+0x256>
				case AutoPilot::AVOID_LINE:
					if (lastState != AVOID_LINE) {
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3c58 	ldrb.w	r3, [r3, #3160]	; 0xc58
 8003042:	2b05      	cmp	r3, #5
 8003044:	d007      	beq.n	8003056 <_ZN9AutoPilot9fastCycleEv+0x20a>
						lastState = AVOID_LINE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2205      	movs	r2, #5
 800304a:	f883 2c58 	strb.w	r2, [r3, #3160]	; 0xc58
						aQueue.clear();
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff fc6a 	bl	800292a <_ZN12ActionsQueue5clearEv>
					}
						aQueue.push(ACTIONS::GO_BACKWARD);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2105      	movs	r1, #5
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff fc31 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>
						aQueue.push(DELAY, 1000);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80030bc <_ZN9AutoPilot9fastCycleEv+0x270>
 8003066:	2107      	movs	r1, #7
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff fc42 	bl	80028f2 <_ZN12ActionsQueue4pushE7ACTIONSf>
						aQueue.push(ACTIONS::TURN_LEFT);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2102      	movs	r1, #2
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff fc25 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>
						aQueue.push(DELAY, 500);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80030b4 <_ZN9AutoPilot9fastCycleEv+0x268>
 800307e:	2107      	movs	r1, #7
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff fc36 	bl	80028f2 <_ZN12ActionsQueue4pushE7ACTIONSf>
						aQueue.push(ACTIONS::GO_FORWARD);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2104      	movs	r1, #4
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff fc19 	bl	80028c2 <_ZN12ActionsQueue4pushE7ACTIONS>

						curState = SEARCH;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2c59 	strb.w	r2, [r3, #3161]	; 0xc59
					break;
 8003098:	e004      	b.n	80030a4 <_ZN9AutoPilot9fastCycleEv+0x258>
					break;
 800309a:	bf00      	nop
 800309c:	e002      	b.n	80030a4 <_ZN9AutoPilot9fastCycleEv+0x258>
					break;
 800309e:	bf00      	nop
 80030a0:	e000      	b.n	80030a4 <_ZN9AutoPilot9fastCycleEv+0x258>
					break;
 80030a2:	bf00      	nop
				}

		aQueue.fastCycle();
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff fce4 	bl	8002a74 <_ZN12ActionsQueue9fastCycleEv>
	}
 80030ac:	bf00      	nop
 80030ae:	3708      	adds	r7, #8
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	43fa0000 	.word	0x43fa0000
 80030b8:	453b8000 	.word	0x453b8000
 80030bc:	447a0000 	.word	0x447a0000

080030c0 <_ZN9AutoPilot4initEv>:

	void init(){
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
		aQueue.init();
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff fbe4 	bl	8002898 <_ZN12ActionsQueue4initEv>
		HAL_Delay(100);
 80030d0:	2064      	movs	r0, #100	; 0x64
 80030d2:	f002 fd39 	bl	8005b48 <HAL_Delay>
		line.init();
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f503 6344 	add.w	r3, r3, #3136	; 0xc40
 80030dc:	4618      	mov	r0, r3
 80030de:	f7fe fca2 	bl	8001a26 <_ZN12LineDetector4initEv>
	}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
	...

080030ec <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */

AutoPilot pilot;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) // ,    TIM3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a04      	ldr	r2, [pc, #16]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d102      	bne.n	8003104 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        //    
    	 pilot.handler();
 80030fe:	4804      	ldr	r0, [pc, #16]	; (8003110 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003100:	f7ff fe82 	bl	8002e08 <_ZN9AutoPilot7handlerEv>

    }
}
 8003104:	bf00      	nop
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40010000 	.word	0x40010000
 8003110:	2000047c 	.word	0x2000047c

08003114 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a0a      	ldr	r2, [pc, #40]	; (8003148 <HAL_UART_RxCpltCallback+0x34>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d10c      	bne.n	800313e <HAL_UART_RxCpltCallback+0x2a>
        //   
        uint8_t received_byte = uart_rx_buffer[0];
 8003124:	4b09      	ldr	r3, [pc, #36]	; (800314c <HAL_UART_RxCpltCallback+0x38>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	73fb      	strb	r3, [r7, #15]

        //      waitPoint
        pilot.onReceive(received_byte);
 800312a:	7bfb      	ldrb	r3, [r7, #15]
 800312c:	4619      	mov	r1, r3
 800312e:	4808      	ldr	r0, [pc, #32]	; (8003150 <HAL_UART_RxCpltCallback+0x3c>)
 8003130:	f7ff fe7c 	bl	8002e2c <_ZN9AutoPilot9onReceiveEh>

        //      
        HAL_UART_Receive_IT(&huart2, uart_rx_buffer, 1);
 8003134:	2201      	movs	r2, #1
 8003136:	4905      	ldr	r1, [pc, #20]	; (800314c <HAL_UART_RxCpltCallback+0x38>)
 8003138:	4803      	ldr	r0, [pc, #12]	; (8003148 <HAL_UART_RxCpltCallback+0x34>)
 800313a:	f007 fdc1 	bl	800acc0 <HAL_UART_Receive_IT>
    }
}
 800313e:	bf00      	nop
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000378 	.word	0x20000378
 800314c:	20000200 	.word	0x20000200
 8003150:	2000047c 	.word	0x2000047c

08003154 <_Z4initv>:

void init(){
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
	  //   
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8003158:	2200      	movs	r2, #0
 800315a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800315e:	4818      	ldr	r0, [pc, #96]	; (80031c0 <_Z4initv+0x6c>)
 8003160:	f003 fcaa 	bl	8006ab8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8003164:	2201      	movs	r2, #1
 8003166:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800316a:	4815      	ldr	r0, [pc, #84]	; (80031c0 <_Z4initv+0x6c>)
 800316c:	f003 fca4 	bl	8006ab8 <HAL_GPIO_WritePin>

	  //   
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8003170:	2200      	movs	r2, #0
 8003172:	2110      	movs	r1, #16
 8003174:	4813      	ldr	r0, [pc, #76]	; (80031c4 <_Z4initv+0x70>)
 8003176:	f003 fc9f 	bl	8006ab8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800317a:	2201      	movs	r2, #1
 800317c:	2120      	movs	r1, #32
 800317e:	4811      	ldr	r0, [pc, #68]	; (80031c4 <_Z4initv+0x70>)
 8003180:	f003 fc9a 	bl	8006ab8 <HAL_GPIO_WritePin>

	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003184:	2100      	movs	r1, #0
 8003186:	4810      	ldr	r0, [pc, #64]	; (80031c8 <_Z4initv+0x74>)
 8003188:	f006 fbfe 	bl	8009988 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800318c:	2104      	movs	r1, #4
 800318e:	480e      	ldr	r0, [pc, #56]	; (80031c8 <_Z4initv+0x74>)
 8003190:	f006 fbfa 	bl	8009988 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003194:	2108      	movs	r1, #8
 8003196:	480c      	ldr	r0, [pc, #48]	; (80031c8 <_Z4initv+0x74>)
 8003198:	f006 fbf6 	bl	8009988 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800319c:	210c      	movs	r1, #12
 800319e:	480a      	ldr	r0, [pc, #40]	; (80031c8 <_Z4initv+0x74>)
 80031a0:	f006 fbf2 	bl	8009988 <HAL_TIM_PWM_Start>

	  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1);
 80031a4:	2100      	movs	r1, #0
 80031a6:	4809      	ldr	r0, [pc, #36]	; (80031cc <_Z4initv+0x78>)
 80031a8:	f006 fd44 	bl	8009c34 <HAL_TIM_Encoder_Start>

	  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 80031ac:	2100      	movs	r1, #0
 80031ae:	4808      	ldr	r0, [pc, #32]	; (80031d0 <_Z4initv+0x7c>)
 80031b0:	f006 fd40 	bl	8009c34 <HAL_TIM_Encoder_Start>

	  HAL_TIM_Base_Start_IT(&htim1);
 80031b4:	4807      	ldr	r0, [pc, #28]	; (80031d4 <_Z4initv+0x80>)
 80031b6:	f006 fb35 	bl	8009824 <HAL_TIM_Base_Start_IT>

}
 80031ba:	bf00      	nop
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40020000 	.word	0x40020000
 80031c4:	40020400 	.word	0x40020400
 80031c8:	200002e8 	.word	0x200002e8
 80031cc:	200002a0 	.word	0x200002a0
 80031d0:	20000330 	.word	0x20000330
 80031d4:	20000258 	.word	0x20000258

080031d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031dc:	f002 fc42 	bl	8005a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031e0:	f000 f822 	bl	8003228 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031e4:	f000 fad0 	bl	8003788 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80031e8:	f000 faa6 	bl	8003738 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 80031ec:	f000 fa76 	bl	80036dc <_ZL19MX_USART2_UART_Initv>
  MX_I2C1_Init();
 80031f0:	f000 f88c 	bl	800330c <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 80031f4:	f000 f91e 	bl	8003434 <_ZL12MX_TIM2_Initv>
  MX_TIM4_Init();
 80031f8:	f000 fa12 	bl	8003620 <_ZL12MX_TIM4_Initv>
  MX_TIM3_Init();
 80031fc:	f000 f978 	bl	80034f0 <_ZL12MX_TIM3_Initv>
  MX_TIM1_Init();
 8003200:	f000 f8b8 	bl	8003374 <_ZL12MX_TIM1_Initv>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 8003204:	2064      	movs	r0, #100	; 0x64
 8003206:	f002 fc9f 	bl	8005b48 <HAL_Delay>
  init();
 800320a:	f7ff ffa3 	bl	8003154 <_Z4initv>

  pilot.init();
 800320e:	4805      	ldr	r0, [pc, #20]	; (8003224 <main+0x4c>)
 8003210:	f7ff ff56 	bl	80030c0 <_ZN9AutoPilot4initEv>
  //RPLidar lid;
  //lid.begin();
  //lid.startScan();
  HAL_Delay(100);
 8003214:	2064      	movs	r0, #100	; 0x64
 8003216:	f002 fc97 	bl	8005b48 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 // if(IS_OK(lid.waitPoint())) ;
	pilot.fastCycle();
 800321a:	4802      	ldr	r0, [pc, #8]	; (8003224 <main+0x4c>)
 800321c:	f7ff fe16 	bl	8002e4c <_ZN9AutoPilot9fastCycleEv>
 8003220:	e7fb      	b.n	800321a <main+0x42>
 8003222:	bf00      	nop
 8003224:	2000047c 	.word	0x2000047c

08003228 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b094      	sub	sp, #80	; 0x50
 800322c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800322e:	f107 0320 	add.w	r3, r7, #32
 8003232:	2230      	movs	r2, #48	; 0x30
 8003234:	2100      	movs	r1, #0
 8003236:	4618      	mov	r0, r3
 8003238:	f009 fc82 	bl	800cb40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800323c:	f107 030c 	add.w	r3, r7, #12
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
 800324a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800324c:	2300      	movs	r3, #0
 800324e:	60bb      	str	r3, [r7, #8]
 8003250:	4b2c      	ldr	r3, [pc, #176]	; (8003304 <_Z18SystemClock_Configv+0xdc>)
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	4a2b      	ldr	r2, [pc, #172]	; (8003304 <_Z18SystemClock_Configv+0xdc>)
 8003256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800325a:	6413      	str	r3, [r2, #64]	; 0x40
 800325c:	4b29      	ldr	r3, [pc, #164]	; (8003304 <_Z18SystemClock_Configv+0xdc>)
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003264:	60bb      	str	r3, [r7, #8]
 8003266:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003268:	2300      	movs	r3, #0
 800326a:	607b      	str	r3, [r7, #4]
 800326c:	4b26      	ldr	r3, [pc, #152]	; (8003308 <_Z18SystemClock_Configv+0xe0>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a25      	ldr	r2, [pc, #148]	; (8003308 <_Z18SystemClock_Configv+0xe0>)
 8003272:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	4b23      	ldr	r3, [pc, #140]	; (8003308 <_Z18SystemClock_Configv+0xe0>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003280:	607b      	str	r3, [r7, #4]
 8003282:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003284:	2301      	movs	r3, #1
 8003286:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800328c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800328e:	2302      	movs	r3, #2
 8003290:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003292:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003296:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8003298:	230c      	movs	r3, #12
 800329a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 800329c:	2360      	movs	r3, #96	; 0x60
 800329e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032a0:	2302      	movs	r3, #2
 80032a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80032a4:	2304      	movs	r3, #4
 80032a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032a8:	f107 0320 	add.w	r3, r7, #32
 80032ac:	4618      	mov	r0, r3
 80032ae:	f005 fe11 	bl	8008ed4 <HAL_RCC_OscConfig>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bf14      	ite	ne
 80032b8:	2301      	movne	r3, #1
 80032ba:	2300      	moveq	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 80032c2:	f000 faed 	bl	80038a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032c6:	230f      	movs	r3, #15
 80032c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032ca:	2302      	movs	r3, #2
 80032cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032d8:	2300      	movs	r3, #0
 80032da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80032dc:	f107 030c 	add.w	r3, r7, #12
 80032e0:	2103      	movs	r1, #3
 80032e2:	4618      	mov	r0, r3
 80032e4:	f006 f86e 	bl	80093c4 <HAL_RCC_ClockConfig>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	bf14      	ite	ne
 80032ee:	2301      	movne	r3, #1
 80032f0:	2300      	moveq	r3, #0
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 80032f8:	f000 fad2 	bl	80038a0 <Error_Handler>
  }
}
 80032fc:	bf00      	nop
 80032fe:	3750      	adds	r7, #80	; 0x50
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40023800 	.word	0x40023800
 8003308:	40007000 	.word	0x40007000

0800330c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003310:	4b15      	ldr	r3, [pc, #84]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 8003312:	4a16      	ldr	r2, [pc, #88]	; (800336c <_ZL12MX_I2C1_Initv+0x60>)
 8003314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003316:	4b14      	ldr	r3, [pc, #80]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 8003318:	4a15      	ldr	r2, [pc, #84]	; (8003370 <_ZL12MX_I2C1_Initv+0x64>)
 800331a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800331c:	4b12      	ldr	r3, [pc, #72]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003322:	4b11      	ldr	r3, [pc, #68]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 8003324:	2200      	movs	r2, #0
 8003326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003328:	4b0f      	ldr	r3, [pc, #60]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 800332a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800332e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003330:	4b0d      	ldr	r3, [pc, #52]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 8003332:	2200      	movs	r2, #0
 8003334:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003336:	4b0c      	ldr	r3, [pc, #48]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 8003338:	2200      	movs	r2, #0
 800333a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800333c:	4b0a      	ldr	r3, [pc, #40]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 800333e:	2200      	movs	r2, #0
 8003340:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003342:	4b09      	ldr	r3, [pc, #36]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 8003344:	2200      	movs	r2, #0
 8003346:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003348:	4807      	ldr	r0, [pc, #28]	; (8003368 <_ZL12MX_I2C1_Initv+0x5c>)
 800334a:	f003 fbcf 	bl	8006aec <HAL_I2C_Init>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf14      	ite	ne
 8003354:	2301      	movne	r3, #1
 8003356:	2300      	moveq	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800335e:	f000 fa9f 	bl	80038a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003362:	bf00      	nop
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20000204 	.word	0x20000204
 800336c:	40005400 	.word	0x40005400
 8003370:	000186a0 	.word	0x000186a0

08003374 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800337a:	f107 0308 	add.w	r3, r7, #8
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	605a      	str	r2, [r3, #4]
 8003384:	609a      	str	r2, [r3, #8]
 8003386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003388:	463b      	mov	r3, r7
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003390:	4b26      	ldr	r3, [pc, #152]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 8003392:	4a27      	ldr	r2, [pc, #156]	; (8003430 <_ZL12MX_TIM1_Initv+0xbc>)
 8003394:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8003396:	4b25      	ldr	r3, [pc, #148]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 8003398:	2263      	movs	r2, #99	; 0x63
 800339a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800339c:	4b23      	ldr	r3, [pc, #140]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 800339e:	2200      	movs	r2, #0
 80033a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80033a2:	4b22      	ldr	r3, [pc, #136]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 80033a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033aa:	4b20      	ldr	r3, [pc, #128]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80033b0:	4b1e      	ldr	r3, [pc, #120]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033b6:	4b1d      	ldr	r3, [pc, #116]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80033bc:	481b      	ldr	r0, [pc, #108]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 80033be:	f006 f9e1 	bl	8009784 <HAL_TIM_Base_Init>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	bf14      	ite	ne
 80033c8:	2301      	movne	r3, #1
 80033ca:	2300      	moveq	r3, #0
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <_ZL12MX_TIM1_Initv+0x62>
  {
    Error_Handler();
 80033d2:	f000 fa65 	bl	80038a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80033dc:	f107 0308 	add.w	r3, r7, #8
 80033e0:	4619      	mov	r1, r3
 80033e2:	4812      	ldr	r0, [pc, #72]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 80033e4:	f006 fe7e 	bl	800a0e4 <HAL_TIM_ConfigClockSource>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	bf14      	ite	ne
 80033ee:	2301      	movne	r3, #1
 80033f0:	2300      	moveq	r3, #0
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <_ZL12MX_TIM1_Initv+0x88>
  {
    Error_Handler();
 80033f8:	f000 fa52 	bl	80038a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033fc:	2300      	movs	r3, #0
 80033fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003400:	2300      	movs	r3, #0
 8003402:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003404:	463b      	mov	r3, r7
 8003406:	4619      	mov	r1, r3
 8003408:	4808      	ldr	r0, [pc, #32]	; (800342c <_ZL12MX_TIM1_Initv+0xb8>)
 800340a:	f007 fa27 	bl	800a85c <HAL_TIMEx_MasterConfigSynchronization>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf14      	ite	ne
 8003414:	2301      	movne	r3, #1
 8003416:	2300      	moveq	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <_ZL12MX_TIM1_Initv+0xae>
  {
    Error_Handler();
 800341e:	f000 fa3f 	bl	80038a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003422:	bf00      	nop
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000258 	.word	0x20000258
 8003430:	40010000 	.word	0x40010000

08003434 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08c      	sub	sp, #48	; 0x30
 8003438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800343a:	f107 030c 	add.w	r3, r7, #12
 800343e:	2224      	movs	r2, #36	; 0x24
 8003440:	2100      	movs	r1, #0
 8003442:	4618      	mov	r0, r3
 8003444:	f009 fb7c 	bl	800cb40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003448:	1d3b      	adds	r3, r7, #4
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003450:	4b26      	ldr	r3, [pc, #152]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 8003452:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003456:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003458:	4b24      	ldr	r3, [pc, #144]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 800345a:	2200      	movs	r2, #0
 800345c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800345e:	4b23      	ldr	r3, [pc, #140]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 8003460:	2200      	movs	r2, #0
 8003462:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003464:	4b21      	ldr	r3, [pc, #132]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 8003466:	f04f 32ff 	mov.w	r2, #4294967295
 800346a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800346c:	4b1f      	ldr	r3, [pc, #124]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 800346e:	2200      	movs	r2, #0
 8003470:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003472:	4b1e      	ldr	r3, [pc, #120]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 8003474:	2200      	movs	r2, #0
 8003476:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003478:	2301      	movs	r3, #1
 800347a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800347c:	2300      	movs	r3, #0
 800347e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003480:	2301      	movs	r3, #1
 8003482:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003484:	2300      	movs	r3, #0
 8003486:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003488:	2300      	movs	r3, #0
 800348a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800348c:	2300      	movs	r3, #0
 800348e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003490:	2301      	movs	r3, #1
 8003492:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003494:	2300      	movs	r3, #0
 8003496:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003498:	2300      	movs	r3, #0
 800349a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800349c:	f107 030c 	add.w	r3, r7, #12
 80034a0:	4619      	mov	r1, r3
 80034a2:	4812      	ldr	r0, [pc, #72]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 80034a4:	f006 fb20 	bl	8009ae8 <HAL_TIM_Encoder_Init>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	bf14      	ite	ne
 80034ae:	2301      	movne	r3, #1
 80034b0:	2300      	moveq	r3, #0
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <_ZL12MX_TIM2_Initv+0x88>
  {
    Error_Handler();
 80034b8:	f000 f9f2 	bl	80038a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034bc:	2300      	movs	r3, #0
 80034be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034c0:	2300      	movs	r3, #0
 80034c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034c4:	1d3b      	adds	r3, r7, #4
 80034c6:	4619      	mov	r1, r3
 80034c8:	4808      	ldr	r0, [pc, #32]	; (80034ec <_ZL12MX_TIM2_Initv+0xb8>)
 80034ca:	f007 f9c7 	bl	800a85c <HAL_TIMEx_MasterConfigSynchronization>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	bf14      	ite	ne
 80034d4:	2301      	movne	r3, #1
 80034d6:	2300      	moveq	r3, #0
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <_ZL12MX_TIM2_Initv+0xae>
  {
    Error_Handler();
 80034de:	f000 f9df 	bl	80038a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80034e2:	bf00      	nop
 80034e4:	3730      	adds	r7, #48	; 0x30
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	200002a0 	.word	0x200002a0

080034f0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b08a      	sub	sp, #40	; 0x28
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034f6:	f107 0320 	add.w	r3, r7, #32
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003500:	1d3b      	adds	r3, r7, #4
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	605a      	str	r2, [r3, #4]
 8003508:	609a      	str	r2, [r3, #8]
 800350a:	60da      	str	r2, [r3, #12]
 800350c:	611a      	str	r2, [r3, #16]
 800350e:	615a      	str	r2, [r3, #20]
 8003510:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003512:	4b41      	ldr	r3, [pc, #260]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 8003514:	4a41      	ldr	r2, [pc, #260]	; (800361c <_ZL12MX_TIM3_Initv+0x12c>)
 8003516:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003518:	4b3f      	ldr	r3, [pc, #252]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 800351a:	2200      	movs	r2, #0
 800351c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800351e:	4b3e      	ldr	r3, [pc, #248]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 8003520:	2200      	movs	r2, #0
 8003522:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8003524:	4b3c      	ldr	r3, [pc, #240]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 8003526:	f242 720f 	movw	r2, #9999	; 0x270f
 800352a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800352c:	4b3a      	ldr	r3, [pc, #232]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 800352e:	2200      	movs	r2, #0
 8003530:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003532:	4b39      	ldr	r3, [pc, #228]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 8003534:	2200      	movs	r2, #0
 8003536:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003538:	4837      	ldr	r0, [pc, #220]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 800353a:	f006 f9d5 	bl	80098e8 <HAL_TIM_PWM_Init>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf14      	ite	ne
 8003544:	2301      	movne	r3, #1
 8003546:	2300      	moveq	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 800354e:	f000 f9a7 	bl	80038a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003552:	2300      	movs	r3, #0
 8003554:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003556:	2300      	movs	r3, #0
 8003558:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800355a:	f107 0320 	add.w	r3, r7, #32
 800355e:	4619      	mov	r1, r3
 8003560:	482d      	ldr	r0, [pc, #180]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 8003562:	f007 f97b 	bl	800a85c <HAL_TIMEx_MasterConfigSynchronization>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	bf14      	ite	ne
 800356c:	2301      	movne	r3, #1
 800356e:	2300      	moveq	r3, #0
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <_ZL12MX_TIM3_Initv+0x8a>
  {
    Error_Handler();
 8003576:	f000 f993 	bl	80038a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800357a:	2360      	movs	r3, #96	; 0x60
 800357c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800357e:	2300      	movs	r3, #0
 8003580:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003582:	2300      	movs	r3, #0
 8003584:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800358a:	1d3b      	adds	r3, r7, #4
 800358c:	2200      	movs	r2, #0
 800358e:	4619      	mov	r1, r3
 8003590:	4821      	ldr	r0, [pc, #132]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 8003592:	f006 fce5 	bl	8009f60 <HAL_TIM_PWM_ConfigChannel>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	bf14      	ite	ne
 800359c:	2301      	movne	r3, #1
 800359e:	2300      	moveq	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <_ZL12MX_TIM3_Initv+0xba>
  {
    Error_Handler();
 80035a6:	f000 f97b 	bl	80038a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80035aa:	1d3b      	adds	r3, r7, #4
 80035ac:	2204      	movs	r2, #4
 80035ae:	4619      	mov	r1, r3
 80035b0:	4819      	ldr	r0, [pc, #100]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 80035b2:	f006 fcd5 	bl	8009f60 <HAL_TIM_PWM_ConfigChannel>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	bf14      	ite	ne
 80035bc:	2301      	movne	r3, #1
 80035be:	2300      	moveq	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <_ZL12MX_TIM3_Initv+0xda>
  {
    Error_Handler();
 80035c6:	f000 f96b 	bl	80038a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	2208      	movs	r2, #8
 80035ce:	4619      	mov	r1, r3
 80035d0:	4811      	ldr	r0, [pc, #68]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 80035d2:	f006 fcc5 	bl	8009f60 <HAL_TIM_PWM_ConfigChannel>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	bf14      	ite	ne
 80035dc:	2301      	movne	r3, #1
 80035de:	2300      	moveq	r3, #0
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <_ZL12MX_TIM3_Initv+0xfa>
  {
    Error_Handler();
 80035e6:	f000 f95b 	bl	80038a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80035ea:	1d3b      	adds	r3, r7, #4
 80035ec:	220c      	movs	r2, #12
 80035ee:	4619      	mov	r1, r3
 80035f0:	4809      	ldr	r0, [pc, #36]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 80035f2:	f006 fcb5 	bl	8009f60 <HAL_TIM_PWM_ConfigChannel>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bf14      	ite	ne
 80035fc:	2301      	movne	r3, #1
 80035fe:	2300      	moveq	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <_ZL12MX_TIM3_Initv+0x11a>
  {
    Error_Handler();
 8003606:	f000 f94b 	bl	80038a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800360a:	4803      	ldr	r0, [pc, #12]	; (8003618 <_ZL12MX_TIM3_Initv+0x128>)
 800360c:	f001 ff60 	bl	80054d0 <HAL_TIM_MspPostInit>

}
 8003610:	bf00      	nop
 8003612:	3728      	adds	r7, #40	; 0x28
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	200002e8 	.word	0x200002e8
 800361c:	40000400 	.word	0x40000400

08003620 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08c      	sub	sp, #48	; 0x30
 8003624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003626:	f107 030c 	add.w	r3, r7, #12
 800362a:	2224      	movs	r2, #36	; 0x24
 800362c:	2100      	movs	r1, #0
 800362e:	4618      	mov	r0, r3
 8003630:	f009 fa86 	bl	800cb40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003634:	1d3b      	adds	r3, r7, #4
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800363c:	4b25      	ldr	r3, [pc, #148]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 800363e:	4a26      	ldr	r2, [pc, #152]	; (80036d8 <_ZL12MX_TIM4_Initv+0xb8>)
 8003640:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003642:	4b24      	ldr	r3, [pc, #144]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 8003644:	2200      	movs	r2, #0
 8003646:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003648:	4b22      	ldr	r3, [pc, #136]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 800364a:	2200      	movs	r2, #0
 800364c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800364e:	4b21      	ldr	r3, [pc, #132]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 8003650:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003654:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003656:	4b1f      	ldr	r3, [pc, #124]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 8003658:	2200      	movs	r2, #0
 800365a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800365c:	4b1d      	ldr	r3, [pc, #116]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 800365e:	2200      	movs	r2, #0
 8003660:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003662:	2301      	movs	r3, #1
 8003664:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003666:	2300      	movs	r3, #0
 8003668:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800366a:	2301      	movs	r3, #1
 800366c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003676:	2300      	movs	r3, #0
 8003678:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800367a:	2301      	movs	r3, #1
 800367c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800367e:	2300      	movs	r3, #0
 8003680:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003682:	2300      	movs	r3, #0
 8003684:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003686:	f107 030c 	add.w	r3, r7, #12
 800368a:	4619      	mov	r1, r3
 800368c:	4811      	ldr	r0, [pc, #68]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 800368e:	f006 fa2b 	bl	8009ae8 <HAL_TIM_Encoder_Init>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	bf14      	ite	ne
 8003698:	2301      	movne	r3, #1
 800369a:	2300      	moveq	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <_ZL12MX_TIM4_Initv+0x86>
  {
    Error_Handler();
 80036a2:	f000 f8fd 	bl	80038a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80036ae:	1d3b      	adds	r3, r7, #4
 80036b0:	4619      	mov	r1, r3
 80036b2:	4808      	ldr	r0, [pc, #32]	; (80036d4 <_ZL12MX_TIM4_Initv+0xb4>)
 80036b4:	f007 f8d2 	bl	800a85c <HAL_TIMEx_MasterConfigSynchronization>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	bf14      	ite	ne
 80036be:	2301      	movne	r3, #1
 80036c0:	2300      	moveq	r3, #0
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <_ZL12MX_TIM4_Initv+0xac>
  {
    Error_Handler();
 80036c8:	f000 f8ea 	bl	80038a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80036cc:	bf00      	nop
 80036ce:	3730      	adds	r7, #48	; 0x30
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	20000330 	.word	0x20000330
 80036d8:	40000800 	.word	0x40000800

080036dc <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80036e0:	4b13      	ldr	r3, [pc, #76]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 80036e2:	4a14      	ldr	r2, [pc, #80]	; (8003734 <_ZL19MX_USART2_UART_Initv+0x58>)
 80036e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80036e6:	4b12      	ldr	r3, [pc, #72]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 80036e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80036ee:	4b10      	ldr	r3, [pc, #64]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80036f4:	4b0e      	ldr	r3, [pc, #56]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80036fa:	4b0d      	ldr	r3, [pc, #52]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003700:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003702:	220c      	movs	r2, #12
 8003704:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003706:	4b0a      	ldr	r3, [pc, #40]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003708:	2200      	movs	r2, #0
 800370a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800370c:	4b08      	ldr	r3, [pc, #32]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 800370e:	2200      	movs	r2, #0
 8003710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003712:	4807      	ldr	r0, [pc, #28]	; (8003730 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003714:	f007 f924 	bl	800a960 <HAL_UART_Init>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	bf14      	ite	ne
 800371e:	2301      	movne	r3, #1
 8003720:	2300      	moveq	r3, #0
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b00      	cmp	r3, #0
 8003726:	d001      	beq.n	800372c <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8003728:	f000 f8ba 	bl	80038a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800372c:	bf00      	nop
 800372e:	bd80      	pop	{r7, pc}
 8003730:	20000378 	.word	0x20000378
 8003734:	40004400 	.word	0x40004400

08003738 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800373e:	2300      	movs	r3, #0
 8003740:	607b      	str	r3, [r7, #4]
 8003742:	4b10      	ldr	r3, [pc, #64]	; (8003784 <_ZL11MX_DMA_Initv+0x4c>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003746:	4a0f      	ldr	r2, [pc, #60]	; (8003784 <_ZL11MX_DMA_Initv+0x4c>)
 8003748:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800374c:	6313      	str	r3, [r2, #48]	; 0x30
 800374e:	4b0d      	ldr	r3, [pc, #52]	; (8003784 <_ZL11MX_DMA_Initv+0x4c>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003756:	607b      	str	r3, [r7, #4]
 8003758:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800375a:	2200      	movs	r2, #0
 800375c:	2100      	movs	r1, #0
 800375e:	2010      	movs	r0, #16
 8003760:	f002 fb15 	bl	8005d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003764:	2010      	movs	r0, #16
 8003766:	f002 fb2e 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800376a:	2200      	movs	r2, #0
 800376c:	2100      	movs	r1, #0
 800376e:	2011      	movs	r0, #17
 8003770:	f002 fb0d 	bl	8005d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003774:	2011      	movs	r0, #17
 8003776:	f002 fb26 	bl	8005dc6 <HAL_NVIC_EnableIRQ>

}
 800377a:	bf00      	nop
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	40023800 	.word	0x40023800

08003788 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08a      	sub	sp, #40	; 0x28
 800378c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800378e:	f107 0314 	add.w	r3, r7, #20
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	605a      	str	r2, [r3, #4]
 8003798:	609a      	str	r2, [r3, #8]
 800379a:	60da      	str	r2, [r3, #12]
 800379c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
 80037a2:	4b3b      	ldr	r3, [pc, #236]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	4a3a      	ldr	r2, [pc, #232]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037a8:	f043 0304 	orr.w	r3, r3, #4
 80037ac:	6313      	str	r3, [r2, #48]	; 0x30
 80037ae:	4b38      	ldr	r3, [pc, #224]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f003 0304 	and.w	r3, r3, #4
 80037b6:	613b      	str	r3, [r7, #16]
 80037b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	4b34      	ldr	r3, [pc, #208]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	4a33      	ldr	r2, [pc, #204]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037c8:	6313      	str	r3, [r2, #48]	; 0x30
 80037ca:	4b31      	ldr	r3, [pc, #196]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d6:	2300      	movs	r3, #0
 80037d8:	60bb      	str	r3, [r7, #8]
 80037da:	4b2d      	ldr	r3, [pc, #180]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037de:	4a2c      	ldr	r2, [pc, #176]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	6313      	str	r3, [r2, #48]	; 0x30
 80037e6:	4b2a      	ldr	r3, [pc, #168]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	60bb      	str	r3, [r7, #8]
 80037f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f2:	2300      	movs	r3, #0
 80037f4:	607b      	str	r3, [r7, #4]
 80037f6:	4b26      	ldr	r3, [pc, #152]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fa:	4a25      	ldr	r2, [pc, #148]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 80037fc:	f043 0302 	orr.w	r3, r3, #2
 8003800:	6313      	str	r3, [r2, #48]	; 0x30
 8003802:	4b23      	ldr	r3, [pc, #140]	; (8003890 <_ZL12MX_GPIO_Initv+0x108>)
 8003804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	607b      	str	r3, [r7, #4]
 800380c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800380e:	2200      	movs	r2, #0
 8003810:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003814:	481f      	ldr	r0, [pc, #124]	; (8003894 <_ZL12MX_GPIO_Initv+0x10c>)
 8003816:	f003 f94f 	bl	8006ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800381a:	2200      	movs	r2, #0
 800381c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003820:	481d      	ldr	r0, [pc, #116]	; (8003898 <_ZL12MX_GPIO_Initv+0x110>)
 8003822:	f003 f949 	bl	8006ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8003826:	2200      	movs	r2, #0
 8003828:	2130      	movs	r1, #48	; 0x30
 800382a:	481c      	ldr	r0, [pc, #112]	; (800389c <_ZL12MX_GPIO_Initv+0x114>)
 800382c:	f003 f944 	bl	8006ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003830:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003836:	2301      	movs	r3, #1
 8003838:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383a:	2300      	movs	r3, #0
 800383c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800383e:	2300      	movs	r3, #0
 8003840:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003842:	f107 0314 	add.w	r3, r7, #20
 8003846:	4619      	mov	r1, r3
 8003848:	4812      	ldr	r0, [pc, #72]	; (8003894 <_ZL12MX_GPIO_Initv+0x10c>)
 800384a:	f002 fecd 	bl	80065e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800384e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003854:	2301      	movs	r3, #1
 8003856:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003858:	2300      	movs	r3, #0
 800385a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800385c:	2300      	movs	r3, #0
 800385e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003860:	f107 0314 	add.w	r3, r7, #20
 8003864:	4619      	mov	r1, r3
 8003866:	480c      	ldr	r0, [pc, #48]	; (8003898 <_ZL12MX_GPIO_Initv+0x110>)
 8003868:	f002 febe 	bl	80065e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800386c:	2330      	movs	r3, #48	; 0x30
 800386e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003870:	2301      	movs	r3, #1
 8003872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003874:	2300      	movs	r3, #0
 8003876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003878:	2300      	movs	r3, #0
 800387a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800387c:	f107 0314 	add.w	r3, r7, #20
 8003880:	4619      	mov	r1, r3
 8003882:	4806      	ldr	r0, [pc, #24]	; (800389c <_ZL12MX_GPIO_Initv+0x114>)
 8003884:	f002 feb0 	bl	80065e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003888:	bf00      	nop
 800388a:	3728      	adds	r7, #40	; 0x28
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40023800 	.word	0x40023800
 8003894:	40020800 	.word	0x40020800
 8003898:	40020000 	.word	0x40020000
 800389c:	40020400 	.word	0x40020400

080038a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038a4:	b672      	cpsid	i
}
 80038a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80038a8:	e7fe      	b.n	80038a8 <Error_Handler+0x8>

080038aa <_ZNSaIfEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b082      	sub	sp, #8
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f95f 	bl	8003b76 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4618      	mov	r0, r3
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <_ZNSaIfED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b082      	sub	sp, #8
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 f95e 	bl	8003b8c <_ZN9__gnu_cxx13new_allocatorIfED1Ev>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <_ZNSt6vectorIfSaIfEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 80038da:	b5b0      	push	{r4, r5, r7, lr}
 80038dc:	b082      	sub	sp, #8
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681c      	ldr	r4, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 f995 	bl	8003c1c <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80038f2:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80038f4:	461a      	mov	r2, r3
 80038f6:	4629      	mov	r1, r5
 80038f8:	4620      	mov	r0, r4
 80038fa:	f000 f99a 	bl	8003c32 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4618      	mov	r0, r3
 8003902:	f000 f805 	bl	8003910 <_ZNSt12_Vector_baseIfSaIfEED1Ev>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4618      	mov	r0, r3
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bdb0      	pop	{r4, r5, r7, pc}

08003910 <_ZNSt12_Vector_baseIfSaIfEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8003928:	461a      	mov	r2, r3
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f99d 	bl	8003c6a <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      }
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4618      	mov	r0, r3
 8003934:	f7fe f910 	bl	8001b58 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <_ZNSt6vectorIfSaIfEEC1ERKS1_>:
      vector(const vector& __x)
 8003942:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003944:	b085      	sub	sp, #20
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 800394c:	687c      	ldr	r4, [r7, #4]
 800394e:	6838      	ldr	r0, [r7, #0]
 8003950:	f000 f99e 	bl	8003c90 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8003954:	4605      	mov	r5, r0
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f000 f9b7 	bl	8003ccc <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800395e:	4602      	mov	r2, r0
 8003960:	f107 030c 	add.w	r3, r7, #12
 8003964:	4611      	mov	r1, r2
 8003966:	4618      	mov	r0, r3
 8003968:	f000 f9a2 	bl	8003cb0 <_ZN9__gnu_cxx14__alloc_traitsISaIfEfE17_S_select_on_copyERKS1_>
 800396c:	f107 030c 	add.w	r3, r7, #12
 8003970:	461a      	mov	r2, r3
 8003972:	4629      	mov	r1, r5
 8003974:	4620      	mov	r0, r4
 8003976:	f000 f93d 	bl	8003bf4 <_ZNSt12_Vector_baseIfSaIfEEC1EjRKS0_>
 800397a:	f107 030c 	add.w	r3, r7, #12
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff ff9f 	bl	80038c2 <_ZNSaIfED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8003984:	6838      	ldr	r0, [r7, #0]
 8003986:	f000 f9ac 	bl	8003ce2 <_ZNKSt6vectorIfSaIfEE5beginEv>
 800398a:	4605      	mov	r5, r0
 800398c:	6838      	ldr	r0, [r7, #0]
 800398e:	f000 f9b8 	bl	8003d02 <_ZNKSt6vectorIfSaIfEE3endEv>
 8003992:	4606      	mov	r6, r0
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 f93e 	bl	8003c1c <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80039a0:	4603      	mov	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 80039a2:	4622      	mov	r2, r4
 80039a4:	4631      	mov	r1, r6
 80039a6:	4628      	mov	r0, r5
 80039a8:	f000 f9bc 	bl	8003d24 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPffET0_T_SA_S9_RSaIT1_E>
 80039ac:	4602      	mov	r2, r0
	this->_M_impl._M_finish =
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	605a      	str	r2, [r3, #4]
      }
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4618      	mov	r0, r3
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039bc <_ZNSt6vectorIfSaIfEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4413      	add	r3, r2
      }
 80039d0:	4618      	mov	r0, r3
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <_ZNSt6vectorIfSaIfEEC1ESt16initializer_listIfERKS0_>:
      vector(initializer_list<value_type> __l,
 80039dc:	b5b0      	push	{r4, r5, r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	1d38      	adds	r0, r7, #4
 80039e6:	e880 0006 	stmia.w	r0, {r1, r2}
 80039ea:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6839      	ldr	r1, [r7, #0]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 f9a8 	bl	8003d46 <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>
	_M_range_initialize(__l.begin(), __l.end(),
 80039f6:	1d3b      	adds	r3, r7, #4
 80039f8:	4618      	mov	r0, r3
 80039fa:	f000 f9b3 	bl	8003d64 <_ZNKSt16initializer_listIfE5beginEv>
 80039fe:	4604      	mov	r4, r0
 8003a00:	1d3b      	adds	r3, r7, #4
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 f9ba 	bl	8003d7c <_ZNKSt16initializer_listIfE3endEv>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	462b      	mov	r3, r5
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f000 f9c6 	bl	8003da0 <_ZNSt6vectorIfSaIfEE19_M_range_initializeIPKfEEvT_S5_St20forward_iterator_tag>
      }
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4618      	mov	r0, r3
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bdb0      	pop	{r4, r5, r7, pc}

08003a1e <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8003a1e:	b5b0      	push	{r4, r5, r7, lr}
 8003a20:	b082      	sub	sp, #8
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	ed87 0a01 	vstr	s0, [r7, #4]
 8003a28:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7fc fd94 	bl	8000558 <__aeabi_f2d>
 8003a30:	4604      	mov	r4, r0
 8003a32:	460d      	mov	r5, r1
 8003a34:	6838      	ldr	r0, [r7, #0]
 8003a36:	f7fc fd7d 	bl	8000534 <__aeabi_i2d>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	ec43 2b11 	vmov	d1, r2, r3
 8003a42:	ec45 4b10 	vmov	d0, r4, r5
 8003a46:	f008 f8f7 	bl	800bc38 <pow>
 8003a4a:	eeb0 7a40 	vmov.f32	s14, s0
 8003a4e:	eef0 7a60 	vmov.f32	s15, s1
    }
 8003a52:	eeb0 0a47 	vmov.f32	s0, s14
 8003a56:	eef0 0a67 	vmov.f32	s1, s15
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bdb0      	pop	{r4, r5, r7, pc}

08003a60 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %deque with no elements.
       */
#if __cplusplus >= 201103L
      deque() = default;
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f000 f9dd 	bl	8003e2a <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EEC1Ev>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4618      	mov	r0, r3
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEEC1IS4_vEEv>:
      queue(const _Sequence& __c = _Sequence())
      : c(__c) { }
#else
      template<typename _Seq = _Sequence, typename _Requires = typename
	       enable_if<is_default_constructible<_Seq>::value>::type>
	queue()
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b082      	sub	sp, #8
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
	: c() { }
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4618      	mov	r0, r3
 8003a86:	2328      	movs	r3, #40	; 0x28
 8003a88:	461a      	mov	r2, r3
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	f009 f858 	bl	800cb40 <memset>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7ff ffe4 	bl	8003a60 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EEC1Ev>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b08a      	sub	sp, #40	; 0x28
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8003aaa:	f107 0308 	add.w	r3, r7, #8
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 f9ed 	bl	8003e90 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE5beginEv>
 8003ab6:	f107 0318 	add.w	r3, r7, #24
 8003aba:	6879      	ldr	r1, [r7, #4]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 f9f6 	bl	8003eae <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE3endEv>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 fa01 	bl	8003ecc <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE19_M_get_Tp_allocatorEv>
 8003aca:	4603      	mov	r3, r0
 8003acc:	f107 0218 	add.w	r2, r7, #24
 8003ad0:	f107 0108 	add.w	r1, r7, #8
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fa20 	bl	8003f1a <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_destroy_dataESt15_Deque_iteratorIS1_RS1_PS1_ES7_RKS2_>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 f9b5 	bl	8003e4c <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EED1Ev>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3728      	adds	r7, #40	; 0x28
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE4pushEOS1_>:
      push(const value_type& __x)
      { c.push_back(__x); }

#if __cplusplus >= 201103L
      void
      push(value_type&& __x)
 8003aec:	b590      	push	{r4, r7, lr}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
      { c.push_back(std::move(__x)); }
 8003af6:	687c      	ldr	r4, [r7, #4]
 8003af8:	6838      	ldr	r0, [r7, #0]
 8003afa:	f000 fa1b 	bl	8003f34 <_ZSt4moveIRN12ActionsQueue16RobotInstructionEEONSt16remove_referenceIT_E4typeEOS4_>
 8003afe:	4603      	mov	r3, r0
 8003b00:	4619      	mov	r1, r3
 8003b02:	4620      	mov	r0, r4
 8003b04:	f000 fa21 	bl	8003f4a <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE9push_backEOS1_>
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd90      	pop	{r4, r7, pc}

08003b10 <_ZNKSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE4sizeEv>:
      size() const
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
      { return c.size(); }
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 fa26 	bl	8003f6c <_ZNKSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE4sizeEv>
 8003b20:	4603      	mov	r3, r0
 8003b22:	4618      	mov	r0, r3
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <_ZNKSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE5emptyEv>:
      empty() const
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b082      	sub	sp, #8
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
      { return c.empty(); }
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fa2b 	bl	8003f90 <_ZNKSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE5emptyEv>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE3popEv>:
       *  Note that no data is returned, and if the first element's
       *  data is needed, it should be retrieved before pop() is
       *  called.
       */
      void
      pop()
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	c.pop_front();
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 fa30 	bl	8003fb4 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE9pop_frontEv>
      }
 8003b54:	bf00      	nop
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <_ZNSt5queueIN12ActionsQueue16RobotInstructionESt5dequeIS1_SaIS1_EEE5frontEv>:
      front()
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
	return c.front();
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fa48 	bl	8003ffc <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE5frontEv>
 8003b6c:	4603      	mov	r3, r0
      }
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4618      	mov	r0, r3
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <_ZN9__gnu_cxx13new_allocatorIfED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4618      	mov	r0, r3
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
	...

08003ba4 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>:
	return (__len < size() || __len > max_size()) ? max_size() : __len;
      }

      // Called by constructors to check initial size.
      static size_type
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8003ba4:	b590      	push	{r4, r7, lr}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
      {
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8003bae:	f107 030c 	add.w	r3, r7, #12
 8003bb2:	6839      	ldr	r1, [r7, #0]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 f84a 	bl	8003c4e <_ZNSaIfEC1ERKS_>
 8003bba:	f107 030c 	add.w	r3, r7, #12
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 fa30 	bl	8004024 <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	bf8c      	ite	hi
 8003bcc:	2301      	movhi	r3, #1
 8003bce:	2300      	movls	r3, #0
 8003bd0:	b2dc      	uxtb	r4, r3
 8003bd2:	f107 030c 	add.w	r3, r7, #12
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff fe73 	bl	80038c2 <_ZNSaIfED1Ev>
 8003bdc:	2c00      	cmp	r4, #0
 8003bde:	d002      	beq.n	8003be6 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 8003be0:	4803      	ldr	r0, [pc, #12]	; (8003bf0 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x4c>)
 8003be2:	f008 f81b 	bl	800bc1c <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
 8003be6:	687b      	ldr	r3, [r7, #4]
      }
 8003be8:	4618      	mov	r0, r3
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd90      	pop	{r4, r7, pc}
 8003bf0:	0800f558 	.word	0x0800f558

08003bf4 <_ZNSt12_Vector_baseIfSaIfEEC1EjRKS0_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 fa27 	bl	8004058 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>
      { _M_create_storage(__n); }
 8003c0a:	68b9      	ldr	r1, [r7, #8]
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f000 fa35 	bl	800407c <_ZNSt12_Vector_baseIfSaIfEE17_M_create_storageEj>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4618      	mov	r0, r3
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr

08003c32 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8003c32:	b580      	push	{r7, lr}
 8003c34:	b084      	sub	sp, #16
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	60f8      	str	r0, [r7, #12]
 8003c3a:	60b9      	str	r1, [r7, #8]
 8003c3c:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8003c3e:	68b9      	ldr	r1, [r7, #8]
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 fa36 	bl	80040b2 <_ZSt8_DestroyIPfEvT_S1_>
    }
 8003c46:	bf00      	nop
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <_ZNSaIfEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b082      	sub	sp, #8
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
 8003c56:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8003c58:	6839      	ldr	r1, [r7, #0]
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 fa36 	bl	80040cc <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4618      	mov	r0, r3
 8003c64:	3708      	adds	r7, #8
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>:
      _M_deallocate(pointer __p, size_t __n)
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	60f8      	str	r0, [r7, #12]
 8003c72:	60b9      	str	r1, [r7, #8]
 8003c74:	607a      	str	r2, [r7, #4]
	if (__p)
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d005      	beq.n	8003c88 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 fa2e 	bl	80040e4 <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>
      }
 8003c88:	bf00      	nop
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <_ZNKSt6vectorIfSaIfEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	109b      	asrs	r3, r3, #2
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <_ZN9__gnu_cxx14__alloc_traitsISaIfEfE17_S_select_on_copyERKS1_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6839      	ldr	r1, [r7, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 fa1f 	bl	8004102 <_ZNSt16allocator_traitsISaIfEE37select_on_container_copy_constructionERKS0_>
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <_ZNKSt6vectorIfSaIfEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b084      	sub	sp, #16
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	f107 030c 	add.w	r3, r7, #12
 8003cf0:	4611      	mov	r1, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f000 fa12 	bl	800411c <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <_ZNKSt6vectorIfSaIfEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b084      	sub	sp, #16
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	1d1a      	adds	r2, r3, #4
 8003d0e:	f107 030c 	add.w	r3, r7, #12
 8003d12:	4611      	mov	r1, r2
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 fa01 	bl	800411c <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPffET0_T_SA_S9_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
 8003d30:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	68b9      	ldr	r1, [r7, #8]
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fa00 	bl	800413c <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b082      	sub	sp, #8
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
 8003d4e:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6839      	ldr	r1, [r7, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 f97f 	bl	8004058 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <_ZNKSt16initializer_listIfE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4618      	mov	r0, r3
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <_ZNKSt16initializer_listIfE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8003d7c:	b590      	push	{r4, r7, lr}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f7ff ffed 	bl	8003d64 <_ZNKSt16initializer_listIfE5beginEv>
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f9e7 	bl	8004160 <_ZNKSt16initializer_listIfE4sizeEv>
 8003d92:	4603      	mov	r3, r0
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4423      	add	r3, r4
 8003d98:	4618      	mov	r0, r3
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd90      	pop	{r4, r7, pc}

08003da0 <_ZNSt6vectorIfSaIfEE19_M_range_initializeIPKfEEvT_S5_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 8003da0:	b590      	push	{r4, r7, lr}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
 8003dac:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	68b8      	ldr	r0, [r7, #8]
 8003db2:	f000 f9e1 	bl	8004178 <_ZSt8distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8003db6:	4603      	mov	r3, r0
 8003db8:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 8003dba:	68fc      	ldr	r4, [r7, #12]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7ff ff2c 	bl	8003c1c <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	6978      	ldr	r0, [r7, #20]
 8003dca:	f7ff feeb 	bl	8003ba4 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	f000 f9e4 	bl	80041a0 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	441a      	add	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff ff12 	bl	8003c1c <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003df8:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8003dfa:	4622      	mov	r2, r4
 8003dfc:	6879      	ldr	r1, [r7, #4]
 8003dfe:	68b8      	ldr	r0, [r7, #8]
 8003e00:	f000 f9e2 	bl	80041c8 <_ZSt22__uninitialized_copy_aIPKfPffET0_T_S4_S3_RSaIT1_E>
 8003e04:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	605a      	str	r2, [r3, #4]
	}
 8003e0a:	bf00      	nop
 8003e0c:	371c      	adds	r7, #28
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd90      	pop	{r4, r7, pc}

08003e12 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE11_Deque_implD1Ev>:
      struct _Deque_impl
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b082      	sub	sp, #8
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f9f5 	bl	800420a <_ZNSaIN12ActionsQueue16RobotInstructionEED1Ev>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4618      	mov	r0, r3
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EEC1Ev>:
      _Deque_base()
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b082      	sub	sp, #8
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 f9d8 	bl	80041ea <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f9f0 	bl	8004222 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_initialize_mapEj>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4618      	mov	r0, r3
 8003e46:	3708      	adds	r7, #8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d010      	beq.n	8003e7e <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8003e64:	3304      	adds	r3, #4
 8003e66:	461a      	mov	r2, r3
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fa3d 	bl	80042e8 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_destroy_nodesEPPS1_S5_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6819      	ldr	r1, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	461a      	mov	r2, r3
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 fa4f 	bl	800431c <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_deallocate_mapEPPS1_j>
    }
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7ff ffc6 	bl	8003e12 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE11_Deque_implD1Ev>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3708      	adds	r7, #8
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE5beginEv>:
      /**
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	3308      	adds	r3, #8
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 f81e 	bl	8003ee2 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EC1ERKS4_>
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE3endEv>:
       *  Returns a read/write iterator that points one past the last
       *  element in the %deque.  Iteration is done in ordinary
       *  element order.
       */
      iterator
      end() _GLIBCXX_NOEXCEPT
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b082      	sub	sp, #8
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
 8003eb6:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	3318      	adds	r3, #24
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f80f 	bl	8003ee2 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EC1ERKS4_>
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EC1ERKS4_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 8003ee2:	b480      	push	{r7}
 8003ee4:	b083      	sub	sp, #12
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
 8003eea:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	601a      	str	r2, [r3, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	605a      	str	r2, [r3, #4]
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	609a      	str	r2, [r3, #8]
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68da      	ldr	r2, [r3, #12]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	60da      	str	r2, [r3, #12]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr

08003f1a <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_destroy_dataESt15_Deque_iteratorIS1_RS1_PS1_ES7_RKS2_>:
	void
	_M_destroy_data(iterator __first, iterator __last, const _Alloc1&)
	{ _M_destroy_data_aux(__first, __last); }

      void
      _M_destroy_data(iterator __first, iterator __last,
 8003f1a:	b480      	push	{r7}
 8003f1c:	b08d      	sub	sp, #52	; 0x34
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	60f8      	str	r0, [r7, #12]
 8003f22:	60b9      	str	r1, [r7, #8]
 8003f24:	607a      	str	r2, [r7, #4]
 8003f26:	603b      	str	r3, [r7, #0]
		      const std::allocator<_Tp>&)
      {
	if (!__has_trivial_destructor(value_type))
	  _M_destroy_data_aux(__first, __last);
      }
 8003f28:	bf00      	nop
 8003f2a:	3734      	adds	r7, #52	; 0x34
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <_ZSt4moveIRN12ActionsQueue16RobotInstructionEEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE9push_backEOS1_>:
      push_back(value_type&& __x)
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b082      	sub	sp, #8
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
 8003f52:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 8003f54:	6838      	ldr	r0, [r7, #0]
 8003f56:	f7ff ffed 	bl	8003f34 <_ZSt4moveIRN12ActionsQueue16RobotInstructionEEONSt16remove_referenceIT_E4typeEOS4_>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 f9f8 	bl	8004354 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
 8003f64:	bf00      	nop
 8003f66:	3708      	adds	r7, #8
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <_ZNKSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish - this->_M_impl._M_start; }
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f103 0218 	add.w	r2, r3, #24
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	3308      	adds	r3, #8
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4610      	mov	r0, r2
 8003f82:	f000 fa12 	bl	80043aa <_ZStmiRKSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_ES6_>
 8003f86:	4603      	mov	r3, r0
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <_ZNKSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE5emptyEv>:
      empty() const _GLIBCXX_NOEXCEPT
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish == this->_M_impl._M_start; }
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f103 0218 	add.w	r2, r3, #24
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3308      	adds	r3, #8
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	f000 fa24 	bl	80043f2 <_ZSteqRKSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_ES6_>
 8003faa:	4603      	mov	r3, r0
 8003fac:	4618      	mov	r0, r3
 8003fae:	3708      	adds	r7, #8
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE9pop_frontEv>:
      pop_front() _GLIBCXX_NOEXCEPT
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
	if (this->_M_impl._M_start._M_cur
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689a      	ldr	r2, [r3, #8]
	    != this->_M_impl._M_start._M_last - 1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	3b08      	subs	r3, #8
	if (this->_M_impl._M_start._M_cur
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d011      	beq.n	8003fee <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE9pop_frontEv+0x3a>
	    _Alloc_traits::destroy(_M_get_Tp_allocator(),
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7ff ff7d 	bl	8003ecc <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE19_M_get_Tp_allocatorEv>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f000 fa1d 	bl	800441a <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE7destroyIS1_EEvRS2_PT_>
	    ++this->_M_impl._M_start._M_cur;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f103 0208 	add.w	r2, r3, #8
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	609a      	str	r2, [r3, #8]
      }
 8003fec:	e002      	b.n	8003ff4 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE9pop_frontEv+0x40>
	  _M_pop_front_aux();
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 fa20 	bl	8004434 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_pop_front_auxEv>
      }
 8003ff4:	bf00      	nop
 8003ff6:	3708      	adds	r7, #8
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE5frontEv>:
      front() _GLIBCXX_NOEXCEPT
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
	return *begin();
 8004004:	f107 0308 	add.w	r3, r7, #8
 8004008:	6879      	ldr	r1, [r7, #4]
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff ff40 	bl	8003e90 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE5beginEv>
 8004010:	f107 0308 	add.w	r3, r7, #8
 8004014:	4618      	mov	r0, r3
 8004016:	f000 fa35 	bl	8004484 <_ZNKSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EdeEv>
 800401a:	4603      	mov	r3, r0
      }
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>:

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 800402c:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8004030:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 fa32 	bl	800449c <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>
 8004038:	4603      	mov	r3, r0
 800403a:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 800403c:	f107 0208 	add.w	r2, r7, #8
 8004040:	f107 030c 	add.w	r3, r7, #12
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f000 fa34 	bl	80044b4 <_ZSt3minIjERKT_S2_S2_>
 800404c:	4603      	mov	r3, r0
 800404e:	681b      	ldr	r3, [r3, #0]
      }
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8004062:	6839      	ldr	r1, [r7, #0]
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f7ff fdf2 	bl	8003c4e <_ZNSaIfEC1ERKS_>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fa35 	bl	80044dc <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4618      	mov	r0, r3
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <_ZNSt12_Vector_baseIfSaIfEE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8004086:	6839      	ldr	r1, [r7, #0]
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 f889 	bl	80041a0 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 800408e:	4602      	mov	r2, r0
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	441a      	add	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	609a      	str	r2, [r3, #8]
      }
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <_ZSt8_DestroyIPfEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
 80040ba:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 80040bc:	6839      	ldr	r1, [r7, #0]
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 fa20 	bl	8004504 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>
    }
 80040c4:	bf00      	nop
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4618      	mov	r0, r3
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	68b9      	ldr	r1, [r7, #8]
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 fa10 	bl	800451a <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <_ZNSt16allocator_traitsISaIfEE37select_on_container_copy_constructionERKS0_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 8004102:	b580      	push	{r7, lr}
 8004104:	b082      	sub	sp, #8
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
 800410a:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 800410c:	6839      	ldr	r1, [r7, #0]
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7ff fd9d 	bl	8003c4e <_ZNSaIfEC1ERKS_>
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4618      	mov	r0, r3
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8004148:	2301      	movs	r3, #1
 800414a:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	68b9      	ldr	r1, [r7, #8]
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 f9f2 	bl	800453a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfEET0_T_SC_SB_>
 8004156:	4603      	mov	r3, r0
    }
 8004158:	4618      	mov	r0, r3
 800415a:	3718      	adds	r7, #24
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <_ZNKSt16initializer_listIfE4sizeEv>:
      size() const noexcept { return _M_len; }
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	4618      	mov	r0, r3
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <_ZSt8distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8004178:	b5b0      	push	{r4, r5, r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8004182:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8004184:	1d3b      	adds	r3, r7, #4
 8004186:	4618      	mov	r0, r3
 8004188:	f000 f9e7 	bl	800455a <_ZSt19__iterator_categoryIPKfENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 800418c:	462a      	mov	r2, r5
 800418e:	6839      	ldr	r1, [r7, #0]
 8004190:	4620      	mov	r0, r4
 8004192:	f000 f9ed 	bl	8004570 <_ZSt10__distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8004196:	4603      	mov	r3, r0
    }
 8004198:	4618      	mov	r0, r3
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bdb0      	pop	{r4, r5, r7, pc}

080041a0 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d006      	beq.n	80041be <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x1e>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6839      	ldr	r1, [r7, #0]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 f9eb 	bl	8004590 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>
 80041ba:	4603      	mov	r3, r0
 80041bc:	e000      	b.n	80041c0 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x20>
 80041be:	2300      	movs	r3, #0
      }
 80041c0:	4618      	mov	r0, r3
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <_ZSt22__uninitialized_copy_aIPKfPffET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	607a      	str	r2, [r7, #4]
 80041d4:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	68b9      	ldr	r1, [r7, #8]
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 f9e7 	bl	80045ae <_ZSt18uninitialized_copyIPKfPfET0_T_S4_S3_>
 80041e0:	4603      	mov	r3, r0
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b082      	sub	sp, #8
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f9ed 	bl	80045d2 <_ZNSaIN12ActionsQueue16RobotInstructionEEC1Ev>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f000 f9f5 	bl	80045ea <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_Deque_impl_dataC1Ev>
	{ }
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4618      	mov	r0, r3
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <_ZNSaIN12ActionsQueue16RobotInstructionEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 800420a:	b580      	push	{r7, lr}
 800420c:	b082      	sub	sp, #8
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 fa02 	bl	800461c <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEED1Ev>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4618      	mov	r0, r3
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 8004222:	b590      	push	{r4, r7, lr}
 8004224:	b089      	sub	sp, #36	; 0x24
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
 800422a:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 800422c:	2008      	movs	r0, #8
 800422e:	f7fd fc4c 	bl	8001aca <_ZSt16__deque_buf_sizej>
 8004232:	4602      	mov	r2, r0
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	fbb3 f3f2 	udiv	r3, r3, r2
 800423a:	3301      	adds	r3, #1
 800423c:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800423e:	2308      	movs	r3, #8
 8004240:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	3302      	adds	r3, #2
 8004246:	613b      	str	r3, [r7, #16]
 8004248:	f107 0210 	add.w	r2, r7, #16
 800424c:	f107 030c 	add.w	r3, r7, #12
 8004250:	4611      	mov	r1, r2
 8004252:	4618      	mov	r0, r3
 8004254:	f000 f9ed 	bl	8004632 <_ZSt3maxIjERKT_S2_S2_>
 8004258:	4603      	mov	r3, r0
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	4619      	mov	r1, r3
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f9f7 	bl	800465a <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_allocate_mapEj>
 800426c:	4602      	mov	r2, r0
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6859      	ldr	r1, [r3, #4]
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	1acb      	subs	r3, r1, r3
 800427e:	085b      	lsrs	r3, r3, #1
 8004280:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 8004282:	4413      	add	r3, r2
 8004284:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	4413      	add	r3, r2
 800428e:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	69b9      	ldr	r1, [r7, #24]
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 f9fd 	bl	8004694 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_create_nodesEPPS1_S5_>
      this->_M_impl._M_start._M_set_node(__nstart);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	3308      	adds	r3, #8
 800429e:	69b9      	ldr	r1, [r7, #24]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f000 fa11 	bl	80046c8 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f103 0218 	add.w	r2, r3, #24
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	3b04      	subs	r3, #4
 80042b0:	4619      	mov	r1, r3
 80042b2:	4610      	mov	r0, r2
 80042b4:	f000 fa08 	bl	80046c8 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68da      	ldr	r2, [r3, #12]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 80042c4:	2008      	movs	r0, #8
 80042c6:	f7fd fc00 	bl	8001aca <_ZSt16__deque_buf_sizej>
 80042ca:	4602      	mov	r2, r0
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80042d2:	fb01 f202 	mul.w	r2, r1, r2
 80042d6:	1a9b      	subs	r3, r3, r2
					+ __num_elements
 80042d8:	00db      	lsls	r3, r3, #3
 80042da:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	619a      	str	r2, [r3, #24]
    }
 80042e0:	bf00      	nop
 80042e2:	3724      	adds	r7, #36	; 0x24
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd90      	pop	{r4, r7, pc}

080042e8 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_destroy_nodesEPPS1_S5_>:
    _Deque_base<_Tp, _Alloc>::
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	617b      	str	r3, [r7, #20]
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d209      	bcs.n	8004314 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_destroy_nodesEPPS1_S5_+0x2c>
	_M_deallocate_node(*__n);
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4619      	mov	r1, r3
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f000 f9f7 	bl	80046fa <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE18_M_deallocate_nodeEPS1_>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	3304      	adds	r3, #4
 8004310:	617b      	str	r3, [r7, #20]
 8004312:	e7f1      	b.n	80042f8 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_destroy_nodesEPPS1_S5_+0x10>
    }
 8004314:	bf00      	nop
 8004316:	3718      	adds	r7, #24
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_deallocate_mapEPPS1_j>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8004328:	f107 0314 	add.w	r3, r7, #20
 800432c:	68f9      	ldr	r1, [r7, #12]
 800432e:	4618      	mov	r0, r3
 8004330:	f000 f9f6 	bl	8004720 <_ZNKSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE20_M_get_map_allocatorEv>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
 8004334:	f107 0314 	add.w	r3, r7, #20
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	68b9      	ldr	r1, [r7, #8]
 800433c:	4618      	mov	r0, r3
 800433e:	f000 fa0c 	bl	800475a <_ZNSt16allocator_traitsISaIPN12ActionsQueue16RobotInstructionEEE10deallocateERS3_PS2_j>
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8004342:	f107 0314 	add.w	r3, r7, #20
 8004346:	4618      	mov	r0, r3
 8004348:	f000 f9fb 	bl	8004742 <_ZNSaIPN12ActionsQueue16RobotInstructionEED1Ev>
      }
 800434c:	bf00      	nop
 800434e:	3718      	adds	r7, #24
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
#if __cplusplus > 201402L
      typename deque<_Tp, _Alloc>::reference
#else
      void
#endif
      deque<_Tp, _Alloc>::
 8004354:	b5b0      	push	{r4, r5, r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish._M_cur
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699a      	ldr	r2, [r3, #24]
	    != this->_M_impl._M_finish._M_last - 1)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	3b08      	subs	r3, #8
	if (this->_M_impl._M_finish._M_cur
 8004368:	429a      	cmp	r2, r3
 800436a:	d012      	beq.n	8004392 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x3e>
	  {
	    _Alloc_traits::construct(this->_M_impl,
 800436c:	687c      	ldr	r4, [r7, #4]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	699d      	ldr	r5, [r3, #24]
 8004372:	6838      	ldr	r0, [r7, #0]
 8004374:	f000 fa00 	bl	8004778 <_ZSt7forwardIN12ActionsQueue16RobotInstructionEEOT_RNSt16remove_referenceIS2_E4typeE>
 8004378:	4603      	mov	r3, r0
 800437a:	461a      	mov	r2, r3
 800437c:	4629      	mov	r1, r5
 800437e:	4620      	mov	r0, r4
 8004380:	f000 fa05 	bl	800478e <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
				     this->_M_impl._M_finish._M_cur,
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish._M_cur;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	f103 0208 	add.w	r2, r3, #8
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	619a      	str	r2, [r3, #24]
	else
	  _M_push_back_aux(std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 8004390:	e007      	b.n	80043a2 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x4e>
	  _M_push_back_aux(std::forward<_Args>(__args)...);
 8004392:	6838      	ldr	r0, [r7, #0]
 8004394:	f000 f9f0 	bl	8004778 <_ZSt7forwardIN12ActionsQueue16RobotInstructionEEOT_RNSt16remove_referenceIS2_E4typeE>
 8004398:	4603      	mov	r3, r0
 800439a:	4619      	mov	r1, r3
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 fa09 	bl	80047b4 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_>
      }
 80043a2:	bf00      	nop
 80043a4:	3708      	adds	r7, #8
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bdb0      	pop	{r4, r5, r7, pc}

080043aa <_ZStmiRKSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_ES6_>:
      operator-(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b082      	sub	sp, #8
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	6039      	str	r1, [r7, #0]
	return difference_type(_S_buffer_size())
 80043b4:	f000 fa42 	bl	800483c <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E14_S_buffer_sizeEv>
 80043b8:	4603      	mov	r3, r0
 80043ba:	4619      	mov	r1, r3
	  * (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68da      	ldr	r2, [r3, #12]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	109b      	asrs	r3, r3, #2
 80043c8:	3b01      	subs	r3, #1
 80043ca:	fb01 f303 	mul.w	r3, r1, r3
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6811      	ldr	r1, [r2, #0]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6852      	ldr	r2, [r2, #4]
 80043d6:	1a8a      	subs	r2, r1, r2
 80043d8:	10d2      	asrs	r2, r2, #3
 80043da:	4413      	add	r3, r2
	  + (__y._M_last - __y._M_cur);
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	6891      	ldr	r1, [r2, #8]
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	6812      	ldr	r2, [r2, #0]
 80043e4:	1a8a      	subs	r2, r1, r2
 80043e6:	10d2      	asrs	r2, r2, #3
 80043e8:	4413      	add	r3, r2
      }
 80043ea:	4618      	mov	r0, r3
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <_ZSteqRKSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_ES6_>:
      operator==(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
 80043fa:	6039      	str	r1, [r7, #0]
      { return __x._M_cur == __y._M_cur; }
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	429a      	cmp	r2, r3
 8004406:	bf0c      	ite	eq
 8004408:	2301      	moveq	r3, #1
 800440a:	2300      	movne	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	4618      	mov	r0, r3
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE7destroyIS1_EEvRS2_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 800441a:	b580      	push	{r7, lr}
 800441c:	b082      	sub	sp, #8
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
 8004422:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 8004424:	6839      	ldr	r1, [r7, #0]
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 fa10 	bl	800484c <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE7destroyIS2_EEvPT_>
	}
 800442c:	bf00      	nop
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4618      	mov	r0, r3
 8004440:	f7ff fd44 	bl	8003ecc <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE19_M_get_Tp_allocatorEv>
 8004444:	4602      	mov	r2, r0
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	4619      	mov	r1, r3
 800444c:	4610      	mov	r0, r2
 800444e:	f7ff ffe4 	bl	800441a <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE7destroyIS1_EEvRS2_PT_>
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	4619      	mov	r1, r3
 800445a:	4610      	mov	r0, r2
 800445c:	f000 f94d 	bl	80046fa <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE18_M_deallocate_nodeEPS1_>
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f103 0208 	add.w	r2, r3, #8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	3304      	adds	r3, #4
 800446c:	4619      	mov	r1, r3
 800446e:	4610      	mov	r0, r2
 8004470:	f000 f92a 	bl	80046c8 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	609a      	str	r2, [r3, #8]
    }
 800447c:	bf00      	nop
 800447e:	3708      	adds	r7, #8
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <_ZNKSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4618      	mov	r0, r3
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f000 f9dc 	bl	8004862 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 80044aa:	4603      	mov	r3, r0
      }
 80044ac:	4618      	mov	r0, r3
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d201      	bcs.n	80044ce <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	e000      	b.n	80044d0 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80044ce:	687b      	ldr	r3, [r7, #4]
    }
 80044d0:	4618      	mov	r0, r3
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	601a      	str	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	605a      	str	r2, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	609a      	str	r2, [r3, #8]
	{ }
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4618      	mov	r0, r3
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr

0800451a <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __t)
 800451a:	b580      	push	{r7, lr}
 800451c:	b084      	sub	sp, #16
 800451e:	af00      	add	r7, sp, #0
 8004520:	60f8      	str	r0, [r7, #12]
 8004522:	60b9      	str	r1, [r7, #8]
 8004524:	607a      	str	r2, [r7, #4]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4619      	mov	r1, r3
 800452c:	68b8      	ldr	r0, [r7, #8]
 800452e:	f007 fb5f 	bl	800bbf0 <_ZdlPvj>
#if __cpp_sized_deallocation
			  , __t * sizeof(_Tp)
#endif
			 );
      }
 8004532:	bf00      	nop
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfEET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800453a:	b580      	push	{r7, lr}
 800453c:	b084      	sub	sp, #16
 800453e:	af00      	add	r7, sp, #0
 8004540:	60f8      	str	r0, [r7, #12]
 8004542:	60b9      	str	r1, [r7, #8]
 8004544:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	68b9      	ldr	r1, [r7, #8]
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f995 	bl	800487a <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>
 8004550:	4603      	mov	r3, r0
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <_ZSt19__iterator_categoryIPKfENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8004562:	bf00      	nop
 8004564:	4618      	mov	r0, r3
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <_ZSt10__distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	109b      	asrs	r3, r3, #2
    }
 8004584:	4618      	mov	r0, r3
 8004586:	3714      	adds	r7, #20
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800459a:	2200      	movs	r2, #0
 800459c:	6839      	ldr	r1, [r7, #0]
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f983 	bl	80048aa <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>
 80045a4:	4603      	mov	r3, r0
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <_ZSt18uninitialized_copyIPKfPfET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80045ae:	b580      	push	{r7, lr}
 80045b0:	b086      	sub	sp, #24
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	60f8      	str	r0, [r7, #12]
 80045b6:	60b9      	str	r1, [r7, #8]
 80045b8:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80045ba:	2301      	movs	r3, #1
 80045bc:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	68b9      	ldr	r1, [r7, #8]
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f98f 	bl	80048e6 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKfPfEET0_T_S6_S5_>
 80045c8:	4603      	mov	r3, r0
    }
 80045ca:	4618      	mov	r0, r3
 80045cc:	3718      	adds	r7, #24
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <_ZNSaIN12ActionsQueue16RobotInstructionEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b082      	sub	sp, #8
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f993 	bl	8004906 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEEC1Ev>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4618      	mov	r0, r3
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b082      	sub	sp, #8
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	605a      	str	r2, [r3, #4]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	3308      	adds	r3, #8
 8004602:	4618      	mov	r0, r3
 8004604:	f000 f98a 	bl	800491c <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EC1Ev>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	3318      	adds	r3, #24
 800460c:	4618      	mov	r0, r3
 800460e:	f000 f985 	bl	800491c <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EC1Ev>
	{ }
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4618      	mov	r0, r3
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4618      	mov	r0, r3
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	429a      	cmp	r2, r3
 8004646:	d201      	bcs.n	800464c <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	e000      	b.n	800464e <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800464c:	687b      	ldr	r3, [r7, #4]
    }
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 800465a:	b590      	push	{r4, r7, lr}
 800465c:	b085      	sub	sp, #20
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
 8004662:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8004664:	f107 030c 	add.w	r3, r7, #12
 8004668:	6879      	ldr	r1, [r7, #4]
 800466a:	4618      	mov	r0, r3
 800466c:	f000 f858 	bl	8004720 <_ZNKSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE20_M_get_map_allocatorEv>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8004670:	f107 030c 	add.w	r3, r7, #12
 8004674:	6839      	ldr	r1, [r7, #0]
 8004676:	4618      	mov	r0, r3
 8004678:	f000 f967 	bl	800494a <_ZNSt16allocator_traitsISaIPN12ActionsQueue16RobotInstructionEEE8allocateERS3_j>
 800467c:	4604      	mov	r4, r0
 800467e:	bf00      	nop
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	4618      	mov	r0, r3
 8004686:	f000 f85c 	bl	8004742 <_ZNSaIPN12ActionsQueue16RobotInstructionEED1Ev>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 800468a:	4623      	mov	r3, r4
      }
 800468c:	4618      	mov	r0, r3
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	bd90      	pop	{r4, r7, pc}

08004694 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_create_nodesEPPS1_S5_>:
    _Deque_base<_Tp, _Alloc>::
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d209      	bcs.n	80046c0 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_create_nodesEPPS1_S5_+0x2c>
	    *__cur = this->_M_allocate_node();
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 f95b 	bl	8004968 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_allocate_nodeEv>
 80046b2:	4602      	mov	r2, r0
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	3304      	adds	r3, #4
 80046bc:	617b      	str	r3, [r7, #20]
 80046be:	e7f1      	b.n	80046a4 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_create_nodesEPPS1_S5_+0x10>
    }
 80046c0:	bf00      	nop
 80046c2:	3718      	adds	r7, #24
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E11_M_set_nodeEPS3_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 80046c8:	b590      	push	{r4, r7, lr}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685c      	ldr	r4, [r3, #4]
 80046e4:	f000 f8aa 	bl	800483c <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E14_S_buffer_sizeEv>
 80046e8:	4603      	mov	r3, r0
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	18e2      	adds	r2, r4, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	609a      	str	r2, [r3, #8]
      }
 80046f2:	bf00      	nop
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd90      	pop	{r4, r7, pc}

080046fa <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE18_M_deallocate_nodeEPS1_>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 80046fa:	b590      	push	{r4, r7, lr}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
 8004702:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 8004704:	687c      	ldr	r4, [r7, #4]
 8004706:	2008      	movs	r0, #8
 8004708:	f7fd f9df 	bl	8001aca <_ZSt16__deque_buf_sizej>
 800470c:	4603      	mov	r3, r0
 800470e:	461a      	mov	r2, r3
 8004710:	6839      	ldr	r1, [r7, #0]
 8004712:	4620      	mov	r0, r4
 8004714:	f000 f93a 	bl	800498c <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE10deallocateERS2_PS1_j>
      }
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	bd90      	pop	{r4, r7, pc}

08004720 <_ZNKSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 800472a:	6838      	ldr	r0, [r7, #0]
 800472c:	f000 f93d 	bl	80049aa <_ZNKSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE19_M_get_Tp_allocatorEv>
 8004730:	4603      	mov	r3, r0
 8004732:	4619      	mov	r1, r3
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f943 	bl	80049c0 <_ZNSaIPN12ActionsQueue16RobotInstructionEEC1IS0_EERKSaIT_E>
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	3708      	adds	r7, #8
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <_ZNSaIPN12ActionsQueue16RobotInstructionEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f945 	bl	80049da <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEED1Ev>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4618      	mov	r0, r3
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <_ZNSt16allocator_traitsISaIPN12ActionsQueue16RobotInstructionEEE10deallocateERS3_PS2_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	60f8      	str	r0, [r7, #12]
 8004762:	60b9      	str	r1, [r7, #8]
 8004764:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	68b9      	ldr	r1, [r7, #8]
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 f940 	bl	80049f0 <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEE10deallocateEPS3_j>
 8004770:	bf00      	nop
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <_ZSt7forwardIN12ActionsQueue16RobotInstructionEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4618      	mov	r0, r3
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 800478e:	b580      	push	{r7, lr}
 8004790:	b084      	sub	sp, #16
 8004792:	af00      	add	r7, sp, #0
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7ff ffec 	bl	8004778 <_ZSt7forwardIN12ActionsQueue16RobotInstructionEEOT_RNSt16remove_referenceIS2_E4typeE>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	68b9      	ldr	r1, [r7, #8]
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f000 f932 	bl	8004a10 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE9constructIS2_JS2_EEEvPT_DpOT0_>
	}
 80047ac:	bf00      	nop
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_>:
      deque<_Tp, _Alloc>::
 80047b4:	b5b0      	push	{r4, r5, r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
	if (size() == max_size())
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7ff fbd4 	bl	8003f6c <_ZNKSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE4sizeEv>
 80047c4:	4604      	mov	r4, r0
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f93b 	bl	8004a42 <_ZNKSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE8max_sizeEv>
 80047cc:	4603      	mov	r3, r0
 80047ce:	429c      	cmp	r4, r3
 80047d0:	bf0c      	ite	eq
 80047d2:	2301      	moveq	r3, #1
 80047d4:	2300      	movne	r3, #0
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_+0x2e>
	  __throw_length_error(
 80047dc:	4816      	ldr	r0, [pc, #88]	; (8004838 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_+0x84>)
 80047de:	f007 fa1d 	bl	800bc1c <_ZSt20__throw_length_errorPKc>
	_M_reserve_map_at_back();
 80047e2:	2101      	movs	r1, #1
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 f93d 	bl	8004a64 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f0:	1d1c      	adds	r4, r3, #4
 80047f2:	4610      	mov	r0, r2
 80047f4:	f000 f8b8 	bl	8004968 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_allocate_nodeEv>
 80047f8:	4603      	mov	r3, r0
 80047fa:	6023      	str	r3, [r4, #0]
	    _Alloc_traits::construct(this->_M_impl,
 80047fc:	687c      	ldr	r4, [r7, #4]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	699d      	ldr	r5, [r3, #24]
 8004802:	6838      	ldr	r0, [r7, #0]
 8004804:	f7ff ffb8 	bl	8004778 <_ZSt7forwardIN12ActionsQueue16RobotInstructionEEOT_RNSt16remove_referenceIS2_E4typeE>
 8004808:	4603      	mov	r3, r0
 800480a:	461a      	mov	r2, r3
 800480c:	4629      	mov	r1, r5
 800480e:	4620      	mov	r0, r4
 8004810:	f7ff ffbd 	bl	800478e <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f103 0218 	add.w	r2, r3, #24
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481e:	3304      	adds	r3, #4
 8004820:	4619      	mov	r1, r3
 8004822:	4610      	mov	r0, r2
 8004824:	f7ff ff50 	bl	80046c8 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E11_M_set_nodeEPS3_>
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	619a      	str	r2, [r3, #24]
      }
 8004830:	bf00      	nop
 8004832:	3708      	adds	r7, #8
 8004834:	46bd      	mov	sp, r7
 8004836:	bdb0      	pop	{r4, r5, r7, pc}
 8004838:	0800f58c 	.word	0x0800f58c

0800483c <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8004840:	2008      	movs	r0, #8
 8004842:	f7fd f942 	bl	8001aca <_ZSt16__deque_buf_sizej>
 8004846:	4603      	mov	r3, r0
 8004848:	4618      	mov	r0, r3
 800484a:	bd80      	pop	{r7, pc}

0800484c <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE7destroyIS2_EEvPT_>:
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }

      template<typename _Up>
	void
	destroy(_Up* __p)
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr

08004862 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8004862:	b580      	push	{r7, lr}
 8004864:	b082      	sub	sp, #8
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f915 	bl	8004a9a <_ZNK9__gnu_cxx13new_allocatorIfE11_M_max_sizeEv>
 8004870:	4603      	mov	r3, r0
 8004872:	4618      	mov	r0, r3
 8004874:	3708      	adds	r7, #8
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800487a:	b590      	push	{r4, r7, lr}
 800487c:	b085      	sub	sp, #20
 800487e:	af00      	add	r7, sp, #0
 8004880:	60f8      	str	r0, [r7, #12]
 8004882:	60b9      	str	r1, [r7, #8]
 8004884:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 f913 	bl	8004ab2 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 800488c:	4604      	mov	r4, r0
 800488e:	68b8      	ldr	r0, [r7, #8]
 8004890:	f000 f90f 	bl	8004ab2 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 8004894:	4603      	mov	r3, r0
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	4619      	mov	r1, r3
 800489a:	4620      	mov	r0, r4
 800489c:	f000 f914 	bl	8004ac8 <_ZSt13__copy_move_aILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET1_T0_SA_S9_>
 80048a0:	4603      	mov	r3, r0
    }
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd90      	pop	{r4, r7, pc}

080048aa <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b084      	sub	sp, #16
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	60f8      	str	r0, [r7, #12]
 80048b2:	60b9      	str	r1, [r7, #8]
 80048b4:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f000 f8ef 	bl	8004a9a <_ZNK9__gnu_cxx13new_allocatorIfE11_M_max_sizeEv>
 80048bc:	4602      	mov	r2, r0
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	4293      	cmp	r3, r2
 80048c2:	bf8c      	ite	hi
 80048c4:	2301      	movhi	r3, #1
 80048c6:	2300      	movls	r3, #0
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80048ce:	f007 f9a2 	bl	800bc16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	4618      	mov	r0, r3
 80048d8:	f007 f98c 	bl	800bbf4 <_Znwj>
 80048dc:	4603      	mov	r3, r0
      }
 80048de:	4618      	mov	r0, r3
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKfPfEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b084      	sub	sp, #16
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	60f8      	str	r0, [r7, #12]
 80048ee:	60b9      	str	r1, [r7, #8]
 80048f0:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	68b9      	ldr	r1, [r7, #8]
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 f909 	bl	8004b0e <_ZSt4copyIPKfPfET0_T_S4_S3_>
 80048fc:	4603      	mov	r3, r0
 80048fe:	4618      	mov	r0, r3
 8004900:	3710      	adds	r7, #16
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}

08004906 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004906:	b480      	push	{r7}
 8004908:	b083      	sub	sp, #12
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4618      	mov	r0, r3
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_EC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	605a      	str	r2, [r3, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	609a      	str	r2, [r3, #8]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	60da      	str	r2, [r3, #12]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4618      	mov	r0, r3
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <_ZNSt16allocator_traitsISaIPN12ActionsQueue16RobotInstructionEEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
 8004952:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8004954:	2200      	movs	r2, #0
 8004956:	6839      	ldr	r1, [r7, #0]
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f8f0 	bl	8004b3e <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEE8allocateEjPKv>
 800495e:	4603      	mov	r3, r0
 8004960:	4618      	mov	r0, r3
 8004962:	3708      	adds	r7, #8
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE16_M_allocate_nodeEv>:
      _M_allocate_node()
 8004968:	b590      	push	{r4, r7, lr}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 8004970:	687c      	ldr	r4, [r7, #4]
 8004972:	2008      	movs	r0, #8
 8004974:	f7fd f8a9 	bl	8001aca <_ZSt16__deque_buf_sizej>
 8004978:	4603      	mov	r3, r0
 800497a:	4619      	mov	r1, r3
 800497c:	4620      	mov	r0, r4
 800497e:	f000 f8fc 	bl	8004b7a <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE8allocateERS2_j>
 8004982:	4603      	mov	r3, r0
      }
 8004984:	4618      	mov	r0, r3
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	bd90      	pop	{r4, r7, pc}

0800498c <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE10deallocateERS2_PS1_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	68b9      	ldr	r1, [r7, #8]
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f8fb 	bl	8004b98 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE10deallocateEPS2_j>
 80049a2:	bf00      	nop
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <_ZNKSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4618      	mov	r0, r3
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <_ZNSaIPN12ActionsQueue16RobotInstructionEEC1IS0_EERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f8f4 	bl	8004bb8 <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEEC1Ev>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4618      	mov	r0, r3
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4618      	mov	r0, r3
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __t)
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4619      	mov	r1, r3
 8004a02:	68b8      	ldr	r0, [r7, #8]
 8004a04:	f007 f8f4 	bl	800bbf0 <_ZdlPvj>
      }
 8004a08:	bf00      	nop
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE9constructIS2_JS2_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8004a10:	b590      	push	{r4, r7, lr}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f7ff feab 	bl	8004778 <_ZSt7forwardIN12ActionsQueue16RobotInstructionEEOT_RNSt16remove_referenceIS2_E4typeE>
 8004a22:	4604      	mov	r4, r0
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	4619      	mov	r1, r3
 8004a28:	2008      	movs	r0, #8
 8004a2a:	f7fd f842 	bl	8001ab2 <_ZnwjPv>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	4622      	mov	r2, r4
 8004a32:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a36:	e883 0003 	stmia.w	r3, {r0, r1}
 8004a3a:	bf00      	nop
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd90      	pop	{r4, r7, pc}

08004a42 <_ZNKSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b082      	sub	sp, #8
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7ff ffac 	bl	80049aa <_ZNKSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE19_M_get_Tp_allocatorEv>
 8004a52:	4603      	mov	r3, r0
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 f8ba 	bl	8004bce <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE11_S_max_sizeERKS2_>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE22_M_reserve_map_at_backEj>:
       *  Makes sure the _M_map has space for new nodes.  Does not
       *  actually add the nodes.  Can invalidate _M_map pointers.
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 8004a76:	6879      	ldr	r1, [r7, #4]
 8004a78:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	6809      	ldr	r1, [r1, #0]
 8004a7e:	1a41      	subs	r1, r0, r1
 8004a80:	1089      	asrs	r1, r1, #2
 8004a82:	1a5b      	subs	r3, r3, r1
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d904      	bls.n	8004a92 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE22_M_reserve_map_at_backEj+0x2e>
	  _M_reallocate_map(__nodes_to_add, false);
 8004a88:	2200      	movs	r2, #0
 8004a8a:	6839      	ldr	r1, [r7, #0]
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 f8b8 	bl	8004c02 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb>
      }
 8004a92:	bf00      	nop
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}

08004a9a <_ZNK9__gnu_cxx13new_allocatorIfE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004aa2:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8004ab2:	b480      	push	{r7}
 8004ab4:	b083      	sub	sp, #12
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4618      	mov	r0, r3
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <_ZSt13__copy_move_aILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET1_T0_SA_S9_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004ac8:	b5b0      	push	{r4, r5, r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f000 f92e 	bl	8004d36 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8004ada:	4604      	mov	r4, r0
 8004adc:	68b8      	ldr	r0, [r7, #8]
 8004ade:	f000 f92a 	bl	8004d36 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8004ae2:	4605      	mov	r5, r0
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 f933 	bl	8004d52 <_ZSt12__niter_baseIPfET_S1_>
 8004aec:	4603      	mov	r3, r0
 8004aee:	461a      	mov	r2, r3
 8004af0:	4629      	mov	r1, r5
 8004af2:	4620      	mov	r0, r4
 8004af4:	f000 f938 	bl	8004d68 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>
 8004af8:	4602      	mov	r2, r0
 8004afa:	1d3b      	adds	r3, r7, #4
 8004afc:	4611      	mov	r1, r2
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 f942 	bl	8004d88 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8004b04:	4603      	mov	r3, r0
    }
 8004b06:	4618      	mov	r0, r3
 8004b08:	3710      	adds	r7, #16
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bdb0      	pop	{r4, r5, r7, pc}

08004b0e <_ZSt4copyIPKfPfET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8004b0e:	b590      	push	{r4, r7, lr}
 8004b10:	b085      	sub	sp, #20
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	60f8      	str	r0, [r7, #12]
 8004b16:	60b9      	str	r1, [r7, #8]
 8004b18:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 f940 	bl	8004da0 <_ZSt12__miter_baseIPKfET_S2_>
 8004b20:	4604      	mov	r4, r0
 8004b22:	68b8      	ldr	r0, [r7, #8]
 8004b24:	f000 f93c 	bl	8004da0 <_ZSt12__miter_baseIPKfET_S2_>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f000 f941 	bl	8004db6 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 8004b34:	4603      	mov	r3, r0
    }
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd90      	pop	{r4, r7, pc}

08004b3e <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b084      	sub	sp, #16
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	60f8      	str	r0, [r7, #12]
 8004b46:	60b9      	str	r1, [r7, #8]
 8004b48:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f000 f956 	bl	8004dfc <_ZNK9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEE11_M_max_sizeEv>
 8004b50:	4602      	mov	r2, r0
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	4293      	cmp	r3, r2
 8004b56:	bf8c      	ite	hi
 8004b58:	2301      	movhi	r3, #1
 8004b5a:	2300      	movls	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d001      	beq.n	8004b66 <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8004b62:	f007 f858 	bl	800bc16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f007 f842 	bl	800bbf4 <_Znwj>
 8004b70:	4603      	mov	r3, r0
      }
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b082      	sub	sp, #8
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
 8004b82:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8004b84:	2200      	movs	r2, #0
 8004b86:	6839      	ldr	r1, [r7, #0]
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f943 	bl	8004e14 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE8allocateEjPKv>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	4618      	mov	r0, r3
 8004b92:	3708      	adds	r7, #8
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE10deallocateEPS2_j>:
      deallocate(_Tp* __p, size_type __t)
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	4619      	mov	r1, r3
 8004baa:	68b8      	ldr	r0, [r7, #8]
 8004bac:	f007 f820 	bl	800bbf0 <_ZdlPvj>
      }
 8004bb0:	bf00      	nop
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <_ZN9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE11_S_max_sizeERKS2_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b084      	sub	sp, #16
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
	const size_t __diffmax = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max;
 8004bd6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004bda:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f937 	bl	8004e50 <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE8max_sizeERKS2_>
 8004be2:	4603      	mov	r3, r0
 8004be4:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8004be6:	f107 0208 	add.w	r2, r7, #8
 8004bea:	f107 030c 	add.w	r3, r7, #12
 8004bee:	4611      	mov	r1, r2
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff fc5f 	bl	80044b4 <_ZSt3minIjERKT_S2_S2_>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	681b      	ldr	r3, [r3, #0]
      }
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb>:
	}
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 8004c02:	b590      	push	{r4, r7, lr}
 8004c04:	b08b      	sub	sp, #44	; 0x2c
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	60f8      	str	r0, [r7, #12]
 8004c0a:	60b9      	str	r1, [r7, #8]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	71fb      	strb	r3, [r7, #7]
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	109b      	asrs	r3, r3, #2
 8004c1c:	3301      	adds	r3, #1
      const size_type __old_num_nodes
 8004c1e:	623b      	str	r3, [r7, #32]
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	6a3a      	ldr	r2, [r7, #32]
 8004c24:	4413      	add	r3, r2
 8004c26:	61fb      	str	r3, [r7, #28]

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d92d      	bls.n	8004c90 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0x8e>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6859      	ldr	r1, [r3, #4]
					 - __new_num_nodes) / 2
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	1acb      	subs	r3, r1, r3
 8004c40:	085b      	lsrs	r3, r3, #1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8004c42:	0099      	lsls	r1, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 8004c44:	79fb      	ldrb	r3, [r7, #7]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0x4e>
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	e000      	b.n	8004c52 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0x50>
 8004c50:	2300      	movs	r3, #0
 8004c52:	440b      	add	r3, r1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8004c54:	4413      	add	r3, r2
 8004c56:	627b      	str	r3, [r7, #36]	; 0x24
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d209      	bcs.n	8004c76 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0x74>
	    std::copy(this->_M_impl._M_start._M_node,
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6958      	ldr	r0, [r3, #20]
		      this->_M_impl._M_finish._M_node + 1,
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	    std::copy(this->_M_impl._M_start._M_node,
 8004c6a:	3304      	adds	r3, #4
 8004c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c6e:	4619      	mov	r1, r3
 8004c70:	f000 f8fa 	bl	8004e68 <_ZSt4copyIPPN12ActionsQueue16RobotInstructionES3_ET0_T_S5_S4_>
 8004c74:	e048      	b.n	8004d08 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0x106>
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6958      	ldr	r0, [r3, #20]
			       this->_M_impl._M_finish._M_node + 1,
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8004c7e:	1d19      	adds	r1, r3, #4
			       __new_nstart + __old_num_nodes);
 8004c80:	6a3b      	ldr	r3, [r7, #32]
 8004c82:	009b      	lsls	r3, r3, #2
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8004c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c86:	4413      	add	r3, r2
 8004c88:	461a      	mov	r2, r3
 8004c8a:	f000 f905 	bl	8004e98 <_ZSt13copy_backwardIPPN12ActionsQueue16RobotInstructionES3_ET0_T_S5_S4_>
 8004c8e:	e03b      	b.n	8004d08 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0x106>
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	685c      	ldr	r4, [r3, #4]
				     + std::max(this->_M_impl._M_map_size,
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	3304      	adds	r3, #4
 8004c98:	f107 0208 	add.w	r2, r7, #8
 8004c9c:	4611      	mov	r1, r2
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7ff fcc7 	bl	8004632 <_ZSt3maxIjERKT_S2_S2_>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4423      	add	r3, r4
	  size_type __new_map_size = this->_M_impl._M_map_size
 8004caa:	3302      	adds	r3, #2
 8004cac:	61bb      	str	r3, [r7, #24]
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	69b9      	ldr	r1, [r7, #24]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7ff fcd1 	bl	800465a <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE15_M_allocate_mapEj>
 8004cb8:	6178      	str	r0, [r7, #20]
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	085b      	lsrs	r3, r3, #1
 8004cc2:	009a      	lsls	r2, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0xce>
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	e000      	b.n	8004cd2 <_ZNSt5dequeIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_reallocate_mapEjb+0xd0>
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	4413      	add	r3, r2
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	627b      	str	r3, [r7, #36]	; 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6958      	ldr	r0, [r3, #20]
		    this->_M_impl._M_finish._M_node + 1,
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8004ce2:	3304      	adds	r3, #4
 8004ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	f000 f8be 	bl	8004e68 <_ZSt4copyIPPN12ActionsQueue16RobotInstructionES3_ET0_T_S5_S4_>
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6819      	ldr	r1, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	f7ff fb10 	bl	800431c <_ZNSt11_Deque_baseIN12ActionsQueue16RobotInstructionESaIS1_EE17_M_deallocate_mapEPPS1_j>

	  this->_M_impl._M_map = __new_map;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_map_size = __new_map_size;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	605a      	str	r2, [r3, #4]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	3308      	adds	r3, #8
 8004d0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff fcda 	bl	80046c8 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f103 0018 	add.w	r0, r3, #24
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004d20:	3b01      	subs	r3, #1
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d26:	4413      	add	r3, r2
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f7ff fccd 	bl	80046c8 <_ZNSt15_Deque_iteratorIN12ActionsQueue16RobotInstructionERS1_PS1_E11_M_set_nodeEPS3_>
    }
 8004d2e:	bf00      	nop
 8004d30:	372c      	adds	r7, #44	; 0x2c
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd90      	pop	{r4, r7, pc}

08004d36 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>:
_GLIBCXX_BEGIN_NAMESPACE_VERSION

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    _Iterator
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b082      	sub	sp, #8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it.base(); }
 8004d3e:	1d3b      	adds	r3, r7, #4
 8004d40:	4618      	mov	r0, r3
 8004d42:	f000 f8c1 	bl	8004ec8 <_ZNK9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEE4baseEv>
 8004d46:	4603      	mov	r3, r0
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	68b9      	ldr	r1, [r7, #8]
 8004d78:	68f8      	ldr	r0, [r7, #12]
 8004d7a:	f000 f8b0 	bl	8004ede <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
    { return __res; }
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	4618      	mov	r0, r3
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <_ZSt12__miter_baseIPKfET_S2_>:
    __miter_base(_Iterator __it)
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4618      	mov	r0, r3
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr

08004db6 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004db6:	b5b0      	push	{r4, r5, r7, lr}
 8004db8:	b084      	sub	sp, #16
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	60f8      	str	r0, [r7, #12]
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 f89b 	bl	8004efe <_ZSt12__niter_baseIPKfET_S2_>
 8004dc8:	4604      	mov	r4, r0
 8004dca:	68b8      	ldr	r0, [r7, #8]
 8004dcc:	f000 f897 	bl	8004efe <_ZSt12__niter_baseIPKfET_S2_>
 8004dd0:	4605      	mov	r5, r0
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7ff ffbc 	bl	8004d52 <_ZSt12__niter_baseIPfET_S1_>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	461a      	mov	r2, r3
 8004dde:	4629      	mov	r1, r5
 8004de0:	4620      	mov	r0, r4
 8004de2:	f7ff ffc1 	bl	8004d68 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>
 8004de6:	4602      	mov	r2, r0
 8004de8:	1d3b      	adds	r3, r7, #4
 8004dea:	4611      	mov	r1, r2
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7ff ffcb 	bl	8004d88 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8004df2:	4603      	mov	r3, r0
    }
 8004df4:	4618      	mov	r0, r3
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bdb0      	pop	{r4, r5, r7, pc}

08004dfc <_ZNK9__gnu_cxx13new_allocatorIPN12ActionsQueue16RobotInstructionEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004e04:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
      }
 8004e08:	4618      	mov	r0, r3
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 f877 	bl	8004f14 <_ZNK9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE11_M_max_sizeEv>
 8004e26:	4602      	mov	r2, r0
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	bf8c      	ite	hi
 8004e2e:	2301      	movhi	r3, #1
 8004e30:	2300      	movls	r3, #0
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d001      	beq.n	8004e3c <_ZN9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8004e38:	f006 feed 	bl	800bc16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	4618      	mov	r0, r3
 8004e42:	f006 fed7 	bl	800bbf4 <_Znwj>
 8004e46:	4603      	mov	r3, r0
      }
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <_ZNSt16allocator_traitsISaIN12ActionsQueue16RobotInstructionEEE8max_sizeERKS2_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 f867 	bl	8004f2c <_ZNK9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE8max_sizeEv>
 8004e5e:	4603      	mov	r3, r0
      }
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <_ZSt4copyIPPN12ActionsQueue16RobotInstructionES3_ET0_T_S5_S4_>:
    copy(_II __first, _II __last, _OI __result)
 8004e68:	b590      	push	{r4, r7, lr}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 f865 	bl	8004f44 <_ZSt12__miter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	68b8      	ldr	r0, [r7, #8]
 8004e7e:	f000 f861 	bl	8004f44 <_ZSt12__miter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004e82:	4603      	mov	r3, r0
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	4619      	mov	r1, r3
 8004e88:	4620      	mov	r0, r4
 8004e8a:	f000 f866 	bl	8004f5a <_ZSt13__copy_move_aILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>
 8004e8e:	4603      	mov	r3, r0
    }
 8004e90:	4618      	mov	r0, r3
 8004e92:	3714      	adds	r7, #20
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd90      	pop	{r4, r7, pc}

08004e98 <_ZSt13copy_backwardIPPN12ActionsQueue16RobotInstructionES3_ET0_T_S5_S4_>:
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    _GLIBCXX20_CONSTEXPR
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 8004e98:	b590      	push	{r4, r7, lr}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_BI1>::value_type,
	    typename iterator_traits<_BI2>::value_type>)
      __glibcxx_requires_can_decrement_range(__first, __last, __result);

      return std::__copy_move_backward_a<__is_move_iterator<_BI1>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f84d 	bl	8004f44 <_ZSt12__miter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004eaa:	4604      	mov	r4, r0
 8004eac:	68b8      	ldr	r0, [r7, #8]
 8004eae:	f000 f849 	bl	8004f44 <_ZSt12__miter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	4620      	mov	r0, r4
 8004eba:	f000 f871 	bl	8004fa0 <_ZSt22__copy_move_backward_aILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>
 8004ebe:	4603      	mov	r3, r0
    }
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd90      	pop	{r4, r7, pc}

08004ec8 <_ZNK9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b084      	sub	sp, #16
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	60f8      	str	r0, [r7, #12]
 8004ee6:	60b9      	str	r1, [r7, #8]
 8004ee8:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	68b9      	ldr	r1, [r7, #8]
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f000 f879 	bl	8004fe6 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 8004ef4:	4603      	mov	r3, r0
    }
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 8004efe:	b480      	push	{r7}
 8004f00:	b083      	sub	sp, #12
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <_ZNK9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004f1c:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
      }
 8004f20:	4618      	mov	r0, r3
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <_ZNK9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f7ff ffed 	bl	8004f14 <_ZNK9__gnu_cxx13new_allocatorIN12ActionsQueue16RobotInstructionEE11_M_max_sizeEv>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <_ZSt12__miter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>:
    __miter_base(_Iterator __it)
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <_ZSt13__copy_move_aILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004f5a:	b5b0      	push	{r4, r5, r7, lr}
 8004f5c:	b084      	sub	sp, #16
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 f85a 	bl	8005020 <_ZSt12__niter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004f6c:	4604      	mov	r4, r0
 8004f6e:	68b8      	ldr	r0, [r7, #8]
 8004f70:	f000 f856 	bl	8005020 <_ZSt12__niter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004f74:	4605      	mov	r5, r0
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 f851 	bl	8005020 <_ZSt12__niter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	461a      	mov	r2, r3
 8004f82:	4629      	mov	r1, r5
 8004f84:	4620      	mov	r0, r4
 8004f86:	f000 f856 	bl	8005036 <_ZSt14__copy_move_a1ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	1d3b      	adds	r3, r7, #4
 8004f8e:	4611      	mov	r1, r2
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 f860 	bl	8005056 <_ZSt12__niter_wrapIPPN12ActionsQueue16RobotInstructionEET_RKS4_S4_>
 8004f96:	4603      	mov	r3, r0
    }
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bdb0      	pop	{r4, r5, r7, pc}

08004fa0 <_ZSt22__copy_move_backward_aILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>:
    __copy_move_backward_a(_II __first, _II __last, _OI __result)
 8004fa0:	b5b0      	push	{r4, r5, r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 f837 	bl	8005020 <_ZSt12__niter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	68b8      	ldr	r0, [r7, #8]
 8004fb6:	f000 f833 	bl	8005020 <_ZSt12__niter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004fba:	4605      	mov	r5, r0
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 f82e 	bl	8005020 <_ZSt12__niter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	4629      	mov	r1, r5
 8004fca:	4620      	mov	r0, r4
 8004fcc:	f000 f84f 	bl	800506e <_ZSt23__copy_move_backward_a1ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	1d3b      	adds	r3, r7, #4
 8004fd4:	4611      	mov	r1, r2
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 f83d 	bl	8005056 <_ZSt12__niter_wrapIPPN12ActionsQueue16RobotInstructionEET_RKS4_S4_>
 8004fdc:	4603      	mov	r3, r0
    }
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bdb0      	pop	{r4, r5, r7, pc}

08004fe6 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b086      	sub	sp, #24
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	60f8      	str	r0, [r7, #12]
 8004fee:	60b9      	str	r1, [r7, #8]
 8004ff0:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	109b      	asrs	r3, r3, #2
 8004ffa:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d006      	beq.n	8005010 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	461a      	mov	r2, r3
 8005008:	68f9      	ldr	r1, [r7, #12]
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f007 fd7e 	bl	800cb0c <memmove>
	  return __result + _Num;
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	4413      	add	r3, r2
	}
 8005018:	4618      	mov	r0, r3
 800501a:	3718      	adds	r7, #24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <_ZSt12__niter_baseIPPN12ActionsQueue16RobotInstructionEET_S4_>:
    __niter_base(_Iterator __it)
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
    { return __it; }
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4618      	mov	r0, r3
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr

08005036 <_ZSt14__copy_move_a1ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8005036:	b580      	push	{r7, lr}
 8005038:	b084      	sub	sp, #16
 800503a:	af00      	add	r7, sp, #0
 800503c:	60f8      	str	r0, [r7, #12]
 800503e:	60b9      	str	r1, [r7, #8]
 8005040:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	68b9      	ldr	r1, [r7, #8]
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f000 f821 	bl	800508e <_ZSt14__copy_move_a2ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>
 800504c:	4603      	mov	r3, r0
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <_ZSt12__niter_wrapIPPN12ActionsQueue16RobotInstructionEET_RKS4_S4_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
 800505e:	6039      	str	r1, [r7, #0]
    { return __res; }
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	4618      	mov	r0, r3
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr

0800506e <_ZSt23__copy_move_backward_a1ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>:
    __copy_move_backward_a1(_BI1 __first, _BI1 __last, _BI2 __result)
 800506e:	b580      	push	{r7, lr}
 8005070:	b084      	sub	sp, #16
 8005072:	af00      	add	r7, sp, #0
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	60b9      	str	r1, [r7, #8]
 8005078:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_backward_a2<_IsMove>(__first, __last, __result); }
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	68b9      	ldr	r1, [r7, #8]
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 f815 	bl	80050ae <_ZSt23__copy_move_backward_a2ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>
 8005084:	4603      	mov	r3, r0
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <_ZSt14__copy_move_a2ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	68b9      	ldr	r1, [r7, #8]
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 f815 	bl	80050ce <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN12ActionsQueue16RobotInstructionEEEPT_PKS6_S9_S7_>
 80050a4:	4603      	mov	r3, r0
    }
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <_ZSt23__copy_move_backward_a2ILb0EPPN12ActionsQueue16RobotInstructionES3_ET1_T0_S5_S4_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b084      	sub	sp, #16
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	60f8      	str	r0, [r7, #12]
 80050b6:	60b9      	str	r1, [r7, #8]
 80050b8:	607a      	str	r2, [r7, #4]
				       _Category>::__copy_move_b(__first,
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	68b9      	ldr	r1, [r7, #8]
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f000 f822 	bl	8005108 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN12ActionsQueue16RobotInstructionEEEPT_PKS6_S9_S7_>
 80050c4:	4603      	mov	r3, r0
    }
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN12ActionsQueue16RobotInstructionEEEPT_PKS6_S9_S7_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b086      	sub	sp, #24
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80050da:	68ba      	ldr	r2, [r7, #8]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	109b      	asrs	r3, r3, #2
 80050e2:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d006      	beq.n	80050f8 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN12ActionsQueue16RobotInstructionEEEPT_PKS6_S9_S7_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	461a      	mov	r2, r3
 80050f0:	68f9      	ldr	r1, [r7, #12]
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f007 fd0a 	bl	800cb0c <memmove>
	  return __result + _Num;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	4413      	add	r3, r2
	}
 8005100:	4618      	mov	r0, r3
 8005102:	3718      	adds	r7, #24
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN12ActionsQueue16RobotInstructionEEEPT_PKS6_S9_S7_>:
	__copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	109b      	asrs	r3, r3, #2
 800511c:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00a      	beq.n	800513a <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN12ActionsQueue16RobotInstructionEEEPT_PKS6_S9_S7_+0x32>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	425b      	negs	r3, r3
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	18d0      	adds	r0, r2, r3
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	461a      	mov	r2, r3
 8005134:	68f9      	ldr	r1, [r7, #12]
 8005136:	f007 fce9 	bl	800cb0c <memmove>
	  return __result - _Num;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	425b      	negs	r3, r3
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	4413      	add	r3, r2
	}
 8005144:	4618      	mov	r0, r3
 8005146:	3718      	adds	r7, #24
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <_ZN9AutoPilotD1Ev>:
class AutoPilot {
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4618      	mov	r0, r3
 8005158:	f7fd fe1f 	bl	8002d9a <_ZN12ActionsQueueD1Ev>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4618      	mov	r0, r3
 8005160:	3708      	adds	r7, #8
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d107      	bne.n	8005188 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800517e:	4293      	cmp	r3, r2
 8005180:	d102      	bne.n	8005188 <_Z41__static_initialization_and_destruction_0ii+0x20>
AutoPilot pilot;
 8005182:	4809      	ldr	r0, [pc, #36]	; (80051a8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8005184:	f7fd fe21 	bl	8002dca <_ZN9AutoPilotC1Ev>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d107      	bne.n	800519e <_Z41__static_initialization_and_destruction_0ii+0x36>
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005194:	4293      	cmp	r3, r2
 8005196:	d102      	bne.n	800519e <_Z41__static_initialization_and_destruction_0ii+0x36>
 8005198:	4803      	ldr	r0, [pc, #12]	; (80051a8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800519a:	f7ff ffd7 	bl	800514c <_ZN9AutoPilotD1Ev>
}
 800519e:	bf00      	nop
 80051a0:	3708      	adds	r7, #8
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	2000047c 	.word	0x2000047c

080051ac <_GLOBAL__sub_I__Z9constrainlll>:
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80051b4:	2001      	movs	r0, #1
 80051b6:	f7ff ffd7 	bl	8005168 <_Z41__static_initialization_and_destruction_0ii>
 80051ba:	bd80      	pop	{r7, pc}

080051bc <_GLOBAL__sub_D__Z9constrainlll>:
 80051bc:	b580      	push	{r7, lr}
 80051be:	af00      	add	r7, sp, #0
 80051c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80051c4:	2000      	movs	r0, #0
 80051c6:	f7ff ffcf 	bl	8005168 <_Z41__static_initialization_and_destruction_0ii>
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HAL_MspInit>:
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	2300      	movs	r3, #0
 80051d4:	607b      	str	r3, [r7, #4]
 80051d6:	4b10      	ldr	r3, [pc, #64]	; (8005218 <HAL_MspInit+0x4c>)
 80051d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051da:	4a0f      	ldr	r2, [pc, #60]	; (8005218 <HAL_MspInit+0x4c>)
 80051dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051e0:	6453      	str	r3, [r2, #68]	; 0x44
 80051e2:	4b0d      	ldr	r3, [pc, #52]	; (8005218 <HAL_MspInit+0x4c>)
 80051e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051ea:	607b      	str	r3, [r7, #4]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2300      	movs	r3, #0
 80051f0:	603b      	str	r3, [r7, #0]
 80051f2:	4b09      	ldr	r3, [pc, #36]	; (8005218 <HAL_MspInit+0x4c>)
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	4a08      	ldr	r2, [pc, #32]	; (8005218 <HAL_MspInit+0x4c>)
 80051f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051fc:	6413      	str	r3, [r2, #64]	; 0x40
 80051fe:	4b06      	ldr	r3, [pc, #24]	; (8005218 <HAL_MspInit+0x4c>)
 8005200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005206:	603b      	str	r3, [r7, #0]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	bf00      	nop
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	40023800 	.word	0x40023800

0800521c <HAL_I2C_MspInit>:
 800521c:	b580      	push	{r7, lr}
 800521e:	b08a      	sub	sp, #40	; 0x28
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	f107 0314 	add.w	r3, r7, #20
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	605a      	str	r2, [r3, #4]
 800522e:	609a      	str	r2, [r3, #8]
 8005230:	60da      	str	r2, [r3, #12]
 8005232:	611a      	str	r2, [r3, #16]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a21      	ldr	r2, [pc, #132]	; (80052c0 <HAL_I2C_MspInit+0xa4>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d13c      	bne.n	80052b8 <HAL_I2C_MspInit+0x9c>
 800523e:	2300      	movs	r3, #0
 8005240:	613b      	str	r3, [r7, #16]
 8005242:	4b20      	ldr	r3, [pc, #128]	; (80052c4 <HAL_I2C_MspInit+0xa8>)
 8005244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005246:	4a1f      	ldr	r2, [pc, #124]	; (80052c4 <HAL_I2C_MspInit+0xa8>)
 8005248:	f043 0302 	orr.w	r3, r3, #2
 800524c:	6313      	str	r3, [r2, #48]	; 0x30
 800524e:	4b1d      	ldr	r3, [pc, #116]	; (80052c4 <HAL_I2C_MspInit+0xa8>)
 8005250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	613b      	str	r3, [r7, #16]
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800525e:	617b      	str	r3, [r7, #20]
 8005260:	2312      	movs	r3, #18
 8005262:	61bb      	str	r3, [r7, #24]
 8005264:	2300      	movs	r3, #0
 8005266:	61fb      	str	r3, [r7, #28]
 8005268:	2303      	movs	r3, #3
 800526a:	623b      	str	r3, [r7, #32]
 800526c:	2304      	movs	r3, #4
 800526e:	627b      	str	r3, [r7, #36]	; 0x24
 8005270:	f107 0314 	add.w	r3, r7, #20
 8005274:	4619      	mov	r1, r3
 8005276:	4814      	ldr	r0, [pc, #80]	; (80052c8 <HAL_I2C_MspInit+0xac>)
 8005278:	f001 f9b6 	bl	80065e8 <HAL_GPIO_Init>
 800527c:	2300      	movs	r3, #0
 800527e:	60fb      	str	r3, [r7, #12]
 8005280:	4b10      	ldr	r3, [pc, #64]	; (80052c4 <HAL_I2C_MspInit+0xa8>)
 8005282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005284:	4a0f      	ldr	r2, [pc, #60]	; (80052c4 <HAL_I2C_MspInit+0xa8>)
 8005286:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800528a:	6413      	str	r3, [r2, #64]	; 0x40
 800528c:	4b0d      	ldr	r3, [pc, #52]	; (80052c4 <HAL_I2C_MspInit+0xa8>)
 800528e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005290:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005294:	60fb      	str	r3, [r7, #12]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	2100      	movs	r1, #0
 800529c:	201f      	movs	r0, #31
 800529e:	f000 fd76 	bl	8005d8e <HAL_NVIC_SetPriority>
 80052a2:	201f      	movs	r0, #31
 80052a4:	f000 fd8f 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 80052a8:	2200      	movs	r2, #0
 80052aa:	2100      	movs	r1, #0
 80052ac:	2020      	movs	r0, #32
 80052ae:	f000 fd6e 	bl	8005d8e <HAL_NVIC_SetPriority>
 80052b2:	2020      	movs	r0, #32
 80052b4:	f000 fd87 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 80052b8:	bf00      	nop
 80052ba:	3728      	adds	r7, #40	; 0x28
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40005400 	.word	0x40005400
 80052c4:	40023800 	.word	0x40023800
 80052c8:	40020400 	.word	0x40020400

080052cc <HAL_TIM_Base_MspInit>:
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a1a      	ldr	r2, [pc, #104]	; (8005344 <HAL_TIM_Base_MspInit+0x78>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d12d      	bne.n	800533a <HAL_TIM_Base_MspInit+0x6e>
 80052de:	2300      	movs	r3, #0
 80052e0:	60fb      	str	r3, [r7, #12]
 80052e2:	4b19      	ldr	r3, [pc, #100]	; (8005348 <HAL_TIM_Base_MspInit+0x7c>)
 80052e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e6:	4a18      	ldr	r2, [pc, #96]	; (8005348 <HAL_TIM_Base_MspInit+0x7c>)
 80052e8:	f043 0301 	orr.w	r3, r3, #1
 80052ec:	6453      	str	r3, [r2, #68]	; 0x44
 80052ee:	4b16      	ldr	r3, [pc, #88]	; (8005348 <HAL_TIM_Base_MspInit+0x7c>)
 80052f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	60fb      	str	r3, [r7, #12]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	2100      	movs	r1, #0
 80052fe:	2018      	movs	r0, #24
 8005300:	f000 fd45 	bl	8005d8e <HAL_NVIC_SetPriority>
 8005304:	2018      	movs	r0, #24
 8005306:	f000 fd5e 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 800530a:	2200      	movs	r2, #0
 800530c:	2100      	movs	r1, #0
 800530e:	2019      	movs	r0, #25
 8005310:	f000 fd3d 	bl	8005d8e <HAL_NVIC_SetPriority>
 8005314:	2019      	movs	r0, #25
 8005316:	f000 fd56 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 800531a:	2200      	movs	r2, #0
 800531c:	2100      	movs	r1, #0
 800531e:	201a      	movs	r0, #26
 8005320:	f000 fd35 	bl	8005d8e <HAL_NVIC_SetPriority>
 8005324:	201a      	movs	r0, #26
 8005326:	f000 fd4e 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 800532a:	2200      	movs	r2, #0
 800532c:	2100      	movs	r1, #0
 800532e:	201b      	movs	r0, #27
 8005330:	f000 fd2d 	bl	8005d8e <HAL_NVIC_SetPriority>
 8005334:	201b      	movs	r0, #27
 8005336:	f000 fd46 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 800533a:	bf00      	nop
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	40010000 	.word	0x40010000
 8005348:	40023800 	.word	0x40023800

0800534c <HAL_TIM_Encoder_MspInit>:
 800534c:	b580      	push	{r7, lr}
 800534e:	b08c      	sub	sp, #48	; 0x30
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	f107 031c 	add.w	r3, r7, #28
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	605a      	str	r2, [r3, #4]
 800535e:	609a      	str	r2, [r3, #8]
 8005360:	60da      	str	r2, [r3, #12]
 8005362:	611a      	str	r2, [r3, #16]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536c:	d14b      	bne.n	8005406 <HAL_TIM_Encoder_MspInit+0xba>
 800536e:	2300      	movs	r3, #0
 8005370:	61bb      	str	r3, [r7, #24]
 8005372:	4b3f      	ldr	r3, [pc, #252]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005376:	4a3e      	ldr	r2, [pc, #248]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005378:	f043 0301 	orr.w	r3, r3, #1
 800537c:	6413      	str	r3, [r2, #64]	; 0x40
 800537e:	4b3c      	ldr	r3, [pc, #240]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	61bb      	str	r3, [r7, #24]
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	2300      	movs	r3, #0
 800538c:	617b      	str	r3, [r7, #20]
 800538e:	4b38      	ldr	r3, [pc, #224]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005392:	4a37      	ldr	r2, [pc, #220]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005394:	f043 0301 	orr.w	r3, r3, #1
 8005398:	6313      	str	r3, [r2, #48]	; 0x30
 800539a:	4b35      	ldr	r3, [pc, #212]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 800539c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	2300      	movs	r3, #0
 80053a8:	613b      	str	r3, [r7, #16]
 80053aa:	4b31      	ldr	r3, [pc, #196]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 80053ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ae:	4a30      	ldr	r2, [pc, #192]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 80053b0:	f043 0302 	orr.w	r3, r3, #2
 80053b4:	6313      	str	r3, [r2, #48]	; 0x30
 80053b6:	4b2e      	ldr	r3, [pc, #184]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 80053b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	613b      	str	r3, [r7, #16]
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053c6:	61fb      	str	r3, [r7, #28]
 80053c8:	2302      	movs	r3, #2
 80053ca:	623b      	str	r3, [r7, #32]
 80053cc:	2300      	movs	r3, #0
 80053ce:	627b      	str	r3, [r7, #36]	; 0x24
 80053d0:	2300      	movs	r3, #0
 80053d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80053d4:	2301      	movs	r3, #1
 80053d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053d8:	f107 031c 	add.w	r3, r7, #28
 80053dc:	4619      	mov	r1, r3
 80053de:	4825      	ldr	r0, [pc, #148]	; (8005474 <HAL_TIM_Encoder_MspInit+0x128>)
 80053e0:	f001 f902 	bl	80065e8 <HAL_GPIO_Init>
 80053e4:	2308      	movs	r3, #8
 80053e6:	61fb      	str	r3, [r7, #28]
 80053e8:	2302      	movs	r3, #2
 80053ea:	623b      	str	r3, [r7, #32]
 80053ec:	2300      	movs	r3, #0
 80053ee:	627b      	str	r3, [r7, #36]	; 0x24
 80053f0:	2300      	movs	r3, #0
 80053f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80053f4:	2301      	movs	r3, #1
 80053f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053f8:	f107 031c 	add.w	r3, r7, #28
 80053fc:	4619      	mov	r1, r3
 80053fe:	481e      	ldr	r0, [pc, #120]	; (8005478 <HAL_TIM_Encoder_MspInit+0x12c>)
 8005400:	f001 f8f2 	bl	80065e8 <HAL_GPIO_Init>
 8005404:	e030      	b.n	8005468 <HAL_TIM_Encoder_MspInit+0x11c>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a1c      	ldr	r2, [pc, #112]	; (800547c <HAL_TIM_Encoder_MspInit+0x130>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d12b      	bne.n	8005468 <HAL_TIM_Encoder_MspInit+0x11c>
 8005410:	2300      	movs	r3, #0
 8005412:	60fb      	str	r3, [r7, #12]
 8005414:	4b16      	ldr	r3, [pc, #88]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005418:	4a15      	ldr	r2, [pc, #84]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 800541a:	f043 0304 	orr.w	r3, r3, #4
 800541e:	6413      	str	r3, [r2, #64]	; 0x40
 8005420:	4b13      	ldr	r3, [pc, #76]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	60fb      	str	r3, [r7, #12]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2300      	movs	r3, #0
 800542e:	60bb      	str	r3, [r7, #8]
 8005430:	4b0f      	ldr	r3, [pc, #60]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005434:	4a0e      	ldr	r2, [pc, #56]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 8005436:	f043 0302 	orr.w	r3, r3, #2
 800543a:	6313      	str	r3, [r2, #48]	; 0x30
 800543c:	4b0c      	ldr	r3, [pc, #48]	; (8005470 <HAL_TIM_Encoder_MspInit+0x124>)
 800543e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	60bb      	str	r3, [r7, #8]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	23c0      	movs	r3, #192	; 0xc0
 800544a:	61fb      	str	r3, [r7, #28]
 800544c:	2302      	movs	r3, #2
 800544e:	623b      	str	r3, [r7, #32]
 8005450:	2300      	movs	r3, #0
 8005452:	627b      	str	r3, [r7, #36]	; 0x24
 8005454:	2300      	movs	r3, #0
 8005456:	62bb      	str	r3, [r7, #40]	; 0x28
 8005458:	2302      	movs	r3, #2
 800545a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800545c:	f107 031c 	add.w	r3, r7, #28
 8005460:	4619      	mov	r1, r3
 8005462:	4805      	ldr	r0, [pc, #20]	; (8005478 <HAL_TIM_Encoder_MspInit+0x12c>)
 8005464:	f001 f8c0 	bl	80065e8 <HAL_GPIO_Init>
 8005468:	bf00      	nop
 800546a:	3730      	adds	r7, #48	; 0x30
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	40023800 	.word	0x40023800
 8005474:	40020000 	.word	0x40020000
 8005478:	40020400 	.word	0x40020400
 800547c:	40000800 	.word	0x40000800

08005480 <HAL_TIM_PWM_MspInit>:
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a0e      	ldr	r2, [pc, #56]	; (80054c8 <HAL_TIM_PWM_MspInit+0x48>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d115      	bne.n	80054be <HAL_TIM_PWM_MspInit+0x3e>
 8005492:	2300      	movs	r3, #0
 8005494:	60fb      	str	r3, [r7, #12]
 8005496:	4b0d      	ldr	r3, [pc, #52]	; (80054cc <HAL_TIM_PWM_MspInit+0x4c>)
 8005498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549a:	4a0c      	ldr	r2, [pc, #48]	; (80054cc <HAL_TIM_PWM_MspInit+0x4c>)
 800549c:	f043 0302 	orr.w	r3, r3, #2
 80054a0:	6413      	str	r3, [r2, #64]	; 0x40
 80054a2:	4b0a      	ldr	r3, [pc, #40]	; (80054cc <HAL_TIM_PWM_MspInit+0x4c>)
 80054a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	2100      	movs	r1, #0
 80054b2:	201d      	movs	r0, #29
 80054b4:	f000 fc6b 	bl	8005d8e <HAL_NVIC_SetPriority>
 80054b8:	201d      	movs	r0, #29
 80054ba:	f000 fc84 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 80054be:	bf00      	nop
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	40000400 	.word	0x40000400
 80054cc:	40023800 	.word	0x40023800

080054d0 <HAL_TIM_MspPostInit>:
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b08a      	sub	sp, #40	; 0x28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	f107 0314 	add.w	r3, r7, #20
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	609a      	str	r2, [r3, #8]
 80054e4:	60da      	str	r2, [r3, #12]
 80054e6:	611a      	str	r2, [r3, #16]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a21      	ldr	r2, [pc, #132]	; (8005574 <HAL_TIM_MspPostInit+0xa4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d13b      	bne.n	800556a <HAL_TIM_MspPostInit+0x9a>
 80054f2:	2300      	movs	r3, #0
 80054f4:	613b      	str	r3, [r7, #16]
 80054f6:	4b20      	ldr	r3, [pc, #128]	; (8005578 <HAL_TIM_MspPostInit+0xa8>)
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	4a1f      	ldr	r2, [pc, #124]	; (8005578 <HAL_TIM_MspPostInit+0xa8>)
 80054fc:	f043 0301 	orr.w	r3, r3, #1
 8005500:	6313      	str	r3, [r2, #48]	; 0x30
 8005502:	4b1d      	ldr	r3, [pc, #116]	; (8005578 <HAL_TIM_MspPostInit+0xa8>)
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	613b      	str	r3, [r7, #16]
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	4b19      	ldr	r3, [pc, #100]	; (8005578 <HAL_TIM_MspPostInit+0xa8>)
 8005514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005516:	4a18      	ldr	r2, [pc, #96]	; (8005578 <HAL_TIM_MspPostInit+0xa8>)
 8005518:	f043 0302 	orr.w	r3, r3, #2
 800551c:	6313      	str	r3, [r2, #48]	; 0x30
 800551e:	4b16      	ldr	r3, [pc, #88]	; (8005578 <HAL_TIM_MspPostInit+0xa8>)
 8005520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	23c0      	movs	r3, #192	; 0xc0
 800552c:	617b      	str	r3, [r7, #20]
 800552e:	2302      	movs	r3, #2
 8005530:	61bb      	str	r3, [r7, #24]
 8005532:	2300      	movs	r3, #0
 8005534:	61fb      	str	r3, [r7, #28]
 8005536:	2300      	movs	r3, #0
 8005538:	623b      	str	r3, [r7, #32]
 800553a:	2302      	movs	r3, #2
 800553c:	627b      	str	r3, [r7, #36]	; 0x24
 800553e:	f107 0314 	add.w	r3, r7, #20
 8005542:	4619      	mov	r1, r3
 8005544:	480d      	ldr	r0, [pc, #52]	; (800557c <HAL_TIM_MspPostInit+0xac>)
 8005546:	f001 f84f 	bl	80065e8 <HAL_GPIO_Init>
 800554a:	2303      	movs	r3, #3
 800554c:	617b      	str	r3, [r7, #20]
 800554e:	2302      	movs	r3, #2
 8005550:	61bb      	str	r3, [r7, #24]
 8005552:	2300      	movs	r3, #0
 8005554:	61fb      	str	r3, [r7, #28]
 8005556:	2300      	movs	r3, #0
 8005558:	623b      	str	r3, [r7, #32]
 800555a:	2302      	movs	r3, #2
 800555c:	627b      	str	r3, [r7, #36]	; 0x24
 800555e:	f107 0314 	add.w	r3, r7, #20
 8005562:	4619      	mov	r1, r3
 8005564:	4806      	ldr	r0, [pc, #24]	; (8005580 <HAL_TIM_MspPostInit+0xb0>)
 8005566:	f001 f83f 	bl	80065e8 <HAL_GPIO_Init>
 800556a:	bf00      	nop
 800556c:	3728      	adds	r7, #40	; 0x28
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	40000400 	.word	0x40000400
 8005578:	40023800 	.word	0x40023800
 800557c:	40020000 	.word	0x40020000
 8005580:	40020400 	.word	0x40020400

08005584 <HAL_UART_MspInit>:
 8005584:	b580      	push	{r7, lr}
 8005586:	b08a      	sub	sp, #40	; 0x28
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	f107 0314 	add.w	r3, r7, #20
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	605a      	str	r2, [r3, #4]
 8005596:	609a      	str	r2, [r3, #8]
 8005598:	60da      	str	r2, [r3, #12]
 800559a:	611a      	str	r2, [r3, #16]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a4c      	ldr	r2, [pc, #304]	; (80056d4 <HAL_UART_MspInit+0x150>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	f040 8092 	bne.w	80056cc <HAL_UART_MspInit+0x148>
 80055a8:	2300      	movs	r3, #0
 80055aa:	613b      	str	r3, [r7, #16]
 80055ac:	4b4a      	ldr	r3, [pc, #296]	; (80056d8 <HAL_UART_MspInit+0x154>)
 80055ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b0:	4a49      	ldr	r2, [pc, #292]	; (80056d8 <HAL_UART_MspInit+0x154>)
 80055b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055b6:	6413      	str	r3, [r2, #64]	; 0x40
 80055b8:	4b47      	ldr	r3, [pc, #284]	; (80056d8 <HAL_UART_MspInit+0x154>)
 80055ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055c0:	613b      	str	r3, [r7, #16]
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	2300      	movs	r3, #0
 80055c6:	60fb      	str	r3, [r7, #12]
 80055c8:	4b43      	ldr	r3, [pc, #268]	; (80056d8 <HAL_UART_MspInit+0x154>)
 80055ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055cc:	4a42      	ldr	r2, [pc, #264]	; (80056d8 <HAL_UART_MspInit+0x154>)
 80055ce:	f043 0301 	orr.w	r3, r3, #1
 80055d2:	6313      	str	r3, [r2, #48]	; 0x30
 80055d4:	4b40      	ldr	r3, [pc, #256]	; (80056d8 <HAL_UART_MspInit+0x154>)
 80055d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	230c      	movs	r3, #12
 80055e2:	617b      	str	r3, [r7, #20]
 80055e4:	2302      	movs	r3, #2
 80055e6:	61bb      	str	r3, [r7, #24]
 80055e8:	2300      	movs	r3, #0
 80055ea:	61fb      	str	r3, [r7, #28]
 80055ec:	2303      	movs	r3, #3
 80055ee:	623b      	str	r3, [r7, #32]
 80055f0:	2307      	movs	r3, #7
 80055f2:	627b      	str	r3, [r7, #36]	; 0x24
 80055f4:	f107 0314 	add.w	r3, r7, #20
 80055f8:	4619      	mov	r1, r3
 80055fa:	4838      	ldr	r0, [pc, #224]	; (80056dc <HAL_UART_MspInit+0x158>)
 80055fc:	f000 fff4 	bl	80065e8 <HAL_GPIO_Init>
 8005600:	4b37      	ldr	r3, [pc, #220]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005602:	4a38      	ldr	r2, [pc, #224]	; (80056e4 <HAL_UART_MspInit+0x160>)
 8005604:	601a      	str	r2, [r3, #0]
 8005606:	4b36      	ldr	r3, [pc, #216]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005608:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800560c:	605a      	str	r2, [r3, #4]
 800560e:	4b34      	ldr	r3, [pc, #208]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005610:	2200      	movs	r2, #0
 8005612:	609a      	str	r2, [r3, #8]
 8005614:	4b32      	ldr	r3, [pc, #200]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005616:	2200      	movs	r2, #0
 8005618:	60da      	str	r2, [r3, #12]
 800561a:	4b31      	ldr	r3, [pc, #196]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 800561c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005620:	611a      	str	r2, [r3, #16]
 8005622:	4b2f      	ldr	r3, [pc, #188]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005624:	2200      	movs	r2, #0
 8005626:	615a      	str	r2, [r3, #20]
 8005628:	4b2d      	ldr	r3, [pc, #180]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 800562a:	2200      	movs	r2, #0
 800562c:	619a      	str	r2, [r3, #24]
 800562e:	4b2c      	ldr	r3, [pc, #176]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005630:	2200      	movs	r2, #0
 8005632:	61da      	str	r2, [r3, #28]
 8005634:	4b2a      	ldr	r3, [pc, #168]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005636:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800563a:	621a      	str	r2, [r3, #32]
 800563c:	4b28      	ldr	r3, [pc, #160]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 800563e:	2200      	movs	r2, #0
 8005640:	625a      	str	r2, [r3, #36]	; 0x24
 8005642:	4827      	ldr	r0, [pc, #156]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005644:	f000 fbe8 	bl	8005e18 <HAL_DMA_Init>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <HAL_UART_MspInit+0xce>
 800564e:	f7fe f927 	bl	80038a0 <Error_Handler>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a22      	ldr	r2, [pc, #136]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 8005656:	639a      	str	r2, [r3, #56]	; 0x38
 8005658:	4a21      	ldr	r2, [pc, #132]	; (80056e0 <HAL_UART_MspInit+0x15c>)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6393      	str	r3, [r2, #56]	; 0x38
 800565e:	4b22      	ldr	r3, [pc, #136]	; (80056e8 <HAL_UART_MspInit+0x164>)
 8005660:	4a22      	ldr	r2, [pc, #136]	; (80056ec <HAL_UART_MspInit+0x168>)
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	4b20      	ldr	r3, [pc, #128]	; (80056e8 <HAL_UART_MspInit+0x164>)
 8005666:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800566a:	605a      	str	r2, [r3, #4]
 800566c:	4b1e      	ldr	r3, [pc, #120]	; (80056e8 <HAL_UART_MspInit+0x164>)
 800566e:	2240      	movs	r2, #64	; 0x40
 8005670:	609a      	str	r2, [r3, #8]
 8005672:	4b1d      	ldr	r3, [pc, #116]	; (80056e8 <HAL_UART_MspInit+0x164>)
 8005674:	2200      	movs	r2, #0
 8005676:	60da      	str	r2, [r3, #12]
 8005678:	4b1b      	ldr	r3, [pc, #108]	; (80056e8 <HAL_UART_MspInit+0x164>)
 800567a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800567e:	611a      	str	r2, [r3, #16]
 8005680:	4b19      	ldr	r3, [pc, #100]	; (80056e8 <HAL_UART_MspInit+0x164>)
 8005682:	2200      	movs	r2, #0
 8005684:	615a      	str	r2, [r3, #20]
 8005686:	4b18      	ldr	r3, [pc, #96]	; (80056e8 <HAL_UART_MspInit+0x164>)
 8005688:	2200      	movs	r2, #0
 800568a:	619a      	str	r2, [r3, #24]
 800568c:	4b16      	ldr	r3, [pc, #88]	; (80056e8 <HAL_UART_MspInit+0x164>)
 800568e:	2200      	movs	r2, #0
 8005690:	61da      	str	r2, [r3, #28]
 8005692:	4b15      	ldr	r3, [pc, #84]	; (80056e8 <HAL_UART_MspInit+0x164>)
 8005694:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005698:	621a      	str	r2, [r3, #32]
 800569a:	4b13      	ldr	r3, [pc, #76]	; (80056e8 <HAL_UART_MspInit+0x164>)
 800569c:	2200      	movs	r2, #0
 800569e:	625a      	str	r2, [r3, #36]	; 0x24
 80056a0:	4811      	ldr	r0, [pc, #68]	; (80056e8 <HAL_UART_MspInit+0x164>)
 80056a2:	f000 fbb9 	bl	8005e18 <HAL_DMA_Init>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <HAL_UART_MspInit+0x12c>
 80056ac:	f7fe f8f8 	bl	80038a0 <Error_Handler>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a0d      	ldr	r2, [pc, #52]	; (80056e8 <HAL_UART_MspInit+0x164>)
 80056b4:	635a      	str	r2, [r3, #52]	; 0x34
 80056b6:	4a0c      	ldr	r2, [pc, #48]	; (80056e8 <HAL_UART_MspInit+0x164>)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6393      	str	r3, [r2, #56]	; 0x38
 80056bc:	2200      	movs	r2, #0
 80056be:	2100      	movs	r1, #0
 80056c0:	2026      	movs	r0, #38	; 0x26
 80056c2:	f000 fb64 	bl	8005d8e <HAL_NVIC_SetPriority>
 80056c6:	2026      	movs	r0, #38	; 0x26
 80056c8:	f000 fb7d 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
 80056cc:	bf00      	nop
 80056ce:	3728      	adds	r7, #40	; 0x28
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	40004400 	.word	0x40004400
 80056d8:	40023800 	.word	0x40023800
 80056dc:	40020000 	.word	0x40020000
 80056e0:	200003bc 	.word	0x200003bc
 80056e4:	40026088 	.word	0x40026088
 80056e8:	2000041c 	.word	0x2000041c
 80056ec:	400260a0 	.word	0x400260a0

080056f0 <HAL_UART_MspDeInit>:
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a0e      	ldr	r2, [pc, #56]	; (8005738 <HAL_UART_MspDeInit+0x48>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d116      	bne.n	8005730 <HAL_UART_MspDeInit+0x40>
 8005702:	4b0e      	ldr	r3, [pc, #56]	; (800573c <HAL_UART_MspDeInit+0x4c>)
 8005704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005706:	4a0d      	ldr	r2, [pc, #52]	; (800573c <HAL_UART_MspDeInit+0x4c>)
 8005708:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800570c:	6413      	str	r3, [r2, #64]	; 0x40
 800570e:	210c      	movs	r1, #12
 8005710:	480b      	ldr	r0, [pc, #44]	; (8005740 <HAL_UART_MspDeInit+0x50>)
 8005712:	f001 f8ed 	bl	80068f0 <HAL_GPIO_DeInit>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571a:	4618      	mov	r0, r3
 800571c:	f000 fc2a 	bl	8005f74 <HAL_DMA_DeInit>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005724:	4618      	mov	r0, r3
 8005726:	f000 fc25 	bl	8005f74 <HAL_DMA_DeInit>
 800572a:	2026      	movs	r0, #38	; 0x26
 800572c:	f000 fb59 	bl	8005de2 <HAL_NVIC_DisableIRQ>
 8005730:	bf00      	nop
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	40004400 	.word	0x40004400
 800573c:	40023800 	.word	0x40023800
 8005740:	40020000 	.word	0x40020000

08005744 <NMI_Handler>:
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
 8005748:	e7fe      	b.n	8005748 <NMI_Handler+0x4>

0800574a <HardFault_Handler>:
 800574a:	b480      	push	{r7}
 800574c:	af00      	add	r7, sp, #0
 800574e:	e7fe      	b.n	800574e <HardFault_Handler+0x4>

08005750 <MemManage_Handler>:
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
 8005754:	e7fe      	b.n	8005754 <MemManage_Handler+0x4>

08005756 <BusFault_Handler>:
 8005756:	b480      	push	{r7}
 8005758:	af00      	add	r7, sp, #0
 800575a:	e7fe      	b.n	800575a <BusFault_Handler+0x4>

0800575c <UsageFault_Handler>:
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0
 8005760:	e7fe      	b.n	8005760 <UsageFault_Handler+0x4>

08005762 <SVC_Handler>:
 8005762:	b480      	push	{r7}
 8005764:	af00      	add	r7, sp, #0
 8005766:	bf00      	nop
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <DebugMon_Handler>:
 8005770:	b480      	push	{r7}
 8005772:	af00      	add	r7, sp, #0
 8005774:	bf00      	nop
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <PendSV_Handler>:
 800577e:	b480      	push	{r7}
 8005780:	af00      	add	r7, sp, #0
 8005782:	bf00      	nop
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <SysTick_Handler>:
 800578c:	b580      	push	{r7, lr}
 800578e:	af00      	add	r7, sp, #0
 8005790:	f000 f9ba 	bl	8005b08 <HAL_IncTick>
 8005794:	bf00      	nop
 8005796:	bd80      	pop	{r7, pc}

08005798 <DMA1_Stream5_IRQHandler>:
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
 800579c:	4802      	ldr	r0, [pc, #8]	; (80057a8 <DMA1_Stream5_IRQHandler+0x10>)
 800579e:	f000 fcd9 	bl	8006154 <HAL_DMA_IRQHandler>
 80057a2:	bf00      	nop
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	200003bc 	.word	0x200003bc

080057ac <DMA1_Stream6_IRQHandler>:
 80057ac:	b580      	push	{r7, lr}
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	4802      	ldr	r0, [pc, #8]	; (80057bc <DMA1_Stream6_IRQHandler+0x10>)
 80057b2:	f000 fccf 	bl	8006154 <HAL_DMA_IRQHandler>
 80057b6:	bf00      	nop
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	2000041c 	.word	0x2000041c

080057c0 <TIM1_BRK_TIM9_IRQHandler>:
 80057c0:	b580      	push	{r7, lr}
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	4802      	ldr	r0, [pc, #8]	; (80057d0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80057c6:	f004 fac3 	bl	8009d50 <HAL_TIM_IRQHandler>
 80057ca:	bf00      	nop
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	20000258 	.word	0x20000258

080057d4 <TIM1_UP_TIM10_IRQHandler>:
 80057d4:	b580      	push	{r7, lr}
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	4802      	ldr	r0, [pc, #8]	; (80057e4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80057da:	f004 fab9 	bl	8009d50 <HAL_TIM_IRQHandler>
 80057de:	bf00      	nop
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	20000258 	.word	0x20000258

080057e8 <TIM1_TRG_COM_TIM11_IRQHandler>:
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	4802      	ldr	r0, [pc, #8]	; (80057f8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80057ee:	f004 faaf 	bl	8009d50 <HAL_TIM_IRQHandler>
 80057f2:	bf00      	nop
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	20000258 	.word	0x20000258

080057fc <TIM1_CC_IRQHandler>:
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
 8005800:	4802      	ldr	r0, [pc, #8]	; (800580c <TIM1_CC_IRQHandler+0x10>)
 8005802:	f004 faa5 	bl	8009d50 <HAL_TIM_IRQHandler>
 8005806:	bf00      	nop
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	20000258 	.word	0x20000258

08005810 <TIM3_IRQHandler>:
 8005810:	b580      	push	{r7, lr}
 8005812:	af00      	add	r7, sp, #0
 8005814:	4802      	ldr	r0, [pc, #8]	; (8005820 <TIM3_IRQHandler+0x10>)
 8005816:	f004 fa9b 	bl	8009d50 <HAL_TIM_IRQHandler>
 800581a:	bf00      	nop
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	200002e8 	.word	0x200002e8

08005824 <I2C1_EV_IRQHandler>:
 8005824:	b580      	push	{r7, lr}
 8005826:	af00      	add	r7, sp, #0
 8005828:	4802      	ldr	r0, [pc, #8]	; (8005834 <I2C1_EV_IRQHandler+0x10>)
 800582a:	f001 fc5b 	bl	80070e4 <HAL_I2C_EV_IRQHandler>
 800582e:	bf00      	nop
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	20000204 	.word	0x20000204

08005838 <I2C1_ER_IRQHandler>:
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
 800583c:	4802      	ldr	r0, [pc, #8]	; (8005848 <I2C1_ER_IRQHandler+0x10>)
 800583e:	f001 fdc2 	bl	80073c6 <HAL_I2C_ER_IRQHandler>
 8005842:	bf00      	nop
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	20000204 	.word	0x20000204

0800584c <USART2_IRQHandler>:
 800584c:	b580      	push	{r7, lr}
 800584e:	af00      	add	r7, sp, #0
 8005850:	4802      	ldr	r0, [pc, #8]	; (800585c <USART2_IRQHandler+0x10>)
 8005852:	f005 fa65 	bl	800ad20 <HAL_UART_IRQHandler>
 8005856:	bf00      	nop
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	20000378 	.word	0x20000378

08005860 <_getpid>:
 8005860:	b480      	push	{r7}
 8005862:	af00      	add	r7, sp, #0
 8005864:	2301      	movs	r3, #1
 8005866:	4618      	mov	r0, r3
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <_kill>:
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
 800587a:	f007 f8ff 	bl	800ca7c <__errno>
 800587e:	4603      	mov	r3, r0
 8005880:	2216      	movs	r2, #22
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	f04f 33ff 	mov.w	r3, #4294967295
 8005888:	4618      	mov	r0, r3
 800588a:	3708      	adds	r7, #8
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <_exit>:
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	f04f 31ff 	mov.w	r1, #4294967295
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f7ff ffe7 	bl	8005870 <_kill>
 80058a2:	e7fe      	b.n	80058a2 <_exit+0x12>

080058a4 <_read>:
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	2300      	movs	r3, #0
 80058b2:	617b      	str	r3, [r7, #20]
 80058b4:	e00a      	b.n	80058cc <_read+0x28>
 80058b6:	f3af 8000 	nop.w
 80058ba:	4601      	mov	r1, r0
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	1c5a      	adds	r2, r3, #1
 80058c0:	60ba      	str	r2, [r7, #8]
 80058c2:	b2ca      	uxtb	r2, r1
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	3301      	adds	r3, #1
 80058ca:	617b      	str	r3, [r7, #20]
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	dbf0      	blt.n	80058b6 <_read+0x12>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4618      	mov	r0, r3
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <_write>:
 80058de:	b580      	push	{r7, lr}
 80058e0:	b086      	sub	sp, #24
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	60f8      	str	r0, [r7, #12]
 80058e6:	60b9      	str	r1, [r7, #8]
 80058e8:	607a      	str	r2, [r7, #4]
 80058ea:	2300      	movs	r3, #0
 80058ec:	617b      	str	r3, [r7, #20]
 80058ee:	e009      	b.n	8005904 <_write+0x26>
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	60ba      	str	r2, [r7, #8]
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f3af 8000 	nop.w
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	3301      	adds	r3, #1
 8005902:	617b      	str	r3, [r7, #20]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	429a      	cmp	r2, r3
 800590a:	dbf1      	blt.n	80058f0 <_write+0x12>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4618      	mov	r0, r3
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <_close>:
 8005916:	b480      	push	{r7}
 8005918:	b083      	sub	sp, #12
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
 800591e:	f04f 33ff 	mov.w	r3, #4294967295
 8005922:	4618      	mov	r0, r3
 8005924:	370c      	adds	r7, #12
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <_fstat>:
 800592e:	b480      	push	{r7}
 8005930:	b083      	sub	sp, #12
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
 8005936:	6039      	str	r1, [r7, #0]
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800593e:	605a      	str	r2, [r3, #4]
 8005940:	2300      	movs	r3, #0
 8005942:	4618      	mov	r0, r3
 8005944:	370c      	adds	r7, #12
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr

0800594e <_isatty>:
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	2301      	movs	r3, #1
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <_lseek>:
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
 8005970:	2300      	movs	r3, #0
 8005972:	4618      	mov	r0, r3
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
	...

08005980 <_sbrk>:
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	4a14      	ldr	r2, [pc, #80]	; (80059dc <_sbrk+0x5c>)
 800598a:	4b15      	ldr	r3, [pc, #84]	; (80059e0 <_sbrk+0x60>)
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	617b      	str	r3, [r7, #20]
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	613b      	str	r3, [r7, #16]
 8005994:	4b13      	ldr	r3, [pc, #76]	; (80059e4 <_sbrk+0x64>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d102      	bne.n	80059a2 <_sbrk+0x22>
 800599c:	4b11      	ldr	r3, [pc, #68]	; (80059e4 <_sbrk+0x64>)
 800599e:	4a12      	ldr	r2, [pc, #72]	; (80059e8 <_sbrk+0x68>)
 80059a0:	601a      	str	r2, [r3, #0]
 80059a2:	4b10      	ldr	r3, [pc, #64]	; (80059e4 <_sbrk+0x64>)
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4413      	add	r3, r2
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d207      	bcs.n	80059c0 <_sbrk+0x40>
 80059b0:	f007 f864 	bl	800ca7c <__errno>
 80059b4:	4603      	mov	r3, r0
 80059b6:	220c      	movs	r2, #12
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	f04f 33ff 	mov.w	r3, #4294967295
 80059be:	e009      	b.n	80059d4 <_sbrk+0x54>
 80059c0:	4b08      	ldr	r3, [pc, #32]	; (80059e4 <_sbrk+0x64>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	4b07      	ldr	r3, [pc, #28]	; (80059e4 <_sbrk+0x64>)
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4413      	add	r3, r2
 80059ce:	4a05      	ldr	r2, [pc, #20]	; (80059e4 <_sbrk+0x64>)
 80059d0:	6013      	str	r3, [r2, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	4618      	mov	r0, r3
 80059d6:	3718      	adds	r7, #24
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	20020000 	.word	0x20020000
 80059e0:	00000400 	.word	0x00000400
 80059e4:	200010d8 	.word	0x200010d8
 80059e8:	200010f8 	.word	0x200010f8

080059ec <SystemInit>:
 80059ec:	b480      	push	{r7}
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	4b06      	ldr	r3, [pc, #24]	; (8005a0c <SystemInit+0x20>)
 80059f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f6:	4a05      	ldr	r2, [pc, #20]	; (8005a0c <SystemInit+0x20>)
 80059f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80059fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8005a00:	bf00      	nop
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	e000ed00 	.word	0xe000ed00

08005a10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005a10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005a14:	480d      	ldr	r0, [pc, #52]	; (8005a4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005a16:	490e      	ldr	r1, [pc, #56]	; (8005a50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005a18:	4a0e      	ldr	r2, [pc, #56]	; (8005a54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005a1c:	e002      	b.n	8005a24 <LoopCopyDataInit>

08005a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005a22:	3304      	adds	r3, #4

08005a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005a28:	d3f9      	bcc.n	8005a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005a2a:	4a0b      	ldr	r2, [pc, #44]	; (8005a58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005a2c:	4c0b      	ldr	r4, [pc, #44]	; (8005a5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8005a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005a30:	e001      	b.n	8005a36 <LoopFillZerobss>

08005a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005a34:	3204      	adds	r2, #4

08005a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005a38:	d3fb      	bcc.n	8005a32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005a3a:	f7ff ffd7 	bl	80059ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005a3e:	f007 f823 	bl	800ca88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a42:	f7fd fbc9 	bl	80031d8 <main>
  bx  lr    
 8005a46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005a48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005a50:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8005a54:	0800fa04 	.word	0x0800fa04
  ldr r2, =_sbss
 8005a58:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8005a5c:	200010f4 	.word	0x200010f4

08005a60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a60:	e7fe      	b.n	8005a60 <ADC_IRQHandler>
	...

08005a64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005a68:	4b0e      	ldr	r3, [pc, #56]	; (8005aa4 <HAL_Init+0x40>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a0d      	ldr	r2, [pc, #52]	; (8005aa4 <HAL_Init+0x40>)
 8005a6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005a74:	4b0b      	ldr	r3, [pc, #44]	; (8005aa4 <HAL_Init+0x40>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a0a      	ldr	r2, [pc, #40]	; (8005aa4 <HAL_Init+0x40>)
 8005a7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005a7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005a80:	4b08      	ldr	r3, [pc, #32]	; (8005aa4 <HAL_Init+0x40>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a07      	ldr	r2, [pc, #28]	; (8005aa4 <HAL_Init+0x40>)
 8005a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a8c:	2003      	movs	r0, #3
 8005a8e:	f000 f973 	bl	8005d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a92:	200f      	movs	r0, #15
 8005a94:	f000 f808 	bl	8005aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005a98:	f7ff fb98 	bl	80051cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	40023c00 	.word	0x40023c00

08005aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ab0:	4b12      	ldr	r3, [pc, #72]	; (8005afc <HAL_InitTick+0x54>)
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	4b12      	ldr	r3, [pc, #72]	; (8005b00 <HAL_InitTick+0x58>)
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	4619      	mov	r1, r3
 8005aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f000 f999 	bl	8005dfe <HAL_SYSTICK_Config>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e00e      	b.n	8005af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b0f      	cmp	r3, #15
 8005ada:	d80a      	bhi.n	8005af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005adc:	2200      	movs	r2, #0
 8005ade:	6879      	ldr	r1, [r7, #4]
 8005ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae4:	f000 f953 	bl	8005d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005ae8:	4a06      	ldr	r2, [pc, #24]	; (8005b04 <HAL_InitTick+0x5c>)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
 8005af0:	e000      	b.n	8005af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	20000000 	.word	0x20000000
 8005b00:	20000008 	.word	0x20000008
 8005b04:	20000004 	.word	0x20000004

08005b08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005b0c:	4b06      	ldr	r3, [pc, #24]	; (8005b28 <HAL_IncTick+0x20>)
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	461a      	mov	r2, r3
 8005b12:	4b06      	ldr	r3, [pc, #24]	; (8005b2c <HAL_IncTick+0x24>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4413      	add	r3, r2
 8005b18:	4a04      	ldr	r2, [pc, #16]	; (8005b2c <HAL_IncTick+0x24>)
 8005b1a:	6013      	str	r3, [r2, #0]
}
 8005b1c:	bf00      	nop
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	20000008 	.word	0x20000008
 8005b2c:	200010dc 	.word	0x200010dc

08005b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b30:	b480      	push	{r7}
 8005b32:	af00      	add	r7, sp, #0
  return uwTick;
 8005b34:	4b03      	ldr	r3, [pc, #12]	; (8005b44 <HAL_GetTick+0x14>)
 8005b36:	681b      	ldr	r3, [r3, #0]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	200010dc 	.word	0x200010dc

08005b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b50:	f7ff ffee 	bl	8005b30 <HAL_GetTick>
 8005b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b60:	d005      	beq.n	8005b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b62:	4b0a      	ldr	r3, [pc, #40]	; (8005b8c <HAL_Delay+0x44>)
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005b6e:	bf00      	nop
 8005b70:	f7ff ffde 	bl	8005b30 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d8f7      	bhi.n	8005b70 <HAL_Delay+0x28>
  {
  }
}
 8005b80:	bf00      	nop
 8005b82:	bf00      	nop
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	20000008 	.word	0x20000008

08005b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f003 0307 	and.w	r3, r3, #7
 8005b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ba0:	4b0c      	ldr	r3, [pc, #48]	; (8005bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005bac:	4013      	ands	r3, r2
 8005bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005bb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bc2:	4a04      	ldr	r2, [pc, #16]	; (8005bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	60d3      	str	r3, [r2, #12]
}
 8005bc8:	bf00      	nop
 8005bca:	3714      	adds	r7, #20
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	e000ed00 	.word	0xe000ed00

08005bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bdc:	4b04      	ldr	r3, [pc, #16]	; (8005bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	0a1b      	lsrs	r3, r3, #8
 8005be2:	f003 0307 	and.w	r3, r3, #7
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	e000ed00 	.word	0xe000ed00

08005bf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	db0b      	blt.n	8005c1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c06:	79fb      	ldrb	r3, [r7, #7]
 8005c08:	f003 021f 	and.w	r2, r3, #31
 8005c0c:	4907      	ldr	r1, [pc, #28]	; (8005c2c <__NVIC_EnableIRQ+0x38>)
 8005c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c12:	095b      	lsrs	r3, r3, #5
 8005c14:	2001      	movs	r0, #1
 8005c16:	fa00 f202 	lsl.w	r2, r0, r2
 8005c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	e000e100 	.word	0xe000e100

08005c30 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	4603      	mov	r3, r0
 8005c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	db12      	blt.n	8005c68 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c42:	79fb      	ldrb	r3, [r7, #7]
 8005c44:	f003 021f 	and.w	r2, r3, #31
 8005c48:	490a      	ldr	r1, [pc, #40]	; (8005c74 <__NVIC_DisableIRQ+0x44>)
 8005c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c4e:	095b      	lsrs	r3, r3, #5
 8005c50:	2001      	movs	r0, #1
 8005c52:	fa00 f202 	lsl.w	r2, r0, r2
 8005c56:	3320      	adds	r3, #32
 8005c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005c5c:	f3bf 8f4f 	dsb	sy
}
 8005c60:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005c62:	f3bf 8f6f 	isb	sy
}
 8005c66:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	e000e100 	.word	0xe000e100

08005c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	4603      	mov	r3, r0
 8005c80:	6039      	str	r1, [r7, #0]
 8005c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	db0a      	blt.n	8005ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	490c      	ldr	r1, [pc, #48]	; (8005cc4 <__NVIC_SetPriority+0x4c>)
 8005c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c96:	0112      	lsls	r2, r2, #4
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	440b      	add	r3, r1
 8005c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ca0:	e00a      	b.n	8005cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	4908      	ldr	r1, [pc, #32]	; (8005cc8 <__NVIC_SetPriority+0x50>)
 8005ca8:	79fb      	ldrb	r3, [r7, #7]
 8005caa:	f003 030f 	and.w	r3, r3, #15
 8005cae:	3b04      	subs	r3, #4
 8005cb0:	0112      	lsls	r2, r2, #4
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	440b      	add	r3, r1
 8005cb6:	761a      	strb	r2, [r3, #24]
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	e000e100 	.word	0xe000e100
 8005cc8:	e000ed00 	.word	0xe000ed00

08005ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b089      	sub	sp, #36	; 0x24
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f1c3 0307 	rsb	r3, r3, #7
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	bf28      	it	cs
 8005cea:	2304      	movcs	r3, #4
 8005cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	3304      	adds	r3, #4
 8005cf2:	2b06      	cmp	r3, #6
 8005cf4:	d902      	bls.n	8005cfc <NVIC_EncodePriority+0x30>
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	3b03      	subs	r3, #3
 8005cfa:	e000      	b.n	8005cfe <NVIC_EncodePriority+0x32>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d00:	f04f 32ff 	mov.w	r2, #4294967295
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0a:	43da      	mvns	r2, r3
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	401a      	ands	r2, r3
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d14:	f04f 31ff 	mov.w	r1, #4294967295
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d1e:	43d9      	mvns	r1, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d24:	4313      	orrs	r3, r2
         );
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3724      	adds	r7, #36	; 0x24
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
	...

08005d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d44:	d301      	bcc.n	8005d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d46:	2301      	movs	r3, #1
 8005d48:	e00f      	b.n	8005d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d4a:	4a0a      	ldr	r2, [pc, #40]	; (8005d74 <SysTick_Config+0x40>)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d52:	210f      	movs	r1, #15
 8005d54:	f04f 30ff 	mov.w	r0, #4294967295
 8005d58:	f7ff ff8e 	bl	8005c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d5c:	4b05      	ldr	r3, [pc, #20]	; (8005d74 <SysTick_Config+0x40>)
 8005d5e:	2200      	movs	r2, #0
 8005d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d62:	4b04      	ldr	r3, [pc, #16]	; (8005d74 <SysTick_Config+0x40>)
 8005d64:	2207      	movs	r2, #7
 8005d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3708      	adds	r7, #8
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	e000e010 	.word	0xe000e010

08005d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f7ff ff05 	bl	8005b90 <__NVIC_SetPriorityGrouping>
}
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b086      	sub	sp, #24
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	4603      	mov	r3, r0
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	607a      	str	r2, [r7, #4]
 8005d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005da0:	f7ff ff1a 	bl	8005bd8 <__NVIC_GetPriorityGrouping>
 8005da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	68b9      	ldr	r1, [r7, #8]
 8005daa:	6978      	ldr	r0, [r7, #20]
 8005dac:	f7ff ff8e 	bl	8005ccc <NVIC_EncodePriority>
 8005db0:	4602      	mov	r2, r0
 8005db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005db6:	4611      	mov	r1, r2
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7ff ff5d 	bl	8005c78 <__NVIC_SetPriority>
}
 8005dbe:	bf00      	nop
 8005dc0:	3718      	adds	r7, #24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b082      	sub	sp, #8
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	4603      	mov	r3, r0
 8005dce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff ff0d 	bl	8005bf4 <__NVIC_EnableIRQ>
}
 8005dda:	bf00      	nop
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	4603      	mov	r3, r0
 8005dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7ff ff1d 	bl	8005c30 <__NVIC_DisableIRQ>
}
 8005df6:	bf00      	nop
 8005df8:	3708      	adds	r7, #8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b082      	sub	sp, #8
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7ff ff94 	bl	8005d34 <SysTick_Config>
 8005e0c:	4603      	mov	r3, r0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
	...

08005e18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005e24:	f7ff fe84 	bl	8005b30 <HAL_GetTick>
 8005e28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e099      	b.n	8005f68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2202      	movs	r2, #2
 8005e38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0201 	bic.w	r2, r2, #1
 8005e52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e54:	e00f      	b.n	8005e76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e56:	f7ff fe6b 	bl	8005b30 <HAL_GetTick>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	1ad3      	subs	r3, r2, r3
 8005e60:	2b05      	cmp	r3, #5
 8005e62:	d908      	bls.n	8005e76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2203      	movs	r2, #3
 8005e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e078      	b.n	8005f68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1e8      	bne.n	8005e56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4b38      	ldr	r3, [pc, #224]	; (8005f70 <HAL_DMA_Init+0x158>)
 8005e90:	4013      	ands	r3, r2
 8005e92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	691b      	ldr	r3, [r3, #16]
 8005ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005eba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a1b      	ldr	r3, [r3, #32]
 8005ec0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ecc:	2b04      	cmp	r3, #4
 8005ece:	d107      	bne.n	8005ee0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	f023 0307 	bic.w	r3, r3, #7
 8005ef6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efc:	697a      	ldr	r2, [r7, #20]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f06:	2b04      	cmp	r3, #4
 8005f08:	d117      	bne.n	8005f3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00e      	beq.n	8005f3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 fae7 	bl	80064f0 <DMA_CheckFifoParam>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d008      	beq.n	8005f3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2240      	movs	r2, #64	; 0x40
 8005f2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005f36:	2301      	movs	r3, #1
 8005f38:	e016      	b.n	8005f68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 fa9e 	bl	8006484 <DMA_CalcBaseAndBitshift>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f50:	223f      	movs	r2, #63	; 0x3f
 8005f52:	409a      	lsls	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3718      	adds	r7, #24
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	f010803f 	.word	0xf010803f

08005f74 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e050      	b.n	8006028 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d101      	bne.n	8005f96 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005f92:	2302      	movs	r3, #2
 8005f94:	e048      	b.n	8006028 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0201 	bic.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2200      	movs	r2, #0
 8005fac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2221      	movs	r2, #33	; 0x21
 8005fd4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 fa54 	bl	8006484 <DMA_CalcBaseAndBitshift>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006008:	223f      	movs	r2, #63	; 0x3f
 800600a:	409a      	lsls	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006026:	2300      	movs	r3, #0
}
 8006028:	4618      	mov	r0, r3
 800602a:	3710      	adds	r7, #16
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}

08006030 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800603c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800603e:	f7ff fd77 	bl	8005b30 <HAL_GetTick>
 8006042:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800604a:	b2db      	uxtb	r3, r3
 800604c:	2b02      	cmp	r3, #2
 800604e:	d008      	beq.n	8006062 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2280      	movs	r2, #128	; 0x80
 8006054:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e052      	b.n	8006108 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 0216 	bic.w	r2, r2, #22
 8006070:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	695a      	ldr	r2, [r3, #20]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006080:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006086:	2b00      	cmp	r3, #0
 8006088:	d103      	bne.n	8006092 <HAL_DMA_Abort+0x62>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800608e:	2b00      	cmp	r3, #0
 8006090:	d007      	beq.n	80060a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 0208 	bic.w	r2, r2, #8
 80060a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f022 0201 	bic.w	r2, r2, #1
 80060b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060b2:	e013      	b.n	80060dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80060b4:	f7ff fd3c 	bl	8005b30 <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	2b05      	cmp	r3, #5
 80060c0:	d90c      	bls.n	80060dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2220      	movs	r2, #32
 80060c6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2203      	movs	r2, #3
 80060cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e015      	b.n	8006108 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1e4      	bne.n	80060b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060ee:	223f      	movs	r2, #63	; 0x3f
 80060f0:	409a      	lsls	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2201      	movs	r2, #1
 80060fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b02      	cmp	r3, #2
 8006122:	d004      	beq.n	800612e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2280      	movs	r2, #128	; 0x80
 8006128:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	e00c      	b.n	8006148 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2205      	movs	r2, #5
 8006132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f022 0201 	bic.w	r2, r2, #1
 8006144:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006160:	4b8e      	ldr	r3, [pc, #568]	; (800639c <HAL_DMA_IRQHandler+0x248>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a8e      	ldr	r2, [pc, #568]	; (80063a0 <HAL_DMA_IRQHandler+0x24c>)
 8006166:	fba2 2303 	umull	r2, r3, r2, r3
 800616a:	0a9b      	lsrs	r3, r3, #10
 800616c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006172:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800617e:	2208      	movs	r2, #8
 8006180:	409a      	lsls	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4013      	ands	r3, r2
 8006186:	2b00      	cmp	r3, #0
 8006188:	d01a      	beq.n	80061c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0304 	and.w	r3, r3, #4
 8006194:	2b00      	cmp	r3, #0
 8006196:	d013      	beq.n	80061c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f022 0204 	bic.w	r2, r2, #4
 80061a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061ac:	2208      	movs	r2, #8
 80061ae:	409a      	lsls	r2, r3
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b8:	f043 0201 	orr.w	r2, r3, #1
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061c4:	2201      	movs	r2, #1
 80061c6:	409a      	lsls	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4013      	ands	r3, r2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d012      	beq.n	80061f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00b      	beq.n	80061f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061e2:	2201      	movs	r2, #1
 80061e4:	409a      	lsls	r2, r3
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ee:	f043 0202 	orr.w	r2, r3, #2
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061fa:	2204      	movs	r2, #4
 80061fc:	409a      	lsls	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	4013      	ands	r3, r2
 8006202:	2b00      	cmp	r3, #0
 8006204:	d012      	beq.n	800622c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0302 	and.w	r3, r3, #2
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00b      	beq.n	800622c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006218:	2204      	movs	r2, #4
 800621a:	409a      	lsls	r2, r3
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006224:	f043 0204 	orr.w	r2, r3, #4
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006230:	2210      	movs	r2, #16
 8006232:	409a      	lsls	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	4013      	ands	r3, r2
 8006238:	2b00      	cmp	r3, #0
 800623a:	d043      	beq.n	80062c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0308 	and.w	r3, r3, #8
 8006246:	2b00      	cmp	r3, #0
 8006248:	d03c      	beq.n	80062c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800624e:	2210      	movs	r2, #16
 8006250:	409a      	lsls	r2, r3
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d018      	beq.n	8006296 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d108      	bne.n	8006284 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006276:	2b00      	cmp	r3, #0
 8006278:	d024      	beq.n	80062c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	4798      	blx	r3
 8006282:	e01f      	b.n	80062c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006288:	2b00      	cmp	r3, #0
 800628a:	d01b      	beq.n	80062c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	4798      	blx	r3
 8006294:	e016      	b.n	80062c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d107      	bne.n	80062b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f022 0208 	bic.w	r2, r2, #8
 80062b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d003      	beq.n	80062c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062c8:	2220      	movs	r2, #32
 80062ca:	409a      	lsls	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4013      	ands	r3, r2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 808f 	beq.w	80063f4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 0310 	and.w	r3, r3, #16
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 8087 	beq.w	80063f4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062ea:	2220      	movs	r2, #32
 80062ec:	409a      	lsls	r2, r3
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b05      	cmp	r3, #5
 80062fc:	d136      	bne.n	800636c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0216 	bic.w	r2, r2, #22
 800630c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	695a      	ldr	r2, [r3, #20]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800631c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006322:	2b00      	cmp	r3, #0
 8006324:	d103      	bne.n	800632e <HAL_DMA_IRQHandler+0x1da>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800632a:	2b00      	cmp	r3, #0
 800632c:	d007      	beq.n	800633e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f022 0208 	bic.w	r2, r2, #8
 800633c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006342:	223f      	movs	r2, #63	; 0x3f
 8006344:	409a      	lsls	r2, r3
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800635e:	2b00      	cmp	r3, #0
 8006360:	d07e      	beq.n	8006460 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	4798      	blx	r3
        }
        return;
 800636a:	e079      	b.n	8006460 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d01d      	beq.n	80063b6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d10d      	bne.n	80063a4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800638c:	2b00      	cmp	r3, #0
 800638e:	d031      	beq.n	80063f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	4798      	blx	r3
 8006398:	e02c      	b.n	80063f4 <HAL_DMA_IRQHandler+0x2a0>
 800639a:	bf00      	nop
 800639c:	20000000 	.word	0x20000000
 80063a0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d023      	beq.n	80063f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	4798      	blx	r3
 80063b4:	e01e      	b.n	80063f4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10f      	bne.n	80063e4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f022 0210 	bic.w	r2, r2, #16
 80063d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d003      	beq.n	80063f4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d032      	beq.n	8006462 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006400:	f003 0301 	and.w	r3, r3, #1
 8006404:	2b00      	cmp	r3, #0
 8006406:	d022      	beq.n	800644e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2205      	movs	r2, #5
 800640c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f022 0201 	bic.w	r2, r2, #1
 800641e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	3301      	adds	r3, #1
 8006424:	60bb      	str	r3, [r7, #8]
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	429a      	cmp	r2, r3
 800642a:	d307      	bcc.n	800643c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f003 0301 	and.w	r3, r3, #1
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1f2      	bne.n	8006420 <HAL_DMA_IRQHandler+0x2cc>
 800643a:	e000      	b.n	800643e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800643c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006452:	2b00      	cmp	r3, #0
 8006454:	d005      	beq.n	8006462 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	4798      	blx	r3
 800645e:	e000      	b.n	8006462 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006460:	bf00      	nop
    }
  }
}
 8006462:	3718      	adds	r7, #24
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006476:	b2db      	uxtb	r3, r3
}
 8006478:	4618      	mov	r0, r3
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	b2db      	uxtb	r3, r3
 8006492:	3b10      	subs	r3, #16
 8006494:	4a14      	ldr	r2, [pc, #80]	; (80064e8 <DMA_CalcBaseAndBitshift+0x64>)
 8006496:	fba2 2303 	umull	r2, r3, r2, r3
 800649a:	091b      	lsrs	r3, r3, #4
 800649c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800649e:	4a13      	ldr	r2, [pc, #76]	; (80064ec <DMA_CalcBaseAndBitshift+0x68>)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	4413      	add	r3, r2
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	461a      	mov	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2b03      	cmp	r3, #3
 80064b0:	d909      	bls.n	80064c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80064ba:	f023 0303 	bic.w	r3, r3, #3
 80064be:	1d1a      	adds	r2, r3, #4
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	659a      	str	r2, [r3, #88]	; 0x58
 80064c4:	e007      	b.n	80064d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80064ce:	f023 0303 	bic.w	r3, r3, #3
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	aaaaaaab 	.word	0xaaaaaaab
 80064ec:	0800f5d4 	.word	0x0800f5d4

080064f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064f8:	2300      	movs	r3, #0
 80064fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006500:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d11f      	bne.n	800654a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	2b03      	cmp	r3, #3
 800650e:	d856      	bhi.n	80065be <DMA_CheckFifoParam+0xce>
 8006510:	a201      	add	r2, pc, #4	; (adr r2, 8006518 <DMA_CheckFifoParam+0x28>)
 8006512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006516:	bf00      	nop
 8006518:	08006529 	.word	0x08006529
 800651c:	0800653b 	.word	0x0800653b
 8006520:	08006529 	.word	0x08006529
 8006524:	080065bf 	.word	0x080065bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d046      	beq.n	80065c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006538:	e043      	b.n	80065c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006542:	d140      	bne.n	80065c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006548:	e03d      	b.n	80065c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	699b      	ldr	r3, [r3, #24]
 800654e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006552:	d121      	bne.n	8006598 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2b03      	cmp	r3, #3
 8006558:	d837      	bhi.n	80065ca <DMA_CheckFifoParam+0xda>
 800655a:	a201      	add	r2, pc, #4	; (adr r2, 8006560 <DMA_CheckFifoParam+0x70>)
 800655c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006560:	08006571 	.word	0x08006571
 8006564:	08006577 	.word	0x08006577
 8006568:	08006571 	.word	0x08006571
 800656c:	08006589 	.word	0x08006589
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	73fb      	strb	r3, [r7, #15]
      break;
 8006574:	e030      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d025      	beq.n	80065ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006586:	e022      	b.n	80065ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006590:	d11f      	bne.n	80065d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006596:	e01c      	b.n	80065d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d903      	bls.n	80065a6 <DMA_CheckFifoParam+0xb6>
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2b03      	cmp	r3, #3
 80065a2:	d003      	beq.n	80065ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80065a4:	e018      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	73fb      	strb	r3, [r7, #15]
      break;
 80065aa:	e015      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00e      	beq.n	80065d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	73fb      	strb	r3, [r7, #15]
      break;
 80065bc:	e00b      	b.n	80065d6 <DMA_CheckFifoParam+0xe6>
      break;
 80065be:	bf00      	nop
 80065c0:	e00a      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      break;
 80065c2:	bf00      	nop
 80065c4:	e008      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      break;
 80065c6:	bf00      	nop
 80065c8:	e006      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      break;
 80065ca:	bf00      	nop
 80065cc:	e004      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      break;
 80065ce:	bf00      	nop
 80065d0:	e002      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80065d2:	bf00      	nop
 80065d4:	e000      	b.n	80065d8 <DMA_CheckFifoParam+0xe8>
      break;
 80065d6:	bf00      	nop
    }
  } 
  
  return status; 
 80065d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop

080065e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b089      	sub	sp, #36	; 0x24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80065f6:	2300      	movs	r3, #0
 80065f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80065fa:	2300      	movs	r3, #0
 80065fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065fe:	2300      	movs	r3, #0
 8006600:	61fb      	str	r3, [r7, #28]
 8006602:	e159      	b.n	80068b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006604:	2201      	movs	r2, #1
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	fa02 f303 	lsl.w	r3, r2, r3
 800660c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	4013      	ands	r3, r2
 8006616:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	429a      	cmp	r2, r3
 800661e:	f040 8148 	bne.w	80068b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f003 0303 	and.w	r3, r3, #3
 800662a:	2b01      	cmp	r3, #1
 800662c:	d005      	beq.n	800663a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006636:	2b02      	cmp	r3, #2
 8006638:	d130      	bne.n	800669c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	2203      	movs	r2, #3
 8006646:	fa02 f303 	lsl.w	r3, r2, r3
 800664a:	43db      	mvns	r3, r3
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	4013      	ands	r3, r2
 8006650:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	68da      	ldr	r2, [r3, #12]
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	005b      	lsls	r3, r3, #1
 800665a:	fa02 f303 	lsl.w	r3, r2, r3
 800665e:	69ba      	ldr	r2, [r7, #24]
 8006660:	4313      	orrs	r3, r2
 8006662:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	69ba      	ldr	r2, [r7, #24]
 8006668:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006670:	2201      	movs	r2, #1
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	fa02 f303 	lsl.w	r3, r2, r3
 8006678:	43db      	mvns	r3, r3
 800667a:	69ba      	ldr	r2, [r7, #24]
 800667c:	4013      	ands	r3, r2
 800667e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	091b      	lsrs	r3, r3, #4
 8006686:	f003 0201 	and.w	r2, r3, #1
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	fa02 f303 	lsl.w	r3, r2, r3
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	4313      	orrs	r3, r2
 8006694:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	69ba      	ldr	r2, [r7, #24]
 800669a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	f003 0303 	and.w	r3, r3, #3
 80066a4:	2b03      	cmp	r3, #3
 80066a6:	d017      	beq.n	80066d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	005b      	lsls	r3, r3, #1
 80066b2:	2203      	movs	r2, #3
 80066b4:	fa02 f303 	lsl.w	r3, r2, r3
 80066b8:	43db      	mvns	r3, r3
 80066ba:	69ba      	ldr	r2, [r7, #24]
 80066bc:	4013      	ands	r3, r2
 80066be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	689a      	ldr	r2, [r3, #8]
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	005b      	lsls	r3, r3, #1
 80066c8:	fa02 f303 	lsl.w	r3, r2, r3
 80066cc:	69ba      	ldr	r2, [r7, #24]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	69ba      	ldr	r2, [r7, #24]
 80066d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f003 0303 	and.w	r3, r3, #3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d123      	bne.n	800672c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	08da      	lsrs	r2, r3, #3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	3208      	adds	r2, #8
 80066ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	f003 0307 	and.w	r3, r3, #7
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	220f      	movs	r2, #15
 80066fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006700:	43db      	mvns	r3, r3
 8006702:	69ba      	ldr	r2, [r7, #24]
 8006704:	4013      	ands	r3, r2
 8006706:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	691a      	ldr	r2, [r3, #16]
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	f003 0307 	and.w	r3, r3, #7
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	fa02 f303 	lsl.w	r3, r2, r3
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	4313      	orrs	r3, r2
 800671c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	08da      	lsrs	r2, r3, #3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	3208      	adds	r2, #8
 8006726:	69b9      	ldr	r1, [r7, #24]
 8006728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	005b      	lsls	r3, r3, #1
 8006736:	2203      	movs	r2, #3
 8006738:	fa02 f303 	lsl.w	r3, r2, r3
 800673c:	43db      	mvns	r3, r3
 800673e:	69ba      	ldr	r2, [r7, #24]
 8006740:	4013      	ands	r3, r2
 8006742:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f003 0203 	and.w	r2, r3, #3
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	005b      	lsls	r3, r3, #1
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	69ba      	ldr	r2, [r7, #24]
 8006756:	4313      	orrs	r3, r2
 8006758:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	69ba      	ldr	r2, [r7, #24]
 800675e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 80a2 	beq.w	80068b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800676e:	2300      	movs	r3, #0
 8006770:	60fb      	str	r3, [r7, #12]
 8006772:	4b57      	ldr	r3, [pc, #348]	; (80068d0 <HAL_GPIO_Init+0x2e8>)
 8006774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006776:	4a56      	ldr	r2, [pc, #344]	; (80068d0 <HAL_GPIO_Init+0x2e8>)
 8006778:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800677c:	6453      	str	r3, [r2, #68]	; 0x44
 800677e:	4b54      	ldr	r3, [pc, #336]	; (80068d0 <HAL_GPIO_Init+0x2e8>)
 8006780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006782:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006786:	60fb      	str	r3, [r7, #12]
 8006788:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800678a:	4a52      	ldr	r2, [pc, #328]	; (80068d4 <HAL_GPIO_Init+0x2ec>)
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	089b      	lsrs	r3, r3, #2
 8006790:	3302      	adds	r3, #2
 8006792:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006796:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	220f      	movs	r2, #15
 80067a2:	fa02 f303 	lsl.w	r3, r2, r3
 80067a6:	43db      	mvns	r3, r3
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	4013      	ands	r3, r2
 80067ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a49      	ldr	r2, [pc, #292]	; (80068d8 <HAL_GPIO_Init+0x2f0>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d019      	beq.n	80067ea <HAL_GPIO_Init+0x202>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a48      	ldr	r2, [pc, #288]	; (80068dc <HAL_GPIO_Init+0x2f4>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d013      	beq.n	80067e6 <HAL_GPIO_Init+0x1fe>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a47      	ldr	r2, [pc, #284]	; (80068e0 <HAL_GPIO_Init+0x2f8>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d00d      	beq.n	80067e2 <HAL_GPIO_Init+0x1fa>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a46      	ldr	r2, [pc, #280]	; (80068e4 <HAL_GPIO_Init+0x2fc>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d007      	beq.n	80067de <HAL_GPIO_Init+0x1f6>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a45      	ldr	r2, [pc, #276]	; (80068e8 <HAL_GPIO_Init+0x300>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d101      	bne.n	80067da <HAL_GPIO_Init+0x1f2>
 80067d6:	2304      	movs	r3, #4
 80067d8:	e008      	b.n	80067ec <HAL_GPIO_Init+0x204>
 80067da:	2307      	movs	r3, #7
 80067dc:	e006      	b.n	80067ec <HAL_GPIO_Init+0x204>
 80067de:	2303      	movs	r3, #3
 80067e0:	e004      	b.n	80067ec <HAL_GPIO_Init+0x204>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e002      	b.n	80067ec <HAL_GPIO_Init+0x204>
 80067e6:	2301      	movs	r3, #1
 80067e8:	e000      	b.n	80067ec <HAL_GPIO_Init+0x204>
 80067ea:	2300      	movs	r3, #0
 80067ec:	69fa      	ldr	r2, [r7, #28]
 80067ee:	f002 0203 	and.w	r2, r2, #3
 80067f2:	0092      	lsls	r2, r2, #2
 80067f4:	4093      	lsls	r3, r2
 80067f6:	69ba      	ldr	r2, [r7, #24]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80067fc:	4935      	ldr	r1, [pc, #212]	; (80068d4 <HAL_GPIO_Init+0x2ec>)
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	089b      	lsrs	r3, r3, #2
 8006802:	3302      	adds	r3, #2
 8006804:	69ba      	ldr	r2, [r7, #24]
 8006806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800680a:	4b38      	ldr	r3, [pc, #224]	; (80068ec <HAL_GPIO_Init+0x304>)
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	43db      	mvns	r3, r3
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	4013      	ands	r3, r2
 8006818:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006822:	2b00      	cmp	r3, #0
 8006824:	d003      	beq.n	800682e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006826:	69ba      	ldr	r2, [r7, #24]
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800682e:	4a2f      	ldr	r2, [pc, #188]	; (80068ec <HAL_GPIO_Init+0x304>)
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006834:	4b2d      	ldr	r3, [pc, #180]	; (80068ec <HAL_GPIO_Init+0x304>)
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	43db      	mvns	r3, r3
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	4013      	ands	r3, r2
 8006842:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d003      	beq.n	8006858 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	4313      	orrs	r3, r2
 8006856:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006858:	4a24      	ldr	r2, [pc, #144]	; (80068ec <HAL_GPIO_Init+0x304>)
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800685e:	4b23      	ldr	r3, [pc, #140]	; (80068ec <HAL_GPIO_Init+0x304>)
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	43db      	mvns	r3, r3
 8006868:	69ba      	ldr	r2, [r7, #24]
 800686a:	4013      	ands	r3, r2
 800686c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800687a:	69ba      	ldr	r2, [r7, #24]
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	4313      	orrs	r3, r2
 8006880:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006882:	4a1a      	ldr	r2, [pc, #104]	; (80068ec <HAL_GPIO_Init+0x304>)
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006888:	4b18      	ldr	r3, [pc, #96]	; (80068ec <HAL_GPIO_Init+0x304>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	43db      	mvns	r3, r3
 8006892:	69ba      	ldr	r2, [r7, #24]
 8006894:	4013      	ands	r3, r2
 8006896:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d003      	beq.n	80068ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80068a4:	69ba      	ldr	r2, [r7, #24]
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80068ac:	4a0f      	ldr	r2, [pc, #60]	; (80068ec <HAL_GPIO_Init+0x304>)
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	3301      	adds	r3, #1
 80068b6:	61fb      	str	r3, [r7, #28]
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	2b0f      	cmp	r3, #15
 80068bc:	f67f aea2 	bls.w	8006604 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80068c0:	bf00      	nop
 80068c2:	bf00      	nop
 80068c4:	3724      	adds	r7, #36	; 0x24
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40023800 	.word	0x40023800
 80068d4:	40013800 	.word	0x40013800
 80068d8:	40020000 	.word	0x40020000
 80068dc:	40020400 	.word	0x40020400
 80068e0:	40020800 	.word	0x40020800
 80068e4:	40020c00 	.word	0x40020c00
 80068e8:	40021000 	.word	0x40021000
 80068ec:	40013c00 	.word	0x40013c00

080068f0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80068fa:	2300      	movs	r3, #0
 80068fc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80068fe:	2300      	movs	r3, #0
 8006900:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006902:	2300      	movs	r3, #0
 8006904:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006906:	2300      	movs	r3, #0
 8006908:	617b      	str	r3, [r7, #20]
 800690a:	e0bb      	b.n	8006a84 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800690c:	2201      	movs	r2, #1
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	fa02 f303 	lsl.w	r3, r2, r3
 8006914:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006916:	683a      	ldr	r2, [r7, #0]
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	4013      	ands	r3, r2
 800691c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	429a      	cmp	r2, r3
 8006924:	f040 80ab 	bne.w	8006a7e <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006928:	4a5c      	ldr	r2, [pc, #368]	; (8006a9c <HAL_GPIO_DeInit+0x1ac>)
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	089b      	lsrs	r3, r3, #2
 800692e:	3302      	adds	r3, #2
 8006930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006934:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	f003 0303 	and.w	r3, r3, #3
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	220f      	movs	r2, #15
 8006940:	fa02 f303 	lsl.w	r3, r2, r3
 8006944:	68ba      	ldr	r2, [r7, #8]
 8006946:	4013      	ands	r3, r2
 8006948:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a54      	ldr	r2, [pc, #336]	; (8006aa0 <HAL_GPIO_DeInit+0x1b0>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d019      	beq.n	8006986 <HAL_GPIO_DeInit+0x96>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a53      	ldr	r2, [pc, #332]	; (8006aa4 <HAL_GPIO_DeInit+0x1b4>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d013      	beq.n	8006982 <HAL_GPIO_DeInit+0x92>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a52      	ldr	r2, [pc, #328]	; (8006aa8 <HAL_GPIO_DeInit+0x1b8>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d00d      	beq.n	800697e <HAL_GPIO_DeInit+0x8e>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a51      	ldr	r2, [pc, #324]	; (8006aac <HAL_GPIO_DeInit+0x1bc>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d007      	beq.n	800697a <HAL_GPIO_DeInit+0x8a>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a50      	ldr	r2, [pc, #320]	; (8006ab0 <HAL_GPIO_DeInit+0x1c0>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d101      	bne.n	8006976 <HAL_GPIO_DeInit+0x86>
 8006972:	2304      	movs	r3, #4
 8006974:	e008      	b.n	8006988 <HAL_GPIO_DeInit+0x98>
 8006976:	2307      	movs	r3, #7
 8006978:	e006      	b.n	8006988 <HAL_GPIO_DeInit+0x98>
 800697a:	2303      	movs	r3, #3
 800697c:	e004      	b.n	8006988 <HAL_GPIO_DeInit+0x98>
 800697e:	2302      	movs	r3, #2
 8006980:	e002      	b.n	8006988 <HAL_GPIO_DeInit+0x98>
 8006982:	2301      	movs	r3, #1
 8006984:	e000      	b.n	8006988 <HAL_GPIO_DeInit+0x98>
 8006986:	2300      	movs	r3, #0
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	f002 0203 	and.w	r2, r2, #3
 800698e:	0092      	lsls	r2, r2, #2
 8006990:	4093      	lsls	r3, r2
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	429a      	cmp	r2, r3
 8006996:	d132      	bne.n	80069fe <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006998:	4b46      	ldr	r3, [pc, #280]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	43db      	mvns	r3, r3
 80069a0:	4944      	ldr	r1, [pc, #272]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 80069a2:	4013      	ands	r3, r2
 80069a4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80069a6:	4b43      	ldr	r3, [pc, #268]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	43db      	mvns	r3, r3
 80069ae:	4941      	ldr	r1, [pc, #260]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 80069b0:	4013      	ands	r3, r2
 80069b2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80069b4:	4b3f      	ldr	r3, [pc, #252]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 80069b6:	68da      	ldr	r2, [r3, #12]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	43db      	mvns	r3, r3
 80069bc:	493d      	ldr	r1, [pc, #244]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 80069be:	4013      	ands	r3, r2
 80069c0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80069c2:	4b3c      	ldr	r3, [pc, #240]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 80069c4:	689a      	ldr	r2, [r3, #8]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	43db      	mvns	r3, r3
 80069ca:	493a      	ldr	r1, [pc, #232]	; (8006ab4 <HAL_GPIO_DeInit+0x1c4>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	220f      	movs	r2, #15
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80069e0:	4a2e      	ldr	r2, [pc, #184]	; (8006a9c <HAL_GPIO_DeInit+0x1ac>)
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	089b      	lsrs	r3, r3, #2
 80069e6:	3302      	adds	r3, #2
 80069e8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	43da      	mvns	r2, r3
 80069f0:	482a      	ldr	r0, [pc, #168]	; (8006a9c <HAL_GPIO_DeInit+0x1ac>)
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	089b      	lsrs	r3, r3, #2
 80069f6:	400a      	ands	r2, r1
 80069f8:	3302      	adds	r3, #2
 80069fa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	005b      	lsls	r3, r3, #1
 8006a06:	2103      	movs	r1, #3
 8006a08:	fa01 f303 	lsl.w	r3, r1, r3
 8006a0c:	43db      	mvns	r3, r3
 8006a0e:	401a      	ands	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	08da      	lsrs	r2, r3, #3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3208      	adds	r2, #8
 8006a1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f003 0307 	and.w	r3, r3, #7
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	220f      	movs	r2, #15
 8006a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2e:	43db      	mvns	r3, r3
 8006a30:	697a      	ldr	r2, [r7, #20]
 8006a32:	08d2      	lsrs	r2, r2, #3
 8006a34:	4019      	ands	r1, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	3208      	adds	r2, #8
 8006a3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68da      	ldr	r2, [r3, #12]
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	005b      	lsls	r3, r3, #1
 8006a46:	2103      	movs	r1, #3
 8006a48:	fa01 f303 	lsl.w	r3, r1, r3
 8006a4c:	43db      	mvns	r3, r3
 8006a4e:	401a      	ands	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	2101      	movs	r1, #1
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a60:	43db      	mvns	r3, r3
 8006a62:	401a      	ands	r2, r3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	2103      	movs	r1, #3
 8006a72:	fa01 f303 	lsl.w	r3, r1, r3
 8006a76:	43db      	mvns	r3, r3
 8006a78:	401a      	ands	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	3301      	adds	r3, #1
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	2b0f      	cmp	r3, #15
 8006a88:	f67f af40 	bls.w	800690c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006a8c:	bf00      	nop
 8006a8e:	bf00      	nop
 8006a90:	371c      	adds	r7, #28
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	40013800 	.word	0x40013800
 8006aa0:	40020000 	.word	0x40020000
 8006aa4:	40020400 	.word	0x40020400
 8006aa8:	40020800 	.word	0x40020800
 8006aac:	40020c00 	.word	0x40020c00
 8006ab0:	40021000 	.word	0x40021000
 8006ab4:	40013c00 	.word	0x40013c00

08006ab8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	807b      	strh	r3, [r7, #2]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ac8:	787b      	ldrb	r3, [r7, #1]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d003      	beq.n	8006ad6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ace:	887a      	ldrh	r2, [r7, #2]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006ad4:	e003      	b.n	8006ade <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006ad6:	887b      	ldrh	r3, [r7, #2]
 8006ad8:	041a      	lsls	r2, r3, #16
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	619a      	str	r2, [r3, #24]
}
 8006ade:	bf00      	nop
 8006ae0:	370c      	adds	r7, #12
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
	...

08006aec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e12b      	b.n	8006d56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d106      	bne.n	8006b18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f7fe fb82 	bl	800521c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2224      	movs	r2, #36	; 0x24
 8006b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f022 0201 	bic.w	r2, r2, #1
 8006b2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006b50:	f002 fdf0 	bl	8009734 <HAL_RCC_GetPCLK1Freq>
 8006b54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	4a81      	ldr	r2, [pc, #516]	; (8006d60 <HAL_I2C_Init+0x274>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d807      	bhi.n	8006b70 <HAL_I2C_Init+0x84>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	4a80      	ldr	r2, [pc, #512]	; (8006d64 <HAL_I2C_Init+0x278>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	bf94      	ite	ls
 8006b68:	2301      	movls	r3, #1
 8006b6a:	2300      	movhi	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	e006      	b.n	8006b7e <HAL_I2C_Init+0x92>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	4a7d      	ldr	r2, [pc, #500]	; (8006d68 <HAL_I2C_Init+0x27c>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	bf94      	ite	ls
 8006b78:	2301      	movls	r3, #1
 8006b7a:	2300      	movhi	r3, #0
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d001      	beq.n	8006b86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e0e7      	b.n	8006d56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	4a78      	ldr	r2, [pc, #480]	; (8006d6c <HAL_I2C_Init+0x280>)
 8006b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8e:	0c9b      	lsrs	r3, r3, #18
 8006b90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	6a1b      	ldr	r3, [r3, #32]
 8006bac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	4a6a      	ldr	r2, [pc, #424]	; (8006d60 <HAL_I2C_Init+0x274>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d802      	bhi.n	8006bc0 <HAL_I2C_Init+0xd4>
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	e009      	b.n	8006bd4 <HAL_I2C_Init+0xe8>
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006bc6:	fb02 f303 	mul.w	r3, r2, r3
 8006bca:	4a69      	ldr	r2, [pc, #420]	; (8006d70 <HAL_I2C_Init+0x284>)
 8006bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8006bd0:	099b      	lsrs	r3, r3, #6
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	6812      	ldr	r2, [r2, #0]
 8006bd8:	430b      	orrs	r3, r1
 8006bda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	69db      	ldr	r3, [r3, #28]
 8006be2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006be6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	495c      	ldr	r1, [pc, #368]	; (8006d60 <HAL_I2C_Init+0x274>)
 8006bf0:	428b      	cmp	r3, r1
 8006bf2:	d819      	bhi.n	8006c28 <HAL_I2C_Init+0x13c>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	1e59      	subs	r1, r3, #1
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	005b      	lsls	r3, r3, #1
 8006bfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c02:	1c59      	adds	r1, r3, #1
 8006c04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006c08:	400b      	ands	r3, r1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00a      	beq.n	8006c24 <HAL_I2C_Init+0x138>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	1e59      	subs	r1, r3, #1
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	005b      	lsls	r3, r3, #1
 8006c18:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c1c:	3301      	adds	r3, #1
 8006c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c22:	e051      	b.n	8006cc8 <HAL_I2C_Init+0x1dc>
 8006c24:	2304      	movs	r3, #4
 8006c26:	e04f      	b.n	8006cc8 <HAL_I2C_Init+0x1dc>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d111      	bne.n	8006c54 <HAL_I2C_Init+0x168>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	1e58      	subs	r0, r3, #1
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6859      	ldr	r1, [r3, #4]
 8006c38:	460b      	mov	r3, r1
 8006c3a:	005b      	lsls	r3, r3, #1
 8006c3c:	440b      	add	r3, r1
 8006c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c42:	3301      	adds	r3, #1
 8006c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	bf0c      	ite	eq
 8006c4c:	2301      	moveq	r3, #1
 8006c4e:	2300      	movne	r3, #0
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	e012      	b.n	8006c7a <HAL_I2C_Init+0x18e>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	1e58      	subs	r0, r3, #1
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6859      	ldr	r1, [r3, #4]
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	440b      	add	r3, r1
 8006c62:	0099      	lsls	r1, r3, #2
 8006c64:	440b      	add	r3, r1
 8006c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	bf0c      	ite	eq
 8006c74:	2301      	moveq	r3, #1
 8006c76:	2300      	movne	r3, #0
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <HAL_I2C_Init+0x196>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e022      	b.n	8006cc8 <HAL_I2C_Init+0x1dc>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d10e      	bne.n	8006ca8 <HAL_I2C_Init+0x1bc>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	1e58      	subs	r0, r3, #1
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6859      	ldr	r1, [r3, #4]
 8006c92:	460b      	mov	r3, r1
 8006c94:	005b      	lsls	r3, r3, #1
 8006c96:	440b      	add	r3, r1
 8006c98:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ca6:	e00f      	b.n	8006cc8 <HAL_I2C_Init+0x1dc>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	1e58      	subs	r0, r3, #1
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6859      	ldr	r1, [r3, #4]
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	440b      	add	r3, r1
 8006cb6:	0099      	lsls	r1, r3, #2
 8006cb8:	440b      	add	r3, r1
 8006cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006cc8:	6879      	ldr	r1, [r7, #4]
 8006cca:	6809      	ldr	r1, [r1, #0]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	69da      	ldr	r2, [r3, #28]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
 8006ce2:	431a      	orrs	r2, r3
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	6911      	ldr	r1, [r2, #16]
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	68d2      	ldr	r2, [r2, #12]
 8006d02:	4311      	orrs	r1, r2
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	6812      	ldr	r2, [r2, #0]
 8006d08:	430b      	orrs	r3, r1
 8006d0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	695a      	ldr	r2, [r3, #20]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f042 0201 	orr.w	r2, r2, #1
 8006d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3710      	adds	r7, #16
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	000186a0 	.word	0x000186a0
 8006d64:	001e847f 	.word	0x001e847f
 8006d68:	003d08ff 	.word	0x003d08ff
 8006d6c:	431bde83 	.word	0x431bde83
 8006d70:	10624dd3 	.word	0x10624dd3

08006d74 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b088      	sub	sp, #32
 8006d78:	af02      	add	r7, sp, #8
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	4608      	mov	r0, r1
 8006d7e:	4611      	mov	r1, r2
 8006d80:	461a      	mov	r2, r3
 8006d82:	4603      	mov	r3, r0
 8006d84:	817b      	strh	r3, [r7, #10]
 8006d86:	460b      	mov	r3, r1
 8006d88:	813b      	strh	r3, [r7, #8]
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d8e:	f7fe fecf 	bl	8005b30 <HAL_GetTick>
 8006d92:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	2b20      	cmp	r3, #32
 8006d9e:	f040 80d9 	bne.w	8006f54 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	2319      	movs	r3, #25
 8006da8:	2201      	movs	r2, #1
 8006daa:	496d      	ldr	r1, [pc, #436]	; (8006f60 <HAL_I2C_Mem_Write+0x1ec>)
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f001 febd 	bl	8008b2c <I2C_WaitOnFlagUntilTimeout>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d001      	beq.n	8006dbc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006db8:	2302      	movs	r3, #2
 8006dba:	e0cc      	b.n	8006f56 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d101      	bne.n	8006dca <HAL_I2C_Mem_Write+0x56>
 8006dc6:	2302      	movs	r3, #2
 8006dc8:	e0c5      	b.n	8006f56 <HAL_I2C_Mem_Write+0x1e2>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0301 	and.w	r3, r3, #1
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d007      	beq.n	8006df0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f042 0201 	orr.w	r2, r2, #1
 8006dee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006dfe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2221      	movs	r2, #33	; 0x21
 8006e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2240      	movs	r2, #64	; 0x40
 8006e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6a3a      	ldr	r2, [r7, #32]
 8006e1a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006e20:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	4a4d      	ldr	r2, [pc, #308]	; (8006f64 <HAL_I2C_Mem_Write+0x1f0>)
 8006e30:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e32:	88f8      	ldrh	r0, [r7, #6]
 8006e34:	893a      	ldrh	r2, [r7, #8]
 8006e36:	8979      	ldrh	r1, [r7, #10]
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	9301      	str	r3, [sp, #4]
 8006e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	4603      	mov	r3, r0
 8006e42:	68f8      	ldr	r0, [r7, #12]
 8006e44:	f001 fd34 	bl	80088b0 <I2C_RequestMemoryWrite>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d052      	beq.n	8006ef4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e081      	b.n	8006f56 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	f001 ff3e 	bl	8008cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00d      	beq.n	8006e7e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e66:	2b04      	cmp	r3, #4
 8006e68:	d107      	bne.n	8006e7a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e06b      	b.n	8006f56 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e82:	781a      	ldrb	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8e:	1c5a      	adds	r2, r3, #1
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	695b      	ldr	r3, [r3, #20]
 8006eb4:	f003 0304 	and.w	r3, r3, #4
 8006eb8:	2b04      	cmp	r3, #4
 8006eba:	d11b      	bne.n	8006ef4 <HAL_I2C_Mem_Write+0x180>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d017      	beq.n	8006ef4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec8:	781a      	ldrb	r2, [r3, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed4:	1c5a      	adds	r2, r3, #1
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	3b01      	subs	r3, #1
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1aa      	bne.n	8006e52 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f001 ff2a 	bl	8008d5a <I2C_WaitOnBTFFlagUntilTimeout>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00d      	beq.n	8006f28 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f10:	2b04      	cmp	r3, #4
 8006f12:	d107      	bne.n	8006f24 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f22:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e016      	b.n	8006f56 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	e000      	b.n	8006f56 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006f54:	2302      	movs	r3, #2
  }
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	00100002 	.word	0x00100002
 8006f64:	ffff0000 	.word	0xffff0000

08006f68 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b087      	sub	sp, #28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	4608      	mov	r0, r1
 8006f72:	4611      	mov	r1, r2
 8006f74:	461a      	mov	r2, r3
 8006f76:	4603      	mov	r3, r0
 8006f78:	817b      	strh	r3, [r7, #10]
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	813b      	strh	r3, [r7, #8]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b20      	cmp	r3, #32
 8006f90:	f040 809a 	bne.w	80070c8 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8006f94:	4b50      	ldr	r3, [pc, #320]	; (80070d8 <HAL_I2C_Mem_Read_IT+0x170>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	08db      	lsrs	r3, r3, #3
 8006f9a:	4a50      	ldr	r2, [pc, #320]	; (80070dc <HAL_I2C_Mem_Read_IT+0x174>)
 8006f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa0:	0a1a      	lsrs	r2, r3, #8
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4413      	add	r3, r2
 8006fa8:	009a      	lsls	r2, r3, #2
 8006faa:	4413      	add	r3, r2
 8006fac:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d116      	bne.n	8006fe8 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2220      	movs	r2, #32
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd4:	f043 0220 	orr.w	r2, r3, #32
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e070      	b.n	80070ca <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d0db      	beq.n	8006fae <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d101      	bne.n	8007004 <HAL_I2C_Mem_Read_IT+0x9c>
 8007000:	2302      	movs	r3, #2
 8007002:	e062      	b.n	80070ca <HAL_I2C_Mem_Read_IT+0x162>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	2b01      	cmp	r3, #1
 8007018:	d007      	beq.n	800702a <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f042 0201 	orr.w	r2, r2, #1
 8007028:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007038:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2222      	movs	r2, #34	; 0x22
 800703e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2240      	movs	r2, #64	; 0x40
 8007046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6a3a      	ldr	r2, [r7, #32]
 8007054:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800705a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007060:	b29a      	uxth	r2, r3
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	4a1d      	ldr	r2, [pc, #116]	; (80070e0 <HAL_I2C_Mem_Read_IT+0x178>)
 800706a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800706c:	897a      	ldrh	r2, [r7, #10]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8007072:	893a      	ldrh	r2, [r7, #8]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8007078:	88fa      	ldrh	r2, [r7, #6]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007092:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070a2:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d007      	beq.n	80070c4 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80070c2:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 80070c4:	2300      	movs	r3, #0
 80070c6:	e000      	b.n	80070ca <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 80070c8:	2302      	movs	r3, #2
  }
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	371c      	adds	r7, #28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	20000000 	.word	0x20000000
 80070dc:	14f8b589 	.word	0x14f8b589
 80070e0:	ffff0000 	.word	0xffff0000

080070e4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80070ec:	2300      	movs	r3, #0
 80070ee:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007104:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800710c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800710e:	7bfb      	ldrb	r3, [r7, #15]
 8007110:	2b10      	cmp	r3, #16
 8007112:	d003      	beq.n	800711c <HAL_I2C_EV_IRQHandler+0x38>
 8007114:	7bfb      	ldrb	r3, [r7, #15]
 8007116:	2b40      	cmp	r3, #64	; 0x40
 8007118:	f040 80c1 	bne.w	800729e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	695b      	ldr	r3, [r3, #20]
 800712a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10d      	bne.n	8007152 <HAL_I2C_EV_IRQHandler+0x6e>
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800713c:	d003      	beq.n	8007146 <HAL_I2C_EV_IRQHandler+0x62>
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007144:	d101      	bne.n	800714a <HAL_I2C_EV_IRQHandler+0x66>
 8007146:	2301      	movs	r3, #1
 8007148:	e000      	b.n	800714c <HAL_I2C_EV_IRQHandler+0x68>
 800714a:	2300      	movs	r3, #0
 800714c:	2b01      	cmp	r3, #1
 800714e:	f000 8132 	beq.w	80073b6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	f003 0301 	and.w	r3, r3, #1
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00c      	beq.n	8007176 <HAL_I2C_EV_IRQHandler+0x92>
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	0a5b      	lsrs	r3, r3, #9
 8007160:	f003 0301 	and.w	r3, r3, #1
 8007164:	2b00      	cmp	r3, #0
 8007166:	d006      	beq.n	8007176 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f001 fe98 	bl	8008e9e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 fd83 	bl	8007c7a <I2C_Master_SB>
 8007174:	e092      	b.n	800729c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	08db      	lsrs	r3, r3, #3
 800717a:	f003 0301 	and.w	r3, r3, #1
 800717e:	2b00      	cmp	r3, #0
 8007180:	d009      	beq.n	8007196 <HAL_I2C_EV_IRQHandler+0xb2>
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	0a5b      	lsrs	r3, r3, #9
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	2b00      	cmp	r3, #0
 800718c:	d003      	beq.n	8007196 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 fdf9 	bl	8007d86 <I2C_Master_ADD10>
 8007194:	e082      	b.n	800729c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	085b      	lsrs	r3, r3, #1
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d009      	beq.n	80071b6 <HAL_I2C_EV_IRQHandler+0xd2>
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	0a5b      	lsrs	r3, r3, #9
 80071a6:	f003 0301 	and.w	r3, r3, #1
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d003      	beq.n	80071b6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 fe13 	bl	8007dda <I2C_Master_ADDR>
 80071b4:	e072      	b.n	800729c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	089b      	lsrs	r3, r3, #2
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d03b      	beq.n	800723a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071d0:	f000 80f3 	beq.w	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80071d4:	69fb      	ldr	r3, [r7, #28]
 80071d6:	09db      	lsrs	r3, r3, #7
 80071d8:	f003 0301 	and.w	r3, r3, #1
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00f      	beq.n	8007200 <HAL_I2C_EV_IRQHandler+0x11c>
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	0a9b      	lsrs	r3, r3, #10
 80071e4:	f003 0301 	and.w	r3, r3, #1
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d009      	beq.n	8007200 <HAL_I2C_EV_IRQHandler+0x11c>
 80071ec:	69fb      	ldr	r3, [r7, #28]
 80071ee:	089b      	lsrs	r3, r3, #2
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d103      	bne.n	8007200 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f9f3 	bl	80075e4 <I2C_MasterTransmit_TXE>
 80071fe:	e04d      	b.n	800729c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	089b      	lsrs	r3, r3, #2
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	f000 80d6 	beq.w	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	0a5b      	lsrs	r3, r3, #9
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	f000 80cf 	beq.w	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800721c:	7bbb      	ldrb	r3, [r7, #14]
 800721e:	2b21      	cmp	r3, #33	; 0x21
 8007220:	d103      	bne.n	800722a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 fa7a 	bl	800771c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007228:	e0c7      	b.n	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800722a:	7bfb      	ldrb	r3, [r7, #15]
 800722c:	2b40      	cmp	r3, #64	; 0x40
 800722e:	f040 80c4 	bne.w	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 fae8 	bl	8007808 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007238:	e0bf      	b.n	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007244:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007248:	f000 80b7 	beq.w	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	099b      	lsrs	r3, r3, #6
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00f      	beq.n	8007278 <HAL_I2C_EV_IRQHandler+0x194>
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	0a9b      	lsrs	r3, r3, #10
 800725c:	f003 0301 	and.w	r3, r3, #1
 8007260:	2b00      	cmp	r3, #0
 8007262:	d009      	beq.n	8007278 <HAL_I2C_EV_IRQHandler+0x194>
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	089b      	lsrs	r3, r3, #2
 8007268:	f003 0301 	and.w	r3, r3, #1
 800726c:	2b00      	cmp	r3, #0
 800726e:	d103      	bne.n	8007278 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 fb5d 	bl	8007930 <I2C_MasterReceive_RXNE>
 8007276:	e011      	b.n	800729c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	089b      	lsrs	r3, r3, #2
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b00      	cmp	r3, #0
 8007282:	f000 809a 	beq.w	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	0a5b      	lsrs	r3, r3, #9
 800728a:	f003 0301 	and.w	r3, r3, #1
 800728e:	2b00      	cmp	r3, #0
 8007290:	f000 8093 	beq.w	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 fc06 	bl	8007aa6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800729a:	e08e      	b.n	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
 800729c:	e08d      	b.n	80073ba <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d004      	beq.n	80072b0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	61fb      	str	r3, [r7, #28]
 80072ae:	e007      	b.n	80072c0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	695b      	ldr	r3, [r3, #20]
 80072be:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	085b      	lsrs	r3, r3, #1
 80072c4:	f003 0301 	and.w	r3, r3, #1
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d012      	beq.n	80072f2 <HAL_I2C_EV_IRQHandler+0x20e>
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	0a5b      	lsrs	r3, r3, #9
 80072d0:	f003 0301 	and.w	r3, r3, #1
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00c      	beq.n	80072f2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d003      	beq.n	80072e8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80072e8:	69b9      	ldr	r1, [r7, #24]
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 ffc4 	bl	8008278 <I2C_Slave_ADDR>
 80072f0:	e066      	b.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	091b      	lsrs	r3, r3, #4
 80072f6:	f003 0301 	and.w	r3, r3, #1
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d009      	beq.n	8007312 <HAL_I2C_EV_IRQHandler+0x22e>
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	0a5b      	lsrs	r3, r3, #9
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d003      	beq.n	8007312 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 fffe 	bl	800830c <I2C_Slave_STOPF>
 8007310:	e056      	b.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007312:	7bbb      	ldrb	r3, [r7, #14]
 8007314:	2b21      	cmp	r3, #33	; 0x21
 8007316:	d002      	beq.n	800731e <HAL_I2C_EV_IRQHandler+0x23a>
 8007318:	7bbb      	ldrb	r3, [r7, #14]
 800731a:	2b29      	cmp	r3, #41	; 0x29
 800731c:	d125      	bne.n	800736a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	09db      	lsrs	r3, r3, #7
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	2b00      	cmp	r3, #0
 8007328:	d00f      	beq.n	800734a <HAL_I2C_EV_IRQHandler+0x266>
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	0a9b      	lsrs	r3, r3, #10
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	2b00      	cmp	r3, #0
 8007334:	d009      	beq.n	800734a <HAL_I2C_EV_IRQHandler+0x266>
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	089b      	lsrs	r3, r3, #2
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b00      	cmp	r3, #0
 8007340:	d103      	bne.n	800734a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 feda 	bl	80080fc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007348:	e039      	b.n	80073be <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	089b      	lsrs	r3, r3, #2
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	d033      	beq.n	80073be <HAL_I2C_EV_IRQHandler+0x2da>
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	0a5b      	lsrs	r3, r3, #9
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d02d      	beq.n	80073be <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 ff07 	bl	8008176 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007368:	e029      	b.n	80073be <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	099b      	lsrs	r3, r3, #6
 800736e:	f003 0301 	and.w	r3, r3, #1
 8007372:	2b00      	cmp	r3, #0
 8007374:	d00f      	beq.n	8007396 <HAL_I2C_EV_IRQHandler+0x2b2>
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	0a9b      	lsrs	r3, r3, #10
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b00      	cmp	r3, #0
 8007380:	d009      	beq.n	8007396 <HAL_I2C_EV_IRQHandler+0x2b2>
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	089b      	lsrs	r3, r3, #2
 8007386:	f003 0301 	and.w	r3, r3, #1
 800738a:	2b00      	cmp	r3, #0
 800738c:	d103      	bne.n	8007396 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 ff12 	bl	80081b8 <I2C_SlaveReceive_RXNE>
 8007394:	e014      	b.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	089b      	lsrs	r3, r3, #2
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00e      	beq.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	0a5b      	lsrs	r3, r3, #9
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d008      	beq.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 ff40 	bl	8008234 <I2C_SlaveReceive_BTF>
 80073b4:	e004      	b.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80073b6:	bf00      	nop
 80073b8:	e002      	b.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80073ba:	bf00      	nop
 80073bc:	e000      	b.n	80073c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80073be:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80073c0:	3720      	adds	r7, #32
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b08a      	sub	sp, #40	; 0x28
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	695b      	ldr	r3, [r3, #20]
 80073d4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80073de:	2300      	movs	r3, #0
 80073e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073e8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	0a1b      	lsrs	r3, r3, #8
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d00e      	beq.n	8007414 <HAL_I2C_ER_IRQHandler+0x4e>
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	0a1b      	lsrs	r3, r3, #8
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d008      	beq.n	8007414 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8007402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007404:	f043 0301 	orr.w	r3, r3, #1
 8007408:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007412:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007414:	6a3b      	ldr	r3, [r7, #32]
 8007416:	0a5b      	lsrs	r3, r3, #9
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00e      	beq.n	800743e <HAL_I2C_ER_IRQHandler+0x78>
 8007420:	69fb      	ldr	r3, [r7, #28]
 8007422:	0a1b      	lsrs	r3, r3, #8
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	2b00      	cmp	r3, #0
 800742a:	d008      	beq.n	800743e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742e:	f043 0302 	orr.w	r3, r3, #2
 8007432:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800743c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800743e:	6a3b      	ldr	r3, [r7, #32]
 8007440:	0a9b      	lsrs	r3, r3, #10
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	2b00      	cmp	r3, #0
 8007448:	d03f      	beq.n	80074ca <HAL_I2C_ER_IRQHandler+0x104>
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	0a1b      	lsrs	r3, r3, #8
 800744e:	f003 0301 	and.w	r3, r3, #1
 8007452:	2b00      	cmp	r3, #0
 8007454:	d039      	beq.n	80074ca <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8007456:	7efb      	ldrb	r3, [r7, #27]
 8007458:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800745e:	b29b      	uxth	r3, r3
 8007460:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007468:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800746e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007470:	7ebb      	ldrb	r3, [r7, #26]
 8007472:	2b20      	cmp	r3, #32
 8007474:	d112      	bne.n	800749c <HAL_I2C_ER_IRQHandler+0xd6>
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10f      	bne.n	800749c <HAL_I2C_ER_IRQHandler+0xd6>
 800747c:	7cfb      	ldrb	r3, [r7, #19]
 800747e:	2b21      	cmp	r3, #33	; 0x21
 8007480:	d008      	beq.n	8007494 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007482:	7cfb      	ldrb	r3, [r7, #19]
 8007484:	2b29      	cmp	r3, #41	; 0x29
 8007486:	d005      	beq.n	8007494 <HAL_I2C_ER_IRQHandler+0xce>
 8007488:	7cfb      	ldrb	r3, [r7, #19]
 800748a:	2b28      	cmp	r3, #40	; 0x28
 800748c:	d106      	bne.n	800749c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2b21      	cmp	r3, #33	; 0x21
 8007492:	d103      	bne.n	800749c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f001 f869 	bl	800856c <I2C_Slave_AF>
 800749a:	e016      	b.n	80074ca <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074a4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80074a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a8:	f043 0304 	orr.w	r3, r3, #4
 80074ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80074ae:	7efb      	ldrb	r3, [r7, #27]
 80074b0:	2b10      	cmp	r3, #16
 80074b2:	d002      	beq.n	80074ba <HAL_I2C_ER_IRQHandler+0xf4>
 80074b4:	7efb      	ldrb	r3, [r7, #27]
 80074b6:	2b40      	cmp	r3, #64	; 0x40
 80074b8:	d107      	bne.n	80074ca <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074c8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80074ca:	6a3b      	ldr	r3, [r7, #32]
 80074cc:	0adb      	lsrs	r3, r3, #11
 80074ce:	f003 0301 	and.w	r3, r3, #1
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00e      	beq.n	80074f4 <HAL_I2C_ER_IRQHandler+0x12e>
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	0a1b      	lsrs	r3, r3, #8
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d008      	beq.n	80074f4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80074e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e4:	f043 0308 	orr.w	r3, r3, #8
 80074e8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80074f2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80074f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d008      	beq.n	800750c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007500:	431a      	orrs	r2, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f001 f8a0 	bl	800864c <I2C_ITError>
  }
}
 800750c:	bf00      	nop
 800750e:	3728      	adds	r7, #40	; 0x28
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007530:	bf00      	nop
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007550:	b480      	push	{r7}
 8007552:	b083      	sub	sp, #12
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	460b      	mov	r3, r1
 800756e:	70fb      	strb	r3, [r7, #3]
 8007570:	4613      	mov	r3, r2
 8007572:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075f2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075fa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007600:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007606:	2b00      	cmp	r3, #0
 8007608:	d150      	bne.n	80076ac <I2C_MasterTransmit_TXE+0xc8>
 800760a:	7bfb      	ldrb	r3, [r7, #15]
 800760c:	2b21      	cmp	r3, #33	; 0x21
 800760e:	d14d      	bne.n	80076ac <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	2b08      	cmp	r3, #8
 8007614:	d01d      	beq.n	8007652 <I2C_MasterTransmit_TXE+0x6e>
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	2b20      	cmp	r3, #32
 800761a:	d01a      	beq.n	8007652 <I2C_MasterTransmit_TXE+0x6e>
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007622:	d016      	beq.n	8007652 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	685a      	ldr	r2, [r3, #4]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007632:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2211      	movs	r2, #17
 8007638:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2220      	movs	r2, #32
 8007646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7ff ff62 	bl	8007514 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007650:	e060      	b.n	8007714 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007660:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007670:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2200      	movs	r2, #0
 8007676:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2220      	movs	r2, #32
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007686:	b2db      	uxtb	r3, r3
 8007688:	2b40      	cmp	r3, #64	; 0x40
 800768a:	d107      	bne.n	800769c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7ff ff7d 	bl	8007594 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800769a:	e03b      	b.n	8007714 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f7ff ff35 	bl	8007514 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80076aa:	e033      	b.n	8007714 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80076ac:	7bfb      	ldrb	r3, [r7, #15]
 80076ae:	2b21      	cmp	r3, #33	; 0x21
 80076b0:	d005      	beq.n	80076be <I2C_MasterTransmit_TXE+0xda>
 80076b2:	7bbb      	ldrb	r3, [r7, #14]
 80076b4:	2b40      	cmp	r3, #64	; 0x40
 80076b6:	d12d      	bne.n	8007714 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80076b8:	7bfb      	ldrb	r3, [r7, #15]
 80076ba:	2b22      	cmp	r3, #34	; 0x22
 80076bc:	d12a      	bne.n	8007714 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d108      	bne.n	80076da <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	685a      	ldr	r2, [r3, #4]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076d6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80076d8:	e01c      	b.n	8007714 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	2b40      	cmp	r3, #64	; 0x40
 80076e4:	d103      	bne.n	80076ee <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f88e 	bl	8007808 <I2C_MemoryTransmit_TXE_BTF>
}
 80076ec:	e012      	b.n	8007714 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f2:	781a      	ldrb	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fe:	1c5a      	adds	r2, r3, #1
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007708:	b29b      	uxth	r3, r3
 800770a:	3b01      	subs	r3, #1
 800770c:	b29a      	uxth	r2, r3
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007712:	e7ff      	b.n	8007714 <I2C_MasterTransmit_TXE+0x130>
 8007714:	bf00      	nop
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007728:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007730:	b2db      	uxtb	r3, r3
 8007732:	2b21      	cmp	r3, #33	; 0x21
 8007734:	d164      	bne.n	8007800 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800773a:	b29b      	uxth	r3, r3
 800773c:	2b00      	cmp	r3, #0
 800773e:	d012      	beq.n	8007766 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007744:	781a      	ldrb	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007750:	1c5a      	adds	r2, r3, #1
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800775a:	b29b      	uxth	r3, r3
 800775c:	3b01      	subs	r3, #1
 800775e:	b29a      	uxth	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007764:	e04c      	b.n	8007800 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2b08      	cmp	r3, #8
 800776a:	d01d      	beq.n	80077a8 <I2C_MasterTransmit_BTF+0x8c>
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2b20      	cmp	r3, #32
 8007770:	d01a      	beq.n	80077a8 <I2C_MasterTransmit_BTF+0x8c>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007778:	d016      	beq.n	80077a8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007788:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2211      	movs	r2, #17
 800778e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2220      	movs	r2, #32
 800779c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f7ff feb7 	bl	8007514 <HAL_I2C_MasterTxCpltCallback>
}
 80077a6:	e02b      	b.n	8007800 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685a      	ldr	r2, [r3, #4]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80077b6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077c6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2220      	movs	r2, #32
 80077d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	2b40      	cmp	r3, #64	; 0x40
 80077e0:	d107      	bne.n	80077f2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7ff fed2 	bl	8007594 <HAL_I2C_MemTxCpltCallback>
}
 80077f0:	e006      	b.n	8007800 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7ff fe8a 	bl	8007514 <HAL_I2C_MasterTxCpltCallback>
}
 8007800:	bf00      	nop
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007816:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800781c:	2b00      	cmp	r3, #0
 800781e:	d11d      	bne.n	800785c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007824:	2b01      	cmp	r3, #1
 8007826:	d10b      	bne.n	8007840 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800782c:	b2da      	uxtb	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007838:	1c9a      	adds	r2, r3, #2
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800783e:	e073      	b.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007844:	b29b      	uxth	r3, r3
 8007846:	121b      	asrs	r3, r3, #8
 8007848:	b2da      	uxtb	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007854:	1c5a      	adds	r2, r3, #1
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	651a      	str	r2, [r3, #80]	; 0x50
}
 800785a:	e065      	b.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007860:	2b01      	cmp	r3, #1
 8007862:	d10b      	bne.n	800787c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007868:	b2da      	uxtb	r2, r3
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007874:	1c5a      	adds	r2, r3, #1
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	651a      	str	r2, [r3, #80]	; 0x50
}
 800787a:	e055      	b.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007880:	2b02      	cmp	r3, #2
 8007882:	d151      	bne.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007884:	7bfb      	ldrb	r3, [r7, #15]
 8007886:	2b22      	cmp	r3, #34	; 0x22
 8007888:	d10d      	bne.n	80078a6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007898:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800789e:	1c5a      	adds	r2, r3, #1
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80078a4:	e040      	b.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d015      	beq.n	80078dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80078b0:	7bfb      	ldrb	r3, [r7, #15]
 80078b2:	2b21      	cmp	r3, #33	; 0x21
 80078b4:	d112      	bne.n	80078dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ba:	781a      	ldrb	r2, [r3, #0]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c6:	1c5a      	adds	r2, r3, #1
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	3b01      	subs	r3, #1
 80078d4:	b29a      	uxth	r2, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80078da:	e025      	b.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d120      	bne.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80078e6:	7bfb      	ldrb	r3, [r7, #15]
 80078e8:	2b21      	cmp	r3, #33	; 0x21
 80078ea:	d11d      	bne.n	8007928 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80078fa:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800790a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2220      	movs	r2, #32
 8007916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f7ff fe36 	bl	8007594 <HAL_I2C_MemTxCpltCallback>
}
 8007928:	bf00      	nop
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b22      	cmp	r3, #34	; 0x22
 8007942:	f040 80ac 	bne.w	8007a9e <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800794a:	b29b      	uxth	r3, r3
 800794c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2b03      	cmp	r3, #3
 8007952:	d921      	bls.n	8007998 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	691a      	ldr	r2, [r3, #16]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795e:	b2d2      	uxtb	r2, r2
 8007960:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007966:	1c5a      	adds	r2, r3, #1
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007970:	b29b      	uxth	r3, r3
 8007972:	3b01      	subs	r3, #1
 8007974:	b29a      	uxth	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800797e:	b29b      	uxth	r3, r3
 8007980:	2b03      	cmp	r3, #3
 8007982:	f040 808c 	bne.w	8007a9e <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007994:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8007996:	e082      	b.n	8007a9e <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800799c:	2b02      	cmp	r3, #2
 800799e:	d075      	beq.n	8007a8c <I2C_MasterReceive_RXNE+0x15c>
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d002      	beq.n	80079ac <I2C_MasterReceive_RXNE+0x7c>
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d16f      	bne.n	8007a8c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f001 fa15 	bl	8008ddc <I2C_WaitOnSTOPRequestThroughIT>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d142      	bne.n	8007a3e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079c6:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	685a      	ldr	r2, [r3, #4]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80079d6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	691a      	ldr	r2, [r3, #16]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e2:	b2d2      	uxtb	r2, r2
 80079e4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ea:	1c5a      	adds	r2, r3, #1
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	3b01      	subs	r3, #1
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2220      	movs	r2, #32
 8007a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b40      	cmp	r3, #64	; 0x40
 8007a10:	d10a      	bne.n	8007a28 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f7ff fdc1 	bl	80075a8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007a26:	e03a      	b.n	8007a9e <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2212      	movs	r2, #18
 8007a34:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f7ff fd76 	bl	8007528 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007a3c:	e02f      	b.n	8007a9e <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007a4c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	691a      	ldr	r2, [r3, #16]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a58:	b2d2      	uxtb	r2, r2
 8007a5a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a60:	1c5a      	adds	r2, r3, #1
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7ff fd99 	bl	80075bc <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007a8a:	e008      	b.n	8007a9e <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685a      	ldr	r2, [r3, #4]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a9a:	605a      	str	r2, [r3, #4]
}
 8007a9c:	e7ff      	b.n	8007a9e <I2C_MasterReceive_RXNE+0x16e>
 8007a9e:	bf00      	nop
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b084      	sub	sp, #16
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	2b04      	cmp	r3, #4
 8007abc:	d11b      	bne.n	8007af6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	685a      	ldr	r2, [r3, #4]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007acc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	691a      	ldr	r2, [r3, #16]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad8:	b2d2      	uxtb	r2, r2
 8007ada:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae0:	1c5a      	adds	r2, r3, #1
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	3b01      	subs	r3, #1
 8007aee:	b29a      	uxth	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007af4:	e0bd      	b.n	8007c72 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	2b03      	cmp	r3, #3
 8007afe:	d129      	bne.n	8007b54 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b0e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2b04      	cmp	r3, #4
 8007b14:	d00a      	beq.n	8007b2c <I2C_MasterReceive_BTF+0x86>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d007      	beq.n	8007b2c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b2a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	691a      	ldr	r2, [r3, #16]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b36:	b2d2      	uxtb	r2, r2
 8007b38:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3e:	1c5a      	adds	r2, r3, #1
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	b29a      	uxth	r2, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007b52:	e08e      	b.n	8007c72 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d176      	bne.n	8007c4c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d002      	beq.n	8007b6a <I2C_MasterReceive_BTF+0xc4>
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2b10      	cmp	r3, #16
 8007b68:	d108      	bne.n	8007b7c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b78:	601a      	str	r2, [r3, #0]
 8007b7a:	e019      	b.n	8007bb0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2b04      	cmp	r3, #4
 8007b80:	d002      	beq.n	8007b88 <I2C_MasterReceive_BTF+0xe2>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2b02      	cmp	r3, #2
 8007b86:	d108      	bne.n	8007b9a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b96:	601a      	str	r2, [r3, #0]
 8007b98:	e00a      	b.n	8007bb0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2b10      	cmp	r3, #16
 8007b9e:	d007      	beq.n	8007bb0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bae:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	691a      	ldr	r2, [r3, #16]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bba:	b2d2      	uxtb	r2, r2
 8007bbc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	691a      	ldr	r2, [r3, #16]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be0:	b2d2      	uxtb	r2, r2
 8007be2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be8:	1c5a      	adds	r2, r3, #1
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	3b01      	subs	r3, #1
 8007bf6:	b29a      	uxth	r2, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685a      	ldr	r2, [r3, #4]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007c0a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	2b40      	cmp	r3, #64	; 0x40
 8007c1e:	d10a      	bne.n	8007c36 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7ff fcba 	bl	80075a8 <HAL_I2C_MemRxCpltCallback>
}
 8007c34:	e01d      	b.n	8007c72 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2212      	movs	r2, #18
 8007c42:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7ff fc6f 	bl	8007528 <HAL_I2C_MasterRxCpltCallback>
}
 8007c4a:	e012      	b.n	8007c72 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	691a      	ldr	r2, [r3, #16]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c56:	b2d2      	uxtb	r2, r2
 8007c58:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5e:	1c5a      	adds	r2, r3, #1
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	3b01      	subs	r3, #1
 8007c6c:	b29a      	uxth	r2, r3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007c72:	bf00      	nop
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b083      	sub	sp, #12
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	2b40      	cmp	r3, #64	; 0x40
 8007c8c:	d117      	bne.n	8007cbe <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d109      	bne.n	8007caa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ca6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007ca8:	e067      	b.n	8007d7a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	f043 0301 	orr.w	r3, r3, #1
 8007cb4:	b2da      	uxtb	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	611a      	str	r2, [r3, #16]
}
 8007cbc:	e05d      	b.n	8007d7a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cc6:	d133      	bne.n	8007d30 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	2b21      	cmp	r3, #33	; 0x21
 8007cd2:	d109      	bne.n	8007ce8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	461a      	mov	r2, r3
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ce4:	611a      	str	r2, [r3, #16]
 8007ce6:	e008      	b.n	8007cfa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	f043 0301 	orr.w	r3, r3, #1
 8007cf2:	b2da      	uxtb	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d004      	beq.n	8007d0c <I2C_Master_SB+0x92>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d108      	bne.n	8007d1e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d032      	beq.n	8007d7a <I2C_Master_SB+0x100>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d02d      	beq.n	8007d7a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	685a      	ldr	r2, [r3, #4]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d2c:	605a      	str	r2, [r3, #4]
}
 8007d2e:	e024      	b.n	8007d7a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10e      	bne.n	8007d56 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	11db      	asrs	r3, r3, #7
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	f003 0306 	and.w	r3, r3, #6
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	f063 030f 	orn	r3, r3, #15
 8007d4c:	b2da      	uxtb	r2, r3
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	611a      	str	r2, [r3, #16]
}
 8007d54:	e011      	b.n	8007d7a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d10d      	bne.n	8007d7a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	11db      	asrs	r3, r3, #7
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	f003 0306 	and.w	r3, r3, #6
 8007d6c:	b2db      	uxtb	r3, r3
 8007d6e:	f063 030e 	orn	r3, r3, #14
 8007d72:	b2da      	uxtb	r2, r3
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	611a      	str	r2, [r3, #16]
}
 8007d7a:	bf00      	nop
 8007d7c:	370c      	adds	r7, #12
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b083      	sub	sp, #12
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d92:	b2da      	uxtb	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d004      	beq.n	8007dac <I2C_Master_ADD10+0x26>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d108      	bne.n	8007dbe <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00c      	beq.n	8007dce <I2C_Master_ADD10+0x48>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d007      	beq.n	8007dce <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	685a      	ldr	r2, [r3, #4]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007dcc:	605a      	str	r2, [r3, #4]
  }
}
 8007dce:	bf00      	nop
 8007dd0:	370c      	adds	r7, #12
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b091      	sub	sp, #68	; 0x44
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007de8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	2b22      	cmp	r3, #34	; 0x22
 8007e02:	f040 8169 	bne.w	80080d8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10f      	bne.n	8007e2e <I2C_Master_ADDR+0x54>
 8007e0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007e12:	2b40      	cmp	r3, #64	; 0x40
 8007e14:	d10b      	bne.n	8007e2e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e16:	2300      	movs	r3, #0
 8007e18:	633b      	str	r3, [r7, #48]	; 0x30
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	633b      	str	r3, [r7, #48]	; 0x30
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	633b      	str	r3, [r7, #48]	; 0x30
 8007e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e2c:	e160      	b.n	80080f0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d11d      	bne.n	8007e72 <I2C_Master_ADDR+0x98>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e3e:	d118      	bne.n	8007e72 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e40:	2300      	movs	r3, #0
 8007e42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e64:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e6a:	1c5a      	adds	r2, r3, #1
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	651a      	str	r2, [r3, #80]	; 0x50
 8007e70:	e13e      	b.n	80080f0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d113      	bne.n	8007ea4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	695b      	ldr	r3, [r3, #20]
 8007e86:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e90:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ea0:	601a      	str	r2, [r3, #0]
 8007ea2:	e115      	b.n	80080d0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	f040 808a 	bne.w	8007fc4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007eb6:	d137      	bne.n	8007f28 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ec6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ed2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ed6:	d113      	bne.n	8007f00 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ee6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ee8:	2300      	movs	r3, #0
 8007eea:	627b      	str	r3, [r7, #36]	; 0x24
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	627b      	str	r3, [r7, #36]	; 0x24
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	627b      	str	r3, [r7, #36]	; 0x24
 8007efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007efe:	e0e7      	b.n	80080d0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f00:	2300      	movs	r3, #0
 8007f02:	623b      	str	r3, [r7, #32]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	695b      	ldr	r3, [r3, #20]
 8007f0a:	623b      	str	r3, [r7, #32]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	623b      	str	r3, [r7, #32]
 8007f14:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f24:	601a      	str	r2, [r3, #0]
 8007f26:	e0d3      	b.n	80080d0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d02e      	beq.n	8007f8c <I2C_Master_ADDR+0x1b2>
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f30:	2b20      	cmp	r3, #32
 8007f32:	d02b      	beq.n	8007f8c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f36:	2b12      	cmp	r3, #18
 8007f38:	d102      	bne.n	8007f40 <I2C_Master_ADDR+0x166>
 8007f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d125      	bne.n	8007f8c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f42:	2b04      	cmp	r3, #4
 8007f44:	d00e      	beq.n	8007f64 <I2C_Master_ADDR+0x18a>
 8007f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f48:	2b02      	cmp	r3, #2
 8007f4a:	d00b      	beq.n	8007f64 <I2C_Master_ADDR+0x18a>
 8007f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f4e:	2b10      	cmp	r3, #16
 8007f50:	d008      	beq.n	8007f64 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f60:	601a      	str	r2, [r3, #0]
 8007f62:	e007      	b.n	8007f74 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007f72:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f74:	2300      	movs	r3, #0
 8007f76:	61fb      	str	r3, [r7, #28]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	61fb      	str	r3, [r7, #28]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	699b      	ldr	r3, [r3, #24]
 8007f86:	61fb      	str	r3, [r7, #28]
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	e0a1      	b.n	80080d0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f9a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	61bb      	str	r3, [r7, #24]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	61bb      	str	r3, [r7, #24]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	699b      	ldr	r3, [r3, #24]
 8007fae:	61bb      	str	r3, [r7, #24]
 8007fb0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fc0:	601a      	str	r2, [r3, #0]
 8007fc2:	e085      	b.n	80080d0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d14d      	bne.n	800806a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd0:	2b04      	cmp	r3, #4
 8007fd2:	d016      	beq.n	8008002 <I2C_Master_ADDR+0x228>
 8007fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	d013      	beq.n	8008002 <I2C_Master_ADDR+0x228>
 8007fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fdc:	2b10      	cmp	r3, #16
 8007fde:	d010      	beq.n	8008002 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fee:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ffe:	601a      	str	r2, [r3, #0]
 8008000:	e007      	b.n	8008012 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008010:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800801c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008020:	d117      	bne.n	8008052 <I2C_Master_ADDR+0x278>
 8008022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008024:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008028:	d00b      	beq.n	8008042 <I2C_Master_ADDR+0x268>
 800802a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800802c:	2b01      	cmp	r3, #1
 800802e:	d008      	beq.n	8008042 <I2C_Master_ADDR+0x268>
 8008030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008032:	2b08      	cmp	r3, #8
 8008034:	d005      	beq.n	8008042 <I2C_Master_ADDR+0x268>
 8008036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008038:	2b10      	cmp	r3, #16
 800803a:	d002      	beq.n	8008042 <I2C_Master_ADDR+0x268>
 800803c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800803e:	2b20      	cmp	r3, #32
 8008040:	d107      	bne.n	8008052 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	685a      	ldr	r2, [r3, #4]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008050:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008052:	2300      	movs	r3, #0
 8008054:	617b      	str	r3, [r7, #20]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	695b      	ldr	r3, [r3, #20]
 800805c:	617b      	str	r3, [r7, #20]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	699b      	ldr	r3, [r3, #24]
 8008064:	617b      	str	r3, [r7, #20]
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	e032      	b.n	80080d0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008078:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008084:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008088:	d117      	bne.n	80080ba <I2C_Master_ADDR+0x2e0>
 800808a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800808c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008090:	d00b      	beq.n	80080aa <I2C_Master_ADDR+0x2d0>
 8008092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008094:	2b01      	cmp	r3, #1
 8008096:	d008      	beq.n	80080aa <I2C_Master_ADDR+0x2d0>
 8008098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800809a:	2b08      	cmp	r3, #8
 800809c:	d005      	beq.n	80080aa <I2C_Master_ADDR+0x2d0>
 800809e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080a0:	2b10      	cmp	r3, #16
 80080a2:	d002      	beq.n	80080aa <I2C_Master_ADDR+0x2d0>
 80080a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080a6:	2b20      	cmp	r3, #32
 80080a8:	d107      	bne.n	80080ba <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	685a      	ldr	r2, [r3, #4]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80080b8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080ba:	2300      	movs	r3, #0
 80080bc:	613b      	str	r3, [r7, #16]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	613b      	str	r3, [r7, #16]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	699b      	ldr	r3, [r3, #24]
 80080cc:	613b      	str	r3, [r7, #16]
 80080ce:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80080d6:	e00b      	b.n	80080f0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080d8:	2300      	movs	r3, #0
 80080da:	60fb      	str	r3, [r7, #12]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	60fb      	str	r3, [r7, #12]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	60fb      	str	r3, [r7, #12]
 80080ec:	68fb      	ldr	r3, [r7, #12]
}
 80080ee:	e7ff      	b.n	80080f0 <I2C_Master_ADDR+0x316>
 80080f0:	bf00      	nop
 80080f2:	3744      	adds	r7, #68	; 0x44
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b084      	sub	sp, #16
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800810a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008110:	b29b      	uxth	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d02b      	beq.n	800816e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811a:	781a      	ldrb	r2, [r3, #0]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008126:	1c5a      	adds	r2, r3, #1
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008130:	b29b      	uxth	r3, r3
 8008132:	3b01      	subs	r3, #1
 8008134:	b29a      	uxth	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800813e:	b29b      	uxth	r3, r3
 8008140:	2b00      	cmp	r3, #0
 8008142:	d114      	bne.n	800816e <I2C_SlaveTransmit_TXE+0x72>
 8008144:	7bfb      	ldrb	r3, [r7, #15]
 8008146:	2b29      	cmp	r3, #41	; 0x29
 8008148:	d111      	bne.n	800816e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	685a      	ldr	r2, [r3, #4]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008158:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2221      	movs	r2, #33	; 0x21
 800815e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2228      	movs	r2, #40	; 0x28
 8008164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f7ff f9e7 	bl	800753c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800816e:	bf00      	nop
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008176:	b480      	push	{r7}
 8008178:	b083      	sub	sp, #12
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008182:	b29b      	uxth	r3, r3
 8008184:	2b00      	cmp	r3, #0
 8008186:	d011      	beq.n	80081ac <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818c:	781a      	ldrb	r2, [r3, #0]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008198:	1c5a      	adds	r2, r3, #1
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	3b01      	subs	r3, #1
 80081a6:	b29a      	uxth	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80081ac:	bf00      	nop
 80081ae:	370c      	adds	r7, #12
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081c6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d02c      	beq.n	800822c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	691a      	ldr	r2, [r3, #16]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081dc:	b2d2      	uxtb	r2, r2
 80081de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e4:	1c5a      	adds	r2, r3, #1
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	3b01      	subs	r3, #1
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d114      	bne.n	800822c <I2C_SlaveReceive_RXNE+0x74>
 8008202:	7bfb      	ldrb	r3, [r7, #15]
 8008204:	2b2a      	cmp	r3, #42	; 0x2a
 8008206:	d111      	bne.n	800822c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	685a      	ldr	r2, [r3, #4]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008216:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2222      	movs	r2, #34	; 0x22
 800821c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2228      	movs	r2, #40	; 0x28
 8008222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7ff f992 	bl	8007550 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800822c:	bf00      	nop
 800822e:	3710      	adds	r7, #16
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}

08008234 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008240:	b29b      	uxth	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d012      	beq.n	800826c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	691a      	ldr	r2, [r3, #16]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008250:	b2d2      	uxtb	r2, r2
 8008252:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008258:	1c5a      	adds	r2, r3, #1
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008262:	b29b      	uxth	r3, r3
 8008264:	3b01      	subs	r3, #1
 8008266:	b29a      	uxth	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008282:	2300      	movs	r3, #0
 8008284:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800828c:	b2db      	uxtb	r3, r3
 800828e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008292:	2b28      	cmp	r3, #40	; 0x28
 8008294:	d127      	bne.n	80082e6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	685a      	ldr	r2, [r3, #4]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082a4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	089b      	lsrs	r3, r3, #2
 80082aa:	f003 0301 	and.w	r3, r3, #1
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80082b2:	2301      	movs	r3, #1
 80082b4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	09db      	lsrs	r3, r3, #7
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d103      	bne.n	80082ca <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	81bb      	strh	r3, [r7, #12]
 80082c8:	e002      	b.n	80082d0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80082d8:	89ba      	ldrh	r2, [r7, #12]
 80082da:	7bfb      	ldrb	r3, [r7, #15]
 80082dc:	4619      	mov	r1, r3
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7ff f940 	bl	8007564 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80082e4:	e00e      	b.n	8008304 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082e6:	2300      	movs	r3, #0
 80082e8:	60bb      	str	r3, [r7, #8]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	695b      	ldr	r3, [r3, #20]
 80082f0:	60bb      	str	r3, [r7, #8]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	699b      	ldr	r3, [r3, #24]
 80082f8:	60bb      	str	r3, [r7, #8]
 80082fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008304:	bf00      	nop
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800831a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	685a      	ldr	r2, [r3, #4]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800832a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800832c:	2300      	movs	r3, #0
 800832e:	60bb      	str	r3, [r7, #8]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	695b      	ldr	r3, [r3, #20]
 8008336:	60bb      	str	r3, [r7, #8]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f042 0201 	orr.w	r2, r2, #1
 8008346:	601a      	str	r2, [r3, #0]
 8008348:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008358:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008364:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008368:	d172      	bne.n	8008450 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800836a:	7bfb      	ldrb	r3, [r7, #15]
 800836c:	2b22      	cmp	r3, #34	; 0x22
 800836e:	d002      	beq.n	8008376 <I2C_Slave_STOPF+0x6a>
 8008370:	7bfb      	ldrb	r3, [r7, #15]
 8008372:	2b2a      	cmp	r3, #42	; 0x2a
 8008374:	d135      	bne.n	80083e2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	b29a      	uxth	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008388:	b29b      	uxth	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	d005      	beq.n	800839a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008392:	f043 0204 	orr.w	r2, r3, #4
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	685a      	ldr	r2, [r3, #4]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80083a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fe f85a 	bl	8006468 <HAL_DMA_GetState>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d049      	beq.n	800844e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083be:	4a69      	ldr	r2, [pc, #420]	; (8008564 <I2C_Slave_STOPF+0x258>)
 80083c0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c6:	4618      	mov	r0, r3
 80083c8:	f7fd fea2 	bl	8006110 <HAL_DMA_Abort_IT>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d03d      	beq.n	800844e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80083dc:	4610      	mov	r0, r2
 80083de:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80083e0:	e035      	b.n	800844e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	b29a      	uxth	r2, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d005      	beq.n	8008406 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083fe:	f043 0204 	orr.w	r2, r3, #4
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	685a      	ldr	r2, [r3, #4]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008414:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800841a:	4618      	mov	r0, r3
 800841c:	f7fe f824 	bl	8006468 <HAL_DMA_GetState>
 8008420:	4603      	mov	r3, r0
 8008422:	2b01      	cmp	r3, #1
 8008424:	d014      	beq.n	8008450 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800842a:	4a4e      	ldr	r2, [pc, #312]	; (8008564 <I2C_Slave_STOPF+0x258>)
 800842c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008432:	4618      	mov	r0, r3
 8008434:	f7fd fe6c 	bl	8006110 <HAL_DMA_Abort_IT>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d008      	beq.n	8008450 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008448:	4610      	mov	r0, r2
 800844a:	4798      	blx	r3
 800844c:	e000      	b.n	8008450 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800844e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008454:	b29b      	uxth	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d03e      	beq.n	80084d8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	695b      	ldr	r3, [r3, #20]
 8008460:	f003 0304 	and.w	r3, r3, #4
 8008464:	2b04      	cmp	r3, #4
 8008466:	d112      	bne.n	800848e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	691a      	ldr	r2, [r3, #16]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008472:	b2d2      	uxtb	r2, r2
 8008474:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847a:	1c5a      	adds	r2, r3, #1
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008484:	b29b      	uxth	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008498:	2b40      	cmp	r3, #64	; 0x40
 800849a:	d112      	bne.n	80084c2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	691a      	ldr	r2, [r3, #16]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a6:	b2d2      	uxtb	r2, r2
 80084a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ae:	1c5a      	adds	r2, r3, #1
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	3b01      	subs	r3, #1
 80084bc:	b29a      	uxth	r2, r3
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d005      	beq.n	80084d8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d0:	f043 0204 	orr.w	r2, r3, #4
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d003      	beq.n	80084e8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f8b3 	bl	800864c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80084e6:	e039      	b.n	800855c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80084e8:	7bfb      	ldrb	r3, [r7, #15]
 80084ea:	2b2a      	cmp	r3, #42	; 0x2a
 80084ec:	d109      	bne.n	8008502 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2228      	movs	r2, #40	; 0x28
 80084f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f7ff f827 	bl	8007550 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008508:	b2db      	uxtb	r3, r3
 800850a:	2b28      	cmp	r3, #40	; 0x28
 800850c:	d111      	bne.n	8008532 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a15      	ldr	r2, [pc, #84]	; (8008568 <I2C_Slave_STOPF+0x25c>)
 8008512:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2220      	movs	r2, #32
 800851e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f7ff f828 	bl	8007580 <HAL_I2C_ListenCpltCallback>
}
 8008530:	e014      	b.n	800855c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008536:	2b22      	cmp	r3, #34	; 0x22
 8008538:	d002      	beq.n	8008540 <I2C_Slave_STOPF+0x234>
 800853a:	7bfb      	ldrb	r3, [r7, #15]
 800853c:	2b22      	cmp	r3, #34	; 0x22
 800853e:	d10d      	bne.n	800855c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2220      	movs	r2, #32
 800854a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f7fe fffa 	bl	8007550 <HAL_I2C_SlaveRxCpltCallback>
}
 800855c:	bf00      	nop
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	080089dd 	.word	0x080089dd
 8008568:	ffff0000 	.word	0xffff0000

0800856c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800857a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008580:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	2b08      	cmp	r3, #8
 8008586:	d002      	beq.n	800858e <I2C_Slave_AF+0x22>
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	2b20      	cmp	r3, #32
 800858c:	d129      	bne.n	80085e2 <I2C_Slave_AF+0x76>
 800858e:	7bfb      	ldrb	r3, [r7, #15]
 8008590:	2b28      	cmp	r3, #40	; 0x28
 8008592:	d126      	bne.n	80085e2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a2c      	ldr	r2, [pc, #176]	; (8008648 <I2C_Slave_AF+0xdc>)
 8008598:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	685a      	ldr	r2, [r3, #4]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80085a8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80085b2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085c2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2220      	movs	r2, #32
 80085ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f7fe ffd0 	bl	8007580 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80085e0:	e02e      	b.n	8008640 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80085e2:	7bfb      	ldrb	r3, [r7, #15]
 80085e4:	2b21      	cmp	r3, #33	; 0x21
 80085e6:	d126      	bne.n	8008636 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4a17      	ldr	r2, [pc, #92]	; (8008648 <I2C_Slave_AF+0xdc>)
 80085ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2221      	movs	r2, #33	; 0x21
 80085f2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2220      	movs	r2, #32
 80085f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	685a      	ldr	r2, [r3, #4]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008612:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800861c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800862c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f7fe ff84 	bl	800753c <HAL_I2C_SlaveTxCpltCallback>
}
 8008634:	e004      	b.n	8008640 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800863e:	615a      	str	r2, [r3, #20]
}
 8008640:	bf00      	nop
 8008642:	3710      	adds	r7, #16
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}
 8008648:	ffff0000 	.word	0xffff0000

0800864c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800865a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008662:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008664:	7bbb      	ldrb	r3, [r7, #14]
 8008666:	2b10      	cmp	r3, #16
 8008668:	d002      	beq.n	8008670 <I2C_ITError+0x24>
 800866a:	7bbb      	ldrb	r3, [r7, #14]
 800866c:	2b40      	cmp	r3, #64	; 0x40
 800866e:	d10a      	bne.n	8008686 <I2C_ITError+0x3a>
 8008670:	7bfb      	ldrb	r3, [r7, #15]
 8008672:	2b22      	cmp	r3, #34	; 0x22
 8008674:	d107      	bne.n	8008686 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008684:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008686:	7bfb      	ldrb	r3, [r7, #15]
 8008688:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800868c:	2b28      	cmp	r3, #40	; 0x28
 800868e:	d107      	bne.n	80086a0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2228      	movs	r2, #40	; 0x28
 800869a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800869e:	e015      	b.n	80086cc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086ae:	d00a      	beq.n	80086c6 <I2C_ITError+0x7a>
 80086b0:	7bfb      	ldrb	r3, [r7, #15]
 80086b2:	2b60      	cmp	r3, #96	; 0x60
 80086b4:	d007      	beq.n	80086c6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2220      	movs	r2, #32
 80086ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086da:	d162      	bne.n	80087a2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685a      	ldr	r2, [r3, #4]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80086ea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b01      	cmp	r3, #1
 80086f8:	d020      	beq.n	800873c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086fe:	4a6a      	ldr	r2, [pc, #424]	; (80088a8 <I2C_ITError+0x25c>)
 8008700:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008706:	4618      	mov	r0, r3
 8008708:	f7fd fd02 	bl	8006110 <HAL_DMA_Abort_IT>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	f000 8089 	beq.w	8008826 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f022 0201 	bic.w	r2, r2, #1
 8008722:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2220      	movs	r2, #32
 8008728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008736:	4610      	mov	r0, r2
 8008738:	4798      	blx	r3
 800873a:	e074      	b.n	8008826 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008740:	4a59      	ldr	r2, [pc, #356]	; (80088a8 <I2C_ITError+0x25c>)
 8008742:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008748:	4618      	mov	r0, r3
 800874a:	f7fd fce1 	bl	8006110 <HAL_DMA_Abort_IT>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d068      	beq.n	8008826 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	695b      	ldr	r3, [r3, #20]
 800875a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875e:	2b40      	cmp	r3, #64	; 0x40
 8008760:	d10b      	bne.n	800877a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	691a      	ldr	r2, [r3, #16]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876c:	b2d2      	uxtb	r2, r2
 800876e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008774:	1c5a      	adds	r2, r3, #1
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f022 0201 	bic.w	r2, r2, #1
 8008788:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2220      	movs	r2, #32
 800878e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800879c:	4610      	mov	r0, r2
 800879e:	4798      	blx	r3
 80087a0:	e041      	b.n	8008826 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087a8:	b2db      	uxtb	r3, r3
 80087aa:	2b60      	cmp	r3, #96	; 0x60
 80087ac:	d125      	bne.n	80087fa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2220      	movs	r2, #32
 80087b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	695b      	ldr	r3, [r3, #20]
 80087c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087c6:	2b40      	cmp	r3, #64	; 0x40
 80087c8:	d10b      	bne.n	80087e2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	691a      	ldr	r2, [r3, #16]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d4:	b2d2      	uxtb	r2, r2
 80087d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087dc:	1c5a      	adds	r2, r3, #1
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f022 0201 	bic.w	r2, r2, #1
 80087f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f7fe feec 	bl	80075d0 <HAL_I2C_AbortCpltCallback>
 80087f8:	e015      	b.n	8008826 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008804:	2b40      	cmp	r3, #64	; 0x40
 8008806:	d10b      	bne.n	8008820 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	691a      	ldr	r2, [r3, #16]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008812:	b2d2      	uxtb	r2, r2
 8008814:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881a:	1c5a      	adds	r2, r3, #1
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f7fe fecb 	bl	80075bc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	2b00      	cmp	r3, #0
 8008834:	d10e      	bne.n	8008854 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800883c:	2b00      	cmp	r3, #0
 800883e:	d109      	bne.n	8008854 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008846:	2b00      	cmp	r3, #0
 8008848:	d104      	bne.n	8008854 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008850:	2b00      	cmp	r3, #0
 8008852:	d007      	beq.n	8008864 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685a      	ldr	r2, [r3, #4]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008862:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800886a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008870:	f003 0304 	and.w	r3, r3, #4
 8008874:	2b04      	cmp	r3, #4
 8008876:	d113      	bne.n	80088a0 <I2C_ITError+0x254>
 8008878:	7bfb      	ldrb	r3, [r7, #15]
 800887a:	2b28      	cmp	r3, #40	; 0x28
 800887c:	d110      	bne.n	80088a0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	4a0a      	ldr	r2, [pc, #40]	; (80088ac <I2C_ITError+0x260>)
 8008882:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2220      	movs	r2, #32
 800888e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f7fe fe70 	bl	8007580 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80088a0:	bf00      	nop
 80088a2:	3710      	adds	r7, #16
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	080089dd 	.word	0x080089dd
 80088ac:	ffff0000 	.word	0xffff0000

080088b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b088      	sub	sp, #32
 80088b4:	af02      	add	r7, sp, #8
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	4608      	mov	r0, r1
 80088ba:	4611      	mov	r1, r2
 80088bc:	461a      	mov	r2, r3
 80088be:	4603      	mov	r3, r0
 80088c0:	817b      	strh	r3, [r7, #10]
 80088c2:	460b      	mov	r3, r1
 80088c4:	813b      	strh	r3, [r7, #8]
 80088c6:	4613      	mov	r3, r2
 80088c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80088d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80088da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	6a3b      	ldr	r3, [r7, #32]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80088e6:	68f8      	ldr	r0, [r7, #12]
 80088e8:	f000 f920 	bl	8008b2c <I2C_WaitOnFlagUntilTimeout>
 80088ec:	4603      	mov	r3, r0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d00d      	beq.n	800890e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008900:	d103      	bne.n	800890a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008908:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800890a:	2303      	movs	r3, #3
 800890c:	e05f      	b.n	80089ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800890e:	897b      	ldrh	r3, [r7, #10]
 8008910:	b2db      	uxtb	r3, r3
 8008912:	461a      	mov	r2, r3
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800891c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800891e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008920:	6a3a      	ldr	r2, [r7, #32]
 8008922:	492d      	ldr	r1, [pc, #180]	; (80089d8 <I2C_RequestMemoryWrite+0x128>)
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f000 f958 	bl	8008bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800892a:	4603      	mov	r3, r0
 800892c:	2b00      	cmp	r3, #0
 800892e:	d001      	beq.n	8008934 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	e04c      	b.n	80089ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008934:	2300      	movs	r3, #0
 8008936:	617b      	str	r3, [r7, #20]
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	617b      	str	r3, [r7, #20]
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	617b      	str	r3, [r7, #20]
 8008948:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800894a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800894c:	6a39      	ldr	r1, [r7, #32]
 800894e:	68f8      	ldr	r0, [r7, #12]
 8008950:	f000 f9c2 	bl	8008cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008954:	4603      	mov	r3, r0
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00d      	beq.n	8008976 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	2b04      	cmp	r3, #4
 8008960:	d107      	bne.n	8008972 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008970:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e02b      	b.n	80089ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008976:	88fb      	ldrh	r3, [r7, #6]
 8008978:	2b01      	cmp	r3, #1
 800897a:	d105      	bne.n	8008988 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800897c:	893b      	ldrh	r3, [r7, #8]
 800897e:	b2da      	uxtb	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	611a      	str	r2, [r3, #16]
 8008986:	e021      	b.n	80089cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008988:	893b      	ldrh	r3, [r7, #8]
 800898a:	0a1b      	lsrs	r3, r3, #8
 800898c:	b29b      	uxth	r3, r3
 800898e:	b2da      	uxtb	r2, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008998:	6a39      	ldr	r1, [r7, #32]
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f000 f99c 	bl	8008cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00d      	beq.n	80089c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089aa:	2b04      	cmp	r3, #4
 80089ac:	d107      	bne.n	80089be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	e005      	b.n	80089ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80089c2:	893b      	ldrh	r3, [r7, #8]
 80089c4:	b2da      	uxtb	r2, r3
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3718      	adds	r7, #24
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	00010002 	.word	0x00010002

080089dc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80089e4:	2300      	movs	r3, #0
 80089e6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ec:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089f4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80089f6:	4b4b      	ldr	r3, [pc, #300]	; (8008b24 <I2C_DMAAbort+0x148>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	08db      	lsrs	r3, r3, #3
 80089fc:	4a4a      	ldr	r2, [pc, #296]	; (8008b28 <I2C_DMAAbort+0x14c>)
 80089fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008a02:	0a1a      	lsrs	r2, r3, #8
 8008a04:	4613      	mov	r3, r2
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	4413      	add	r3, r2
 8008a0a:	00da      	lsls	r2, r3, #3
 8008a0c:	1ad3      	subs	r3, r2, r3
 8008a0e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d106      	bne.n	8008a24 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a1a:	f043 0220 	orr.w	r2, r3, #32
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008a22:	e00a      	b.n	8008a3a <I2C_DMAAbort+0x5e>
    }
    count--;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	3b01      	subs	r3, #1
 8008a28:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a38:	d0ea      	beq.n	8008a10 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d003      	beq.n	8008a4a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a46:	2200      	movs	r2, #0
 8008a48:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d003      	beq.n	8008a5a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a56:	2200      	movs	r2, #0
 8008a58:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a68:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d003      	beq.n	8008a80 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d003      	beq.n	8008a90 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f022 0201 	bic.w	r2, r2, #1
 8008a9e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	2b60      	cmp	r3, #96	; 0x60
 8008aaa:	d10e      	bne.n	8008aca <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	2220      	movs	r2, #32
 8008ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008ac2:	6978      	ldr	r0, [r7, #20]
 8008ac4:	f7fe fd84 	bl	80075d0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008ac8:	e027      	b.n	8008b1a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008aca:	7cfb      	ldrb	r3, [r7, #19]
 8008acc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008ad0:	2b28      	cmp	r3, #40	; 0x28
 8008ad2:	d117      	bne.n	8008b04 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f042 0201 	orr.w	r2, r2, #1
 8008ae2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008af2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	2200      	movs	r2, #0
 8008af8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	2228      	movs	r2, #40	; 0x28
 8008afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008b02:	e007      	b.n	8008b14 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	2220      	movs	r2, #32
 8008b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008b14:	6978      	ldr	r0, [r7, #20]
 8008b16:	f7fe fd51 	bl	80075bc <HAL_I2C_ErrorCallback>
}
 8008b1a:	bf00      	nop
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	20000000 	.word	0x20000000
 8008b28:	14f8b589 	.word	0x14f8b589

08008b2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	60b9      	str	r1, [r7, #8]
 8008b36:	603b      	str	r3, [r7, #0]
 8008b38:	4613      	mov	r3, r2
 8008b3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b3c:	e025      	b.n	8008b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b44:	d021      	beq.n	8008b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b46:	f7fc fff3 	bl	8005b30 <HAL_GetTick>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	1ad3      	subs	r3, r2, r3
 8008b50:	683a      	ldr	r2, [r7, #0]
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d302      	bcc.n	8008b5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d116      	bne.n	8008b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2220      	movs	r2, #32
 8008b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b76:	f043 0220 	orr.w	r2, r3, #32
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	e023      	b.n	8008bd2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	0c1b      	lsrs	r3, r3, #16
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d10d      	bne.n	8008bb0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	695b      	ldr	r3, [r3, #20]
 8008b9a:	43da      	mvns	r2, r3
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	4013      	ands	r3, r2
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	bf0c      	ite	eq
 8008ba6:	2301      	moveq	r3, #1
 8008ba8:	2300      	movne	r3, #0
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	461a      	mov	r2, r3
 8008bae:	e00c      	b.n	8008bca <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	699b      	ldr	r3, [r3, #24]
 8008bb6:	43da      	mvns	r2, r3
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	4013      	ands	r3, r2
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	bf0c      	ite	eq
 8008bc2:	2301      	moveq	r3, #1
 8008bc4:	2300      	movne	r3, #0
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	461a      	mov	r2, r3
 8008bca:	79fb      	ldrb	r3, [r7, #7]
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d0b6      	beq.n	8008b3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b084      	sub	sp, #16
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	60f8      	str	r0, [r7, #12]
 8008be2:	60b9      	str	r1, [r7, #8]
 8008be4:	607a      	str	r2, [r7, #4]
 8008be6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008be8:	e051      	b.n	8008c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	695b      	ldr	r3, [r3, #20]
 8008bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bf8:	d123      	bne.n	8008c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c08:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c12:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2220      	movs	r2, #32
 8008c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2e:	f043 0204 	orr.w	r2, r3, #4
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	e046      	b.n	8008cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c48:	d021      	beq.n	8008c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c4a:	f7fc ff71 	bl	8005b30 <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d302      	bcc.n	8008c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d116      	bne.n	8008c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2200      	movs	r2, #0
 8008c64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2220      	movs	r2, #32
 8008c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2200      	movs	r2, #0
 8008c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c7a:	f043 0220 	orr.w	r2, r3, #32
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2200      	movs	r2, #0
 8008c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	e020      	b.n	8008cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	0c1b      	lsrs	r3, r3, #16
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d10c      	bne.n	8008cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	43da      	mvns	r2, r3
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	bf14      	ite	ne
 8008caa:	2301      	movne	r3, #1
 8008cac:	2300      	moveq	r3, #0
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	e00b      	b.n	8008cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	699b      	ldr	r3, [r3, #24]
 8008cb8:	43da      	mvns	r2, r3
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	4013      	ands	r3, r2
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	bf14      	ite	ne
 8008cc4:	2301      	movne	r3, #1
 8008cc6:	2300      	moveq	r3, #0
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d18d      	bne.n	8008bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b084      	sub	sp, #16
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ce4:	e02d      	b.n	8008d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f000 f8aa 	bl	8008e40 <I2C_IsAcknowledgeFailed>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e02d      	b.n	8008d52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cfc:	d021      	beq.n	8008d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cfe:	f7fc ff17 	bl	8005b30 <HAL_GetTick>
 8008d02:	4602      	mov	r2, r0
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	1ad3      	subs	r3, r2, r3
 8008d08:	68ba      	ldr	r2, [r7, #8]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d302      	bcc.n	8008d14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d116      	bne.n	8008d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2200      	movs	r2, #0
 8008d18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2220      	movs	r2, #32
 8008d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d2e:	f043 0220 	orr.w	r2, r3, #32
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	e007      	b.n	8008d52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	695b      	ldr	r3, [r3, #20]
 8008d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d4c:	2b80      	cmp	r3, #128	; 0x80
 8008d4e:	d1ca      	bne.n	8008ce6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b084      	sub	sp, #16
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	60f8      	str	r0, [r7, #12]
 8008d62:	60b9      	str	r1, [r7, #8]
 8008d64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008d66:	e02d      	b.n	8008dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f000 f869 	bl	8008e40 <I2C_IsAcknowledgeFailed>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d001      	beq.n	8008d78 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008d74:	2301      	movs	r3, #1
 8008d76:	e02d      	b.n	8008dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d7e:	d021      	beq.n	8008dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d80:	f7fc fed6 	bl	8005b30 <HAL_GetTick>
 8008d84:	4602      	mov	r2, r0
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	1ad3      	subs	r3, r2, r3
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d302      	bcc.n	8008d96 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d116      	bne.n	8008dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2220      	movs	r2, #32
 8008da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008db0:	f043 0220 	orr.w	r2, r3, #32
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	e007      	b.n	8008dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	695b      	ldr	r3, [r3, #20]
 8008dca:	f003 0304 	and.w	r3, r3, #4
 8008dce:	2b04      	cmp	r3, #4
 8008dd0:	d1ca      	bne.n	8008d68 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008dd2:	2300      	movs	r3, #0
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3710      	adds	r7, #16
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b085      	sub	sp, #20
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008de4:	2300      	movs	r3, #0
 8008de6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008de8:	4b13      	ldr	r3, [pc, #76]	; (8008e38 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	08db      	lsrs	r3, r3, #3
 8008dee:	4a13      	ldr	r2, [pc, #76]	; (8008e3c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008df0:	fba2 2303 	umull	r2, r3, r2, r3
 8008df4:	0a1a      	lsrs	r2, r3, #8
 8008df6:	4613      	mov	r3, r2
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	4413      	add	r3, r2
 8008dfc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	3b01      	subs	r3, #1
 8008e02:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d107      	bne.n	8008e1a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e0e:	f043 0220 	orr.w	r2, r3, #32
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e008      	b.n	8008e2c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e28:	d0e9      	beq.n	8008dfe <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008e2a:	2300      	movs	r3, #0
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3714      	adds	r7, #20
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr
 8008e38:	20000000 	.word	0x20000000
 8008e3c:	14f8b589 	.word	0x14f8b589

08008e40 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e56:	d11b      	bne.n	8008e90 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e60:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2220      	movs	r2, #32
 8008e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e7c:	f043 0204 	orr.w	r2, r3, #4
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e000      	b.n	8008e92 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	370c      	adds	r7, #12
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b083      	sub	sp, #12
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eaa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008eae:	d103      	bne.n	8008eb8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008eb6:	e007      	b.n	8008ec8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ebc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008ec0:	d102      	bne.n	8008ec8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2208      	movs	r2, #8
 8008ec6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d101      	bne.n	8008ee6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e267      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f003 0301 	and.w	r3, r3, #1
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d075      	beq.n	8008fde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008ef2:	4b88      	ldr	r3, [pc, #544]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	f003 030c 	and.w	r3, r3, #12
 8008efa:	2b04      	cmp	r3, #4
 8008efc:	d00c      	beq.n	8008f18 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008efe:	4b85      	ldr	r3, [pc, #532]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008f06:	2b08      	cmp	r3, #8
 8008f08:	d112      	bne.n	8008f30 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f0a:	4b82      	ldr	r3, [pc, #520]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008f16:	d10b      	bne.n	8008f30 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f18:	4b7e      	ldr	r3, [pc, #504]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d05b      	beq.n	8008fdc <HAL_RCC_OscConfig+0x108>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d157      	bne.n	8008fdc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	e242      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f38:	d106      	bne.n	8008f48 <HAL_RCC_OscConfig+0x74>
 8008f3a:	4b76      	ldr	r3, [pc, #472]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a75      	ldr	r2, [pc, #468]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f44:	6013      	str	r3, [r2, #0]
 8008f46:	e01d      	b.n	8008f84 <HAL_RCC_OscConfig+0xb0>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008f50:	d10c      	bne.n	8008f6c <HAL_RCC_OscConfig+0x98>
 8008f52:	4b70      	ldr	r3, [pc, #448]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a6f      	ldr	r2, [pc, #444]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008f5c:	6013      	str	r3, [r2, #0]
 8008f5e:	4b6d      	ldr	r3, [pc, #436]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a6c      	ldr	r2, [pc, #432]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f68:	6013      	str	r3, [r2, #0]
 8008f6a:	e00b      	b.n	8008f84 <HAL_RCC_OscConfig+0xb0>
 8008f6c:	4b69      	ldr	r3, [pc, #420]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a68      	ldr	r2, [pc, #416]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f76:	6013      	str	r3, [r2, #0]
 8008f78:	4b66      	ldr	r3, [pc, #408]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a65      	ldr	r2, [pc, #404]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008f7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d013      	beq.n	8008fb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f8c:	f7fc fdd0 	bl	8005b30 <HAL_GetTick>
 8008f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f92:	e008      	b.n	8008fa6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008f94:	f7fc fdcc 	bl	8005b30 <HAL_GetTick>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	2b64      	cmp	r3, #100	; 0x64
 8008fa0:	d901      	bls.n	8008fa6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	e207      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fa6:	4b5b      	ldr	r3, [pc, #364]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d0f0      	beq.n	8008f94 <HAL_RCC_OscConfig+0xc0>
 8008fb2:	e014      	b.n	8008fde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008fb4:	f7fc fdbc 	bl	8005b30 <HAL_GetTick>
 8008fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008fba:	e008      	b.n	8008fce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008fbc:	f7fc fdb8 	bl	8005b30 <HAL_GetTick>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	2b64      	cmp	r3, #100	; 0x64
 8008fc8:	d901      	bls.n	8008fce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	e1f3      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008fce:	4b51      	ldr	r3, [pc, #324]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d1f0      	bne.n	8008fbc <HAL_RCC_OscConfig+0xe8>
 8008fda:	e000      	b.n	8008fde <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 0302 	and.w	r3, r3, #2
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d063      	beq.n	80090b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008fea:	4b4a      	ldr	r3, [pc, #296]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	f003 030c 	and.w	r3, r3, #12
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00b      	beq.n	800900e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ff6:	4b47      	ldr	r3, [pc, #284]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008ffe:	2b08      	cmp	r3, #8
 8009000:	d11c      	bne.n	800903c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009002:	4b44      	ldr	r3, [pc, #272]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800900a:	2b00      	cmp	r3, #0
 800900c:	d116      	bne.n	800903c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800900e:	4b41      	ldr	r3, [pc, #260]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f003 0302 	and.w	r3, r3, #2
 8009016:	2b00      	cmp	r3, #0
 8009018:	d005      	beq.n	8009026 <HAL_RCC_OscConfig+0x152>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	2b01      	cmp	r3, #1
 8009020:	d001      	beq.n	8009026 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e1c7      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009026:	4b3b      	ldr	r3, [pc, #236]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	691b      	ldr	r3, [r3, #16]
 8009032:	00db      	lsls	r3, r3, #3
 8009034:	4937      	ldr	r1, [pc, #220]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8009036:	4313      	orrs	r3, r2
 8009038:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800903a:	e03a      	b.n	80090b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	68db      	ldr	r3, [r3, #12]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d020      	beq.n	8009086 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009044:	4b34      	ldr	r3, [pc, #208]	; (8009118 <HAL_RCC_OscConfig+0x244>)
 8009046:	2201      	movs	r2, #1
 8009048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800904a:	f7fc fd71 	bl	8005b30 <HAL_GetTick>
 800904e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009050:	e008      	b.n	8009064 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009052:	f7fc fd6d 	bl	8005b30 <HAL_GetTick>
 8009056:	4602      	mov	r2, r0
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	2b02      	cmp	r3, #2
 800905e:	d901      	bls.n	8009064 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e1a8      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009064:	4b2b      	ldr	r3, [pc, #172]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f003 0302 	and.w	r3, r3, #2
 800906c:	2b00      	cmp	r3, #0
 800906e:	d0f0      	beq.n	8009052 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009070:	4b28      	ldr	r3, [pc, #160]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	691b      	ldr	r3, [r3, #16]
 800907c:	00db      	lsls	r3, r3, #3
 800907e:	4925      	ldr	r1, [pc, #148]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 8009080:	4313      	orrs	r3, r2
 8009082:	600b      	str	r3, [r1, #0]
 8009084:	e015      	b.n	80090b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009086:	4b24      	ldr	r3, [pc, #144]	; (8009118 <HAL_RCC_OscConfig+0x244>)
 8009088:	2200      	movs	r2, #0
 800908a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800908c:	f7fc fd50 	bl	8005b30 <HAL_GetTick>
 8009090:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009092:	e008      	b.n	80090a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009094:	f7fc fd4c 	bl	8005b30 <HAL_GetTick>
 8009098:	4602      	mov	r2, r0
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	1ad3      	subs	r3, r2, r3
 800909e:	2b02      	cmp	r3, #2
 80090a0:	d901      	bls.n	80090a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80090a2:	2303      	movs	r3, #3
 80090a4:	e187      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090a6:	4b1b      	ldr	r3, [pc, #108]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f003 0302 	and.w	r3, r3, #2
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1f0      	bne.n	8009094 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f003 0308 	and.w	r3, r3, #8
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d036      	beq.n	800912c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	695b      	ldr	r3, [r3, #20]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d016      	beq.n	80090f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090c6:	4b15      	ldr	r3, [pc, #84]	; (800911c <HAL_RCC_OscConfig+0x248>)
 80090c8:	2201      	movs	r2, #1
 80090ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090cc:	f7fc fd30 	bl	8005b30 <HAL_GetTick>
 80090d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80090d2:	e008      	b.n	80090e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80090d4:	f7fc fd2c 	bl	8005b30 <HAL_GetTick>
 80090d8:	4602      	mov	r2, r0
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	1ad3      	subs	r3, r2, r3
 80090de:	2b02      	cmp	r3, #2
 80090e0:	d901      	bls.n	80090e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80090e2:	2303      	movs	r3, #3
 80090e4:	e167      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80090e6:	4b0b      	ldr	r3, [pc, #44]	; (8009114 <HAL_RCC_OscConfig+0x240>)
 80090e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d0f0      	beq.n	80090d4 <HAL_RCC_OscConfig+0x200>
 80090f2:	e01b      	b.n	800912c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80090f4:	4b09      	ldr	r3, [pc, #36]	; (800911c <HAL_RCC_OscConfig+0x248>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80090fa:	f7fc fd19 	bl	8005b30 <HAL_GetTick>
 80090fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009100:	e00e      	b.n	8009120 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009102:	f7fc fd15 	bl	8005b30 <HAL_GetTick>
 8009106:	4602      	mov	r2, r0
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	2b02      	cmp	r3, #2
 800910e:	d907      	bls.n	8009120 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e150      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
 8009114:	40023800 	.word	0x40023800
 8009118:	42470000 	.word	0x42470000
 800911c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009120:	4b88      	ldr	r3, [pc, #544]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 8009122:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009124:	f003 0302 	and.w	r3, r3, #2
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1ea      	bne.n	8009102 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b00      	cmp	r3, #0
 8009136:	f000 8097 	beq.w	8009268 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800913a:	2300      	movs	r3, #0
 800913c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800913e:	4b81      	ldr	r3, [pc, #516]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 8009140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009146:	2b00      	cmp	r3, #0
 8009148:	d10f      	bne.n	800916a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800914a:	2300      	movs	r3, #0
 800914c:	60bb      	str	r3, [r7, #8]
 800914e:	4b7d      	ldr	r3, [pc, #500]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 8009150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009152:	4a7c      	ldr	r2, [pc, #496]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 8009154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009158:	6413      	str	r3, [r2, #64]	; 0x40
 800915a:	4b7a      	ldr	r3, [pc, #488]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 800915c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800915e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009162:	60bb      	str	r3, [r7, #8]
 8009164:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009166:	2301      	movs	r3, #1
 8009168:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800916a:	4b77      	ldr	r3, [pc, #476]	; (8009348 <HAL_RCC_OscConfig+0x474>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009172:	2b00      	cmp	r3, #0
 8009174:	d118      	bne.n	80091a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009176:	4b74      	ldr	r3, [pc, #464]	; (8009348 <HAL_RCC_OscConfig+0x474>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a73      	ldr	r2, [pc, #460]	; (8009348 <HAL_RCC_OscConfig+0x474>)
 800917c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009180:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009182:	f7fc fcd5 	bl	8005b30 <HAL_GetTick>
 8009186:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009188:	e008      	b.n	800919c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800918a:	f7fc fcd1 	bl	8005b30 <HAL_GetTick>
 800918e:	4602      	mov	r2, r0
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	1ad3      	subs	r3, r2, r3
 8009194:	2b02      	cmp	r3, #2
 8009196:	d901      	bls.n	800919c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009198:	2303      	movs	r3, #3
 800919a:	e10c      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800919c:	4b6a      	ldr	r3, [pc, #424]	; (8009348 <HAL_RCC_OscConfig+0x474>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d0f0      	beq.n	800918a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d106      	bne.n	80091be <HAL_RCC_OscConfig+0x2ea>
 80091b0:	4b64      	ldr	r3, [pc, #400]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091b4:	4a63      	ldr	r2, [pc, #396]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091b6:	f043 0301 	orr.w	r3, r3, #1
 80091ba:	6713      	str	r3, [r2, #112]	; 0x70
 80091bc:	e01c      	b.n	80091f8 <HAL_RCC_OscConfig+0x324>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	2b05      	cmp	r3, #5
 80091c4:	d10c      	bne.n	80091e0 <HAL_RCC_OscConfig+0x30c>
 80091c6:	4b5f      	ldr	r3, [pc, #380]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091ca:	4a5e      	ldr	r2, [pc, #376]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091cc:	f043 0304 	orr.w	r3, r3, #4
 80091d0:	6713      	str	r3, [r2, #112]	; 0x70
 80091d2:	4b5c      	ldr	r3, [pc, #368]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091d6:	4a5b      	ldr	r2, [pc, #364]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091d8:	f043 0301 	orr.w	r3, r3, #1
 80091dc:	6713      	str	r3, [r2, #112]	; 0x70
 80091de:	e00b      	b.n	80091f8 <HAL_RCC_OscConfig+0x324>
 80091e0:	4b58      	ldr	r3, [pc, #352]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091e4:	4a57      	ldr	r2, [pc, #348]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091e6:	f023 0301 	bic.w	r3, r3, #1
 80091ea:	6713      	str	r3, [r2, #112]	; 0x70
 80091ec:	4b55      	ldr	r3, [pc, #340]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091f0:	4a54      	ldr	r2, [pc, #336]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80091f2:	f023 0304 	bic.w	r3, r3, #4
 80091f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d015      	beq.n	800922c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009200:	f7fc fc96 	bl	8005b30 <HAL_GetTick>
 8009204:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009206:	e00a      	b.n	800921e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009208:	f7fc fc92 	bl	8005b30 <HAL_GetTick>
 800920c:	4602      	mov	r2, r0
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	1ad3      	subs	r3, r2, r3
 8009212:	f241 3288 	movw	r2, #5000	; 0x1388
 8009216:	4293      	cmp	r3, r2
 8009218:	d901      	bls.n	800921e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800921a:	2303      	movs	r3, #3
 800921c:	e0cb      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800921e:	4b49      	ldr	r3, [pc, #292]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 8009220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009222:	f003 0302 	and.w	r3, r3, #2
 8009226:	2b00      	cmp	r3, #0
 8009228:	d0ee      	beq.n	8009208 <HAL_RCC_OscConfig+0x334>
 800922a:	e014      	b.n	8009256 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800922c:	f7fc fc80 	bl	8005b30 <HAL_GetTick>
 8009230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009232:	e00a      	b.n	800924a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009234:	f7fc fc7c 	bl	8005b30 <HAL_GetTick>
 8009238:	4602      	mov	r2, r0
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	1ad3      	subs	r3, r2, r3
 800923e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009242:	4293      	cmp	r3, r2
 8009244:	d901      	bls.n	800924a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009246:	2303      	movs	r3, #3
 8009248:	e0b5      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800924a:	4b3e      	ldr	r3, [pc, #248]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 800924c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800924e:	f003 0302 	and.w	r3, r3, #2
 8009252:	2b00      	cmp	r3, #0
 8009254:	d1ee      	bne.n	8009234 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009256:	7dfb      	ldrb	r3, [r7, #23]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d105      	bne.n	8009268 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800925c:	4b39      	ldr	r3, [pc, #228]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 800925e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009260:	4a38      	ldr	r2, [pc, #224]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 8009262:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009266:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	699b      	ldr	r3, [r3, #24]
 800926c:	2b00      	cmp	r3, #0
 800926e:	f000 80a1 	beq.w	80093b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009272:	4b34      	ldr	r3, [pc, #208]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	f003 030c 	and.w	r3, r3, #12
 800927a:	2b08      	cmp	r3, #8
 800927c:	d05c      	beq.n	8009338 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	699b      	ldr	r3, [r3, #24]
 8009282:	2b02      	cmp	r3, #2
 8009284:	d141      	bne.n	800930a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009286:	4b31      	ldr	r3, [pc, #196]	; (800934c <HAL_RCC_OscConfig+0x478>)
 8009288:	2200      	movs	r2, #0
 800928a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800928c:	f7fc fc50 	bl	8005b30 <HAL_GetTick>
 8009290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009292:	e008      	b.n	80092a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009294:	f7fc fc4c 	bl	8005b30 <HAL_GetTick>
 8009298:	4602      	mov	r2, r0
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	1ad3      	subs	r3, r2, r3
 800929e:	2b02      	cmp	r3, #2
 80092a0:	d901      	bls.n	80092a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80092a2:	2303      	movs	r3, #3
 80092a4:	e087      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80092a6:	4b27      	ldr	r3, [pc, #156]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1f0      	bne.n	8009294 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	69da      	ldr	r2, [r3, #28]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6a1b      	ldr	r3, [r3, #32]
 80092ba:	431a      	orrs	r2, r3
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c0:	019b      	lsls	r3, r3, #6
 80092c2:	431a      	orrs	r2, r3
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c8:	085b      	lsrs	r3, r3, #1
 80092ca:	3b01      	subs	r3, #1
 80092cc:	041b      	lsls	r3, r3, #16
 80092ce:	431a      	orrs	r2, r3
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d4:	061b      	lsls	r3, r3, #24
 80092d6:	491b      	ldr	r1, [pc, #108]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80092d8:	4313      	orrs	r3, r2
 80092da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80092dc:	4b1b      	ldr	r3, [pc, #108]	; (800934c <HAL_RCC_OscConfig+0x478>)
 80092de:	2201      	movs	r2, #1
 80092e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092e2:	f7fc fc25 	bl	8005b30 <HAL_GetTick>
 80092e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092e8:	e008      	b.n	80092fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80092ea:	f7fc fc21 	bl	8005b30 <HAL_GetTick>
 80092ee:	4602      	mov	r2, r0
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	1ad3      	subs	r3, r2, r3
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d901      	bls.n	80092fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80092f8:	2303      	movs	r3, #3
 80092fa:	e05c      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092fc:	4b11      	ldr	r3, [pc, #68]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009304:	2b00      	cmp	r3, #0
 8009306:	d0f0      	beq.n	80092ea <HAL_RCC_OscConfig+0x416>
 8009308:	e054      	b.n	80093b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800930a:	4b10      	ldr	r3, [pc, #64]	; (800934c <HAL_RCC_OscConfig+0x478>)
 800930c:	2200      	movs	r2, #0
 800930e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009310:	f7fc fc0e 	bl	8005b30 <HAL_GetTick>
 8009314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009316:	e008      	b.n	800932a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009318:	f7fc fc0a 	bl	8005b30 <HAL_GetTick>
 800931c:	4602      	mov	r2, r0
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	2b02      	cmp	r3, #2
 8009324:	d901      	bls.n	800932a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009326:	2303      	movs	r3, #3
 8009328:	e045      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800932a:	4b06      	ldr	r3, [pc, #24]	; (8009344 <HAL_RCC_OscConfig+0x470>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1f0      	bne.n	8009318 <HAL_RCC_OscConfig+0x444>
 8009336:	e03d      	b.n	80093b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	2b01      	cmp	r3, #1
 800933e:	d107      	bne.n	8009350 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009340:	2301      	movs	r3, #1
 8009342:	e038      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
 8009344:	40023800 	.word	0x40023800
 8009348:	40007000 	.word	0x40007000
 800934c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009350:	4b1b      	ldr	r3, [pc, #108]	; (80093c0 <HAL_RCC_OscConfig+0x4ec>)
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	699b      	ldr	r3, [r3, #24]
 800935a:	2b01      	cmp	r3, #1
 800935c:	d028      	beq.n	80093b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009368:	429a      	cmp	r2, r3
 800936a:	d121      	bne.n	80093b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009376:	429a      	cmp	r2, r3
 8009378:	d11a      	bne.n	80093b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009380:	4013      	ands	r3, r2
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009386:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009388:	4293      	cmp	r3, r2
 800938a:	d111      	bne.n	80093b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009396:	085b      	lsrs	r3, r3, #1
 8009398:	3b01      	subs	r3, #1
 800939a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800939c:	429a      	cmp	r2, r3
 800939e:	d107      	bne.n	80093b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d001      	beq.n	80093b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80093b0:	2301      	movs	r3, #1
 80093b2:	e000      	b.n	80093b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80093b4:	2300      	movs	r3, #0
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3718      	adds	r7, #24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	40023800 	.word	0x40023800

080093c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d101      	bne.n	80093d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	e0cc      	b.n	8009572 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80093d8:	4b68      	ldr	r3, [pc, #416]	; (800957c <HAL_RCC_ClockConfig+0x1b8>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f003 0307 	and.w	r3, r3, #7
 80093e0:	683a      	ldr	r2, [r7, #0]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d90c      	bls.n	8009400 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093e6:	4b65      	ldr	r3, [pc, #404]	; (800957c <HAL_RCC_ClockConfig+0x1b8>)
 80093e8:	683a      	ldr	r2, [r7, #0]
 80093ea:	b2d2      	uxtb	r2, r2
 80093ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80093ee:	4b63      	ldr	r3, [pc, #396]	; (800957c <HAL_RCC_ClockConfig+0x1b8>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f003 0307 	and.w	r3, r3, #7
 80093f6:	683a      	ldr	r2, [r7, #0]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d001      	beq.n	8009400 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80093fc:	2301      	movs	r3, #1
 80093fe:	e0b8      	b.n	8009572 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f003 0302 	and.w	r3, r3, #2
 8009408:	2b00      	cmp	r3, #0
 800940a:	d020      	beq.n	800944e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f003 0304 	and.w	r3, r3, #4
 8009414:	2b00      	cmp	r3, #0
 8009416:	d005      	beq.n	8009424 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009418:	4b59      	ldr	r3, [pc, #356]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	4a58      	ldr	r2, [pc, #352]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 800941e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009422:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f003 0308 	and.w	r3, r3, #8
 800942c:	2b00      	cmp	r3, #0
 800942e:	d005      	beq.n	800943c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009430:	4b53      	ldr	r3, [pc, #332]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	4a52      	ldr	r2, [pc, #328]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009436:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800943a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800943c:	4b50      	ldr	r3, [pc, #320]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	494d      	ldr	r1, [pc, #308]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 800944a:	4313      	orrs	r3, r2
 800944c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b00      	cmp	r3, #0
 8009458:	d044      	beq.n	80094e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	2b01      	cmp	r3, #1
 8009460:	d107      	bne.n	8009472 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009462:	4b47      	ldr	r3, [pc, #284]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800946a:	2b00      	cmp	r3, #0
 800946c:	d119      	bne.n	80094a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800946e:	2301      	movs	r3, #1
 8009470:	e07f      	b.n	8009572 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	2b02      	cmp	r3, #2
 8009478:	d003      	beq.n	8009482 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800947e:	2b03      	cmp	r3, #3
 8009480:	d107      	bne.n	8009492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009482:	4b3f      	ldr	r3, [pc, #252]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800948a:	2b00      	cmp	r3, #0
 800948c:	d109      	bne.n	80094a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	e06f      	b.n	8009572 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009492:	4b3b      	ldr	r3, [pc, #236]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f003 0302 	and.w	r3, r3, #2
 800949a:	2b00      	cmp	r3, #0
 800949c:	d101      	bne.n	80094a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800949e:	2301      	movs	r3, #1
 80094a0:	e067      	b.n	8009572 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80094a2:	4b37      	ldr	r3, [pc, #220]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	f023 0203 	bic.w	r2, r3, #3
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	4934      	ldr	r1, [pc, #208]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 80094b0:	4313      	orrs	r3, r2
 80094b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80094b4:	f7fc fb3c 	bl	8005b30 <HAL_GetTick>
 80094b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094ba:	e00a      	b.n	80094d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094bc:	f7fc fb38 	bl	8005b30 <HAL_GetTick>
 80094c0:	4602      	mov	r2, r0
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d901      	bls.n	80094d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80094ce:	2303      	movs	r3, #3
 80094d0:	e04f      	b.n	8009572 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094d2:	4b2b      	ldr	r3, [pc, #172]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	f003 020c 	and.w	r2, r3, #12
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d1eb      	bne.n	80094bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80094e4:	4b25      	ldr	r3, [pc, #148]	; (800957c <HAL_RCC_ClockConfig+0x1b8>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f003 0307 	and.w	r3, r3, #7
 80094ec:	683a      	ldr	r2, [r7, #0]
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d20c      	bcs.n	800950c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80094f2:	4b22      	ldr	r3, [pc, #136]	; (800957c <HAL_RCC_ClockConfig+0x1b8>)
 80094f4:	683a      	ldr	r2, [r7, #0]
 80094f6:	b2d2      	uxtb	r2, r2
 80094f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80094fa:	4b20      	ldr	r3, [pc, #128]	; (800957c <HAL_RCC_ClockConfig+0x1b8>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f003 0307 	and.w	r3, r3, #7
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	429a      	cmp	r2, r3
 8009506:	d001      	beq.n	800950c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	e032      	b.n	8009572 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f003 0304 	and.w	r3, r3, #4
 8009514:	2b00      	cmp	r3, #0
 8009516:	d008      	beq.n	800952a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009518:	4b19      	ldr	r3, [pc, #100]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	68db      	ldr	r3, [r3, #12]
 8009524:	4916      	ldr	r1, [pc, #88]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009526:	4313      	orrs	r3, r2
 8009528:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f003 0308 	and.w	r3, r3, #8
 8009532:	2b00      	cmp	r3, #0
 8009534:	d009      	beq.n	800954a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009536:	4b12      	ldr	r3, [pc, #72]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	691b      	ldr	r3, [r3, #16]
 8009542:	00db      	lsls	r3, r3, #3
 8009544:	490e      	ldr	r1, [pc, #56]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009546:	4313      	orrs	r3, r2
 8009548:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800954a:	f000 f821 	bl	8009590 <HAL_RCC_GetSysClockFreq>
 800954e:	4602      	mov	r2, r0
 8009550:	4b0b      	ldr	r3, [pc, #44]	; (8009580 <HAL_RCC_ClockConfig+0x1bc>)
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	091b      	lsrs	r3, r3, #4
 8009556:	f003 030f 	and.w	r3, r3, #15
 800955a:	490a      	ldr	r1, [pc, #40]	; (8009584 <HAL_RCC_ClockConfig+0x1c0>)
 800955c:	5ccb      	ldrb	r3, [r1, r3]
 800955e:	fa22 f303 	lsr.w	r3, r2, r3
 8009562:	4a09      	ldr	r2, [pc, #36]	; (8009588 <HAL_RCC_ClockConfig+0x1c4>)
 8009564:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009566:	4b09      	ldr	r3, [pc, #36]	; (800958c <HAL_RCC_ClockConfig+0x1c8>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4618      	mov	r0, r3
 800956c:	f7fc fa9c 	bl	8005aa8 <HAL_InitTick>

  return HAL_OK;
 8009570:	2300      	movs	r3, #0
}
 8009572:	4618      	mov	r0, r3
 8009574:	3710      	adds	r7, #16
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	40023c00 	.word	0x40023c00
 8009580:	40023800 	.word	0x40023800
 8009584:	0800f5bc 	.word	0x0800f5bc
 8009588:	20000000 	.word	0x20000000
 800958c:	20000004 	.word	0x20000004

08009590 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009594:	b090      	sub	sp, #64	; 0x40
 8009596:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009598:	2300      	movs	r3, #0
 800959a:	637b      	str	r3, [r7, #52]	; 0x34
 800959c:	2300      	movs	r3, #0
 800959e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095a0:	2300      	movs	r3, #0
 80095a2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80095a4:	2300      	movs	r3, #0
 80095a6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80095a8:	4b59      	ldr	r3, [pc, #356]	; (8009710 <HAL_RCC_GetSysClockFreq+0x180>)
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	f003 030c 	and.w	r3, r3, #12
 80095b0:	2b08      	cmp	r3, #8
 80095b2:	d00d      	beq.n	80095d0 <HAL_RCC_GetSysClockFreq+0x40>
 80095b4:	2b08      	cmp	r3, #8
 80095b6:	f200 80a1 	bhi.w	80096fc <HAL_RCC_GetSysClockFreq+0x16c>
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d002      	beq.n	80095c4 <HAL_RCC_GetSysClockFreq+0x34>
 80095be:	2b04      	cmp	r3, #4
 80095c0:	d003      	beq.n	80095ca <HAL_RCC_GetSysClockFreq+0x3a>
 80095c2:	e09b      	b.n	80096fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80095c4:	4b53      	ldr	r3, [pc, #332]	; (8009714 <HAL_RCC_GetSysClockFreq+0x184>)
 80095c6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80095c8:	e09b      	b.n	8009702 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80095ca:	4b53      	ldr	r3, [pc, #332]	; (8009718 <HAL_RCC_GetSysClockFreq+0x188>)
 80095cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80095ce:	e098      	b.n	8009702 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80095d0:	4b4f      	ldr	r3, [pc, #316]	; (8009710 <HAL_RCC_GetSysClockFreq+0x180>)
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80095d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80095da:	4b4d      	ldr	r3, [pc, #308]	; (8009710 <HAL_RCC_GetSysClockFreq+0x180>)
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d028      	beq.n	8009638 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80095e6:	4b4a      	ldr	r3, [pc, #296]	; (8009710 <HAL_RCC_GetSysClockFreq+0x180>)
 80095e8:	685b      	ldr	r3, [r3, #4]
 80095ea:	099b      	lsrs	r3, r3, #6
 80095ec:	2200      	movs	r2, #0
 80095ee:	623b      	str	r3, [r7, #32]
 80095f0:	627a      	str	r2, [r7, #36]	; 0x24
 80095f2:	6a3b      	ldr	r3, [r7, #32]
 80095f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80095f8:	2100      	movs	r1, #0
 80095fa:	4b47      	ldr	r3, [pc, #284]	; (8009718 <HAL_RCC_GetSysClockFreq+0x188>)
 80095fc:	fb03 f201 	mul.w	r2, r3, r1
 8009600:	2300      	movs	r3, #0
 8009602:	fb00 f303 	mul.w	r3, r0, r3
 8009606:	4413      	add	r3, r2
 8009608:	4a43      	ldr	r2, [pc, #268]	; (8009718 <HAL_RCC_GetSysClockFreq+0x188>)
 800960a:	fba0 1202 	umull	r1, r2, r0, r2
 800960e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009610:	460a      	mov	r2, r1
 8009612:	62ba      	str	r2, [r7, #40]	; 0x28
 8009614:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009616:	4413      	add	r3, r2
 8009618:	62fb      	str	r3, [r7, #44]	; 0x2c
 800961a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800961c:	2200      	movs	r2, #0
 800961e:	61bb      	str	r3, [r7, #24]
 8009620:	61fa      	str	r2, [r7, #28]
 8009622:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009626:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800962a:	f7f7 fb15 	bl	8000c58 <__aeabi_uldivmod>
 800962e:	4602      	mov	r2, r0
 8009630:	460b      	mov	r3, r1
 8009632:	4613      	mov	r3, r2
 8009634:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009636:	e053      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009638:	4b35      	ldr	r3, [pc, #212]	; (8009710 <HAL_RCC_GetSysClockFreq+0x180>)
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	099b      	lsrs	r3, r3, #6
 800963e:	2200      	movs	r2, #0
 8009640:	613b      	str	r3, [r7, #16]
 8009642:	617a      	str	r2, [r7, #20]
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800964a:	f04f 0b00 	mov.w	fp, #0
 800964e:	4652      	mov	r2, sl
 8009650:	465b      	mov	r3, fp
 8009652:	f04f 0000 	mov.w	r0, #0
 8009656:	f04f 0100 	mov.w	r1, #0
 800965a:	0159      	lsls	r1, r3, #5
 800965c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009660:	0150      	lsls	r0, r2, #5
 8009662:	4602      	mov	r2, r0
 8009664:	460b      	mov	r3, r1
 8009666:	ebb2 080a 	subs.w	r8, r2, sl
 800966a:	eb63 090b 	sbc.w	r9, r3, fp
 800966e:	f04f 0200 	mov.w	r2, #0
 8009672:	f04f 0300 	mov.w	r3, #0
 8009676:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800967a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800967e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009682:	ebb2 0408 	subs.w	r4, r2, r8
 8009686:	eb63 0509 	sbc.w	r5, r3, r9
 800968a:	f04f 0200 	mov.w	r2, #0
 800968e:	f04f 0300 	mov.w	r3, #0
 8009692:	00eb      	lsls	r3, r5, #3
 8009694:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009698:	00e2      	lsls	r2, r4, #3
 800969a:	4614      	mov	r4, r2
 800969c:	461d      	mov	r5, r3
 800969e:	eb14 030a 	adds.w	r3, r4, sl
 80096a2:	603b      	str	r3, [r7, #0]
 80096a4:	eb45 030b 	adc.w	r3, r5, fp
 80096a8:	607b      	str	r3, [r7, #4]
 80096aa:	f04f 0200 	mov.w	r2, #0
 80096ae:	f04f 0300 	mov.w	r3, #0
 80096b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80096b6:	4629      	mov	r1, r5
 80096b8:	028b      	lsls	r3, r1, #10
 80096ba:	4621      	mov	r1, r4
 80096bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80096c0:	4621      	mov	r1, r4
 80096c2:	028a      	lsls	r2, r1, #10
 80096c4:	4610      	mov	r0, r2
 80096c6:	4619      	mov	r1, r3
 80096c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ca:	2200      	movs	r2, #0
 80096cc:	60bb      	str	r3, [r7, #8]
 80096ce:	60fa      	str	r2, [r7, #12]
 80096d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096d4:	f7f7 fac0 	bl	8000c58 <__aeabi_uldivmod>
 80096d8:	4602      	mov	r2, r0
 80096da:	460b      	mov	r3, r1
 80096dc:	4613      	mov	r3, r2
 80096de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80096e0:	4b0b      	ldr	r3, [pc, #44]	; (8009710 <HAL_RCC_GetSysClockFreq+0x180>)
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	0c1b      	lsrs	r3, r3, #16
 80096e6:	f003 0303 	and.w	r3, r3, #3
 80096ea:	3301      	adds	r3, #1
 80096ec:	005b      	lsls	r3, r3, #1
 80096ee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80096f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80096f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80096f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80096fa:	e002      	b.n	8009702 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80096fc:	4b05      	ldr	r3, [pc, #20]	; (8009714 <HAL_RCC_GetSysClockFreq+0x184>)
 80096fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009700:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8009704:	4618      	mov	r0, r3
 8009706:	3740      	adds	r7, #64	; 0x40
 8009708:	46bd      	mov	sp, r7
 800970a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800970e:	bf00      	nop
 8009710:	40023800 	.word	0x40023800
 8009714:	00f42400 	.word	0x00f42400
 8009718:	017d7840 	.word	0x017d7840

0800971c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800971c:	b480      	push	{r7}
 800971e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009720:	4b03      	ldr	r3, [pc, #12]	; (8009730 <HAL_RCC_GetHCLKFreq+0x14>)
 8009722:	681b      	ldr	r3, [r3, #0]
}
 8009724:	4618      	mov	r0, r3
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr
 800972e:	bf00      	nop
 8009730:	20000000 	.word	0x20000000

08009734 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009738:	f7ff fff0 	bl	800971c <HAL_RCC_GetHCLKFreq>
 800973c:	4602      	mov	r2, r0
 800973e:	4b05      	ldr	r3, [pc, #20]	; (8009754 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	0a9b      	lsrs	r3, r3, #10
 8009744:	f003 0307 	and.w	r3, r3, #7
 8009748:	4903      	ldr	r1, [pc, #12]	; (8009758 <HAL_RCC_GetPCLK1Freq+0x24>)
 800974a:	5ccb      	ldrb	r3, [r1, r3]
 800974c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009750:	4618      	mov	r0, r3
 8009752:	bd80      	pop	{r7, pc}
 8009754:	40023800 	.word	0x40023800
 8009758:	0800f5cc 	.word	0x0800f5cc

0800975c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009760:	f7ff ffdc 	bl	800971c <HAL_RCC_GetHCLKFreq>
 8009764:	4602      	mov	r2, r0
 8009766:	4b05      	ldr	r3, [pc, #20]	; (800977c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	0b5b      	lsrs	r3, r3, #13
 800976c:	f003 0307 	and.w	r3, r3, #7
 8009770:	4903      	ldr	r1, [pc, #12]	; (8009780 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009772:	5ccb      	ldrb	r3, [r1, r3]
 8009774:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009778:	4618      	mov	r0, r3
 800977a:	bd80      	pop	{r7, pc}
 800977c:	40023800 	.word	0x40023800
 8009780:	0800f5cc 	.word	0x0800f5cc

08009784 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d101      	bne.n	8009796 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	e041      	b.n	800981a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800979c:	b2db      	uxtb	r3, r3
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d106      	bne.n	80097b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f7fb fd8e 	bl	80052cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2202      	movs	r2, #2
 80097b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	3304      	adds	r3, #4
 80097c0:	4619      	mov	r1, r3
 80097c2:	4610      	mov	r0, r2
 80097c4:	f000 fd7e 	bl	800a2c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2201      	movs	r2, #1
 80097d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2201      	movs	r2, #1
 80097e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2201      	movs	r2, #1
 80097ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2201      	movs	r2, #1
 80097f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2201      	movs	r2, #1
 800980c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2201      	movs	r2, #1
 8009814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009818:	2300      	movs	r3, #0
}
 800981a:	4618      	mov	r0, r3
 800981c:	3708      	adds	r7, #8
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
	...

08009824 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009824:	b480      	push	{r7}
 8009826:	b085      	sub	sp, #20
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009832:	b2db      	uxtb	r3, r3
 8009834:	2b01      	cmp	r3, #1
 8009836:	d001      	beq.n	800983c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009838:	2301      	movs	r3, #1
 800983a:	e044      	b.n	80098c6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2202      	movs	r2, #2
 8009840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	68da      	ldr	r2, [r3, #12]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f042 0201 	orr.w	r2, r2, #1
 8009852:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a1e      	ldr	r2, [pc, #120]	; (80098d4 <HAL_TIM_Base_Start_IT+0xb0>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d018      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x6c>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009866:	d013      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x6c>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4a1a      	ldr	r2, [pc, #104]	; (80098d8 <HAL_TIM_Base_Start_IT+0xb4>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d00e      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x6c>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a19      	ldr	r2, [pc, #100]	; (80098dc <HAL_TIM_Base_Start_IT+0xb8>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d009      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x6c>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a17      	ldr	r2, [pc, #92]	; (80098e0 <HAL_TIM_Base_Start_IT+0xbc>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d004      	beq.n	8009890 <HAL_TIM_Base_Start_IT+0x6c>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a16      	ldr	r2, [pc, #88]	; (80098e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d111      	bne.n	80098b4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f003 0307 	and.w	r3, r3, #7
 800989a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2b06      	cmp	r3, #6
 80098a0:	d010      	beq.n	80098c4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f042 0201 	orr.w	r2, r2, #1
 80098b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098b2:	e007      	b.n	80098c4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f042 0201 	orr.w	r2, r2, #1
 80098c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098c4:	2300      	movs	r3, #0
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3714      	adds	r7, #20
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	40010000 	.word	0x40010000
 80098d8:	40000400 	.word	0x40000400
 80098dc:	40000800 	.word	0x40000800
 80098e0:	40000c00 	.word	0x40000c00
 80098e4:	40014000 	.word	0x40014000

080098e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d101      	bne.n	80098fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80098f6:	2301      	movs	r3, #1
 80098f8:	e041      	b.n	800997e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009900:	b2db      	uxtb	r3, r3
 8009902:	2b00      	cmp	r3, #0
 8009904:	d106      	bne.n	8009914 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f7fb fdb6 	bl	8005480 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2202      	movs	r2, #2
 8009918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681a      	ldr	r2, [r3, #0]
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	3304      	adds	r3, #4
 8009924:	4619      	mov	r1, r3
 8009926:	4610      	mov	r0, r2
 8009928:	f000 fccc 	bl	800a2c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2201      	movs	r2, #1
 8009930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800997c:	2300      	movs	r3, #0
}
 800997e:	4618      	mov	r0, r3
 8009980:	3708      	adds	r7, #8
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
	...

08009988 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b084      	sub	sp, #16
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d109      	bne.n	80099ac <HAL_TIM_PWM_Start+0x24>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	bf14      	ite	ne
 80099a4:	2301      	movne	r3, #1
 80099a6:	2300      	moveq	r3, #0
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	e022      	b.n	80099f2 <HAL_TIM_PWM_Start+0x6a>
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	2b04      	cmp	r3, #4
 80099b0:	d109      	bne.n	80099c6 <HAL_TIM_PWM_Start+0x3e>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	2b01      	cmp	r3, #1
 80099bc:	bf14      	ite	ne
 80099be:	2301      	movne	r3, #1
 80099c0:	2300      	moveq	r3, #0
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	e015      	b.n	80099f2 <HAL_TIM_PWM_Start+0x6a>
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	2b08      	cmp	r3, #8
 80099ca:	d109      	bne.n	80099e0 <HAL_TIM_PWM_Start+0x58>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	bf14      	ite	ne
 80099d8:	2301      	movne	r3, #1
 80099da:	2300      	moveq	r3, #0
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	e008      	b.n	80099f2 <HAL_TIM_PWM_Start+0x6a>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	bf14      	ite	ne
 80099ec:	2301      	movne	r3, #1
 80099ee:	2300      	moveq	r3, #0
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d001      	beq.n	80099fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	e068      	b.n	8009acc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d104      	bne.n	8009a0a <HAL_TIM_PWM_Start+0x82>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2202      	movs	r2, #2
 8009a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a08:	e013      	b.n	8009a32 <HAL_TIM_PWM_Start+0xaa>
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	2b04      	cmp	r3, #4
 8009a0e:	d104      	bne.n	8009a1a <HAL_TIM_PWM_Start+0x92>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2202      	movs	r2, #2
 8009a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a18:	e00b      	b.n	8009a32 <HAL_TIM_PWM_Start+0xaa>
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	2b08      	cmp	r3, #8
 8009a1e:	d104      	bne.n	8009a2a <HAL_TIM_PWM_Start+0xa2>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2202      	movs	r2, #2
 8009a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a28:	e003      	b.n	8009a32 <HAL_TIM_PWM_Start+0xaa>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2202      	movs	r2, #2
 8009a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2201      	movs	r2, #1
 8009a38:	6839      	ldr	r1, [r7, #0]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f000 fee8 	bl	800a810 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a23      	ldr	r2, [pc, #140]	; (8009ad4 <HAL_TIM_PWM_Start+0x14c>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d107      	bne.n	8009a5a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009a58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a1d      	ldr	r2, [pc, #116]	; (8009ad4 <HAL_TIM_PWM_Start+0x14c>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d018      	beq.n	8009a96 <HAL_TIM_PWM_Start+0x10e>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a6c:	d013      	beq.n	8009a96 <HAL_TIM_PWM_Start+0x10e>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a19      	ldr	r2, [pc, #100]	; (8009ad8 <HAL_TIM_PWM_Start+0x150>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d00e      	beq.n	8009a96 <HAL_TIM_PWM_Start+0x10e>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a17      	ldr	r2, [pc, #92]	; (8009adc <HAL_TIM_PWM_Start+0x154>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d009      	beq.n	8009a96 <HAL_TIM_PWM_Start+0x10e>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a16      	ldr	r2, [pc, #88]	; (8009ae0 <HAL_TIM_PWM_Start+0x158>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d004      	beq.n	8009a96 <HAL_TIM_PWM_Start+0x10e>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a14      	ldr	r2, [pc, #80]	; (8009ae4 <HAL_TIM_PWM_Start+0x15c>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d111      	bne.n	8009aba <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	f003 0307 	and.w	r3, r3, #7
 8009aa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2b06      	cmp	r3, #6
 8009aa6:	d010      	beq.n	8009aca <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f042 0201 	orr.w	r2, r2, #1
 8009ab6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ab8:	e007      	b.n	8009aca <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681a      	ldr	r2, [r3, #0]
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f042 0201 	orr.w	r2, r2, #1
 8009ac8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3710      	adds	r7, #16
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	40010000 	.word	0x40010000
 8009ad8:	40000400 	.word	0x40000400
 8009adc:	40000800 	.word	0x40000800
 8009ae0:	40000c00 	.word	0x40000c00
 8009ae4:	40014000 	.word	0x40014000

08009ae8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b086      	sub	sp, #24
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d101      	bne.n	8009afc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009af8:	2301      	movs	r3, #1
 8009afa:	e097      	b.n	8009c2c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d106      	bne.n	8009b16 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f7fb fc1b 	bl	800534c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2202      	movs	r2, #2
 8009b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	6812      	ldr	r2, [r2, #0]
 8009b28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b2c:	f023 0307 	bic.w	r3, r3, #7
 8009b30:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681a      	ldr	r2, [r3, #0]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	3304      	adds	r3, #4
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	4610      	mov	r0, r2
 8009b3e:	f000 fbc1 	bl	800a2c4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	699b      	ldr	r3, [r3, #24]
 8009b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	6a1b      	ldr	r3, [r3, #32]
 8009b58:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	697a      	ldr	r2, [r7, #20]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b6a:	f023 0303 	bic.w	r3, r3, #3
 8009b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	689a      	ldr	r2, [r3, #8]
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	699b      	ldr	r3, [r3, #24]
 8009b78:	021b      	lsls	r3, r3, #8
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	693a      	ldr	r2, [r7, #16]
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009b88:	f023 030c 	bic.w	r3, r3, #12
 8009b8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	68da      	ldr	r2, [r3, #12]
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	69db      	ldr	r3, [r3, #28]
 8009ba2:	021b      	lsls	r3, r3, #8
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	693a      	ldr	r2, [r7, #16]
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	691b      	ldr	r3, [r3, #16]
 8009bb0:	011a      	lsls	r2, r3, #4
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	6a1b      	ldr	r3, [r3, #32]
 8009bb6:	031b      	lsls	r3, r3, #12
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	693a      	ldr	r2, [r7, #16]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009bc6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009bce:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	685a      	ldr	r2, [r3, #4]
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	695b      	ldr	r3, [r3, #20]
 8009bd8:	011b      	lsls	r3, r3, #4
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	697a      	ldr	r2, [r7, #20]
 8009be8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	693a      	ldr	r2, [r7, #16]
 8009bf0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	68fa      	ldr	r2, [r7, #12]
 8009bf8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2201      	movs	r2, #1
 8009bfe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2201      	movs	r2, #1
 8009c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2201      	movs	r2, #1
 8009c16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2201      	movs	r2, #1
 8009c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009c2a:	2300      	movs	r3, #0
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	3718      	adds	r7, #24
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c44:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009c4c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009c54:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009c5c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d110      	bne.n	8009c86 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c64:	7bfb      	ldrb	r3, [r7, #15]
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d102      	bne.n	8009c70 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c6a:	7b7b      	ldrb	r3, [r7, #13]
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d001      	beq.n	8009c74 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	e069      	b.n	8009d48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2202      	movs	r2, #2
 8009c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2202      	movs	r2, #2
 8009c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c84:	e031      	b.n	8009cea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	2b04      	cmp	r3, #4
 8009c8a:	d110      	bne.n	8009cae <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c8c:	7bbb      	ldrb	r3, [r7, #14]
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d102      	bne.n	8009c98 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c92:	7b3b      	ldrb	r3, [r7, #12]
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	d001      	beq.n	8009c9c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009c98:	2301      	movs	r3, #1
 8009c9a:	e055      	b.n	8009d48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2202      	movs	r2, #2
 8009ca0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2202      	movs	r2, #2
 8009ca8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009cac:	e01d      	b.n	8009cea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009cae:	7bfb      	ldrb	r3, [r7, #15]
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d108      	bne.n	8009cc6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009cb4:	7bbb      	ldrb	r3, [r7, #14]
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d105      	bne.n	8009cc6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009cba:	7b7b      	ldrb	r3, [r7, #13]
 8009cbc:	2b01      	cmp	r3, #1
 8009cbe:	d102      	bne.n	8009cc6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009cc0:	7b3b      	ldrb	r3, [r7, #12]
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d001      	beq.n	8009cca <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e03e      	b.n	8009d48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2202      	movs	r2, #2
 8009cce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2202      	movs	r2, #2
 8009cd6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2202      	movs	r2, #2
 8009cde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2202      	movs	r2, #2
 8009ce6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d003      	beq.n	8009cf8 <HAL_TIM_Encoder_Start+0xc4>
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	2b04      	cmp	r3, #4
 8009cf4:	d008      	beq.n	8009d08 <HAL_TIM_Encoder_Start+0xd4>
 8009cf6:	e00f      	b.n	8009d18 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	2100      	movs	r1, #0
 8009d00:	4618      	mov	r0, r3
 8009d02:	f000 fd85 	bl	800a810 <TIM_CCxChannelCmd>
      break;
 8009d06:	e016      	b.n	8009d36 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	2104      	movs	r1, #4
 8009d10:	4618      	mov	r0, r3
 8009d12:	f000 fd7d 	bl	800a810 <TIM_CCxChannelCmd>
      break;
 8009d16:	e00e      	b.n	8009d36 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	2100      	movs	r1, #0
 8009d20:	4618      	mov	r0, r3
 8009d22:	f000 fd75 	bl	800a810 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	2104      	movs	r1, #4
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f000 fd6e 	bl	800a810 <TIM_CCxChannelCmd>
      break;
 8009d34:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f042 0201 	orr.w	r2, r2, #1
 8009d44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3710      	adds	r7, #16
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	f003 0302 	and.w	r3, r3, #2
 8009d62:	2b02      	cmp	r3, #2
 8009d64:	d122      	bne.n	8009dac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	f003 0302 	and.w	r3, r3, #2
 8009d70:	2b02      	cmp	r3, #2
 8009d72:	d11b      	bne.n	8009dac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f06f 0202 	mvn.w	r2, #2
 8009d7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	699b      	ldr	r3, [r3, #24]
 8009d8a:	f003 0303 	and.w	r3, r3, #3
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d003      	beq.n	8009d9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fa77 	bl	800a286 <HAL_TIM_IC_CaptureCallback>
 8009d98:	e005      	b.n	8009da6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 fa69 	bl	800a272 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 fa7a 	bl	800a29a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	691b      	ldr	r3, [r3, #16]
 8009db2:	f003 0304 	and.w	r3, r3, #4
 8009db6:	2b04      	cmp	r3, #4
 8009db8:	d122      	bne.n	8009e00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	68db      	ldr	r3, [r3, #12]
 8009dc0:	f003 0304 	and.w	r3, r3, #4
 8009dc4:	2b04      	cmp	r3, #4
 8009dc6:	d11b      	bne.n	8009e00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f06f 0204 	mvn.w	r2, #4
 8009dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2202      	movs	r2, #2
 8009dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	699b      	ldr	r3, [r3, #24]
 8009dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d003      	beq.n	8009dee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 fa4d 	bl	800a286 <HAL_TIM_IC_CaptureCallback>
 8009dec:	e005      	b.n	8009dfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 fa3f 	bl	800a272 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 fa50 	bl	800a29a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	691b      	ldr	r3, [r3, #16]
 8009e06:	f003 0308 	and.w	r3, r3, #8
 8009e0a:	2b08      	cmp	r3, #8
 8009e0c:	d122      	bne.n	8009e54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	f003 0308 	and.w	r3, r3, #8
 8009e18:	2b08      	cmp	r3, #8
 8009e1a:	d11b      	bne.n	8009e54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f06f 0208 	mvn.w	r2, #8
 8009e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2204      	movs	r2, #4
 8009e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	69db      	ldr	r3, [r3, #28]
 8009e32:	f003 0303 	and.w	r3, r3, #3
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d003      	beq.n	8009e42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 fa23 	bl	800a286 <HAL_TIM_IC_CaptureCallback>
 8009e40:	e005      	b.n	8009e4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 fa15 	bl	800a272 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 fa26 	bl	800a29a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2200      	movs	r2, #0
 8009e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	691b      	ldr	r3, [r3, #16]
 8009e5a:	f003 0310 	and.w	r3, r3, #16
 8009e5e:	2b10      	cmp	r3, #16
 8009e60:	d122      	bne.n	8009ea8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	68db      	ldr	r3, [r3, #12]
 8009e68:	f003 0310 	and.w	r3, r3, #16
 8009e6c:	2b10      	cmp	r3, #16
 8009e6e:	d11b      	bne.n	8009ea8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f06f 0210 	mvn.w	r2, #16
 8009e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2208      	movs	r2, #8
 8009e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	69db      	ldr	r3, [r3, #28]
 8009e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d003      	beq.n	8009e96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 f9f9 	bl	800a286 <HAL_TIM_IC_CaptureCallback>
 8009e94:	e005      	b.n	8009ea2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 f9eb 	bl	800a272 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 f9fc 	bl	800a29a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	691b      	ldr	r3, [r3, #16]
 8009eae:	f003 0301 	and.w	r3, r3, #1
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d10e      	bne.n	8009ed4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	f003 0301 	and.w	r3, r3, #1
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d107      	bne.n	8009ed4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f06f 0201 	mvn.w	r2, #1
 8009ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f7f9 f90c 	bl	80030ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	691b      	ldr	r3, [r3, #16]
 8009eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ede:	2b80      	cmp	r3, #128	; 0x80
 8009ee0:	d10e      	bne.n	8009f00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	68db      	ldr	r3, [r3, #12]
 8009ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eec:	2b80      	cmp	r3, #128	; 0x80
 8009eee:	d107      	bne.n	8009f00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f000 fd26 	bl	800a94c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f0a:	2b40      	cmp	r3, #64	; 0x40
 8009f0c:	d10e      	bne.n	8009f2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f18:	2b40      	cmp	r3, #64	; 0x40
 8009f1a:	d107      	bne.n	8009f2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 f9c1 	bl	800a2ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	691b      	ldr	r3, [r3, #16]
 8009f32:	f003 0320 	and.w	r3, r3, #32
 8009f36:	2b20      	cmp	r3, #32
 8009f38:	d10e      	bne.n	8009f58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	f003 0320 	and.w	r3, r3, #32
 8009f44:	2b20      	cmp	r3, #32
 8009f46:	d107      	bne.n	8009f58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f06f 0220 	mvn.w	r2, #32
 8009f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 fcf0 	bl	800a938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f58:	bf00      	nop
 8009f5a:	3708      	adds	r7, #8
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	60f8      	str	r0, [r7, #12]
 8009f68:	60b9      	str	r1, [r7, #8]
 8009f6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d101      	bne.n	8009f7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009f7a:	2302      	movs	r3, #2
 8009f7c:	e0ae      	b.n	800a0dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2201      	movs	r2, #1
 8009f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2b0c      	cmp	r3, #12
 8009f8a:	f200 809f 	bhi.w	800a0cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009f8e:	a201      	add	r2, pc, #4	; (adr r2, 8009f94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f94:	08009fc9 	.word	0x08009fc9
 8009f98:	0800a0cd 	.word	0x0800a0cd
 8009f9c:	0800a0cd 	.word	0x0800a0cd
 8009fa0:	0800a0cd 	.word	0x0800a0cd
 8009fa4:	0800a009 	.word	0x0800a009
 8009fa8:	0800a0cd 	.word	0x0800a0cd
 8009fac:	0800a0cd 	.word	0x0800a0cd
 8009fb0:	0800a0cd 	.word	0x0800a0cd
 8009fb4:	0800a04b 	.word	0x0800a04b
 8009fb8:	0800a0cd 	.word	0x0800a0cd
 8009fbc:	0800a0cd 	.word	0x0800a0cd
 8009fc0:	0800a0cd 	.word	0x0800a0cd
 8009fc4:	0800a08b 	.word	0x0800a08b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	68b9      	ldr	r1, [r7, #8]
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f000 f9f8 	bl	800a3c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	699a      	ldr	r2, [r3, #24]
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f042 0208 	orr.w	r2, r2, #8
 8009fe2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	699a      	ldr	r2, [r3, #24]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f022 0204 	bic.w	r2, r2, #4
 8009ff2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	6999      	ldr	r1, [r3, #24]
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	691a      	ldr	r2, [r3, #16]
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	430a      	orrs	r2, r1
 800a004:	619a      	str	r2, [r3, #24]
      break;
 800a006:	e064      	b.n	800a0d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	68b9      	ldr	r1, [r7, #8]
 800a00e:	4618      	mov	r0, r3
 800a010:	f000 fa3e 	bl	800a490 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	699a      	ldr	r2, [r3, #24]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	699a      	ldr	r2, [r3, #24]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	6999      	ldr	r1, [r3, #24]
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	691b      	ldr	r3, [r3, #16]
 800a03e:	021a      	lsls	r2, r3, #8
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	430a      	orrs	r2, r1
 800a046:	619a      	str	r2, [r3, #24]
      break;
 800a048:	e043      	b.n	800a0d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	68b9      	ldr	r1, [r7, #8]
 800a050:	4618      	mov	r0, r3
 800a052:	f000 fa89 	bl	800a568 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	69da      	ldr	r2, [r3, #28]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f042 0208 	orr.w	r2, r2, #8
 800a064:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	69da      	ldr	r2, [r3, #28]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0204 	bic.w	r2, r2, #4
 800a074:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	69d9      	ldr	r1, [r3, #28]
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	691a      	ldr	r2, [r3, #16]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	430a      	orrs	r2, r1
 800a086:	61da      	str	r2, [r3, #28]
      break;
 800a088:	e023      	b.n	800a0d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	68b9      	ldr	r1, [r7, #8]
 800a090:	4618      	mov	r0, r3
 800a092:	f000 fad3 	bl	800a63c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	69da      	ldr	r2, [r3, #28]
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	69da      	ldr	r2, [r3, #28]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a0b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	69d9      	ldr	r1, [r3, #28]
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	691b      	ldr	r3, [r3, #16]
 800a0c0:	021a      	lsls	r2, r3, #8
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	61da      	str	r2, [r3, #28]
      break;
 800a0ca:	e002      	b.n	800a0d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	75fb      	strb	r3, [r7, #23]
      break;
 800a0d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a0da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3718      	adds	r7, #24
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d101      	bne.n	800a100 <HAL_TIM_ConfigClockSource+0x1c>
 800a0fc:	2302      	movs	r3, #2
 800a0fe:	e0b4      	b.n	800a26a <HAL_TIM_ConfigClockSource+0x186>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2202      	movs	r2, #2
 800a10c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a11e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a126:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	68ba      	ldr	r2, [r7, #8]
 800a12e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a138:	d03e      	beq.n	800a1b8 <HAL_TIM_ConfigClockSource+0xd4>
 800a13a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a13e:	f200 8087 	bhi.w	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a146:	f000 8086 	beq.w	800a256 <HAL_TIM_ConfigClockSource+0x172>
 800a14a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a14e:	d87f      	bhi.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a150:	2b70      	cmp	r3, #112	; 0x70
 800a152:	d01a      	beq.n	800a18a <HAL_TIM_ConfigClockSource+0xa6>
 800a154:	2b70      	cmp	r3, #112	; 0x70
 800a156:	d87b      	bhi.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a158:	2b60      	cmp	r3, #96	; 0x60
 800a15a:	d050      	beq.n	800a1fe <HAL_TIM_ConfigClockSource+0x11a>
 800a15c:	2b60      	cmp	r3, #96	; 0x60
 800a15e:	d877      	bhi.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a160:	2b50      	cmp	r3, #80	; 0x50
 800a162:	d03c      	beq.n	800a1de <HAL_TIM_ConfigClockSource+0xfa>
 800a164:	2b50      	cmp	r3, #80	; 0x50
 800a166:	d873      	bhi.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a168:	2b40      	cmp	r3, #64	; 0x40
 800a16a:	d058      	beq.n	800a21e <HAL_TIM_ConfigClockSource+0x13a>
 800a16c:	2b40      	cmp	r3, #64	; 0x40
 800a16e:	d86f      	bhi.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a170:	2b30      	cmp	r3, #48	; 0x30
 800a172:	d064      	beq.n	800a23e <HAL_TIM_ConfigClockSource+0x15a>
 800a174:	2b30      	cmp	r3, #48	; 0x30
 800a176:	d86b      	bhi.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a178:	2b20      	cmp	r3, #32
 800a17a:	d060      	beq.n	800a23e <HAL_TIM_ConfigClockSource+0x15a>
 800a17c:	2b20      	cmp	r3, #32
 800a17e:	d867      	bhi.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
 800a180:	2b00      	cmp	r3, #0
 800a182:	d05c      	beq.n	800a23e <HAL_TIM_ConfigClockSource+0x15a>
 800a184:	2b10      	cmp	r3, #16
 800a186:	d05a      	beq.n	800a23e <HAL_TIM_ConfigClockSource+0x15a>
 800a188:	e062      	b.n	800a250 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6818      	ldr	r0, [r3, #0]
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	6899      	ldr	r1, [r3, #8]
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	685a      	ldr	r2, [r3, #4]
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	68db      	ldr	r3, [r3, #12]
 800a19a:	f000 fb19 	bl	800a7d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a1ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	68ba      	ldr	r2, [r7, #8]
 800a1b4:	609a      	str	r2, [r3, #8]
      break;
 800a1b6:	e04f      	b.n	800a258 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6818      	ldr	r0, [r3, #0]
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	6899      	ldr	r1, [r3, #8]
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	685a      	ldr	r2, [r3, #4]
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	68db      	ldr	r3, [r3, #12]
 800a1c8:	f000 fb02 	bl	800a7d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	689a      	ldr	r2, [r3, #8]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a1da:	609a      	str	r2, [r3, #8]
      break;
 800a1dc:	e03c      	b.n	800a258 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6818      	ldr	r0, [r3, #0]
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	6859      	ldr	r1, [r3, #4]
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	f000 fa76 	bl	800a6dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	2150      	movs	r1, #80	; 0x50
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f000 facf 	bl	800a79a <TIM_ITRx_SetConfig>
      break;
 800a1fc:	e02c      	b.n	800a258 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6818      	ldr	r0, [r3, #0]
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	6859      	ldr	r1, [r3, #4]
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	68db      	ldr	r3, [r3, #12]
 800a20a:	461a      	mov	r2, r3
 800a20c:	f000 fa95 	bl	800a73a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2160      	movs	r1, #96	; 0x60
 800a216:	4618      	mov	r0, r3
 800a218:	f000 fabf 	bl	800a79a <TIM_ITRx_SetConfig>
      break;
 800a21c:	e01c      	b.n	800a258 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6818      	ldr	r0, [r3, #0]
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	6859      	ldr	r1, [r3, #4]
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	461a      	mov	r2, r3
 800a22c:	f000 fa56 	bl	800a6dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	2140      	movs	r1, #64	; 0x40
 800a236:	4618      	mov	r0, r3
 800a238:	f000 faaf 	bl	800a79a <TIM_ITRx_SetConfig>
      break;
 800a23c:	e00c      	b.n	800a258 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4619      	mov	r1, r3
 800a248:	4610      	mov	r0, r2
 800a24a:	f000 faa6 	bl	800a79a <TIM_ITRx_SetConfig>
      break;
 800a24e:	e003      	b.n	800a258 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a250:	2301      	movs	r3, #1
 800a252:	73fb      	strb	r3, [r7, #15]
      break;
 800a254:	e000      	b.n	800a258 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a256:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2201      	movs	r2, #1
 800a25c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2200      	movs	r2, #0
 800a264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a268:	7bfb      	ldrb	r3, [r7, #15]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a272:	b480      	push	{r7}
 800a274:	b083      	sub	sp, #12
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a27a:	bf00      	nop
 800a27c:	370c      	adds	r7, #12
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr

0800a286 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a286:	b480      	push	{r7}
 800a288:	b083      	sub	sp, #12
 800a28a:	af00      	add	r7, sp, #0
 800a28c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a28e:	bf00      	nop
 800a290:	370c      	adds	r7, #12
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr

0800a29a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a29a:	b480      	push	{r7}
 800a29c:	b083      	sub	sp, #12
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a2a2:	bf00      	nop
 800a2a4:	370c      	adds	r7, #12
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr

0800a2ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a2ae:	b480      	push	{r7}
 800a2b0:	b083      	sub	sp, #12
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a2b6:	bf00      	nop
 800a2b8:	370c      	adds	r7, #12
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr
	...

0800a2c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b085      	sub	sp, #20
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	4a34      	ldr	r2, [pc, #208]	; (800a3a8 <TIM_Base_SetConfig+0xe4>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d00f      	beq.n	800a2fc <TIM_Base_SetConfig+0x38>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2e2:	d00b      	beq.n	800a2fc <TIM_Base_SetConfig+0x38>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	4a31      	ldr	r2, [pc, #196]	; (800a3ac <TIM_Base_SetConfig+0xe8>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d007      	beq.n	800a2fc <TIM_Base_SetConfig+0x38>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	4a30      	ldr	r2, [pc, #192]	; (800a3b0 <TIM_Base_SetConfig+0xec>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d003      	beq.n	800a2fc <TIM_Base_SetConfig+0x38>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	4a2f      	ldr	r2, [pc, #188]	; (800a3b4 <TIM_Base_SetConfig+0xf0>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d108      	bne.n	800a30e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a302:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	68fa      	ldr	r2, [r7, #12]
 800a30a:	4313      	orrs	r3, r2
 800a30c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a25      	ldr	r2, [pc, #148]	; (800a3a8 <TIM_Base_SetConfig+0xe4>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d01b      	beq.n	800a34e <TIM_Base_SetConfig+0x8a>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a31c:	d017      	beq.n	800a34e <TIM_Base_SetConfig+0x8a>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a22      	ldr	r2, [pc, #136]	; (800a3ac <TIM_Base_SetConfig+0xe8>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d013      	beq.n	800a34e <TIM_Base_SetConfig+0x8a>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a21      	ldr	r2, [pc, #132]	; (800a3b0 <TIM_Base_SetConfig+0xec>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d00f      	beq.n	800a34e <TIM_Base_SetConfig+0x8a>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a20      	ldr	r2, [pc, #128]	; (800a3b4 <TIM_Base_SetConfig+0xf0>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d00b      	beq.n	800a34e <TIM_Base_SetConfig+0x8a>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a1f      	ldr	r2, [pc, #124]	; (800a3b8 <TIM_Base_SetConfig+0xf4>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d007      	beq.n	800a34e <TIM_Base_SetConfig+0x8a>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a1e      	ldr	r2, [pc, #120]	; (800a3bc <TIM_Base_SetConfig+0xf8>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d003      	beq.n	800a34e <TIM_Base_SetConfig+0x8a>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a1d      	ldr	r2, [pc, #116]	; (800a3c0 <TIM_Base_SetConfig+0xfc>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d108      	bne.n	800a360 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	4313      	orrs	r3, r2
 800a35e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	695b      	ldr	r3, [r3, #20]
 800a36a:	4313      	orrs	r3, r2
 800a36c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	68fa      	ldr	r2, [r7, #12]
 800a372:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	689a      	ldr	r2, [r3, #8]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	4a08      	ldr	r2, [pc, #32]	; (800a3a8 <TIM_Base_SetConfig+0xe4>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d103      	bne.n	800a394 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	691a      	ldr	r2, [r3, #16]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	615a      	str	r2, [r3, #20]
}
 800a39a:	bf00      	nop
 800a39c:	3714      	adds	r7, #20
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	40010000 	.word	0x40010000
 800a3ac:	40000400 	.word	0x40000400
 800a3b0:	40000800 	.word	0x40000800
 800a3b4:	40000c00 	.word	0x40000c00
 800a3b8:	40014000 	.word	0x40014000
 800a3bc:	40014400 	.word	0x40014400
 800a3c0:	40014800 	.word	0x40014800

0800a3c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b087      	sub	sp, #28
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6a1b      	ldr	r3, [r3, #32]
 800a3d2:	f023 0201 	bic.w	r2, r3, #1
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a1b      	ldr	r3, [r3, #32]
 800a3de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	699b      	ldr	r3, [r3, #24]
 800a3ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	f023 0303 	bic.w	r3, r3, #3
 800a3fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	4313      	orrs	r3, r2
 800a404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	f023 0302 	bic.w	r3, r3, #2
 800a40c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	689b      	ldr	r3, [r3, #8]
 800a412:	697a      	ldr	r2, [r7, #20]
 800a414:	4313      	orrs	r3, r2
 800a416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a1c      	ldr	r2, [pc, #112]	; (800a48c <TIM_OC1_SetConfig+0xc8>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d10c      	bne.n	800a43a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a420:	697b      	ldr	r3, [r7, #20]
 800a422:	f023 0308 	bic.w	r3, r3, #8
 800a426:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	68db      	ldr	r3, [r3, #12]
 800a42c:	697a      	ldr	r2, [r7, #20]
 800a42e:	4313      	orrs	r3, r2
 800a430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	f023 0304 	bic.w	r3, r3, #4
 800a438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a13      	ldr	r2, [pc, #76]	; (800a48c <TIM_OC1_SetConfig+0xc8>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d111      	bne.n	800a466 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	695b      	ldr	r3, [r3, #20]
 800a456:	693a      	ldr	r2, [r7, #16]
 800a458:	4313      	orrs	r3, r2
 800a45a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	699b      	ldr	r3, [r3, #24]
 800a460:	693a      	ldr	r2, [r7, #16]
 800a462:	4313      	orrs	r3, r2
 800a464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	693a      	ldr	r2, [r7, #16]
 800a46a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	68fa      	ldr	r2, [r7, #12]
 800a470:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	685a      	ldr	r2, [r3, #4]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	697a      	ldr	r2, [r7, #20]
 800a47e:	621a      	str	r2, [r3, #32]
}
 800a480:	bf00      	nop
 800a482:	371c      	adds	r7, #28
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	40010000 	.word	0x40010000

0800a490 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a490:	b480      	push	{r7}
 800a492:	b087      	sub	sp, #28
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a1b      	ldr	r3, [r3, #32]
 800a49e:	f023 0210 	bic.w	r2, r3, #16
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6a1b      	ldr	r3, [r3, #32]
 800a4aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	699b      	ldr	r3, [r3, #24]
 800a4b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a4be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	021b      	lsls	r3, r3, #8
 800a4ce:	68fa      	ldr	r2, [r7, #12]
 800a4d0:	4313      	orrs	r3, r2
 800a4d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	f023 0320 	bic.w	r3, r3, #32
 800a4da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	689b      	ldr	r3, [r3, #8]
 800a4e0:	011b      	lsls	r3, r3, #4
 800a4e2:	697a      	ldr	r2, [r7, #20]
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	4a1e      	ldr	r2, [pc, #120]	; (800a564 <TIM_OC2_SetConfig+0xd4>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d10d      	bne.n	800a50c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a4f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	68db      	ldr	r3, [r3, #12]
 800a4fc:	011b      	lsls	r3, r3, #4
 800a4fe:	697a      	ldr	r2, [r7, #20]
 800a500:	4313      	orrs	r3, r2
 800a502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a50a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a15      	ldr	r2, [pc, #84]	; (800a564 <TIM_OC2_SetConfig+0xd4>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d113      	bne.n	800a53c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a51a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a522:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	695b      	ldr	r3, [r3, #20]
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	699b      	ldr	r3, [r3, #24]
 800a534:	009b      	lsls	r3, r3, #2
 800a536:	693a      	ldr	r2, [r7, #16]
 800a538:	4313      	orrs	r3, r2
 800a53a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	693a      	ldr	r2, [r7, #16]
 800a540:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	685a      	ldr	r2, [r3, #4]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	697a      	ldr	r2, [r7, #20]
 800a554:	621a      	str	r2, [r3, #32]
}
 800a556:	bf00      	nop
 800a558:	371c      	adds	r7, #28
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	40010000 	.word	0x40010000

0800a568 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a568:	b480      	push	{r7}
 800a56a:	b087      	sub	sp, #28
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6a1b      	ldr	r3, [r3, #32]
 800a576:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6a1b      	ldr	r3, [r3, #32]
 800a582:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	69db      	ldr	r3, [r3, #28]
 800a58e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f023 0303 	bic.w	r3, r3, #3
 800a59e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a5b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	021b      	lsls	r3, r3, #8
 800a5b8:	697a      	ldr	r2, [r7, #20]
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a1d      	ldr	r2, [pc, #116]	; (800a638 <TIM_OC3_SetConfig+0xd0>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d10d      	bne.n	800a5e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a5cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	68db      	ldr	r3, [r3, #12]
 800a5d2:	021b      	lsls	r3, r3, #8
 800a5d4:	697a      	ldr	r2, [r7, #20]
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a5e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	4a14      	ldr	r2, [pc, #80]	; (800a638 <TIM_OC3_SetConfig+0xd0>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d113      	bne.n	800a612 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	695b      	ldr	r3, [r3, #20]
 800a5fe:	011b      	lsls	r3, r3, #4
 800a600:	693a      	ldr	r2, [r7, #16]
 800a602:	4313      	orrs	r3, r2
 800a604:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	699b      	ldr	r3, [r3, #24]
 800a60a:	011b      	lsls	r3, r3, #4
 800a60c:	693a      	ldr	r2, [r7, #16]
 800a60e:	4313      	orrs	r3, r2
 800a610:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	693a      	ldr	r2, [r7, #16]
 800a616:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	68fa      	ldr	r2, [r7, #12]
 800a61c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	685a      	ldr	r2, [r3, #4]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	697a      	ldr	r2, [r7, #20]
 800a62a:	621a      	str	r2, [r3, #32]
}
 800a62c:	bf00      	nop
 800a62e:	371c      	adds	r7, #28
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr
 800a638:	40010000 	.word	0x40010000

0800a63c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b087      	sub	sp, #28
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6a1b      	ldr	r3, [r3, #32]
 800a64a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a1b      	ldr	r3, [r3, #32]
 800a656:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	69db      	ldr	r3, [r3, #28]
 800a662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a66a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a672:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	021b      	lsls	r3, r3, #8
 800a67a:	68fa      	ldr	r2, [r7, #12]
 800a67c:	4313      	orrs	r3, r2
 800a67e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a686:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	689b      	ldr	r3, [r3, #8]
 800a68c:	031b      	lsls	r3, r3, #12
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	4313      	orrs	r3, r2
 800a692:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	4a10      	ldr	r2, [pc, #64]	; (800a6d8 <TIM_OC4_SetConfig+0x9c>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d109      	bne.n	800a6b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a6a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	695b      	ldr	r3, [r3, #20]
 800a6a8:	019b      	lsls	r3, r3, #6
 800a6aa:	697a      	ldr	r2, [r7, #20]
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	697a      	ldr	r2, [r7, #20]
 800a6b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	68fa      	ldr	r2, [r7, #12]
 800a6ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	685a      	ldr	r2, [r3, #4]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	693a      	ldr	r2, [r7, #16]
 800a6c8:	621a      	str	r2, [r3, #32]
}
 800a6ca:	bf00      	nop
 800a6cc:	371c      	adds	r7, #28
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d4:	4770      	bx	lr
 800a6d6:	bf00      	nop
 800a6d8:	40010000 	.word	0x40010000

0800a6dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b087      	sub	sp, #28
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	60f8      	str	r0, [r7, #12]
 800a6e4:	60b9      	str	r1, [r7, #8]
 800a6e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	6a1b      	ldr	r3, [r3, #32]
 800a6ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6a1b      	ldr	r3, [r3, #32]
 800a6f2:	f023 0201 	bic.w	r2, r3, #1
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	699b      	ldr	r3, [r3, #24]
 800a6fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	011b      	lsls	r3, r3, #4
 800a70c:	693a      	ldr	r2, [r7, #16]
 800a70e:	4313      	orrs	r3, r2
 800a710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	f023 030a 	bic.w	r3, r3, #10
 800a718:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a71a:	697a      	ldr	r2, [r7, #20]
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	4313      	orrs	r3, r2
 800a720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	693a      	ldr	r2, [r7, #16]
 800a726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	697a      	ldr	r2, [r7, #20]
 800a72c:	621a      	str	r2, [r3, #32]
}
 800a72e:	bf00      	nop
 800a730:	371c      	adds	r7, #28
 800a732:	46bd      	mov	sp, r7
 800a734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a738:	4770      	bx	lr

0800a73a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a73a:	b480      	push	{r7}
 800a73c:	b087      	sub	sp, #28
 800a73e:	af00      	add	r7, sp, #0
 800a740:	60f8      	str	r0, [r7, #12]
 800a742:	60b9      	str	r1, [r7, #8]
 800a744:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6a1b      	ldr	r3, [r3, #32]
 800a74a:	f023 0210 	bic.w	r2, r3, #16
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	699b      	ldr	r3, [r3, #24]
 800a756:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	6a1b      	ldr	r3, [r3, #32]
 800a75c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a764:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	031b      	lsls	r3, r3, #12
 800a76a:	697a      	ldr	r2, [r7, #20]
 800a76c:	4313      	orrs	r3, r2
 800a76e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a776:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	011b      	lsls	r3, r3, #4
 800a77c:	693a      	ldr	r2, [r7, #16]
 800a77e:	4313      	orrs	r3, r2
 800a780:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	697a      	ldr	r2, [r7, #20]
 800a786:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	693a      	ldr	r2, [r7, #16]
 800a78c:	621a      	str	r2, [r3, #32]
}
 800a78e:	bf00      	nop
 800a790:	371c      	adds	r7, #28
 800a792:	46bd      	mov	sp, r7
 800a794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a798:	4770      	bx	lr

0800a79a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a79a:	b480      	push	{r7}
 800a79c:	b085      	sub	sp, #20
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
 800a7a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	689b      	ldr	r3, [r3, #8]
 800a7a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a7b2:	683a      	ldr	r2, [r7, #0]
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	f043 0307 	orr.w	r3, r3, #7
 800a7bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	609a      	str	r2, [r3, #8]
}
 800a7c4:	bf00      	nop
 800a7c6:	3714      	adds	r7, #20
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ce:	4770      	bx	lr

0800a7d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b087      	sub	sp, #28
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	60b9      	str	r1, [r7, #8]
 800a7da:	607a      	str	r2, [r7, #4]
 800a7dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	689b      	ldr	r3, [r3, #8]
 800a7e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a7ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	021a      	lsls	r2, r3, #8
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	431a      	orrs	r2, r3
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	697a      	ldr	r2, [r7, #20]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	697a      	ldr	r2, [r7, #20]
 800a802:	609a      	str	r2, [r3, #8]
}
 800a804:	bf00      	nop
 800a806:	371c      	adds	r7, #28
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a810:	b480      	push	{r7}
 800a812:	b087      	sub	sp, #28
 800a814:	af00      	add	r7, sp, #0
 800a816:	60f8      	str	r0, [r7, #12]
 800a818:	60b9      	str	r1, [r7, #8]
 800a81a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	f003 031f 	and.w	r3, r3, #31
 800a822:	2201      	movs	r2, #1
 800a824:	fa02 f303 	lsl.w	r3, r2, r3
 800a828:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6a1a      	ldr	r2, [r3, #32]
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	43db      	mvns	r3, r3
 800a832:	401a      	ands	r2, r3
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6a1a      	ldr	r2, [r3, #32]
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	f003 031f 	and.w	r3, r3, #31
 800a842:	6879      	ldr	r1, [r7, #4]
 800a844:	fa01 f303 	lsl.w	r3, r1, r3
 800a848:	431a      	orrs	r2, r3
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	621a      	str	r2, [r3, #32]
}
 800a84e:	bf00      	nop
 800a850:	371c      	adds	r7, #28
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr
	...

0800a85c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b085      	sub	sp, #20
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d101      	bne.n	800a874 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a870:	2302      	movs	r3, #2
 800a872:	e050      	b.n	800a916 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2201      	movs	r2, #1
 800a878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2202      	movs	r2, #2
 800a880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	685b      	ldr	r3, [r3, #4]
 800a88a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	689b      	ldr	r3, [r3, #8]
 800a892:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a89a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	68fa      	ldr	r2, [r7, #12]
 800a8a2:	4313      	orrs	r3, r2
 800a8a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	4a1c      	ldr	r2, [pc, #112]	; (800a924 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d018      	beq.n	800a8ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8c0:	d013      	beq.n	800a8ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	4a18      	ldr	r2, [pc, #96]	; (800a928 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d00e      	beq.n	800a8ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4a16      	ldr	r2, [pc, #88]	; (800a92c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d009      	beq.n	800a8ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	4a15      	ldr	r2, [pc, #84]	; (800a930 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d004      	beq.n	800a8ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4a13      	ldr	r2, [pc, #76]	; (800a934 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d10c      	bne.n	800a904 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a8f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	68ba      	ldr	r2, [r7, #8]
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	68ba      	ldr	r2, [r7, #8]
 800a902:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2201      	movs	r2, #1
 800a908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a914:	2300      	movs	r3, #0
}
 800a916:	4618      	mov	r0, r3
 800a918:	3714      	adds	r7, #20
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr
 800a922:	bf00      	nop
 800a924:	40010000 	.word	0x40010000
 800a928:	40000400 	.word	0x40000400
 800a92c:	40000800 	.word	0x40000800
 800a930:	40000c00 	.word	0x40000c00
 800a934:	40014000 	.word	0x40014000

0800a938 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a938:	b480      	push	{r7}
 800a93a:	b083      	sub	sp, #12
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a940:	bf00      	nop
 800a942:	370c      	adds	r7, #12
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b083      	sub	sp, #12
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a954:	bf00      	nop
 800a956:	370c      	adds	r7, #12
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b082      	sub	sp, #8
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d101      	bne.n	800a972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	e03f      	b.n	800a9f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a978:	b2db      	uxtb	r3, r3
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d106      	bne.n	800a98c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f7fa fdfc 	bl	8005584 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2224      	movs	r2, #36	; 0x24
 800a990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	68da      	ldr	r2, [r3, #12]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a9a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 feaf 	bl	800b708 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	691a      	ldr	r2, [r3, #16]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a9b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	695a      	ldr	r2, [r3, #20]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a9c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	68da      	ldr	r2, [r3, #12]
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a9d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2220      	movs	r2, #32
 800a9e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2220      	movs	r2, #32
 800a9ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a9f0:	2300      	movs	r3, #0
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	3708      	adds	r7, #8
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}

0800a9fa <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800a9fa:	b580      	push	{r7, lr}
 800a9fc:	b082      	sub	sp, #8
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d101      	bne.n	800aa0c <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800aa08:	2301      	movs	r3, #1
 800aa0a:	e021      	b.n	800aa50 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2224      	movs	r2, #36	; 0x24
 800aa10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	68da      	ldr	r2, [r3, #12]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aa22:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f7fa fe63 	bl	80056f0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2200      	movs	r2, #0
 800aa34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa4e:	2300      	movs	r3, #0
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3708      	adds	r7, #8
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}

0800aa58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b08a      	sub	sp, #40	; 0x28
 800aa5c:	af02      	add	r7, sp, #8
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	603b      	str	r3, [r7, #0]
 800aa64:	4613      	mov	r3, r2
 800aa66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa72:	b2db      	uxtb	r3, r3
 800aa74:	2b20      	cmp	r3, #32
 800aa76:	d17c      	bne.n	800ab72 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d002      	beq.n	800aa84 <HAL_UART_Transmit+0x2c>
 800aa7e:	88fb      	ldrh	r3, [r7, #6]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d101      	bne.n	800aa88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800aa84:	2301      	movs	r3, #1
 800aa86:	e075      	b.n	800ab74 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d101      	bne.n	800aa96 <HAL_UART_Transmit+0x3e>
 800aa92:	2302      	movs	r3, #2
 800aa94:	e06e      	b.n	800ab74 <HAL_UART_Transmit+0x11c>
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2221      	movs	r2, #33	; 0x21
 800aaa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800aaac:	f7fb f840 	bl	8005b30 <HAL_GetTick>
 800aab0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	88fa      	ldrh	r2, [r7, #6]
 800aab6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	88fa      	ldrh	r2, [r7, #6]
 800aabc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	689b      	ldr	r3, [r3, #8]
 800aac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aac6:	d108      	bne.n	800aada <HAL_UART_Transmit+0x82>
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	691b      	ldr	r3, [r3, #16]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d104      	bne.n	800aada <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800aad0:	2300      	movs	r3, #0
 800aad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	61bb      	str	r3, [r7, #24]
 800aad8:	e003      	b.n	800aae2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aade:	2300      	movs	r3, #0
 800aae0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2200      	movs	r2, #0
 800aae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800aaea:	e02a      	b.n	800ab42 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	9300      	str	r3, [sp, #0]
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	2180      	movs	r1, #128	; 0x80
 800aaf6:	68f8      	ldr	r0, [r7, #12]
 800aaf8:	f000 fbc0 	bl	800b27c <UART_WaitOnFlagUntilTimeout>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d001      	beq.n	800ab06 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800ab02:	2303      	movs	r3, #3
 800ab04:	e036      	b.n	800ab74 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800ab06:	69fb      	ldr	r3, [r7, #28]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d10b      	bne.n	800ab24 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ab0c:	69bb      	ldr	r3, [r7, #24]
 800ab0e:	881b      	ldrh	r3, [r3, #0]
 800ab10:	461a      	mov	r2, r3
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab1a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	3302      	adds	r3, #2
 800ab20:	61bb      	str	r3, [r7, #24]
 800ab22:	e007      	b.n	800ab34 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	781a      	ldrb	r2, [r3, #0]
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ab2e:	69fb      	ldr	r3, [r7, #28]
 800ab30:	3301      	adds	r3, #1
 800ab32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ab38:	b29b      	uxth	r3, r3
 800ab3a:	3b01      	subs	r3, #1
 800ab3c:	b29a      	uxth	r2, r3
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ab46:	b29b      	uxth	r3, r3
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d1cf      	bne.n	800aaec <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	9300      	str	r3, [sp, #0]
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	2200      	movs	r2, #0
 800ab54:	2140      	movs	r1, #64	; 0x40
 800ab56:	68f8      	ldr	r0, [r7, #12]
 800ab58:	f000 fb90 	bl	800b27c <UART_WaitOnFlagUntilTimeout>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d001      	beq.n	800ab66 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800ab62:	2303      	movs	r3, #3
 800ab64:	e006      	b.n	800ab74 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2220      	movs	r2, #32
 800ab6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	e000      	b.n	800ab74 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ab72:	2302      	movs	r3, #2
  }
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3720      	adds	r7, #32
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b08a      	sub	sp, #40	; 0x28
 800ab80:	af02      	add	r7, sp, #8
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	603b      	str	r3, [r7, #0]
 800ab88:	4613      	mov	r3, r2
 800ab8a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	2b20      	cmp	r3, #32
 800ab9a:	f040 808c 	bne.w	800acb6 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d002      	beq.n	800abaa <HAL_UART_Receive+0x2e>
 800aba4:	88fb      	ldrh	r3, [r7, #6]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d101      	bne.n	800abae <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800abaa:	2301      	movs	r3, #1
 800abac:	e084      	b.n	800acb8 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d101      	bne.n	800abbc <HAL_UART_Receive+0x40>
 800abb8:	2302      	movs	r3, #2
 800abba:	e07d      	b.n	800acb8 <HAL_UART_Receive+0x13c>
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2201      	movs	r2, #1
 800abc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2200      	movs	r2, #0
 800abc8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	2222      	movs	r2, #34	; 0x22
 800abce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2200      	movs	r2, #0
 800abd6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800abd8:	f7fa ffaa 	bl	8005b30 <HAL_GetTick>
 800abdc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	88fa      	ldrh	r2, [r7, #6]
 800abe2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	88fa      	ldrh	r2, [r7, #6]
 800abe8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	689b      	ldr	r3, [r3, #8]
 800abee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abf2:	d108      	bne.n	800ac06 <HAL_UART_Receive+0x8a>
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d104      	bne.n	800ac06 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800abfc:	2300      	movs	r3, #0
 800abfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	61bb      	str	r3, [r7, #24]
 800ac04:	e003      	b.n	800ac0e <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	2200      	movs	r2, #0
 800ac12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800ac16:	e043      	b.n	800aca0 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	9300      	str	r3, [sp, #0]
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	2120      	movs	r1, #32
 800ac22:	68f8      	ldr	r0, [r7, #12]
 800ac24:	f000 fb2a 	bl	800b27c <UART_WaitOnFlagUntilTimeout>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d001      	beq.n	800ac32 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800ac2e:	2303      	movs	r3, #3
 800ac30:	e042      	b.n	800acb8 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d10c      	bne.n	800ac52 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac44:	b29a      	uxth	r2, r3
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ac4a:	69bb      	ldr	r3, [r7, #24]
 800ac4c:	3302      	adds	r3, #2
 800ac4e:	61bb      	str	r3, [r7, #24]
 800ac50:	e01f      	b.n	800ac92 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	689b      	ldr	r3, [r3, #8]
 800ac56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac5a:	d007      	beq.n	800ac6c <HAL_UART_Receive+0xf0>
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	689b      	ldr	r3, [r3, #8]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d10a      	bne.n	800ac7a <HAL_UART_Receive+0xfe>
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	691b      	ldr	r3, [r3, #16]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d106      	bne.n	800ac7a <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	b2da      	uxtb	r2, r3
 800ac74:	69fb      	ldr	r3, [r7, #28]
 800ac76:	701a      	strb	r2, [r3, #0]
 800ac78:	e008      	b.n	800ac8c <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	685b      	ldr	r3, [r3, #4]
 800ac80:	b2db      	uxtb	r3, r3
 800ac82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac86:	b2da      	uxtb	r2, r3
 800ac88:	69fb      	ldr	r3, [r7, #28]
 800ac8a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800ac8c:	69fb      	ldr	r3, [r7, #28]
 800ac8e:	3301      	adds	r3, #1
 800ac90:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	3b01      	subs	r3, #1
 800ac9a:	b29a      	uxth	r2, r3
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1b6      	bne.n	800ac18 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	2220      	movs	r2, #32
 800acae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800acb2:	2300      	movs	r3, #0
 800acb4:	e000      	b.n	800acb8 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800acb6:	2302      	movs	r3, #2
  }
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3720      	adds	r7, #32
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b084      	sub	sp, #16
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	4613      	mov	r3, r2
 800accc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800acd4:	b2db      	uxtb	r3, r3
 800acd6:	2b20      	cmp	r3, #32
 800acd8:	d11d      	bne.n	800ad16 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d002      	beq.n	800ace6 <HAL_UART_Receive_IT+0x26>
 800ace0:	88fb      	ldrh	r3, [r7, #6]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d101      	bne.n	800acea <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	e016      	b.n	800ad18 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d101      	bne.n	800acf8 <HAL_UART_Receive_IT+0x38>
 800acf4:	2302      	movs	r3, #2
 800acf6:	e00f      	b.n	800ad18 <HAL_UART_Receive_IT+0x58>
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	2201      	movs	r2, #1
 800acfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	2200      	movs	r2, #0
 800ad04:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ad06:	88fb      	ldrh	r3, [r7, #6]
 800ad08:	461a      	mov	r2, r3
 800ad0a:	68b9      	ldr	r1, [r7, #8]
 800ad0c:	68f8      	ldr	r0, [r7, #12]
 800ad0e:	f000 fb23 	bl	800b358 <UART_Start_Receive_IT>
 800ad12:	4603      	mov	r3, r0
 800ad14:	e000      	b.n	800ad18 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ad16:	2302      	movs	r3, #2
  }
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3710      	adds	r7, #16
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b0ba      	sub	sp, #232	; 0xe8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	68db      	ldr	r3, [r3, #12]
 800ad38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	695b      	ldr	r3, [r3, #20]
 800ad42:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ad46:	2300      	movs	r3, #0
 800ad48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ad52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad56:	f003 030f 	and.w	r3, r3, #15
 800ad5a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ad5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d10f      	bne.n	800ad86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad6a:	f003 0320 	and.w	r3, r3, #32
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d009      	beq.n	800ad86 <HAL_UART_IRQHandler+0x66>
 800ad72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad76:	f003 0320 	and.w	r3, r3, #32
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d003      	beq.n	800ad86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 fc07 	bl	800b592 <UART_Receive_IT>
      return;
 800ad84:	e256      	b.n	800b234 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ad86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	f000 80de 	beq.w	800af4c <HAL_UART_IRQHandler+0x22c>
 800ad90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad94:	f003 0301 	and.w	r3, r3, #1
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d106      	bne.n	800adaa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ad9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ada0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	f000 80d1 	beq.w	800af4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800adaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adae:	f003 0301 	and.w	r3, r3, #1
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d00b      	beq.n	800adce <HAL_UART_IRQHandler+0xae>
 800adb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d005      	beq.n	800adce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adc6:	f043 0201 	orr.w	r2, r3, #1
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800adce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800add2:	f003 0304 	and.w	r3, r3, #4
 800add6:	2b00      	cmp	r3, #0
 800add8:	d00b      	beq.n	800adf2 <HAL_UART_IRQHandler+0xd2>
 800adda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800adde:	f003 0301 	and.w	r3, r3, #1
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d005      	beq.n	800adf2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adea:	f043 0202 	orr.w	r2, r3, #2
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800adf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adf6:	f003 0302 	and.w	r3, r3, #2
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d00b      	beq.n	800ae16 <HAL_UART_IRQHandler+0xf6>
 800adfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae02:	f003 0301 	and.w	r3, r3, #1
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d005      	beq.n	800ae16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae0e:	f043 0204 	orr.w	r2, r3, #4
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ae16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae1a:	f003 0308 	and.w	r3, r3, #8
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d011      	beq.n	800ae46 <HAL_UART_IRQHandler+0x126>
 800ae22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae26:	f003 0320 	and.w	r3, r3, #32
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d105      	bne.n	800ae3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ae2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae32:	f003 0301 	and.w	r3, r3, #1
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d005      	beq.n	800ae46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae3e:	f043 0208 	orr.w	r2, r3, #8
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	f000 81ed 	beq.w	800b22a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae54:	f003 0320 	and.w	r3, r3, #32
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d008      	beq.n	800ae6e <HAL_UART_IRQHandler+0x14e>
 800ae5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae60:	f003 0320 	and.w	r3, r3, #32
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d002      	beq.n	800ae6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 fb92 	bl	800b592 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	695b      	ldr	r3, [r3, #20]
 800ae74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae78:	2b40      	cmp	r3, #64	; 0x40
 800ae7a:	bf0c      	ite	eq
 800ae7c:	2301      	moveq	r3, #1
 800ae7e:	2300      	movne	r3, #0
 800ae80:	b2db      	uxtb	r3, r3
 800ae82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae8a:	f003 0308 	and.w	r3, r3, #8
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d103      	bne.n	800ae9a <HAL_UART_IRQHandler+0x17a>
 800ae92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d04f      	beq.n	800af3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f000 fa9a 	bl	800b3d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	695b      	ldr	r3, [r3, #20]
 800aea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeaa:	2b40      	cmp	r3, #64	; 0x40
 800aeac:	d141      	bne.n	800af32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	3314      	adds	r3, #20
 800aeb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800aebc:	e853 3f00 	ldrex	r3, [r3]
 800aec0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800aec4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800aec8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aecc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	3314      	adds	r3, #20
 800aed6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aeda:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800aede:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800aee6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800aeea:	e841 2300 	strex	r3, r2, [r1]
 800aeee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800aef2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1d9      	bne.n	800aeae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d013      	beq.n	800af2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af06:	4a7d      	ldr	r2, [pc, #500]	; (800b0fc <HAL_UART_IRQHandler+0x3dc>)
 800af08:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af0e:	4618      	mov	r0, r3
 800af10:	f7fb f8fe 	bl	8006110 <HAL_DMA_Abort_IT>
 800af14:	4603      	mov	r3, r0
 800af16:	2b00      	cmp	r3, #0
 800af18:	d016      	beq.n	800af48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800af24:	4610      	mov	r0, r2
 800af26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af28:	e00e      	b.n	800af48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f000 f990 	bl	800b250 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af30:	e00a      	b.n	800af48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 f98c 	bl	800b250 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af38:	e006      	b.n	800af48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 f988 	bl	800b250 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2200      	movs	r2, #0
 800af44:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800af46:	e170      	b.n	800b22a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af48:	bf00      	nop
    return;
 800af4a:	e16e      	b.n	800b22a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af50:	2b01      	cmp	r3, #1
 800af52:	f040 814a 	bne.w	800b1ea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800af56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af5a:	f003 0310 	and.w	r3, r3, #16
 800af5e:	2b00      	cmp	r3, #0
 800af60:	f000 8143 	beq.w	800b1ea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800af64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af68:	f003 0310 	and.w	r3, r3, #16
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	f000 813c 	beq.w	800b1ea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800af72:	2300      	movs	r3, #0
 800af74:	60bb      	str	r3, [r7, #8]
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	60bb      	str	r3, [r7, #8]
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	60bb      	str	r3, [r7, #8]
 800af86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	695b      	ldr	r3, [r3, #20]
 800af8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af92:	2b40      	cmp	r3, #64	; 0x40
 800af94:	f040 80b4 	bne.w	800b100 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800afa4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	f000 8140 	beq.w	800b22e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800afb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800afb6:	429a      	cmp	r2, r3
 800afb8:	f080 8139 	bcs.w	800b22e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800afc2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afc8:	69db      	ldr	r3, [r3, #28]
 800afca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afce:	f000 8088 	beq.w	800b0e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	330c      	adds	r3, #12
 800afd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800afe0:	e853 3f00 	ldrex	r3, [r3]
 800afe4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800afe8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800afec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aff0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	330c      	adds	r3, #12
 800affa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800affe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b002:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b006:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b00a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b00e:	e841 2300 	strex	r3, r2, [r1]
 800b012:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b016:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d1d9      	bne.n	800afd2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	3314      	adds	r3, #20
 800b024:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b026:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b028:	e853 3f00 	ldrex	r3, [r3]
 800b02c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b02e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b030:	f023 0301 	bic.w	r3, r3, #1
 800b034:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	3314      	adds	r3, #20
 800b03e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b042:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b046:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b048:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b04a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b04e:	e841 2300 	strex	r3, r2, [r1]
 800b052:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b054:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b056:	2b00      	cmp	r3, #0
 800b058:	d1e1      	bne.n	800b01e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	3314      	adds	r3, #20
 800b060:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b062:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b064:	e853 3f00 	ldrex	r3, [r3]
 800b068:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b06a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b06c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b070:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	3314      	adds	r3, #20
 800b07a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b07e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b080:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b082:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b084:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b086:	e841 2300 	strex	r3, r2, [r1]
 800b08a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b08c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d1e3      	bne.n	800b05a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2220      	movs	r2, #32
 800b096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2200      	movs	r2, #0
 800b09e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	330c      	adds	r3, #12
 800b0a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b0aa:	e853 3f00 	ldrex	r3, [r3]
 800b0ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b0b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0b2:	f023 0310 	bic.w	r3, r3, #16
 800b0b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	330c      	adds	r3, #12
 800b0c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b0c4:	65ba      	str	r2, [r7, #88]	; 0x58
 800b0c6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b0ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b0cc:	e841 2300 	strex	r3, r2, [r1]
 800b0d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b0d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d1e3      	bne.n	800b0a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f7fa ffa7 	bl	8006030 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	1ad3      	subs	r3, r2, r3
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 f8b6 	bl	800b264 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b0f8:	e099      	b.n	800b22e <HAL_UART_IRQHandler+0x50e>
 800b0fa:	bf00      	nop
 800b0fc:	0800b49b 	.word	0x0800b49b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b108:	b29b      	uxth	r3, r3
 800b10a:	1ad3      	subs	r3, r2, r3
 800b10c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b114:	b29b      	uxth	r3, r3
 800b116:	2b00      	cmp	r3, #0
 800b118:	f000 808b 	beq.w	800b232 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b11c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b120:	2b00      	cmp	r3, #0
 800b122:	f000 8086 	beq.w	800b232 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	330c      	adds	r3, #12
 800b12c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b12e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b130:	e853 3f00 	ldrex	r3, [r3]
 800b134:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b138:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b13c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	330c      	adds	r3, #12
 800b146:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b14a:	647a      	str	r2, [r7, #68]	; 0x44
 800b14c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b14e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b150:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b152:	e841 2300 	strex	r3, r2, [r1]
 800b156:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d1e3      	bne.n	800b126 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	3314      	adds	r3, #20
 800b164:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b168:	e853 3f00 	ldrex	r3, [r3]
 800b16c:	623b      	str	r3, [r7, #32]
   return(result);
 800b16e:	6a3b      	ldr	r3, [r7, #32]
 800b170:	f023 0301 	bic.w	r3, r3, #1
 800b174:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	3314      	adds	r3, #20
 800b17e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b182:	633a      	str	r2, [r7, #48]	; 0x30
 800b184:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b186:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b18a:	e841 2300 	strex	r3, r2, [r1]
 800b18e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b192:	2b00      	cmp	r3, #0
 800b194:	d1e3      	bne.n	800b15e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2220      	movs	r2, #32
 800b19a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	330c      	adds	r3, #12
 800b1aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	e853 3f00 	ldrex	r3, [r3]
 800b1b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f023 0310 	bic.w	r3, r3, #16
 800b1ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	330c      	adds	r3, #12
 800b1c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b1c8:	61fa      	str	r2, [r7, #28]
 800b1ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1cc:	69b9      	ldr	r1, [r7, #24]
 800b1ce:	69fa      	ldr	r2, [r7, #28]
 800b1d0:	e841 2300 	strex	r3, r2, [r1]
 800b1d4:	617b      	str	r3, [r7, #20]
   return(result);
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d1e3      	bne.n	800b1a4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b1dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f000 f83e 	bl	800b264 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b1e8:	e023      	b.n	800b232 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b1ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d009      	beq.n	800b20a <HAL_UART_IRQHandler+0x4ea>
 800b1f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b1fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d003      	beq.n	800b20a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 f95d 	bl	800b4c2 <UART_Transmit_IT>
    return;
 800b208:	e014      	b.n	800b234 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b20a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b20e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b212:	2b00      	cmp	r3, #0
 800b214:	d00e      	beq.n	800b234 <HAL_UART_IRQHandler+0x514>
 800b216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b21a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d008      	beq.n	800b234 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f000 f99d 	bl	800b562 <UART_EndTransmit_IT>
    return;
 800b228:	e004      	b.n	800b234 <HAL_UART_IRQHandler+0x514>
    return;
 800b22a:	bf00      	nop
 800b22c:	e002      	b.n	800b234 <HAL_UART_IRQHandler+0x514>
      return;
 800b22e:	bf00      	nop
 800b230:	e000      	b.n	800b234 <HAL_UART_IRQHandler+0x514>
      return;
 800b232:	bf00      	nop
  }
}
 800b234:	37e8      	adds	r7, #232	; 0xe8
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	bf00      	nop

0800b23c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b244:	bf00      	nop
 800b246:	370c      	adds	r7, #12
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr

0800b250 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b258:	bf00      	nop
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
 800b26c:	460b      	mov	r3, r1
 800b26e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b270:	bf00      	nop
 800b272:	370c      	adds	r7, #12
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b090      	sub	sp, #64	; 0x40
 800b280:	af00      	add	r7, sp, #0
 800b282:	60f8      	str	r0, [r7, #12]
 800b284:	60b9      	str	r1, [r7, #8]
 800b286:	603b      	str	r3, [r7, #0]
 800b288:	4613      	mov	r3, r2
 800b28a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b28c:	e050      	b.n	800b330 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b28e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b290:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b294:	d04c      	beq.n	800b330 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d007      	beq.n	800b2ac <UART_WaitOnFlagUntilTimeout+0x30>
 800b29c:	f7fa fc48 	bl	8005b30 <HAL_GetTick>
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	1ad3      	subs	r3, r2, r3
 800b2a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d241      	bcs.n	800b330 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	330c      	adds	r3, #12
 800b2b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2b6:	e853 3f00 	ldrex	r3, [r3]
 800b2ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b2bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	330c      	adds	r3, #12
 800b2ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b2cc:	637a      	str	r2, [r7, #52]	; 0x34
 800b2ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b2d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b2d4:	e841 2300 	strex	r3, r2, [r1]
 800b2d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d1e5      	bne.n	800b2ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	3314      	adds	r3, #20
 800b2e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	e853 3f00 	ldrex	r3, [r3]
 800b2ee:	613b      	str	r3, [r7, #16]
   return(result);
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	f023 0301 	bic.w	r3, r3, #1
 800b2f6:	63bb      	str	r3, [r7, #56]	; 0x38
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	3314      	adds	r3, #20
 800b2fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b300:	623a      	str	r2, [r7, #32]
 800b302:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b304:	69f9      	ldr	r1, [r7, #28]
 800b306:	6a3a      	ldr	r2, [r7, #32]
 800b308:	e841 2300 	strex	r3, r2, [r1]
 800b30c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b30e:	69bb      	ldr	r3, [r7, #24]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d1e5      	bne.n	800b2e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2220      	movs	r2, #32
 800b318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2220      	movs	r2, #32
 800b320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2200      	movs	r2, #0
 800b328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b32c:	2303      	movs	r3, #3
 800b32e:	e00f      	b.n	800b350 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	4013      	ands	r3, r2
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	bf0c      	ite	eq
 800b340:	2301      	moveq	r3, #1
 800b342:	2300      	movne	r3, #0
 800b344:	b2db      	uxtb	r3, r3
 800b346:	461a      	mov	r2, r3
 800b348:	79fb      	ldrb	r3, [r7, #7]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d09f      	beq.n	800b28e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b34e:	2300      	movs	r3, #0
}
 800b350:	4618      	mov	r0, r3
 800b352:	3740      	adds	r7, #64	; 0x40
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	60f8      	str	r0, [r7, #12]
 800b360:	60b9      	str	r1, [r7, #8]
 800b362:	4613      	mov	r3, r2
 800b364:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	68ba      	ldr	r2, [r7, #8]
 800b36a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	88fa      	ldrh	r2, [r7, #6]
 800b370:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	88fa      	ldrh	r2, [r7, #6]
 800b376:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	2200      	movs	r2, #0
 800b37c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	2222      	movs	r2, #34	; 0x22
 800b382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2200      	movs	r2, #0
 800b38a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	691b      	ldr	r3, [r3, #16]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d007      	beq.n	800b3a6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	68da      	ldr	r2, [r3, #12]
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b3a4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	695a      	ldr	r2, [r3, #20]
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	f042 0201 	orr.w	r2, r2, #1
 800b3b4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	68da      	ldr	r2, [r3, #12]
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f042 0220 	orr.w	r2, r2, #32
 800b3c4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b3c6:	2300      	movs	r3, #0
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3714      	adds	r7, #20
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr

0800b3d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b095      	sub	sp, #84	; 0x54
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	330c      	adds	r3, #12
 800b3e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3e6:	e853 3f00 	ldrex	r3, [r3]
 800b3ea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b3f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	330c      	adds	r3, #12
 800b3fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b3fc:	643a      	str	r2, [r7, #64]	; 0x40
 800b3fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b400:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b402:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b404:	e841 2300 	strex	r3, r2, [r1]
 800b408:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d1e5      	bne.n	800b3dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	3314      	adds	r3, #20
 800b416:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b418:	6a3b      	ldr	r3, [r7, #32]
 800b41a:	e853 3f00 	ldrex	r3, [r3]
 800b41e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b420:	69fb      	ldr	r3, [r7, #28]
 800b422:	f023 0301 	bic.w	r3, r3, #1
 800b426:	64bb      	str	r3, [r7, #72]	; 0x48
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	3314      	adds	r3, #20
 800b42e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b430:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b432:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b434:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b436:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b438:	e841 2300 	strex	r3, r2, [r1]
 800b43c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b440:	2b00      	cmp	r3, #0
 800b442:	d1e5      	bne.n	800b410 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d119      	bne.n	800b480 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	330c      	adds	r3, #12
 800b452:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	e853 3f00 	ldrex	r3, [r3]
 800b45a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	f023 0310 	bic.w	r3, r3, #16
 800b462:	647b      	str	r3, [r7, #68]	; 0x44
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	330c      	adds	r3, #12
 800b46a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b46c:	61ba      	str	r2, [r7, #24]
 800b46e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b470:	6979      	ldr	r1, [r7, #20]
 800b472:	69ba      	ldr	r2, [r7, #24]
 800b474:	e841 2300 	strex	r3, r2, [r1]
 800b478:	613b      	str	r3, [r7, #16]
   return(result);
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d1e5      	bne.n	800b44c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2220      	movs	r2, #32
 800b484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2200      	movs	r2, #0
 800b48c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b48e:	bf00      	nop
 800b490:	3754      	adds	r7, #84	; 0x54
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr

0800b49a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b49a:	b580      	push	{r7, lr}
 800b49c:	b084      	sub	sp, #16
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b4b4:	68f8      	ldr	r0, [r7, #12]
 800b4b6:	f7ff fecb 	bl	800b250 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b4ba:	bf00      	nop
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}

0800b4c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b4c2:	b480      	push	{r7}
 800b4c4:	b085      	sub	sp, #20
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b4d0:	b2db      	uxtb	r3, r3
 800b4d2:	2b21      	cmp	r3, #33	; 0x21
 800b4d4:	d13e      	bne.n	800b554 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4de:	d114      	bne.n	800b50a <UART_Transmit_IT+0x48>
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	691b      	ldr	r3, [r3, #16]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d110      	bne.n	800b50a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6a1b      	ldr	r3, [r3, #32]
 800b4ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	881b      	ldrh	r3, [r3, #0]
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b4fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6a1b      	ldr	r3, [r3, #32]
 800b502:	1c9a      	adds	r2, r3, #2
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	621a      	str	r2, [r3, #32]
 800b508:	e008      	b.n	800b51c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	6a1b      	ldr	r3, [r3, #32]
 800b50e:	1c59      	adds	r1, r3, #1
 800b510:	687a      	ldr	r2, [r7, #4]
 800b512:	6211      	str	r1, [r2, #32]
 800b514:	781a      	ldrb	r2, [r3, #0]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b520:	b29b      	uxth	r3, r3
 800b522:	3b01      	subs	r3, #1
 800b524:	b29b      	uxth	r3, r3
 800b526:	687a      	ldr	r2, [r7, #4]
 800b528:	4619      	mov	r1, r3
 800b52a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d10f      	bne.n	800b550 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	68da      	ldr	r2, [r3, #12]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b53e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	68da      	ldr	r2, [r3, #12]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b54e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b550:	2300      	movs	r3, #0
 800b552:	e000      	b.n	800b556 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b554:	2302      	movs	r3, #2
  }
}
 800b556:	4618      	mov	r0, r3
 800b558:	3714      	adds	r7, #20
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr

0800b562 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b562:	b580      	push	{r7, lr}
 800b564:	b082      	sub	sp, #8
 800b566:	af00      	add	r7, sp, #0
 800b568:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	68da      	ldr	r2, [r3, #12]
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b578:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2220      	movs	r2, #32
 800b57e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f7ff fe5a 	bl	800b23c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b588:	2300      	movs	r3, #0
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3708      	adds	r7, #8
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}

0800b592 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b592:	b580      	push	{r7, lr}
 800b594:	b08c      	sub	sp, #48	; 0x30
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b5a0:	b2db      	uxtb	r3, r3
 800b5a2:	2b22      	cmp	r3, #34	; 0x22
 800b5a4:	f040 80ab 	bne.w	800b6fe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	689b      	ldr	r3, [r3, #8]
 800b5ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5b0:	d117      	bne.n	800b5e2 <UART_Receive_IT+0x50>
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	691b      	ldr	r3, [r3, #16]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d113      	bne.n	800b5e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5c2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	b29b      	uxth	r3, r3
 800b5cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5d0:	b29a      	uxth	r2, r3
 800b5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5da:	1c9a      	adds	r2, r3, #2
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	629a      	str	r2, [r3, #40]	; 0x28
 800b5e0:	e026      	b.n	800b630 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	689b      	ldr	r3, [r3, #8]
 800b5f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5f4:	d007      	beq.n	800b606 <UART_Receive_IT+0x74>
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d10a      	bne.n	800b614 <UART_Receive_IT+0x82>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	691b      	ldr	r3, [r3, #16]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d106      	bne.n	800b614 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	b2da      	uxtb	r2, r3
 800b60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b610:	701a      	strb	r2, [r3, #0]
 800b612:	e008      	b.n	800b626 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	685b      	ldr	r3, [r3, #4]
 800b61a:	b2db      	uxtb	r3, r3
 800b61c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b620:	b2da      	uxtb	r2, r3
 800b622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b624:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b62a:	1c5a      	adds	r2, r3, #1
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b634:	b29b      	uxth	r3, r3
 800b636:	3b01      	subs	r3, #1
 800b638:	b29b      	uxth	r3, r3
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	4619      	mov	r1, r3
 800b63e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b640:	2b00      	cmp	r3, #0
 800b642:	d15a      	bne.n	800b6fa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	68da      	ldr	r2, [r3, #12]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f022 0220 	bic.w	r2, r2, #32
 800b652:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	68da      	ldr	r2, [r3, #12]
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b662:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	695a      	ldr	r2, [r3, #20]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f022 0201 	bic.w	r2, r2, #1
 800b672:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2220      	movs	r2, #32
 800b678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b680:	2b01      	cmp	r3, #1
 800b682:	d135      	bne.n	800b6f0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2200      	movs	r2, #0
 800b688:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	330c      	adds	r3, #12
 800b690:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	e853 3f00 	ldrex	r3, [r3]
 800b698:	613b      	str	r3, [r7, #16]
   return(result);
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	f023 0310 	bic.w	r3, r3, #16
 800b6a0:	627b      	str	r3, [r7, #36]	; 0x24
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	330c      	adds	r3, #12
 800b6a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6aa:	623a      	str	r2, [r7, #32]
 800b6ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ae:	69f9      	ldr	r1, [r7, #28]
 800b6b0:	6a3a      	ldr	r2, [r7, #32]
 800b6b2:	e841 2300 	strex	r3, r2, [r1]
 800b6b6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6b8:	69bb      	ldr	r3, [r7, #24]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d1e5      	bne.n	800b68a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f003 0310 	and.w	r3, r3, #16
 800b6c8:	2b10      	cmp	r3, #16
 800b6ca:	d10a      	bne.n	800b6e2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	60fb      	str	r3, [r7, #12]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	60fb      	str	r3, [r7, #12]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	60fb      	str	r3, [r7, #12]
 800b6e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f7ff fdbb 	bl	800b264 <HAL_UARTEx_RxEventCallback>
 800b6ee:	e002      	b.n	800b6f6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f7f7 fd0f 	bl	8003114 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	e002      	b.n	800b700 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	e000      	b.n	800b700 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b6fe:	2302      	movs	r3, #2
  }
}
 800b700:	4618      	mov	r0, r3
 800b702:	3730      	adds	r7, #48	; 0x30
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}

0800b708 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b70c:	b0c0      	sub	sp, #256	; 0x100
 800b70e:	af00      	add	r7, sp, #0
 800b710:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	691b      	ldr	r3, [r3, #16]
 800b71c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b724:	68d9      	ldr	r1, [r3, #12]
 800b726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b72a:	681a      	ldr	r2, [r3, #0]
 800b72c:	ea40 0301 	orr.w	r3, r0, r1
 800b730:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b736:	689a      	ldr	r2, [r3, #8]
 800b738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b73c:	691b      	ldr	r3, [r3, #16]
 800b73e:	431a      	orrs	r2, r3
 800b740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b744:	695b      	ldr	r3, [r3, #20]
 800b746:	431a      	orrs	r2, r3
 800b748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b74c:	69db      	ldr	r3, [r3, #28]
 800b74e:	4313      	orrs	r3, r2
 800b750:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	68db      	ldr	r3, [r3, #12]
 800b75c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b760:	f021 010c 	bic.w	r1, r1, #12
 800b764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b768:	681a      	ldr	r2, [r3, #0]
 800b76a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b76e:	430b      	orrs	r3, r1
 800b770:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	695b      	ldr	r3, [r3, #20]
 800b77a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b77e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b782:	6999      	ldr	r1, [r3, #24]
 800b784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	ea40 0301 	orr.w	r3, r0, r1
 800b78e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b794:	681a      	ldr	r2, [r3, #0]
 800b796:	4b8f      	ldr	r3, [pc, #572]	; (800b9d4 <UART_SetConfig+0x2cc>)
 800b798:	429a      	cmp	r2, r3
 800b79a:	d005      	beq.n	800b7a8 <UART_SetConfig+0xa0>
 800b79c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7a0:	681a      	ldr	r2, [r3, #0]
 800b7a2:	4b8d      	ldr	r3, [pc, #564]	; (800b9d8 <UART_SetConfig+0x2d0>)
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d104      	bne.n	800b7b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b7a8:	f7fd ffd8 	bl	800975c <HAL_RCC_GetPCLK2Freq>
 800b7ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b7b0:	e003      	b.n	800b7ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b7b2:	f7fd ffbf 	bl	8009734 <HAL_RCC_GetPCLK1Freq>
 800b7b6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b7ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7be:	69db      	ldr	r3, [r3, #28]
 800b7c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b7c4:	f040 810c 	bne.w	800b9e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b7c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b7d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b7d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b7da:	4622      	mov	r2, r4
 800b7dc:	462b      	mov	r3, r5
 800b7de:	1891      	adds	r1, r2, r2
 800b7e0:	65b9      	str	r1, [r7, #88]	; 0x58
 800b7e2:	415b      	adcs	r3, r3
 800b7e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b7e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b7ea:	4621      	mov	r1, r4
 800b7ec:	eb12 0801 	adds.w	r8, r2, r1
 800b7f0:	4629      	mov	r1, r5
 800b7f2:	eb43 0901 	adc.w	r9, r3, r1
 800b7f6:	f04f 0200 	mov.w	r2, #0
 800b7fa:	f04f 0300 	mov.w	r3, #0
 800b7fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b80a:	4690      	mov	r8, r2
 800b80c:	4699      	mov	r9, r3
 800b80e:	4623      	mov	r3, r4
 800b810:	eb18 0303 	adds.w	r3, r8, r3
 800b814:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b818:	462b      	mov	r3, r5
 800b81a:	eb49 0303 	adc.w	r3, r9, r3
 800b81e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b826:	685b      	ldr	r3, [r3, #4]
 800b828:	2200      	movs	r2, #0
 800b82a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b82e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b832:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b836:	460b      	mov	r3, r1
 800b838:	18db      	adds	r3, r3, r3
 800b83a:	653b      	str	r3, [r7, #80]	; 0x50
 800b83c:	4613      	mov	r3, r2
 800b83e:	eb42 0303 	adc.w	r3, r2, r3
 800b842:	657b      	str	r3, [r7, #84]	; 0x54
 800b844:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b848:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b84c:	f7f5 fa04 	bl	8000c58 <__aeabi_uldivmod>
 800b850:	4602      	mov	r2, r0
 800b852:	460b      	mov	r3, r1
 800b854:	4b61      	ldr	r3, [pc, #388]	; (800b9dc <UART_SetConfig+0x2d4>)
 800b856:	fba3 2302 	umull	r2, r3, r3, r2
 800b85a:	095b      	lsrs	r3, r3, #5
 800b85c:	011c      	lsls	r4, r3, #4
 800b85e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b862:	2200      	movs	r2, #0
 800b864:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b868:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b86c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b870:	4642      	mov	r2, r8
 800b872:	464b      	mov	r3, r9
 800b874:	1891      	adds	r1, r2, r2
 800b876:	64b9      	str	r1, [r7, #72]	; 0x48
 800b878:	415b      	adcs	r3, r3
 800b87a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b87c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b880:	4641      	mov	r1, r8
 800b882:	eb12 0a01 	adds.w	sl, r2, r1
 800b886:	4649      	mov	r1, r9
 800b888:	eb43 0b01 	adc.w	fp, r3, r1
 800b88c:	f04f 0200 	mov.w	r2, #0
 800b890:	f04f 0300 	mov.w	r3, #0
 800b894:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b898:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b89c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b8a0:	4692      	mov	sl, r2
 800b8a2:	469b      	mov	fp, r3
 800b8a4:	4643      	mov	r3, r8
 800b8a6:	eb1a 0303 	adds.w	r3, sl, r3
 800b8aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b8ae:	464b      	mov	r3, r9
 800b8b0:	eb4b 0303 	adc.w	r3, fp, r3
 800b8b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b8b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b8c4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b8c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	18db      	adds	r3, r3, r3
 800b8d0:	643b      	str	r3, [r7, #64]	; 0x40
 800b8d2:	4613      	mov	r3, r2
 800b8d4:	eb42 0303 	adc.w	r3, r2, r3
 800b8d8:	647b      	str	r3, [r7, #68]	; 0x44
 800b8da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b8de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b8e2:	f7f5 f9b9 	bl	8000c58 <__aeabi_uldivmod>
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	460b      	mov	r3, r1
 800b8ea:	4611      	mov	r1, r2
 800b8ec:	4b3b      	ldr	r3, [pc, #236]	; (800b9dc <UART_SetConfig+0x2d4>)
 800b8ee:	fba3 2301 	umull	r2, r3, r3, r1
 800b8f2:	095b      	lsrs	r3, r3, #5
 800b8f4:	2264      	movs	r2, #100	; 0x64
 800b8f6:	fb02 f303 	mul.w	r3, r2, r3
 800b8fa:	1acb      	subs	r3, r1, r3
 800b8fc:	00db      	lsls	r3, r3, #3
 800b8fe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b902:	4b36      	ldr	r3, [pc, #216]	; (800b9dc <UART_SetConfig+0x2d4>)
 800b904:	fba3 2302 	umull	r2, r3, r3, r2
 800b908:	095b      	lsrs	r3, r3, #5
 800b90a:	005b      	lsls	r3, r3, #1
 800b90c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b910:	441c      	add	r4, r3
 800b912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b916:	2200      	movs	r2, #0
 800b918:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b91c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b920:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b924:	4642      	mov	r2, r8
 800b926:	464b      	mov	r3, r9
 800b928:	1891      	adds	r1, r2, r2
 800b92a:	63b9      	str	r1, [r7, #56]	; 0x38
 800b92c:	415b      	adcs	r3, r3
 800b92e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b930:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b934:	4641      	mov	r1, r8
 800b936:	1851      	adds	r1, r2, r1
 800b938:	6339      	str	r1, [r7, #48]	; 0x30
 800b93a:	4649      	mov	r1, r9
 800b93c:	414b      	adcs	r3, r1
 800b93e:	637b      	str	r3, [r7, #52]	; 0x34
 800b940:	f04f 0200 	mov.w	r2, #0
 800b944:	f04f 0300 	mov.w	r3, #0
 800b948:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b94c:	4659      	mov	r1, fp
 800b94e:	00cb      	lsls	r3, r1, #3
 800b950:	4651      	mov	r1, sl
 800b952:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b956:	4651      	mov	r1, sl
 800b958:	00ca      	lsls	r2, r1, #3
 800b95a:	4610      	mov	r0, r2
 800b95c:	4619      	mov	r1, r3
 800b95e:	4603      	mov	r3, r0
 800b960:	4642      	mov	r2, r8
 800b962:	189b      	adds	r3, r3, r2
 800b964:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b968:	464b      	mov	r3, r9
 800b96a:	460a      	mov	r2, r1
 800b96c:	eb42 0303 	adc.w	r3, r2, r3
 800b970:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b980:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b984:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b988:	460b      	mov	r3, r1
 800b98a:	18db      	adds	r3, r3, r3
 800b98c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b98e:	4613      	mov	r3, r2
 800b990:	eb42 0303 	adc.w	r3, r2, r3
 800b994:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b99a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b99e:	f7f5 f95b 	bl	8000c58 <__aeabi_uldivmod>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	460b      	mov	r3, r1
 800b9a6:	4b0d      	ldr	r3, [pc, #52]	; (800b9dc <UART_SetConfig+0x2d4>)
 800b9a8:	fba3 1302 	umull	r1, r3, r3, r2
 800b9ac:	095b      	lsrs	r3, r3, #5
 800b9ae:	2164      	movs	r1, #100	; 0x64
 800b9b0:	fb01 f303 	mul.w	r3, r1, r3
 800b9b4:	1ad3      	subs	r3, r2, r3
 800b9b6:	00db      	lsls	r3, r3, #3
 800b9b8:	3332      	adds	r3, #50	; 0x32
 800b9ba:	4a08      	ldr	r2, [pc, #32]	; (800b9dc <UART_SetConfig+0x2d4>)
 800b9bc:	fba2 2303 	umull	r2, r3, r2, r3
 800b9c0:	095b      	lsrs	r3, r3, #5
 800b9c2:	f003 0207 	and.w	r2, r3, #7
 800b9c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	4422      	add	r2, r4
 800b9ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b9d0:	e105      	b.n	800bbde <UART_SetConfig+0x4d6>
 800b9d2:	bf00      	nop
 800b9d4:	40011000 	.word	0x40011000
 800b9d8:	40011400 	.word	0x40011400
 800b9dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b9e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b9ea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b9ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b9f2:	4642      	mov	r2, r8
 800b9f4:	464b      	mov	r3, r9
 800b9f6:	1891      	adds	r1, r2, r2
 800b9f8:	6239      	str	r1, [r7, #32]
 800b9fa:	415b      	adcs	r3, r3
 800b9fc:	627b      	str	r3, [r7, #36]	; 0x24
 800b9fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ba02:	4641      	mov	r1, r8
 800ba04:	1854      	adds	r4, r2, r1
 800ba06:	4649      	mov	r1, r9
 800ba08:	eb43 0501 	adc.w	r5, r3, r1
 800ba0c:	f04f 0200 	mov.w	r2, #0
 800ba10:	f04f 0300 	mov.w	r3, #0
 800ba14:	00eb      	lsls	r3, r5, #3
 800ba16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ba1a:	00e2      	lsls	r2, r4, #3
 800ba1c:	4614      	mov	r4, r2
 800ba1e:	461d      	mov	r5, r3
 800ba20:	4643      	mov	r3, r8
 800ba22:	18e3      	adds	r3, r4, r3
 800ba24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ba28:	464b      	mov	r3, r9
 800ba2a:	eb45 0303 	adc.w	r3, r5, r3
 800ba2e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ba32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba36:	685b      	ldr	r3, [r3, #4]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ba3e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ba42:	f04f 0200 	mov.w	r2, #0
 800ba46:	f04f 0300 	mov.w	r3, #0
 800ba4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ba4e:	4629      	mov	r1, r5
 800ba50:	008b      	lsls	r3, r1, #2
 800ba52:	4621      	mov	r1, r4
 800ba54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba58:	4621      	mov	r1, r4
 800ba5a:	008a      	lsls	r2, r1, #2
 800ba5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ba60:	f7f5 f8fa 	bl	8000c58 <__aeabi_uldivmod>
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	4b60      	ldr	r3, [pc, #384]	; (800bbec <UART_SetConfig+0x4e4>)
 800ba6a:	fba3 2302 	umull	r2, r3, r3, r2
 800ba6e:	095b      	lsrs	r3, r3, #5
 800ba70:	011c      	lsls	r4, r3, #4
 800ba72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba76:	2200      	movs	r2, #0
 800ba78:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ba7c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ba80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ba84:	4642      	mov	r2, r8
 800ba86:	464b      	mov	r3, r9
 800ba88:	1891      	adds	r1, r2, r2
 800ba8a:	61b9      	str	r1, [r7, #24]
 800ba8c:	415b      	adcs	r3, r3
 800ba8e:	61fb      	str	r3, [r7, #28]
 800ba90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ba94:	4641      	mov	r1, r8
 800ba96:	1851      	adds	r1, r2, r1
 800ba98:	6139      	str	r1, [r7, #16]
 800ba9a:	4649      	mov	r1, r9
 800ba9c:	414b      	adcs	r3, r1
 800ba9e:	617b      	str	r3, [r7, #20]
 800baa0:	f04f 0200 	mov.w	r2, #0
 800baa4:	f04f 0300 	mov.w	r3, #0
 800baa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800baac:	4659      	mov	r1, fp
 800baae:	00cb      	lsls	r3, r1, #3
 800bab0:	4651      	mov	r1, sl
 800bab2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bab6:	4651      	mov	r1, sl
 800bab8:	00ca      	lsls	r2, r1, #3
 800baba:	4610      	mov	r0, r2
 800babc:	4619      	mov	r1, r3
 800babe:	4603      	mov	r3, r0
 800bac0:	4642      	mov	r2, r8
 800bac2:	189b      	adds	r3, r3, r2
 800bac4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bac8:	464b      	mov	r3, r9
 800baca:	460a      	mov	r2, r1
 800bacc:	eb42 0303 	adc.w	r3, r2, r3
 800bad0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bad8:	685b      	ldr	r3, [r3, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	67bb      	str	r3, [r7, #120]	; 0x78
 800bade:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bae0:	f04f 0200 	mov.w	r2, #0
 800bae4:	f04f 0300 	mov.w	r3, #0
 800bae8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800baec:	4649      	mov	r1, r9
 800baee:	008b      	lsls	r3, r1, #2
 800baf0:	4641      	mov	r1, r8
 800baf2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800baf6:	4641      	mov	r1, r8
 800baf8:	008a      	lsls	r2, r1, #2
 800bafa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bafe:	f7f5 f8ab 	bl	8000c58 <__aeabi_uldivmod>
 800bb02:	4602      	mov	r2, r0
 800bb04:	460b      	mov	r3, r1
 800bb06:	4b39      	ldr	r3, [pc, #228]	; (800bbec <UART_SetConfig+0x4e4>)
 800bb08:	fba3 1302 	umull	r1, r3, r3, r2
 800bb0c:	095b      	lsrs	r3, r3, #5
 800bb0e:	2164      	movs	r1, #100	; 0x64
 800bb10:	fb01 f303 	mul.w	r3, r1, r3
 800bb14:	1ad3      	subs	r3, r2, r3
 800bb16:	011b      	lsls	r3, r3, #4
 800bb18:	3332      	adds	r3, #50	; 0x32
 800bb1a:	4a34      	ldr	r2, [pc, #208]	; (800bbec <UART_SetConfig+0x4e4>)
 800bb1c:	fba2 2303 	umull	r2, r3, r2, r3
 800bb20:	095b      	lsrs	r3, r3, #5
 800bb22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bb26:	441c      	add	r4, r3
 800bb28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	673b      	str	r3, [r7, #112]	; 0x70
 800bb30:	677a      	str	r2, [r7, #116]	; 0x74
 800bb32:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bb36:	4642      	mov	r2, r8
 800bb38:	464b      	mov	r3, r9
 800bb3a:	1891      	adds	r1, r2, r2
 800bb3c:	60b9      	str	r1, [r7, #8]
 800bb3e:	415b      	adcs	r3, r3
 800bb40:	60fb      	str	r3, [r7, #12]
 800bb42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb46:	4641      	mov	r1, r8
 800bb48:	1851      	adds	r1, r2, r1
 800bb4a:	6039      	str	r1, [r7, #0]
 800bb4c:	4649      	mov	r1, r9
 800bb4e:	414b      	adcs	r3, r1
 800bb50:	607b      	str	r3, [r7, #4]
 800bb52:	f04f 0200 	mov.w	r2, #0
 800bb56:	f04f 0300 	mov.w	r3, #0
 800bb5a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bb5e:	4659      	mov	r1, fp
 800bb60:	00cb      	lsls	r3, r1, #3
 800bb62:	4651      	mov	r1, sl
 800bb64:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bb68:	4651      	mov	r1, sl
 800bb6a:	00ca      	lsls	r2, r1, #3
 800bb6c:	4610      	mov	r0, r2
 800bb6e:	4619      	mov	r1, r3
 800bb70:	4603      	mov	r3, r0
 800bb72:	4642      	mov	r2, r8
 800bb74:	189b      	adds	r3, r3, r2
 800bb76:	66bb      	str	r3, [r7, #104]	; 0x68
 800bb78:	464b      	mov	r3, r9
 800bb7a:	460a      	mov	r2, r1
 800bb7c:	eb42 0303 	adc.w	r3, r2, r3
 800bb80:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bb82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	663b      	str	r3, [r7, #96]	; 0x60
 800bb8c:	667a      	str	r2, [r7, #100]	; 0x64
 800bb8e:	f04f 0200 	mov.w	r2, #0
 800bb92:	f04f 0300 	mov.w	r3, #0
 800bb96:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bb9a:	4649      	mov	r1, r9
 800bb9c:	008b      	lsls	r3, r1, #2
 800bb9e:	4641      	mov	r1, r8
 800bba0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bba4:	4641      	mov	r1, r8
 800bba6:	008a      	lsls	r2, r1, #2
 800bba8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bbac:	f7f5 f854 	bl	8000c58 <__aeabi_uldivmod>
 800bbb0:	4602      	mov	r2, r0
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	4b0d      	ldr	r3, [pc, #52]	; (800bbec <UART_SetConfig+0x4e4>)
 800bbb6:	fba3 1302 	umull	r1, r3, r3, r2
 800bbba:	095b      	lsrs	r3, r3, #5
 800bbbc:	2164      	movs	r1, #100	; 0x64
 800bbbe:	fb01 f303 	mul.w	r3, r1, r3
 800bbc2:	1ad3      	subs	r3, r2, r3
 800bbc4:	011b      	lsls	r3, r3, #4
 800bbc6:	3332      	adds	r3, #50	; 0x32
 800bbc8:	4a08      	ldr	r2, [pc, #32]	; (800bbec <UART_SetConfig+0x4e4>)
 800bbca:	fba2 2303 	umull	r2, r3, r2, r3
 800bbce:	095b      	lsrs	r3, r3, #5
 800bbd0:	f003 020f 	and.w	r2, r3, #15
 800bbd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	4422      	add	r2, r4
 800bbdc:	609a      	str	r2, [r3, #8]
}
 800bbde:	bf00      	nop
 800bbe0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bbea:	bf00      	nop
 800bbec:	51eb851f 	.word	0x51eb851f

0800bbf0 <_ZdlPvj>:
 800bbf0:	f000 b817 	b.w	800bc22 <_ZdlPv>

0800bbf4 <_Znwj>:
 800bbf4:	2801      	cmp	r0, #1
 800bbf6:	bf38      	it	cc
 800bbf8:	2001      	movcc	r0, #1
 800bbfa:	b510      	push	{r4, lr}
 800bbfc:	4604      	mov	r4, r0
 800bbfe:	4620      	mov	r0, r4
 800bc00:	f000 ff66 	bl	800cad0 <malloc>
 800bc04:	b930      	cbnz	r0, 800bc14 <_Znwj+0x20>
 800bc06:	f000 f80f 	bl	800bc28 <_ZSt15get_new_handlerv>
 800bc0a:	b908      	cbnz	r0, 800bc10 <_Znwj+0x1c>
 800bc0c:	f000 ff2e 	bl	800ca6c <abort>
 800bc10:	4780      	blx	r0
 800bc12:	e7f4      	b.n	800bbfe <_Znwj+0xa>
 800bc14:	bd10      	pop	{r4, pc}

0800bc16 <_ZSt17__throw_bad_allocv>:
 800bc16:	b508      	push	{r3, lr}
 800bc18:	f000 ff28 	bl	800ca6c <abort>

0800bc1c <_ZSt20__throw_length_errorPKc>:
 800bc1c:	b508      	push	{r3, lr}
 800bc1e:	f000 ff25 	bl	800ca6c <abort>

0800bc22 <_ZdlPv>:
 800bc22:	f000 bf5d 	b.w	800cae0 <free>
	...

0800bc28 <_ZSt15get_new_handlerv>:
 800bc28:	4b02      	ldr	r3, [pc, #8]	; (800bc34 <_ZSt15get_new_handlerv+0xc>)
 800bc2a:	6818      	ldr	r0, [r3, #0]
 800bc2c:	f3bf 8f5b 	dmb	ish
 800bc30:	4770      	bx	lr
 800bc32:	bf00      	nop
 800bc34:	200010e0 	.word	0x200010e0

0800bc38 <pow>:
 800bc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc3a:	ed2d 8b02 	vpush	{d8}
 800bc3e:	eeb0 8a40 	vmov.f32	s16, s0
 800bc42:	eef0 8a60 	vmov.f32	s17, s1
 800bc46:	ec55 4b11 	vmov	r4, r5, d1
 800bc4a:	f000 f865 	bl	800bd18 <__ieee754_pow>
 800bc4e:	4622      	mov	r2, r4
 800bc50:	462b      	mov	r3, r5
 800bc52:	4620      	mov	r0, r4
 800bc54:	4629      	mov	r1, r5
 800bc56:	ec57 6b10 	vmov	r6, r7, d0
 800bc5a:	f7f4 ff6f 	bl	8000b3c <__aeabi_dcmpun>
 800bc5e:	2800      	cmp	r0, #0
 800bc60:	d13b      	bne.n	800bcda <pow+0xa2>
 800bc62:	ec51 0b18 	vmov	r0, r1, d8
 800bc66:	2200      	movs	r2, #0
 800bc68:	2300      	movs	r3, #0
 800bc6a:	f7f4 ff35 	bl	8000ad8 <__aeabi_dcmpeq>
 800bc6e:	b1b8      	cbz	r0, 800bca0 <pow+0x68>
 800bc70:	2200      	movs	r2, #0
 800bc72:	2300      	movs	r3, #0
 800bc74:	4620      	mov	r0, r4
 800bc76:	4629      	mov	r1, r5
 800bc78:	f7f4 ff2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800bc7c:	2800      	cmp	r0, #0
 800bc7e:	d146      	bne.n	800bd0e <pow+0xd6>
 800bc80:	ec45 4b10 	vmov	d0, r4, r5
 800bc84:	f000 fe61 	bl	800c94a <finite>
 800bc88:	b338      	cbz	r0, 800bcda <pow+0xa2>
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	4620      	mov	r0, r4
 800bc90:	4629      	mov	r1, r5
 800bc92:	f7f4 ff2b 	bl	8000aec <__aeabi_dcmplt>
 800bc96:	b300      	cbz	r0, 800bcda <pow+0xa2>
 800bc98:	f000 fef0 	bl	800ca7c <__errno>
 800bc9c:	2322      	movs	r3, #34	; 0x22
 800bc9e:	e01b      	b.n	800bcd8 <pow+0xa0>
 800bca0:	ec47 6b10 	vmov	d0, r6, r7
 800bca4:	f000 fe51 	bl	800c94a <finite>
 800bca8:	b9e0      	cbnz	r0, 800bce4 <pow+0xac>
 800bcaa:	eeb0 0a48 	vmov.f32	s0, s16
 800bcae:	eef0 0a68 	vmov.f32	s1, s17
 800bcb2:	f000 fe4a 	bl	800c94a <finite>
 800bcb6:	b1a8      	cbz	r0, 800bce4 <pow+0xac>
 800bcb8:	ec45 4b10 	vmov	d0, r4, r5
 800bcbc:	f000 fe45 	bl	800c94a <finite>
 800bcc0:	b180      	cbz	r0, 800bce4 <pow+0xac>
 800bcc2:	4632      	mov	r2, r6
 800bcc4:	463b      	mov	r3, r7
 800bcc6:	4630      	mov	r0, r6
 800bcc8:	4639      	mov	r1, r7
 800bcca:	f7f4 ff37 	bl	8000b3c <__aeabi_dcmpun>
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d0e2      	beq.n	800bc98 <pow+0x60>
 800bcd2:	f000 fed3 	bl	800ca7c <__errno>
 800bcd6:	2321      	movs	r3, #33	; 0x21
 800bcd8:	6003      	str	r3, [r0, #0]
 800bcda:	ecbd 8b02 	vpop	{d8}
 800bcde:	ec47 6b10 	vmov	d0, r6, r7
 800bce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bce4:	2200      	movs	r2, #0
 800bce6:	2300      	movs	r3, #0
 800bce8:	4630      	mov	r0, r6
 800bcea:	4639      	mov	r1, r7
 800bcec:	f7f4 fef4 	bl	8000ad8 <__aeabi_dcmpeq>
 800bcf0:	2800      	cmp	r0, #0
 800bcf2:	d0f2      	beq.n	800bcda <pow+0xa2>
 800bcf4:	eeb0 0a48 	vmov.f32	s0, s16
 800bcf8:	eef0 0a68 	vmov.f32	s1, s17
 800bcfc:	f000 fe25 	bl	800c94a <finite>
 800bd00:	2800      	cmp	r0, #0
 800bd02:	d0ea      	beq.n	800bcda <pow+0xa2>
 800bd04:	ec45 4b10 	vmov	d0, r4, r5
 800bd08:	f000 fe1f 	bl	800c94a <finite>
 800bd0c:	e7c3      	b.n	800bc96 <pow+0x5e>
 800bd0e:	4f01      	ldr	r7, [pc, #4]	; (800bd14 <pow+0xdc>)
 800bd10:	2600      	movs	r6, #0
 800bd12:	e7e2      	b.n	800bcda <pow+0xa2>
 800bd14:	3ff00000 	.word	0x3ff00000

0800bd18 <__ieee754_pow>:
 800bd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd1c:	ed2d 8b06 	vpush	{d8-d10}
 800bd20:	b089      	sub	sp, #36	; 0x24
 800bd22:	ed8d 1b00 	vstr	d1, [sp]
 800bd26:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bd2a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bd2e:	ea58 0102 	orrs.w	r1, r8, r2
 800bd32:	ec57 6b10 	vmov	r6, r7, d0
 800bd36:	d115      	bne.n	800bd64 <__ieee754_pow+0x4c>
 800bd38:	19b3      	adds	r3, r6, r6
 800bd3a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bd3e:	4152      	adcs	r2, r2
 800bd40:	4299      	cmp	r1, r3
 800bd42:	4b89      	ldr	r3, [pc, #548]	; (800bf68 <__ieee754_pow+0x250>)
 800bd44:	4193      	sbcs	r3, r2
 800bd46:	f080 84d2 	bcs.w	800c6ee <__ieee754_pow+0x9d6>
 800bd4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd4e:	4630      	mov	r0, r6
 800bd50:	4639      	mov	r1, r7
 800bd52:	f7f4 faa3 	bl	800029c <__adddf3>
 800bd56:	ec41 0b10 	vmov	d0, r0, r1
 800bd5a:	b009      	add	sp, #36	; 0x24
 800bd5c:	ecbd 8b06 	vpop	{d8-d10}
 800bd60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd64:	4b81      	ldr	r3, [pc, #516]	; (800bf6c <__ieee754_pow+0x254>)
 800bd66:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800bd6a:	429c      	cmp	r4, r3
 800bd6c:	ee10 aa10 	vmov	sl, s0
 800bd70:	463d      	mov	r5, r7
 800bd72:	dc06      	bgt.n	800bd82 <__ieee754_pow+0x6a>
 800bd74:	d101      	bne.n	800bd7a <__ieee754_pow+0x62>
 800bd76:	2e00      	cmp	r6, #0
 800bd78:	d1e7      	bne.n	800bd4a <__ieee754_pow+0x32>
 800bd7a:	4598      	cmp	r8, r3
 800bd7c:	dc01      	bgt.n	800bd82 <__ieee754_pow+0x6a>
 800bd7e:	d10f      	bne.n	800bda0 <__ieee754_pow+0x88>
 800bd80:	b172      	cbz	r2, 800bda0 <__ieee754_pow+0x88>
 800bd82:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800bd86:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800bd8a:	ea55 050a 	orrs.w	r5, r5, sl
 800bd8e:	d1dc      	bne.n	800bd4a <__ieee754_pow+0x32>
 800bd90:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bd94:	18db      	adds	r3, r3, r3
 800bd96:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bd9a:	4152      	adcs	r2, r2
 800bd9c:	429d      	cmp	r5, r3
 800bd9e:	e7d0      	b.n	800bd42 <__ieee754_pow+0x2a>
 800bda0:	2d00      	cmp	r5, #0
 800bda2:	da3b      	bge.n	800be1c <__ieee754_pow+0x104>
 800bda4:	4b72      	ldr	r3, [pc, #456]	; (800bf70 <__ieee754_pow+0x258>)
 800bda6:	4598      	cmp	r8, r3
 800bda8:	dc51      	bgt.n	800be4e <__ieee754_pow+0x136>
 800bdaa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bdae:	4598      	cmp	r8, r3
 800bdb0:	f340 84ac 	ble.w	800c70c <__ieee754_pow+0x9f4>
 800bdb4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bdb8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bdbc:	2b14      	cmp	r3, #20
 800bdbe:	dd0f      	ble.n	800bde0 <__ieee754_pow+0xc8>
 800bdc0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bdc4:	fa22 f103 	lsr.w	r1, r2, r3
 800bdc8:	fa01 f303 	lsl.w	r3, r1, r3
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	f040 849d 	bne.w	800c70c <__ieee754_pow+0x9f4>
 800bdd2:	f001 0101 	and.w	r1, r1, #1
 800bdd6:	f1c1 0302 	rsb	r3, r1, #2
 800bdda:	9304      	str	r3, [sp, #16]
 800bddc:	b182      	cbz	r2, 800be00 <__ieee754_pow+0xe8>
 800bdde:	e05f      	b.n	800bea0 <__ieee754_pow+0x188>
 800bde0:	2a00      	cmp	r2, #0
 800bde2:	d15b      	bne.n	800be9c <__ieee754_pow+0x184>
 800bde4:	f1c3 0314 	rsb	r3, r3, #20
 800bde8:	fa48 f103 	asr.w	r1, r8, r3
 800bdec:	fa01 f303 	lsl.w	r3, r1, r3
 800bdf0:	4543      	cmp	r3, r8
 800bdf2:	f040 8488 	bne.w	800c706 <__ieee754_pow+0x9ee>
 800bdf6:	f001 0101 	and.w	r1, r1, #1
 800bdfa:	f1c1 0302 	rsb	r3, r1, #2
 800bdfe:	9304      	str	r3, [sp, #16]
 800be00:	4b5c      	ldr	r3, [pc, #368]	; (800bf74 <__ieee754_pow+0x25c>)
 800be02:	4598      	cmp	r8, r3
 800be04:	d132      	bne.n	800be6c <__ieee754_pow+0x154>
 800be06:	f1b9 0f00 	cmp.w	r9, #0
 800be0a:	f280 8478 	bge.w	800c6fe <__ieee754_pow+0x9e6>
 800be0e:	4959      	ldr	r1, [pc, #356]	; (800bf74 <__ieee754_pow+0x25c>)
 800be10:	4632      	mov	r2, r6
 800be12:	463b      	mov	r3, r7
 800be14:	2000      	movs	r0, #0
 800be16:	f7f4 fd21 	bl	800085c <__aeabi_ddiv>
 800be1a:	e79c      	b.n	800bd56 <__ieee754_pow+0x3e>
 800be1c:	2300      	movs	r3, #0
 800be1e:	9304      	str	r3, [sp, #16]
 800be20:	2a00      	cmp	r2, #0
 800be22:	d13d      	bne.n	800bea0 <__ieee754_pow+0x188>
 800be24:	4b51      	ldr	r3, [pc, #324]	; (800bf6c <__ieee754_pow+0x254>)
 800be26:	4598      	cmp	r8, r3
 800be28:	d1ea      	bne.n	800be00 <__ieee754_pow+0xe8>
 800be2a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800be2e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800be32:	ea53 030a 	orrs.w	r3, r3, sl
 800be36:	f000 845a 	beq.w	800c6ee <__ieee754_pow+0x9d6>
 800be3a:	4b4f      	ldr	r3, [pc, #316]	; (800bf78 <__ieee754_pow+0x260>)
 800be3c:	429c      	cmp	r4, r3
 800be3e:	dd08      	ble.n	800be52 <__ieee754_pow+0x13a>
 800be40:	f1b9 0f00 	cmp.w	r9, #0
 800be44:	f2c0 8457 	blt.w	800c6f6 <__ieee754_pow+0x9de>
 800be48:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be4c:	e783      	b.n	800bd56 <__ieee754_pow+0x3e>
 800be4e:	2302      	movs	r3, #2
 800be50:	e7e5      	b.n	800be1e <__ieee754_pow+0x106>
 800be52:	f1b9 0f00 	cmp.w	r9, #0
 800be56:	f04f 0000 	mov.w	r0, #0
 800be5a:	f04f 0100 	mov.w	r1, #0
 800be5e:	f6bf af7a 	bge.w	800bd56 <__ieee754_pow+0x3e>
 800be62:	e9dd 0300 	ldrd	r0, r3, [sp]
 800be66:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800be6a:	e774      	b.n	800bd56 <__ieee754_pow+0x3e>
 800be6c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800be70:	d106      	bne.n	800be80 <__ieee754_pow+0x168>
 800be72:	4632      	mov	r2, r6
 800be74:	463b      	mov	r3, r7
 800be76:	4630      	mov	r0, r6
 800be78:	4639      	mov	r1, r7
 800be7a:	f7f4 fbc5 	bl	8000608 <__aeabi_dmul>
 800be7e:	e76a      	b.n	800bd56 <__ieee754_pow+0x3e>
 800be80:	4b3e      	ldr	r3, [pc, #248]	; (800bf7c <__ieee754_pow+0x264>)
 800be82:	4599      	cmp	r9, r3
 800be84:	d10c      	bne.n	800bea0 <__ieee754_pow+0x188>
 800be86:	2d00      	cmp	r5, #0
 800be88:	db0a      	blt.n	800bea0 <__ieee754_pow+0x188>
 800be8a:	ec47 6b10 	vmov	d0, r6, r7
 800be8e:	b009      	add	sp, #36	; 0x24
 800be90:	ecbd 8b06 	vpop	{d8-d10}
 800be94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be98:	f000 bc6c 	b.w	800c774 <__ieee754_sqrt>
 800be9c:	2300      	movs	r3, #0
 800be9e:	9304      	str	r3, [sp, #16]
 800bea0:	ec47 6b10 	vmov	d0, r6, r7
 800bea4:	f000 fd48 	bl	800c938 <fabs>
 800bea8:	ec51 0b10 	vmov	r0, r1, d0
 800beac:	f1ba 0f00 	cmp.w	sl, #0
 800beb0:	d129      	bne.n	800bf06 <__ieee754_pow+0x1ee>
 800beb2:	b124      	cbz	r4, 800bebe <__ieee754_pow+0x1a6>
 800beb4:	4b2f      	ldr	r3, [pc, #188]	; (800bf74 <__ieee754_pow+0x25c>)
 800beb6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800beba:	429a      	cmp	r2, r3
 800bebc:	d123      	bne.n	800bf06 <__ieee754_pow+0x1ee>
 800bebe:	f1b9 0f00 	cmp.w	r9, #0
 800bec2:	da05      	bge.n	800bed0 <__ieee754_pow+0x1b8>
 800bec4:	4602      	mov	r2, r0
 800bec6:	460b      	mov	r3, r1
 800bec8:	2000      	movs	r0, #0
 800beca:	492a      	ldr	r1, [pc, #168]	; (800bf74 <__ieee754_pow+0x25c>)
 800becc:	f7f4 fcc6 	bl	800085c <__aeabi_ddiv>
 800bed0:	2d00      	cmp	r5, #0
 800bed2:	f6bf af40 	bge.w	800bd56 <__ieee754_pow+0x3e>
 800bed6:	9b04      	ldr	r3, [sp, #16]
 800bed8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bedc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bee0:	4323      	orrs	r3, r4
 800bee2:	d108      	bne.n	800bef6 <__ieee754_pow+0x1de>
 800bee4:	4602      	mov	r2, r0
 800bee6:	460b      	mov	r3, r1
 800bee8:	4610      	mov	r0, r2
 800beea:	4619      	mov	r1, r3
 800beec:	f7f4 f9d4 	bl	8000298 <__aeabi_dsub>
 800bef0:	4602      	mov	r2, r0
 800bef2:	460b      	mov	r3, r1
 800bef4:	e78f      	b.n	800be16 <__ieee754_pow+0xfe>
 800bef6:	9b04      	ldr	r3, [sp, #16]
 800bef8:	2b01      	cmp	r3, #1
 800befa:	f47f af2c 	bne.w	800bd56 <__ieee754_pow+0x3e>
 800befe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf02:	4619      	mov	r1, r3
 800bf04:	e727      	b.n	800bd56 <__ieee754_pow+0x3e>
 800bf06:	0feb      	lsrs	r3, r5, #31
 800bf08:	3b01      	subs	r3, #1
 800bf0a:	9306      	str	r3, [sp, #24]
 800bf0c:	9a06      	ldr	r2, [sp, #24]
 800bf0e:	9b04      	ldr	r3, [sp, #16]
 800bf10:	4313      	orrs	r3, r2
 800bf12:	d102      	bne.n	800bf1a <__ieee754_pow+0x202>
 800bf14:	4632      	mov	r2, r6
 800bf16:	463b      	mov	r3, r7
 800bf18:	e7e6      	b.n	800bee8 <__ieee754_pow+0x1d0>
 800bf1a:	4b19      	ldr	r3, [pc, #100]	; (800bf80 <__ieee754_pow+0x268>)
 800bf1c:	4598      	cmp	r8, r3
 800bf1e:	f340 80fb 	ble.w	800c118 <__ieee754_pow+0x400>
 800bf22:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800bf26:	4598      	cmp	r8, r3
 800bf28:	4b13      	ldr	r3, [pc, #76]	; (800bf78 <__ieee754_pow+0x260>)
 800bf2a:	dd0c      	ble.n	800bf46 <__ieee754_pow+0x22e>
 800bf2c:	429c      	cmp	r4, r3
 800bf2e:	dc0f      	bgt.n	800bf50 <__ieee754_pow+0x238>
 800bf30:	f1b9 0f00 	cmp.w	r9, #0
 800bf34:	da0f      	bge.n	800bf56 <__ieee754_pow+0x23e>
 800bf36:	2000      	movs	r0, #0
 800bf38:	b009      	add	sp, #36	; 0x24
 800bf3a:	ecbd 8b06 	vpop	{d8-d10}
 800bf3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf42:	f000 bcf0 	b.w	800c926 <__math_oflow>
 800bf46:	429c      	cmp	r4, r3
 800bf48:	dbf2      	blt.n	800bf30 <__ieee754_pow+0x218>
 800bf4a:	4b0a      	ldr	r3, [pc, #40]	; (800bf74 <__ieee754_pow+0x25c>)
 800bf4c:	429c      	cmp	r4, r3
 800bf4e:	dd19      	ble.n	800bf84 <__ieee754_pow+0x26c>
 800bf50:	f1b9 0f00 	cmp.w	r9, #0
 800bf54:	dcef      	bgt.n	800bf36 <__ieee754_pow+0x21e>
 800bf56:	2000      	movs	r0, #0
 800bf58:	b009      	add	sp, #36	; 0x24
 800bf5a:	ecbd 8b06 	vpop	{d8-d10}
 800bf5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf62:	f000 bcd7 	b.w	800c914 <__math_uflow>
 800bf66:	bf00      	nop
 800bf68:	fff00000 	.word	0xfff00000
 800bf6c:	7ff00000 	.word	0x7ff00000
 800bf70:	433fffff 	.word	0x433fffff
 800bf74:	3ff00000 	.word	0x3ff00000
 800bf78:	3fefffff 	.word	0x3fefffff
 800bf7c:	3fe00000 	.word	0x3fe00000
 800bf80:	41e00000 	.word	0x41e00000
 800bf84:	4b60      	ldr	r3, [pc, #384]	; (800c108 <__ieee754_pow+0x3f0>)
 800bf86:	2200      	movs	r2, #0
 800bf88:	f7f4 f986 	bl	8000298 <__aeabi_dsub>
 800bf8c:	a354      	add	r3, pc, #336	; (adr r3, 800c0e0 <__ieee754_pow+0x3c8>)
 800bf8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf92:	4604      	mov	r4, r0
 800bf94:	460d      	mov	r5, r1
 800bf96:	f7f4 fb37 	bl	8000608 <__aeabi_dmul>
 800bf9a:	a353      	add	r3, pc, #332	; (adr r3, 800c0e8 <__ieee754_pow+0x3d0>)
 800bf9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa0:	4606      	mov	r6, r0
 800bfa2:	460f      	mov	r7, r1
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	4629      	mov	r1, r5
 800bfa8:	f7f4 fb2e 	bl	8000608 <__aeabi_dmul>
 800bfac:	4b57      	ldr	r3, [pc, #348]	; (800c10c <__ieee754_pow+0x3f4>)
 800bfae:	4682      	mov	sl, r0
 800bfb0:	468b      	mov	fp, r1
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	4620      	mov	r0, r4
 800bfb6:	4629      	mov	r1, r5
 800bfb8:	f7f4 fb26 	bl	8000608 <__aeabi_dmul>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	460b      	mov	r3, r1
 800bfc0:	a14b      	add	r1, pc, #300	; (adr r1, 800c0f0 <__ieee754_pow+0x3d8>)
 800bfc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bfc6:	f7f4 f967 	bl	8000298 <__aeabi_dsub>
 800bfca:	4622      	mov	r2, r4
 800bfcc:	462b      	mov	r3, r5
 800bfce:	f7f4 fb1b 	bl	8000608 <__aeabi_dmul>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	2000      	movs	r0, #0
 800bfd8:	494d      	ldr	r1, [pc, #308]	; (800c110 <__ieee754_pow+0x3f8>)
 800bfda:	f7f4 f95d 	bl	8000298 <__aeabi_dsub>
 800bfde:	4622      	mov	r2, r4
 800bfe0:	4680      	mov	r8, r0
 800bfe2:	4689      	mov	r9, r1
 800bfe4:	462b      	mov	r3, r5
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	4629      	mov	r1, r5
 800bfea:	f7f4 fb0d 	bl	8000608 <__aeabi_dmul>
 800bfee:	4602      	mov	r2, r0
 800bff0:	460b      	mov	r3, r1
 800bff2:	4640      	mov	r0, r8
 800bff4:	4649      	mov	r1, r9
 800bff6:	f7f4 fb07 	bl	8000608 <__aeabi_dmul>
 800bffa:	a33f      	add	r3, pc, #252	; (adr r3, 800c0f8 <__ieee754_pow+0x3e0>)
 800bffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c000:	f7f4 fb02 	bl	8000608 <__aeabi_dmul>
 800c004:	4602      	mov	r2, r0
 800c006:	460b      	mov	r3, r1
 800c008:	4650      	mov	r0, sl
 800c00a:	4659      	mov	r1, fp
 800c00c:	f7f4 f944 	bl	8000298 <__aeabi_dsub>
 800c010:	4602      	mov	r2, r0
 800c012:	460b      	mov	r3, r1
 800c014:	4680      	mov	r8, r0
 800c016:	4689      	mov	r9, r1
 800c018:	4630      	mov	r0, r6
 800c01a:	4639      	mov	r1, r7
 800c01c:	f7f4 f93e 	bl	800029c <__adddf3>
 800c020:	2000      	movs	r0, #0
 800c022:	4632      	mov	r2, r6
 800c024:	463b      	mov	r3, r7
 800c026:	4604      	mov	r4, r0
 800c028:	460d      	mov	r5, r1
 800c02a:	f7f4 f935 	bl	8000298 <__aeabi_dsub>
 800c02e:	4602      	mov	r2, r0
 800c030:	460b      	mov	r3, r1
 800c032:	4640      	mov	r0, r8
 800c034:	4649      	mov	r1, r9
 800c036:	f7f4 f92f 	bl	8000298 <__aeabi_dsub>
 800c03a:	9b04      	ldr	r3, [sp, #16]
 800c03c:	9a06      	ldr	r2, [sp, #24]
 800c03e:	3b01      	subs	r3, #1
 800c040:	4313      	orrs	r3, r2
 800c042:	4682      	mov	sl, r0
 800c044:	468b      	mov	fp, r1
 800c046:	f040 81e7 	bne.w	800c418 <__ieee754_pow+0x700>
 800c04a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c100 <__ieee754_pow+0x3e8>
 800c04e:	eeb0 8a47 	vmov.f32	s16, s14
 800c052:	eef0 8a67 	vmov.f32	s17, s15
 800c056:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c05a:	2600      	movs	r6, #0
 800c05c:	4632      	mov	r2, r6
 800c05e:	463b      	mov	r3, r7
 800c060:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c064:	f7f4 f918 	bl	8000298 <__aeabi_dsub>
 800c068:	4622      	mov	r2, r4
 800c06a:	462b      	mov	r3, r5
 800c06c:	f7f4 facc 	bl	8000608 <__aeabi_dmul>
 800c070:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c074:	4680      	mov	r8, r0
 800c076:	4689      	mov	r9, r1
 800c078:	4650      	mov	r0, sl
 800c07a:	4659      	mov	r1, fp
 800c07c:	f7f4 fac4 	bl	8000608 <__aeabi_dmul>
 800c080:	4602      	mov	r2, r0
 800c082:	460b      	mov	r3, r1
 800c084:	4640      	mov	r0, r8
 800c086:	4649      	mov	r1, r9
 800c088:	f7f4 f908 	bl	800029c <__adddf3>
 800c08c:	4632      	mov	r2, r6
 800c08e:	463b      	mov	r3, r7
 800c090:	4680      	mov	r8, r0
 800c092:	4689      	mov	r9, r1
 800c094:	4620      	mov	r0, r4
 800c096:	4629      	mov	r1, r5
 800c098:	f7f4 fab6 	bl	8000608 <__aeabi_dmul>
 800c09c:	460b      	mov	r3, r1
 800c09e:	4604      	mov	r4, r0
 800c0a0:	460d      	mov	r5, r1
 800c0a2:	4602      	mov	r2, r0
 800c0a4:	4649      	mov	r1, r9
 800c0a6:	4640      	mov	r0, r8
 800c0a8:	f7f4 f8f8 	bl	800029c <__adddf3>
 800c0ac:	4b19      	ldr	r3, [pc, #100]	; (800c114 <__ieee754_pow+0x3fc>)
 800c0ae:	4299      	cmp	r1, r3
 800c0b0:	ec45 4b19 	vmov	d9, r4, r5
 800c0b4:	4606      	mov	r6, r0
 800c0b6:	460f      	mov	r7, r1
 800c0b8:	468b      	mov	fp, r1
 800c0ba:	f340 82f1 	ble.w	800c6a0 <__ieee754_pow+0x988>
 800c0be:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c0c2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c0c6:	4303      	orrs	r3, r0
 800c0c8:	f000 81e4 	beq.w	800c494 <__ieee754_pow+0x77c>
 800c0cc:	ec51 0b18 	vmov	r0, r1, d8
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	f7f4 fd0a 	bl	8000aec <__aeabi_dcmplt>
 800c0d8:	3800      	subs	r0, #0
 800c0da:	bf18      	it	ne
 800c0dc:	2001      	movne	r0, #1
 800c0de:	e72b      	b.n	800bf38 <__ieee754_pow+0x220>
 800c0e0:	60000000 	.word	0x60000000
 800c0e4:	3ff71547 	.word	0x3ff71547
 800c0e8:	f85ddf44 	.word	0xf85ddf44
 800c0ec:	3e54ae0b 	.word	0x3e54ae0b
 800c0f0:	55555555 	.word	0x55555555
 800c0f4:	3fd55555 	.word	0x3fd55555
 800c0f8:	652b82fe 	.word	0x652b82fe
 800c0fc:	3ff71547 	.word	0x3ff71547
 800c100:	00000000 	.word	0x00000000
 800c104:	bff00000 	.word	0xbff00000
 800c108:	3ff00000 	.word	0x3ff00000
 800c10c:	3fd00000 	.word	0x3fd00000
 800c110:	3fe00000 	.word	0x3fe00000
 800c114:	408fffff 	.word	0x408fffff
 800c118:	4bd5      	ldr	r3, [pc, #852]	; (800c470 <__ieee754_pow+0x758>)
 800c11a:	402b      	ands	r3, r5
 800c11c:	2200      	movs	r2, #0
 800c11e:	b92b      	cbnz	r3, 800c12c <__ieee754_pow+0x414>
 800c120:	4bd4      	ldr	r3, [pc, #848]	; (800c474 <__ieee754_pow+0x75c>)
 800c122:	f7f4 fa71 	bl	8000608 <__aeabi_dmul>
 800c126:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c12a:	460c      	mov	r4, r1
 800c12c:	1523      	asrs	r3, r4, #20
 800c12e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c132:	4413      	add	r3, r2
 800c134:	9305      	str	r3, [sp, #20]
 800c136:	4bd0      	ldr	r3, [pc, #832]	; (800c478 <__ieee754_pow+0x760>)
 800c138:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c13c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c140:	429c      	cmp	r4, r3
 800c142:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c146:	dd08      	ble.n	800c15a <__ieee754_pow+0x442>
 800c148:	4bcc      	ldr	r3, [pc, #816]	; (800c47c <__ieee754_pow+0x764>)
 800c14a:	429c      	cmp	r4, r3
 800c14c:	f340 8162 	ble.w	800c414 <__ieee754_pow+0x6fc>
 800c150:	9b05      	ldr	r3, [sp, #20]
 800c152:	3301      	adds	r3, #1
 800c154:	9305      	str	r3, [sp, #20]
 800c156:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c15a:	2400      	movs	r4, #0
 800c15c:	00e3      	lsls	r3, r4, #3
 800c15e:	9307      	str	r3, [sp, #28]
 800c160:	4bc7      	ldr	r3, [pc, #796]	; (800c480 <__ieee754_pow+0x768>)
 800c162:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c166:	ed93 7b00 	vldr	d7, [r3]
 800c16a:	4629      	mov	r1, r5
 800c16c:	ec53 2b17 	vmov	r2, r3, d7
 800c170:	eeb0 9a47 	vmov.f32	s18, s14
 800c174:	eef0 9a67 	vmov.f32	s19, s15
 800c178:	4682      	mov	sl, r0
 800c17a:	f7f4 f88d 	bl	8000298 <__aeabi_dsub>
 800c17e:	4652      	mov	r2, sl
 800c180:	4606      	mov	r6, r0
 800c182:	460f      	mov	r7, r1
 800c184:	462b      	mov	r3, r5
 800c186:	ec51 0b19 	vmov	r0, r1, d9
 800c18a:	f7f4 f887 	bl	800029c <__adddf3>
 800c18e:	4602      	mov	r2, r0
 800c190:	460b      	mov	r3, r1
 800c192:	2000      	movs	r0, #0
 800c194:	49bb      	ldr	r1, [pc, #748]	; (800c484 <__ieee754_pow+0x76c>)
 800c196:	f7f4 fb61 	bl	800085c <__aeabi_ddiv>
 800c19a:	ec41 0b1a 	vmov	d10, r0, r1
 800c19e:	4602      	mov	r2, r0
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	4639      	mov	r1, r7
 800c1a6:	f7f4 fa2f 	bl	8000608 <__aeabi_dmul>
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1b0:	9302      	str	r3, [sp, #8]
 800c1b2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c1b6:	46ab      	mov	fp, r5
 800c1b8:	106d      	asrs	r5, r5, #1
 800c1ba:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c1be:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c1c2:	ec41 0b18 	vmov	d8, r0, r1
 800c1c6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	4640      	mov	r0, r8
 800c1ce:	4649      	mov	r1, r9
 800c1d0:	4614      	mov	r4, r2
 800c1d2:	461d      	mov	r5, r3
 800c1d4:	f7f4 fa18 	bl	8000608 <__aeabi_dmul>
 800c1d8:	4602      	mov	r2, r0
 800c1da:	460b      	mov	r3, r1
 800c1dc:	4630      	mov	r0, r6
 800c1de:	4639      	mov	r1, r7
 800c1e0:	f7f4 f85a 	bl	8000298 <__aeabi_dsub>
 800c1e4:	ec53 2b19 	vmov	r2, r3, d9
 800c1e8:	4606      	mov	r6, r0
 800c1ea:	460f      	mov	r7, r1
 800c1ec:	4620      	mov	r0, r4
 800c1ee:	4629      	mov	r1, r5
 800c1f0:	f7f4 f852 	bl	8000298 <__aeabi_dsub>
 800c1f4:	4602      	mov	r2, r0
 800c1f6:	460b      	mov	r3, r1
 800c1f8:	4650      	mov	r0, sl
 800c1fa:	4659      	mov	r1, fp
 800c1fc:	f7f4 f84c 	bl	8000298 <__aeabi_dsub>
 800c200:	4642      	mov	r2, r8
 800c202:	464b      	mov	r3, r9
 800c204:	f7f4 fa00 	bl	8000608 <__aeabi_dmul>
 800c208:	4602      	mov	r2, r0
 800c20a:	460b      	mov	r3, r1
 800c20c:	4630      	mov	r0, r6
 800c20e:	4639      	mov	r1, r7
 800c210:	f7f4 f842 	bl	8000298 <__aeabi_dsub>
 800c214:	ec53 2b1a 	vmov	r2, r3, d10
 800c218:	f7f4 f9f6 	bl	8000608 <__aeabi_dmul>
 800c21c:	ec53 2b18 	vmov	r2, r3, d8
 800c220:	ec41 0b19 	vmov	d9, r0, r1
 800c224:	ec51 0b18 	vmov	r0, r1, d8
 800c228:	f7f4 f9ee 	bl	8000608 <__aeabi_dmul>
 800c22c:	a37c      	add	r3, pc, #496	; (adr r3, 800c420 <__ieee754_pow+0x708>)
 800c22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c232:	4604      	mov	r4, r0
 800c234:	460d      	mov	r5, r1
 800c236:	f7f4 f9e7 	bl	8000608 <__aeabi_dmul>
 800c23a:	a37b      	add	r3, pc, #492	; (adr r3, 800c428 <__ieee754_pow+0x710>)
 800c23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c240:	f7f4 f82c 	bl	800029c <__adddf3>
 800c244:	4622      	mov	r2, r4
 800c246:	462b      	mov	r3, r5
 800c248:	f7f4 f9de 	bl	8000608 <__aeabi_dmul>
 800c24c:	a378      	add	r3, pc, #480	; (adr r3, 800c430 <__ieee754_pow+0x718>)
 800c24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c252:	f7f4 f823 	bl	800029c <__adddf3>
 800c256:	4622      	mov	r2, r4
 800c258:	462b      	mov	r3, r5
 800c25a:	f7f4 f9d5 	bl	8000608 <__aeabi_dmul>
 800c25e:	a376      	add	r3, pc, #472	; (adr r3, 800c438 <__ieee754_pow+0x720>)
 800c260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c264:	f7f4 f81a 	bl	800029c <__adddf3>
 800c268:	4622      	mov	r2, r4
 800c26a:	462b      	mov	r3, r5
 800c26c:	f7f4 f9cc 	bl	8000608 <__aeabi_dmul>
 800c270:	a373      	add	r3, pc, #460	; (adr r3, 800c440 <__ieee754_pow+0x728>)
 800c272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c276:	f7f4 f811 	bl	800029c <__adddf3>
 800c27a:	4622      	mov	r2, r4
 800c27c:	462b      	mov	r3, r5
 800c27e:	f7f4 f9c3 	bl	8000608 <__aeabi_dmul>
 800c282:	a371      	add	r3, pc, #452	; (adr r3, 800c448 <__ieee754_pow+0x730>)
 800c284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c288:	f7f4 f808 	bl	800029c <__adddf3>
 800c28c:	4622      	mov	r2, r4
 800c28e:	4606      	mov	r6, r0
 800c290:	460f      	mov	r7, r1
 800c292:	462b      	mov	r3, r5
 800c294:	4620      	mov	r0, r4
 800c296:	4629      	mov	r1, r5
 800c298:	f7f4 f9b6 	bl	8000608 <__aeabi_dmul>
 800c29c:	4602      	mov	r2, r0
 800c29e:	460b      	mov	r3, r1
 800c2a0:	4630      	mov	r0, r6
 800c2a2:	4639      	mov	r1, r7
 800c2a4:	f7f4 f9b0 	bl	8000608 <__aeabi_dmul>
 800c2a8:	4642      	mov	r2, r8
 800c2aa:	4604      	mov	r4, r0
 800c2ac:	460d      	mov	r5, r1
 800c2ae:	464b      	mov	r3, r9
 800c2b0:	ec51 0b18 	vmov	r0, r1, d8
 800c2b4:	f7f3 fff2 	bl	800029c <__adddf3>
 800c2b8:	ec53 2b19 	vmov	r2, r3, d9
 800c2bc:	f7f4 f9a4 	bl	8000608 <__aeabi_dmul>
 800c2c0:	4622      	mov	r2, r4
 800c2c2:	462b      	mov	r3, r5
 800c2c4:	f7f3 ffea 	bl	800029c <__adddf3>
 800c2c8:	4642      	mov	r2, r8
 800c2ca:	4682      	mov	sl, r0
 800c2cc:	468b      	mov	fp, r1
 800c2ce:	464b      	mov	r3, r9
 800c2d0:	4640      	mov	r0, r8
 800c2d2:	4649      	mov	r1, r9
 800c2d4:	f7f4 f998 	bl	8000608 <__aeabi_dmul>
 800c2d8:	4b6b      	ldr	r3, [pc, #428]	; (800c488 <__ieee754_pow+0x770>)
 800c2da:	2200      	movs	r2, #0
 800c2dc:	4606      	mov	r6, r0
 800c2de:	460f      	mov	r7, r1
 800c2e0:	f7f3 ffdc 	bl	800029c <__adddf3>
 800c2e4:	4652      	mov	r2, sl
 800c2e6:	465b      	mov	r3, fp
 800c2e8:	f7f3 ffd8 	bl	800029c <__adddf3>
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	4604      	mov	r4, r0
 800c2f0:	460d      	mov	r5, r1
 800c2f2:	4602      	mov	r2, r0
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	4640      	mov	r0, r8
 800c2f8:	4649      	mov	r1, r9
 800c2fa:	f7f4 f985 	bl	8000608 <__aeabi_dmul>
 800c2fe:	4b62      	ldr	r3, [pc, #392]	; (800c488 <__ieee754_pow+0x770>)
 800c300:	4680      	mov	r8, r0
 800c302:	4689      	mov	r9, r1
 800c304:	2200      	movs	r2, #0
 800c306:	4620      	mov	r0, r4
 800c308:	4629      	mov	r1, r5
 800c30a:	f7f3 ffc5 	bl	8000298 <__aeabi_dsub>
 800c30e:	4632      	mov	r2, r6
 800c310:	463b      	mov	r3, r7
 800c312:	f7f3 ffc1 	bl	8000298 <__aeabi_dsub>
 800c316:	4602      	mov	r2, r0
 800c318:	460b      	mov	r3, r1
 800c31a:	4650      	mov	r0, sl
 800c31c:	4659      	mov	r1, fp
 800c31e:	f7f3 ffbb 	bl	8000298 <__aeabi_dsub>
 800c322:	ec53 2b18 	vmov	r2, r3, d8
 800c326:	f7f4 f96f 	bl	8000608 <__aeabi_dmul>
 800c32a:	4622      	mov	r2, r4
 800c32c:	4606      	mov	r6, r0
 800c32e:	460f      	mov	r7, r1
 800c330:	462b      	mov	r3, r5
 800c332:	ec51 0b19 	vmov	r0, r1, d9
 800c336:	f7f4 f967 	bl	8000608 <__aeabi_dmul>
 800c33a:	4602      	mov	r2, r0
 800c33c:	460b      	mov	r3, r1
 800c33e:	4630      	mov	r0, r6
 800c340:	4639      	mov	r1, r7
 800c342:	f7f3 ffab 	bl	800029c <__adddf3>
 800c346:	4606      	mov	r6, r0
 800c348:	460f      	mov	r7, r1
 800c34a:	4602      	mov	r2, r0
 800c34c:	460b      	mov	r3, r1
 800c34e:	4640      	mov	r0, r8
 800c350:	4649      	mov	r1, r9
 800c352:	f7f3 ffa3 	bl	800029c <__adddf3>
 800c356:	a33e      	add	r3, pc, #248	; (adr r3, 800c450 <__ieee754_pow+0x738>)
 800c358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35c:	2000      	movs	r0, #0
 800c35e:	4604      	mov	r4, r0
 800c360:	460d      	mov	r5, r1
 800c362:	f7f4 f951 	bl	8000608 <__aeabi_dmul>
 800c366:	4642      	mov	r2, r8
 800c368:	ec41 0b18 	vmov	d8, r0, r1
 800c36c:	464b      	mov	r3, r9
 800c36e:	4620      	mov	r0, r4
 800c370:	4629      	mov	r1, r5
 800c372:	f7f3 ff91 	bl	8000298 <__aeabi_dsub>
 800c376:	4602      	mov	r2, r0
 800c378:	460b      	mov	r3, r1
 800c37a:	4630      	mov	r0, r6
 800c37c:	4639      	mov	r1, r7
 800c37e:	f7f3 ff8b 	bl	8000298 <__aeabi_dsub>
 800c382:	a335      	add	r3, pc, #212	; (adr r3, 800c458 <__ieee754_pow+0x740>)
 800c384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c388:	f7f4 f93e 	bl	8000608 <__aeabi_dmul>
 800c38c:	a334      	add	r3, pc, #208	; (adr r3, 800c460 <__ieee754_pow+0x748>)
 800c38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c392:	4606      	mov	r6, r0
 800c394:	460f      	mov	r7, r1
 800c396:	4620      	mov	r0, r4
 800c398:	4629      	mov	r1, r5
 800c39a:	f7f4 f935 	bl	8000608 <__aeabi_dmul>
 800c39e:	4602      	mov	r2, r0
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	4630      	mov	r0, r6
 800c3a4:	4639      	mov	r1, r7
 800c3a6:	f7f3 ff79 	bl	800029c <__adddf3>
 800c3aa:	9a07      	ldr	r2, [sp, #28]
 800c3ac:	4b37      	ldr	r3, [pc, #220]	; (800c48c <__ieee754_pow+0x774>)
 800c3ae:	4413      	add	r3, r2
 800c3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b4:	f7f3 ff72 	bl	800029c <__adddf3>
 800c3b8:	4682      	mov	sl, r0
 800c3ba:	9805      	ldr	r0, [sp, #20]
 800c3bc:	468b      	mov	fp, r1
 800c3be:	f7f4 f8b9 	bl	8000534 <__aeabi_i2d>
 800c3c2:	9a07      	ldr	r2, [sp, #28]
 800c3c4:	4b32      	ldr	r3, [pc, #200]	; (800c490 <__ieee754_pow+0x778>)
 800c3c6:	4413      	add	r3, r2
 800c3c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c3cc:	4606      	mov	r6, r0
 800c3ce:	460f      	mov	r7, r1
 800c3d0:	4652      	mov	r2, sl
 800c3d2:	465b      	mov	r3, fp
 800c3d4:	ec51 0b18 	vmov	r0, r1, d8
 800c3d8:	f7f3 ff60 	bl	800029c <__adddf3>
 800c3dc:	4642      	mov	r2, r8
 800c3de:	464b      	mov	r3, r9
 800c3e0:	f7f3 ff5c 	bl	800029c <__adddf3>
 800c3e4:	4632      	mov	r2, r6
 800c3e6:	463b      	mov	r3, r7
 800c3e8:	f7f3 ff58 	bl	800029c <__adddf3>
 800c3ec:	2000      	movs	r0, #0
 800c3ee:	4632      	mov	r2, r6
 800c3f0:	463b      	mov	r3, r7
 800c3f2:	4604      	mov	r4, r0
 800c3f4:	460d      	mov	r5, r1
 800c3f6:	f7f3 ff4f 	bl	8000298 <__aeabi_dsub>
 800c3fa:	4642      	mov	r2, r8
 800c3fc:	464b      	mov	r3, r9
 800c3fe:	f7f3 ff4b 	bl	8000298 <__aeabi_dsub>
 800c402:	ec53 2b18 	vmov	r2, r3, d8
 800c406:	f7f3 ff47 	bl	8000298 <__aeabi_dsub>
 800c40a:	4602      	mov	r2, r0
 800c40c:	460b      	mov	r3, r1
 800c40e:	4650      	mov	r0, sl
 800c410:	4659      	mov	r1, fp
 800c412:	e610      	b.n	800c036 <__ieee754_pow+0x31e>
 800c414:	2401      	movs	r4, #1
 800c416:	e6a1      	b.n	800c15c <__ieee754_pow+0x444>
 800c418:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c468 <__ieee754_pow+0x750>
 800c41c:	e617      	b.n	800c04e <__ieee754_pow+0x336>
 800c41e:	bf00      	nop
 800c420:	4a454eef 	.word	0x4a454eef
 800c424:	3fca7e28 	.word	0x3fca7e28
 800c428:	93c9db65 	.word	0x93c9db65
 800c42c:	3fcd864a 	.word	0x3fcd864a
 800c430:	a91d4101 	.word	0xa91d4101
 800c434:	3fd17460 	.word	0x3fd17460
 800c438:	518f264d 	.word	0x518f264d
 800c43c:	3fd55555 	.word	0x3fd55555
 800c440:	db6fabff 	.word	0xdb6fabff
 800c444:	3fdb6db6 	.word	0x3fdb6db6
 800c448:	33333303 	.word	0x33333303
 800c44c:	3fe33333 	.word	0x3fe33333
 800c450:	e0000000 	.word	0xe0000000
 800c454:	3feec709 	.word	0x3feec709
 800c458:	dc3a03fd 	.word	0xdc3a03fd
 800c45c:	3feec709 	.word	0x3feec709
 800c460:	145b01f5 	.word	0x145b01f5
 800c464:	be3e2fe0 	.word	0xbe3e2fe0
 800c468:	00000000 	.word	0x00000000
 800c46c:	3ff00000 	.word	0x3ff00000
 800c470:	7ff00000 	.word	0x7ff00000
 800c474:	43400000 	.word	0x43400000
 800c478:	0003988e 	.word	0x0003988e
 800c47c:	000bb679 	.word	0x000bb679
 800c480:	0800f5e0 	.word	0x0800f5e0
 800c484:	3ff00000 	.word	0x3ff00000
 800c488:	40080000 	.word	0x40080000
 800c48c:	0800f600 	.word	0x0800f600
 800c490:	0800f5f0 	.word	0x0800f5f0
 800c494:	a3b5      	add	r3, pc, #724	; (adr r3, 800c76c <__ieee754_pow+0xa54>)
 800c496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49a:	4640      	mov	r0, r8
 800c49c:	4649      	mov	r1, r9
 800c49e:	f7f3 fefd 	bl	800029c <__adddf3>
 800c4a2:	4622      	mov	r2, r4
 800c4a4:	ec41 0b1a 	vmov	d10, r0, r1
 800c4a8:	462b      	mov	r3, r5
 800c4aa:	4630      	mov	r0, r6
 800c4ac:	4639      	mov	r1, r7
 800c4ae:	f7f3 fef3 	bl	8000298 <__aeabi_dsub>
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	460b      	mov	r3, r1
 800c4b6:	ec51 0b1a 	vmov	r0, r1, d10
 800c4ba:	f7f4 fb35 	bl	8000b28 <__aeabi_dcmpgt>
 800c4be:	2800      	cmp	r0, #0
 800c4c0:	f47f ae04 	bne.w	800c0cc <__ieee754_pow+0x3b4>
 800c4c4:	4aa4      	ldr	r2, [pc, #656]	; (800c758 <__ieee754_pow+0xa40>)
 800c4c6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	f340 8108 	ble.w	800c6e0 <__ieee754_pow+0x9c8>
 800c4d0:	151b      	asrs	r3, r3, #20
 800c4d2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c4d6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c4da:	fa4a f303 	asr.w	r3, sl, r3
 800c4de:	445b      	add	r3, fp
 800c4e0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c4e4:	4e9d      	ldr	r6, [pc, #628]	; (800c75c <__ieee754_pow+0xa44>)
 800c4e6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c4ea:	4116      	asrs	r6, r2
 800c4ec:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	ea23 0106 	bic.w	r1, r3, r6
 800c4f6:	f1c2 0214 	rsb	r2, r2, #20
 800c4fa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c4fe:	fa4a fa02 	asr.w	sl, sl, r2
 800c502:	f1bb 0f00 	cmp.w	fp, #0
 800c506:	4602      	mov	r2, r0
 800c508:	460b      	mov	r3, r1
 800c50a:	4620      	mov	r0, r4
 800c50c:	4629      	mov	r1, r5
 800c50e:	bfb8      	it	lt
 800c510:	f1ca 0a00 	rsblt	sl, sl, #0
 800c514:	f7f3 fec0 	bl	8000298 <__aeabi_dsub>
 800c518:	ec41 0b19 	vmov	d9, r0, r1
 800c51c:	4642      	mov	r2, r8
 800c51e:	464b      	mov	r3, r9
 800c520:	ec51 0b19 	vmov	r0, r1, d9
 800c524:	f7f3 feba 	bl	800029c <__adddf3>
 800c528:	a37b      	add	r3, pc, #492	; (adr r3, 800c718 <__ieee754_pow+0xa00>)
 800c52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c52e:	2000      	movs	r0, #0
 800c530:	4604      	mov	r4, r0
 800c532:	460d      	mov	r5, r1
 800c534:	f7f4 f868 	bl	8000608 <__aeabi_dmul>
 800c538:	ec53 2b19 	vmov	r2, r3, d9
 800c53c:	4606      	mov	r6, r0
 800c53e:	460f      	mov	r7, r1
 800c540:	4620      	mov	r0, r4
 800c542:	4629      	mov	r1, r5
 800c544:	f7f3 fea8 	bl	8000298 <__aeabi_dsub>
 800c548:	4602      	mov	r2, r0
 800c54a:	460b      	mov	r3, r1
 800c54c:	4640      	mov	r0, r8
 800c54e:	4649      	mov	r1, r9
 800c550:	f7f3 fea2 	bl	8000298 <__aeabi_dsub>
 800c554:	a372      	add	r3, pc, #456	; (adr r3, 800c720 <__ieee754_pow+0xa08>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	f7f4 f855 	bl	8000608 <__aeabi_dmul>
 800c55e:	a372      	add	r3, pc, #456	; (adr r3, 800c728 <__ieee754_pow+0xa10>)
 800c560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c564:	4680      	mov	r8, r0
 800c566:	4689      	mov	r9, r1
 800c568:	4620      	mov	r0, r4
 800c56a:	4629      	mov	r1, r5
 800c56c:	f7f4 f84c 	bl	8000608 <__aeabi_dmul>
 800c570:	4602      	mov	r2, r0
 800c572:	460b      	mov	r3, r1
 800c574:	4640      	mov	r0, r8
 800c576:	4649      	mov	r1, r9
 800c578:	f7f3 fe90 	bl	800029c <__adddf3>
 800c57c:	4604      	mov	r4, r0
 800c57e:	460d      	mov	r5, r1
 800c580:	4602      	mov	r2, r0
 800c582:	460b      	mov	r3, r1
 800c584:	4630      	mov	r0, r6
 800c586:	4639      	mov	r1, r7
 800c588:	f7f3 fe88 	bl	800029c <__adddf3>
 800c58c:	4632      	mov	r2, r6
 800c58e:	463b      	mov	r3, r7
 800c590:	4680      	mov	r8, r0
 800c592:	4689      	mov	r9, r1
 800c594:	f7f3 fe80 	bl	8000298 <__aeabi_dsub>
 800c598:	4602      	mov	r2, r0
 800c59a:	460b      	mov	r3, r1
 800c59c:	4620      	mov	r0, r4
 800c59e:	4629      	mov	r1, r5
 800c5a0:	f7f3 fe7a 	bl	8000298 <__aeabi_dsub>
 800c5a4:	4642      	mov	r2, r8
 800c5a6:	4606      	mov	r6, r0
 800c5a8:	460f      	mov	r7, r1
 800c5aa:	464b      	mov	r3, r9
 800c5ac:	4640      	mov	r0, r8
 800c5ae:	4649      	mov	r1, r9
 800c5b0:	f7f4 f82a 	bl	8000608 <__aeabi_dmul>
 800c5b4:	a35e      	add	r3, pc, #376	; (adr r3, 800c730 <__ieee754_pow+0xa18>)
 800c5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ba:	4604      	mov	r4, r0
 800c5bc:	460d      	mov	r5, r1
 800c5be:	f7f4 f823 	bl	8000608 <__aeabi_dmul>
 800c5c2:	a35d      	add	r3, pc, #372	; (adr r3, 800c738 <__ieee754_pow+0xa20>)
 800c5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c8:	f7f3 fe66 	bl	8000298 <__aeabi_dsub>
 800c5cc:	4622      	mov	r2, r4
 800c5ce:	462b      	mov	r3, r5
 800c5d0:	f7f4 f81a 	bl	8000608 <__aeabi_dmul>
 800c5d4:	a35a      	add	r3, pc, #360	; (adr r3, 800c740 <__ieee754_pow+0xa28>)
 800c5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5da:	f7f3 fe5f 	bl	800029c <__adddf3>
 800c5de:	4622      	mov	r2, r4
 800c5e0:	462b      	mov	r3, r5
 800c5e2:	f7f4 f811 	bl	8000608 <__aeabi_dmul>
 800c5e6:	a358      	add	r3, pc, #352	; (adr r3, 800c748 <__ieee754_pow+0xa30>)
 800c5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ec:	f7f3 fe54 	bl	8000298 <__aeabi_dsub>
 800c5f0:	4622      	mov	r2, r4
 800c5f2:	462b      	mov	r3, r5
 800c5f4:	f7f4 f808 	bl	8000608 <__aeabi_dmul>
 800c5f8:	a355      	add	r3, pc, #340	; (adr r3, 800c750 <__ieee754_pow+0xa38>)
 800c5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fe:	f7f3 fe4d 	bl	800029c <__adddf3>
 800c602:	4622      	mov	r2, r4
 800c604:	462b      	mov	r3, r5
 800c606:	f7f3 ffff 	bl	8000608 <__aeabi_dmul>
 800c60a:	4602      	mov	r2, r0
 800c60c:	460b      	mov	r3, r1
 800c60e:	4640      	mov	r0, r8
 800c610:	4649      	mov	r1, r9
 800c612:	f7f3 fe41 	bl	8000298 <__aeabi_dsub>
 800c616:	4604      	mov	r4, r0
 800c618:	460d      	mov	r5, r1
 800c61a:	4602      	mov	r2, r0
 800c61c:	460b      	mov	r3, r1
 800c61e:	4640      	mov	r0, r8
 800c620:	4649      	mov	r1, r9
 800c622:	f7f3 fff1 	bl	8000608 <__aeabi_dmul>
 800c626:	2200      	movs	r2, #0
 800c628:	ec41 0b19 	vmov	d9, r0, r1
 800c62c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c630:	4620      	mov	r0, r4
 800c632:	4629      	mov	r1, r5
 800c634:	f7f3 fe30 	bl	8000298 <__aeabi_dsub>
 800c638:	4602      	mov	r2, r0
 800c63a:	460b      	mov	r3, r1
 800c63c:	ec51 0b19 	vmov	r0, r1, d9
 800c640:	f7f4 f90c 	bl	800085c <__aeabi_ddiv>
 800c644:	4632      	mov	r2, r6
 800c646:	4604      	mov	r4, r0
 800c648:	460d      	mov	r5, r1
 800c64a:	463b      	mov	r3, r7
 800c64c:	4640      	mov	r0, r8
 800c64e:	4649      	mov	r1, r9
 800c650:	f7f3 ffda 	bl	8000608 <__aeabi_dmul>
 800c654:	4632      	mov	r2, r6
 800c656:	463b      	mov	r3, r7
 800c658:	f7f3 fe20 	bl	800029c <__adddf3>
 800c65c:	4602      	mov	r2, r0
 800c65e:	460b      	mov	r3, r1
 800c660:	4620      	mov	r0, r4
 800c662:	4629      	mov	r1, r5
 800c664:	f7f3 fe18 	bl	8000298 <__aeabi_dsub>
 800c668:	4642      	mov	r2, r8
 800c66a:	464b      	mov	r3, r9
 800c66c:	f7f3 fe14 	bl	8000298 <__aeabi_dsub>
 800c670:	460b      	mov	r3, r1
 800c672:	4602      	mov	r2, r0
 800c674:	493a      	ldr	r1, [pc, #232]	; (800c760 <__ieee754_pow+0xa48>)
 800c676:	2000      	movs	r0, #0
 800c678:	f7f3 fe0e 	bl	8000298 <__aeabi_dsub>
 800c67c:	ec41 0b10 	vmov	d0, r0, r1
 800c680:	ee10 3a90 	vmov	r3, s1
 800c684:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c688:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c68c:	da2b      	bge.n	800c6e6 <__ieee754_pow+0x9ce>
 800c68e:	4650      	mov	r0, sl
 800c690:	f000 f966 	bl	800c960 <scalbn>
 800c694:	ec51 0b10 	vmov	r0, r1, d0
 800c698:	ec53 2b18 	vmov	r2, r3, d8
 800c69c:	f7ff bbed 	b.w	800be7a <__ieee754_pow+0x162>
 800c6a0:	4b30      	ldr	r3, [pc, #192]	; (800c764 <__ieee754_pow+0xa4c>)
 800c6a2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c6a6:	429e      	cmp	r6, r3
 800c6a8:	f77f af0c 	ble.w	800c4c4 <__ieee754_pow+0x7ac>
 800c6ac:	4b2e      	ldr	r3, [pc, #184]	; (800c768 <__ieee754_pow+0xa50>)
 800c6ae:	440b      	add	r3, r1
 800c6b0:	4303      	orrs	r3, r0
 800c6b2:	d009      	beq.n	800c6c8 <__ieee754_pow+0x9b0>
 800c6b4:	ec51 0b18 	vmov	r0, r1, d8
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	f7f4 fa16 	bl	8000aec <__aeabi_dcmplt>
 800c6c0:	3800      	subs	r0, #0
 800c6c2:	bf18      	it	ne
 800c6c4:	2001      	movne	r0, #1
 800c6c6:	e447      	b.n	800bf58 <__ieee754_pow+0x240>
 800c6c8:	4622      	mov	r2, r4
 800c6ca:	462b      	mov	r3, r5
 800c6cc:	f7f3 fde4 	bl	8000298 <__aeabi_dsub>
 800c6d0:	4642      	mov	r2, r8
 800c6d2:	464b      	mov	r3, r9
 800c6d4:	f7f4 fa1e 	bl	8000b14 <__aeabi_dcmpge>
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	f43f aef3 	beq.w	800c4c4 <__ieee754_pow+0x7ac>
 800c6de:	e7e9      	b.n	800c6b4 <__ieee754_pow+0x99c>
 800c6e0:	f04f 0a00 	mov.w	sl, #0
 800c6e4:	e71a      	b.n	800c51c <__ieee754_pow+0x804>
 800c6e6:	ec51 0b10 	vmov	r0, r1, d0
 800c6ea:	4619      	mov	r1, r3
 800c6ec:	e7d4      	b.n	800c698 <__ieee754_pow+0x980>
 800c6ee:	491c      	ldr	r1, [pc, #112]	; (800c760 <__ieee754_pow+0xa48>)
 800c6f0:	2000      	movs	r0, #0
 800c6f2:	f7ff bb30 	b.w	800bd56 <__ieee754_pow+0x3e>
 800c6f6:	2000      	movs	r0, #0
 800c6f8:	2100      	movs	r1, #0
 800c6fa:	f7ff bb2c 	b.w	800bd56 <__ieee754_pow+0x3e>
 800c6fe:	4630      	mov	r0, r6
 800c700:	4639      	mov	r1, r7
 800c702:	f7ff bb28 	b.w	800bd56 <__ieee754_pow+0x3e>
 800c706:	9204      	str	r2, [sp, #16]
 800c708:	f7ff bb7a 	b.w	800be00 <__ieee754_pow+0xe8>
 800c70c:	2300      	movs	r3, #0
 800c70e:	f7ff bb64 	b.w	800bdda <__ieee754_pow+0xc2>
 800c712:	bf00      	nop
 800c714:	f3af 8000 	nop.w
 800c718:	00000000 	.word	0x00000000
 800c71c:	3fe62e43 	.word	0x3fe62e43
 800c720:	fefa39ef 	.word	0xfefa39ef
 800c724:	3fe62e42 	.word	0x3fe62e42
 800c728:	0ca86c39 	.word	0x0ca86c39
 800c72c:	be205c61 	.word	0xbe205c61
 800c730:	72bea4d0 	.word	0x72bea4d0
 800c734:	3e663769 	.word	0x3e663769
 800c738:	c5d26bf1 	.word	0xc5d26bf1
 800c73c:	3ebbbd41 	.word	0x3ebbbd41
 800c740:	af25de2c 	.word	0xaf25de2c
 800c744:	3f11566a 	.word	0x3f11566a
 800c748:	16bebd93 	.word	0x16bebd93
 800c74c:	3f66c16c 	.word	0x3f66c16c
 800c750:	5555553e 	.word	0x5555553e
 800c754:	3fc55555 	.word	0x3fc55555
 800c758:	3fe00000 	.word	0x3fe00000
 800c75c:	000fffff 	.word	0x000fffff
 800c760:	3ff00000 	.word	0x3ff00000
 800c764:	4090cbff 	.word	0x4090cbff
 800c768:	3f6f3400 	.word	0x3f6f3400
 800c76c:	652b82fe 	.word	0x652b82fe
 800c770:	3c971547 	.word	0x3c971547

0800c774 <__ieee754_sqrt>:
 800c774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c778:	ec55 4b10 	vmov	r4, r5, d0
 800c77c:	4e55      	ldr	r6, [pc, #340]	; (800c8d4 <__ieee754_sqrt+0x160>)
 800c77e:	43ae      	bics	r6, r5
 800c780:	ee10 0a10 	vmov	r0, s0
 800c784:	ee10 3a10 	vmov	r3, s0
 800c788:	462a      	mov	r2, r5
 800c78a:	4629      	mov	r1, r5
 800c78c:	d110      	bne.n	800c7b0 <__ieee754_sqrt+0x3c>
 800c78e:	ee10 2a10 	vmov	r2, s0
 800c792:	462b      	mov	r3, r5
 800c794:	f7f3 ff38 	bl	8000608 <__aeabi_dmul>
 800c798:	4602      	mov	r2, r0
 800c79a:	460b      	mov	r3, r1
 800c79c:	4620      	mov	r0, r4
 800c79e:	4629      	mov	r1, r5
 800c7a0:	f7f3 fd7c 	bl	800029c <__adddf3>
 800c7a4:	4604      	mov	r4, r0
 800c7a6:	460d      	mov	r5, r1
 800c7a8:	ec45 4b10 	vmov	d0, r4, r5
 800c7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7b0:	2d00      	cmp	r5, #0
 800c7b2:	dc10      	bgt.n	800c7d6 <__ieee754_sqrt+0x62>
 800c7b4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c7b8:	4330      	orrs	r0, r6
 800c7ba:	d0f5      	beq.n	800c7a8 <__ieee754_sqrt+0x34>
 800c7bc:	b15d      	cbz	r5, 800c7d6 <__ieee754_sqrt+0x62>
 800c7be:	ee10 2a10 	vmov	r2, s0
 800c7c2:	462b      	mov	r3, r5
 800c7c4:	ee10 0a10 	vmov	r0, s0
 800c7c8:	f7f3 fd66 	bl	8000298 <__aeabi_dsub>
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	f7f4 f844 	bl	800085c <__aeabi_ddiv>
 800c7d4:	e7e6      	b.n	800c7a4 <__ieee754_sqrt+0x30>
 800c7d6:	1512      	asrs	r2, r2, #20
 800c7d8:	d074      	beq.n	800c8c4 <__ieee754_sqrt+0x150>
 800c7da:	07d4      	lsls	r4, r2, #31
 800c7dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c7e0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c7e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c7e8:	bf5e      	ittt	pl
 800c7ea:	0fda      	lsrpl	r2, r3, #31
 800c7ec:	005b      	lslpl	r3, r3, #1
 800c7ee:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c7f2:	2400      	movs	r4, #0
 800c7f4:	0fda      	lsrs	r2, r3, #31
 800c7f6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c7fa:	107f      	asrs	r7, r7, #1
 800c7fc:	005b      	lsls	r3, r3, #1
 800c7fe:	2516      	movs	r5, #22
 800c800:	4620      	mov	r0, r4
 800c802:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c806:	1886      	adds	r6, r0, r2
 800c808:	428e      	cmp	r6, r1
 800c80a:	bfde      	ittt	le
 800c80c:	1b89      	suble	r1, r1, r6
 800c80e:	18b0      	addle	r0, r6, r2
 800c810:	18a4      	addle	r4, r4, r2
 800c812:	0049      	lsls	r1, r1, #1
 800c814:	3d01      	subs	r5, #1
 800c816:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c81a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c81e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c822:	d1f0      	bne.n	800c806 <__ieee754_sqrt+0x92>
 800c824:	462a      	mov	r2, r5
 800c826:	f04f 0e20 	mov.w	lr, #32
 800c82a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c82e:	4281      	cmp	r1, r0
 800c830:	eb06 0c05 	add.w	ip, r6, r5
 800c834:	dc02      	bgt.n	800c83c <__ieee754_sqrt+0xc8>
 800c836:	d113      	bne.n	800c860 <__ieee754_sqrt+0xec>
 800c838:	459c      	cmp	ip, r3
 800c83a:	d811      	bhi.n	800c860 <__ieee754_sqrt+0xec>
 800c83c:	f1bc 0f00 	cmp.w	ip, #0
 800c840:	eb0c 0506 	add.w	r5, ip, r6
 800c844:	da43      	bge.n	800c8ce <__ieee754_sqrt+0x15a>
 800c846:	2d00      	cmp	r5, #0
 800c848:	db41      	blt.n	800c8ce <__ieee754_sqrt+0x15a>
 800c84a:	f100 0801 	add.w	r8, r0, #1
 800c84e:	1a09      	subs	r1, r1, r0
 800c850:	459c      	cmp	ip, r3
 800c852:	bf88      	it	hi
 800c854:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c858:	eba3 030c 	sub.w	r3, r3, ip
 800c85c:	4432      	add	r2, r6
 800c85e:	4640      	mov	r0, r8
 800c860:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c864:	f1be 0e01 	subs.w	lr, lr, #1
 800c868:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c86c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c870:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c874:	d1db      	bne.n	800c82e <__ieee754_sqrt+0xba>
 800c876:	430b      	orrs	r3, r1
 800c878:	d006      	beq.n	800c888 <__ieee754_sqrt+0x114>
 800c87a:	1c50      	adds	r0, r2, #1
 800c87c:	bf13      	iteet	ne
 800c87e:	3201      	addne	r2, #1
 800c880:	3401      	addeq	r4, #1
 800c882:	4672      	moveq	r2, lr
 800c884:	f022 0201 	bicne.w	r2, r2, #1
 800c888:	1063      	asrs	r3, r4, #1
 800c88a:	0852      	lsrs	r2, r2, #1
 800c88c:	07e1      	lsls	r1, r4, #31
 800c88e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c892:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c896:	bf48      	it	mi
 800c898:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c89c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c8a0:	4614      	mov	r4, r2
 800c8a2:	e781      	b.n	800c7a8 <__ieee754_sqrt+0x34>
 800c8a4:	0ad9      	lsrs	r1, r3, #11
 800c8a6:	3815      	subs	r0, #21
 800c8a8:	055b      	lsls	r3, r3, #21
 800c8aa:	2900      	cmp	r1, #0
 800c8ac:	d0fa      	beq.n	800c8a4 <__ieee754_sqrt+0x130>
 800c8ae:	02cd      	lsls	r5, r1, #11
 800c8b0:	d50a      	bpl.n	800c8c8 <__ieee754_sqrt+0x154>
 800c8b2:	f1c2 0420 	rsb	r4, r2, #32
 800c8b6:	fa23 f404 	lsr.w	r4, r3, r4
 800c8ba:	1e55      	subs	r5, r2, #1
 800c8bc:	4093      	lsls	r3, r2
 800c8be:	4321      	orrs	r1, r4
 800c8c0:	1b42      	subs	r2, r0, r5
 800c8c2:	e78a      	b.n	800c7da <__ieee754_sqrt+0x66>
 800c8c4:	4610      	mov	r0, r2
 800c8c6:	e7f0      	b.n	800c8aa <__ieee754_sqrt+0x136>
 800c8c8:	0049      	lsls	r1, r1, #1
 800c8ca:	3201      	adds	r2, #1
 800c8cc:	e7ef      	b.n	800c8ae <__ieee754_sqrt+0x13a>
 800c8ce:	4680      	mov	r8, r0
 800c8d0:	e7bd      	b.n	800c84e <__ieee754_sqrt+0xda>
 800c8d2:	bf00      	nop
 800c8d4:	7ff00000 	.word	0x7ff00000

0800c8d8 <with_errno>:
 800c8d8:	b570      	push	{r4, r5, r6, lr}
 800c8da:	4604      	mov	r4, r0
 800c8dc:	460d      	mov	r5, r1
 800c8de:	4616      	mov	r6, r2
 800c8e0:	f000 f8cc 	bl	800ca7c <__errno>
 800c8e4:	4629      	mov	r1, r5
 800c8e6:	6006      	str	r6, [r0, #0]
 800c8e8:	4620      	mov	r0, r4
 800c8ea:	bd70      	pop	{r4, r5, r6, pc}

0800c8ec <xflow>:
 800c8ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c8ee:	4614      	mov	r4, r2
 800c8f0:	461d      	mov	r5, r3
 800c8f2:	b108      	cbz	r0, 800c8f8 <xflow+0xc>
 800c8f4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c8f8:	e9cd 2300 	strd	r2, r3, [sp]
 800c8fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c900:	4620      	mov	r0, r4
 800c902:	4629      	mov	r1, r5
 800c904:	f7f3 fe80 	bl	8000608 <__aeabi_dmul>
 800c908:	2222      	movs	r2, #34	; 0x22
 800c90a:	b003      	add	sp, #12
 800c90c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c910:	f7ff bfe2 	b.w	800c8d8 <with_errno>

0800c914 <__math_uflow>:
 800c914:	b508      	push	{r3, lr}
 800c916:	2200      	movs	r2, #0
 800c918:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c91c:	f7ff ffe6 	bl	800c8ec <xflow>
 800c920:	ec41 0b10 	vmov	d0, r0, r1
 800c924:	bd08      	pop	{r3, pc}

0800c926 <__math_oflow>:
 800c926:	b508      	push	{r3, lr}
 800c928:	2200      	movs	r2, #0
 800c92a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c92e:	f7ff ffdd 	bl	800c8ec <xflow>
 800c932:	ec41 0b10 	vmov	d0, r0, r1
 800c936:	bd08      	pop	{r3, pc}

0800c938 <fabs>:
 800c938:	ec51 0b10 	vmov	r0, r1, d0
 800c93c:	ee10 2a10 	vmov	r2, s0
 800c940:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c944:	ec43 2b10 	vmov	d0, r2, r3
 800c948:	4770      	bx	lr

0800c94a <finite>:
 800c94a:	b082      	sub	sp, #8
 800c94c:	ed8d 0b00 	vstr	d0, [sp]
 800c950:	9801      	ldr	r0, [sp, #4]
 800c952:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c956:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c95a:	0fc0      	lsrs	r0, r0, #31
 800c95c:	b002      	add	sp, #8
 800c95e:	4770      	bx	lr

0800c960 <scalbn>:
 800c960:	b570      	push	{r4, r5, r6, lr}
 800c962:	ec55 4b10 	vmov	r4, r5, d0
 800c966:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c96a:	4606      	mov	r6, r0
 800c96c:	462b      	mov	r3, r5
 800c96e:	b99a      	cbnz	r2, 800c998 <scalbn+0x38>
 800c970:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c974:	4323      	orrs	r3, r4
 800c976:	d036      	beq.n	800c9e6 <scalbn+0x86>
 800c978:	4b39      	ldr	r3, [pc, #228]	; (800ca60 <scalbn+0x100>)
 800c97a:	4629      	mov	r1, r5
 800c97c:	ee10 0a10 	vmov	r0, s0
 800c980:	2200      	movs	r2, #0
 800c982:	f7f3 fe41 	bl	8000608 <__aeabi_dmul>
 800c986:	4b37      	ldr	r3, [pc, #220]	; (800ca64 <scalbn+0x104>)
 800c988:	429e      	cmp	r6, r3
 800c98a:	4604      	mov	r4, r0
 800c98c:	460d      	mov	r5, r1
 800c98e:	da10      	bge.n	800c9b2 <scalbn+0x52>
 800c990:	a32b      	add	r3, pc, #172	; (adr r3, 800ca40 <scalbn+0xe0>)
 800c992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c996:	e03a      	b.n	800ca0e <scalbn+0xae>
 800c998:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c99c:	428a      	cmp	r2, r1
 800c99e:	d10c      	bne.n	800c9ba <scalbn+0x5a>
 800c9a0:	ee10 2a10 	vmov	r2, s0
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	4629      	mov	r1, r5
 800c9a8:	f7f3 fc78 	bl	800029c <__adddf3>
 800c9ac:	4604      	mov	r4, r0
 800c9ae:	460d      	mov	r5, r1
 800c9b0:	e019      	b.n	800c9e6 <scalbn+0x86>
 800c9b2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c9b6:	460b      	mov	r3, r1
 800c9b8:	3a36      	subs	r2, #54	; 0x36
 800c9ba:	4432      	add	r2, r6
 800c9bc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c9c0:	428a      	cmp	r2, r1
 800c9c2:	dd08      	ble.n	800c9d6 <scalbn+0x76>
 800c9c4:	2d00      	cmp	r5, #0
 800c9c6:	a120      	add	r1, pc, #128	; (adr r1, 800ca48 <scalbn+0xe8>)
 800c9c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9cc:	da1c      	bge.n	800ca08 <scalbn+0xa8>
 800c9ce:	a120      	add	r1, pc, #128	; (adr r1, 800ca50 <scalbn+0xf0>)
 800c9d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9d4:	e018      	b.n	800ca08 <scalbn+0xa8>
 800c9d6:	2a00      	cmp	r2, #0
 800c9d8:	dd08      	ble.n	800c9ec <scalbn+0x8c>
 800c9da:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c9de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c9e2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c9e6:	ec45 4b10 	vmov	d0, r4, r5
 800c9ea:	bd70      	pop	{r4, r5, r6, pc}
 800c9ec:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c9f0:	da19      	bge.n	800ca26 <scalbn+0xc6>
 800c9f2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c9f6:	429e      	cmp	r6, r3
 800c9f8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c9fc:	dd0a      	ble.n	800ca14 <scalbn+0xb4>
 800c9fe:	a112      	add	r1, pc, #72	; (adr r1, 800ca48 <scalbn+0xe8>)
 800ca00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d1e2      	bne.n	800c9ce <scalbn+0x6e>
 800ca08:	a30f      	add	r3, pc, #60	; (adr r3, 800ca48 <scalbn+0xe8>)
 800ca0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca0e:	f7f3 fdfb 	bl	8000608 <__aeabi_dmul>
 800ca12:	e7cb      	b.n	800c9ac <scalbn+0x4c>
 800ca14:	a10a      	add	r1, pc, #40	; (adr r1, 800ca40 <scalbn+0xe0>)
 800ca16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d0b8      	beq.n	800c990 <scalbn+0x30>
 800ca1e:	a10e      	add	r1, pc, #56	; (adr r1, 800ca58 <scalbn+0xf8>)
 800ca20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca24:	e7b4      	b.n	800c990 <scalbn+0x30>
 800ca26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca2a:	3236      	adds	r2, #54	; 0x36
 800ca2c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ca30:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ca34:	4620      	mov	r0, r4
 800ca36:	4b0c      	ldr	r3, [pc, #48]	; (800ca68 <scalbn+0x108>)
 800ca38:	2200      	movs	r2, #0
 800ca3a:	e7e8      	b.n	800ca0e <scalbn+0xae>
 800ca3c:	f3af 8000 	nop.w
 800ca40:	c2f8f359 	.word	0xc2f8f359
 800ca44:	01a56e1f 	.word	0x01a56e1f
 800ca48:	8800759c 	.word	0x8800759c
 800ca4c:	7e37e43c 	.word	0x7e37e43c
 800ca50:	8800759c 	.word	0x8800759c
 800ca54:	fe37e43c 	.word	0xfe37e43c
 800ca58:	c2f8f359 	.word	0xc2f8f359
 800ca5c:	81a56e1f 	.word	0x81a56e1f
 800ca60:	43500000 	.word	0x43500000
 800ca64:	ffff3cb0 	.word	0xffff3cb0
 800ca68:	3c900000 	.word	0x3c900000

0800ca6c <abort>:
 800ca6c:	b508      	push	{r3, lr}
 800ca6e:	2006      	movs	r0, #6
 800ca70:	f000 fdf0 	bl	800d654 <raise>
 800ca74:	2001      	movs	r0, #1
 800ca76:	f7f8 ff0b 	bl	8005890 <_exit>
	...

0800ca7c <__errno>:
 800ca7c:	4b01      	ldr	r3, [pc, #4]	; (800ca84 <__errno+0x8>)
 800ca7e:	6818      	ldr	r0, [r3, #0]
 800ca80:	4770      	bx	lr
 800ca82:	bf00      	nop
 800ca84:	2000000c 	.word	0x2000000c

0800ca88 <__libc_init_array>:
 800ca88:	b570      	push	{r4, r5, r6, lr}
 800ca8a:	4d0d      	ldr	r5, [pc, #52]	; (800cac0 <__libc_init_array+0x38>)
 800ca8c:	4c0d      	ldr	r4, [pc, #52]	; (800cac4 <__libc_init_array+0x3c>)
 800ca8e:	1b64      	subs	r4, r4, r5
 800ca90:	10a4      	asrs	r4, r4, #2
 800ca92:	2600      	movs	r6, #0
 800ca94:	42a6      	cmp	r6, r4
 800ca96:	d109      	bne.n	800caac <__libc_init_array+0x24>
 800ca98:	4d0b      	ldr	r5, [pc, #44]	; (800cac8 <__libc_init_array+0x40>)
 800ca9a:	4c0c      	ldr	r4, [pc, #48]	; (800cacc <__libc_init_array+0x44>)
 800ca9c:	f002 fd50 	bl	800f540 <_init>
 800caa0:	1b64      	subs	r4, r4, r5
 800caa2:	10a4      	asrs	r4, r4, #2
 800caa4:	2600      	movs	r6, #0
 800caa6:	42a6      	cmp	r6, r4
 800caa8:	d105      	bne.n	800cab6 <__libc_init_array+0x2e>
 800caaa:	bd70      	pop	{r4, r5, r6, pc}
 800caac:	f855 3b04 	ldr.w	r3, [r5], #4
 800cab0:	4798      	blx	r3
 800cab2:	3601      	adds	r6, #1
 800cab4:	e7ee      	b.n	800ca94 <__libc_init_array+0xc>
 800cab6:	f855 3b04 	ldr.w	r3, [r5], #4
 800caba:	4798      	blx	r3
 800cabc:	3601      	adds	r6, #1
 800cabe:	e7f2      	b.n	800caa6 <__libc_init_array+0x1e>
 800cac0:	0800f9f4 	.word	0x0800f9f4
 800cac4:	0800f9f4 	.word	0x0800f9f4
 800cac8:	0800f9f4 	.word	0x0800f9f4
 800cacc:	0800f9fc 	.word	0x0800f9fc

0800cad0 <malloc>:
 800cad0:	4b02      	ldr	r3, [pc, #8]	; (800cadc <malloc+0xc>)
 800cad2:	4601      	mov	r1, r0
 800cad4:	6818      	ldr	r0, [r3, #0]
 800cad6:	f000 b8a7 	b.w	800cc28 <_malloc_r>
 800cada:	bf00      	nop
 800cadc:	2000000c 	.word	0x2000000c

0800cae0 <free>:
 800cae0:	4b02      	ldr	r3, [pc, #8]	; (800caec <free+0xc>)
 800cae2:	4601      	mov	r1, r0
 800cae4:	6818      	ldr	r0, [r3, #0]
 800cae6:	f000 b833 	b.w	800cb50 <_free_r>
 800caea:	bf00      	nop
 800caec:	2000000c 	.word	0x2000000c

0800caf0 <memcpy>:
 800caf0:	440a      	add	r2, r1
 800caf2:	4291      	cmp	r1, r2
 800caf4:	f100 33ff 	add.w	r3, r0, #4294967295
 800caf8:	d100      	bne.n	800cafc <memcpy+0xc>
 800cafa:	4770      	bx	lr
 800cafc:	b510      	push	{r4, lr}
 800cafe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb02:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb06:	4291      	cmp	r1, r2
 800cb08:	d1f9      	bne.n	800cafe <memcpy+0xe>
 800cb0a:	bd10      	pop	{r4, pc}

0800cb0c <memmove>:
 800cb0c:	4288      	cmp	r0, r1
 800cb0e:	b510      	push	{r4, lr}
 800cb10:	eb01 0402 	add.w	r4, r1, r2
 800cb14:	d902      	bls.n	800cb1c <memmove+0x10>
 800cb16:	4284      	cmp	r4, r0
 800cb18:	4623      	mov	r3, r4
 800cb1a:	d807      	bhi.n	800cb2c <memmove+0x20>
 800cb1c:	1e43      	subs	r3, r0, #1
 800cb1e:	42a1      	cmp	r1, r4
 800cb20:	d008      	beq.n	800cb34 <memmove+0x28>
 800cb22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb2a:	e7f8      	b.n	800cb1e <memmove+0x12>
 800cb2c:	4402      	add	r2, r0
 800cb2e:	4601      	mov	r1, r0
 800cb30:	428a      	cmp	r2, r1
 800cb32:	d100      	bne.n	800cb36 <memmove+0x2a>
 800cb34:	bd10      	pop	{r4, pc}
 800cb36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb3e:	e7f7      	b.n	800cb30 <memmove+0x24>

0800cb40 <memset>:
 800cb40:	4402      	add	r2, r0
 800cb42:	4603      	mov	r3, r0
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d100      	bne.n	800cb4a <memset+0xa>
 800cb48:	4770      	bx	lr
 800cb4a:	f803 1b01 	strb.w	r1, [r3], #1
 800cb4e:	e7f9      	b.n	800cb44 <memset+0x4>

0800cb50 <_free_r>:
 800cb50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb52:	2900      	cmp	r1, #0
 800cb54:	d044      	beq.n	800cbe0 <_free_r+0x90>
 800cb56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb5a:	9001      	str	r0, [sp, #4]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	f1a1 0404 	sub.w	r4, r1, #4
 800cb62:	bfb8      	it	lt
 800cb64:	18e4      	addlt	r4, r4, r3
 800cb66:	f001 fc11 	bl	800e38c <__malloc_lock>
 800cb6a:	4a1e      	ldr	r2, [pc, #120]	; (800cbe4 <_free_r+0x94>)
 800cb6c:	9801      	ldr	r0, [sp, #4]
 800cb6e:	6813      	ldr	r3, [r2, #0]
 800cb70:	b933      	cbnz	r3, 800cb80 <_free_r+0x30>
 800cb72:	6063      	str	r3, [r4, #4]
 800cb74:	6014      	str	r4, [r2, #0]
 800cb76:	b003      	add	sp, #12
 800cb78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb7c:	f001 bc0c 	b.w	800e398 <__malloc_unlock>
 800cb80:	42a3      	cmp	r3, r4
 800cb82:	d908      	bls.n	800cb96 <_free_r+0x46>
 800cb84:	6825      	ldr	r5, [r4, #0]
 800cb86:	1961      	adds	r1, r4, r5
 800cb88:	428b      	cmp	r3, r1
 800cb8a:	bf01      	itttt	eq
 800cb8c:	6819      	ldreq	r1, [r3, #0]
 800cb8e:	685b      	ldreq	r3, [r3, #4]
 800cb90:	1949      	addeq	r1, r1, r5
 800cb92:	6021      	streq	r1, [r4, #0]
 800cb94:	e7ed      	b.n	800cb72 <_free_r+0x22>
 800cb96:	461a      	mov	r2, r3
 800cb98:	685b      	ldr	r3, [r3, #4]
 800cb9a:	b10b      	cbz	r3, 800cba0 <_free_r+0x50>
 800cb9c:	42a3      	cmp	r3, r4
 800cb9e:	d9fa      	bls.n	800cb96 <_free_r+0x46>
 800cba0:	6811      	ldr	r1, [r2, #0]
 800cba2:	1855      	adds	r5, r2, r1
 800cba4:	42a5      	cmp	r5, r4
 800cba6:	d10b      	bne.n	800cbc0 <_free_r+0x70>
 800cba8:	6824      	ldr	r4, [r4, #0]
 800cbaa:	4421      	add	r1, r4
 800cbac:	1854      	adds	r4, r2, r1
 800cbae:	42a3      	cmp	r3, r4
 800cbb0:	6011      	str	r1, [r2, #0]
 800cbb2:	d1e0      	bne.n	800cb76 <_free_r+0x26>
 800cbb4:	681c      	ldr	r4, [r3, #0]
 800cbb6:	685b      	ldr	r3, [r3, #4]
 800cbb8:	6053      	str	r3, [r2, #4]
 800cbba:	4421      	add	r1, r4
 800cbbc:	6011      	str	r1, [r2, #0]
 800cbbe:	e7da      	b.n	800cb76 <_free_r+0x26>
 800cbc0:	d902      	bls.n	800cbc8 <_free_r+0x78>
 800cbc2:	230c      	movs	r3, #12
 800cbc4:	6003      	str	r3, [r0, #0]
 800cbc6:	e7d6      	b.n	800cb76 <_free_r+0x26>
 800cbc8:	6825      	ldr	r5, [r4, #0]
 800cbca:	1961      	adds	r1, r4, r5
 800cbcc:	428b      	cmp	r3, r1
 800cbce:	bf04      	itt	eq
 800cbd0:	6819      	ldreq	r1, [r3, #0]
 800cbd2:	685b      	ldreq	r3, [r3, #4]
 800cbd4:	6063      	str	r3, [r4, #4]
 800cbd6:	bf04      	itt	eq
 800cbd8:	1949      	addeq	r1, r1, r5
 800cbda:	6021      	streq	r1, [r4, #0]
 800cbdc:	6054      	str	r4, [r2, #4]
 800cbde:	e7ca      	b.n	800cb76 <_free_r+0x26>
 800cbe0:	b003      	add	sp, #12
 800cbe2:	bd30      	pop	{r4, r5, pc}
 800cbe4:	200010e4 	.word	0x200010e4

0800cbe8 <sbrk_aligned>:
 800cbe8:	b570      	push	{r4, r5, r6, lr}
 800cbea:	4e0e      	ldr	r6, [pc, #56]	; (800cc24 <sbrk_aligned+0x3c>)
 800cbec:	460c      	mov	r4, r1
 800cbee:	6831      	ldr	r1, [r6, #0]
 800cbf0:	4605      	mov	r5, r0
 800cbf2:	b911      	cbnz	r1, 800cbfa <sbrk_aligned+0x12>
 800cbf4:	f000 fcf6 	bl	800d5e4 <_sbrk_r>
 800cbf8:	6030      	str	r0, [r6, #0]
 800cbfa:	4621      	mov	r1, r4
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	f000 fcf1 	bl	800d5e4 <_sbrk_r>
 800cc02:	1c43      	adds	r3, r0, #1
 800cc04:	d00a      	beq.n	800cc1c <sbrk_aligned+0x34>
 800cc06:	1cc4      	adds	r4, r0, #3
 800cc08:	f024 0403 	bic.w	r4, r4, #3
 800cc0c:	42a0      	cmp	r0, r4
 800cc0e:	d007      	beq.n	800cc20 <sbrk_aligned+0x38>
 800cc10:	1a21      	subs	r1, r4, r0
 800cc12:	4628      	mov	r0, r5
 800cc14:	f000 fce6 	bl	800d5e4 <_sbrk_r>
 800cc18:	3001      	adds	r0, #1
 800cc1a:	d101      	bne.n	800cc20 <sbrk_aligned+0x38>
 800cc1c:	f04f 34ff 	mov.w	r4, #4294967295
 800cc20:	4620      	mov	r0, r4
 800cc22:	bd70      	pop	{r4, r5, r6, pc}
 800cc24:	200010e8 	.word	0x200010e8

0800cc28 <_malloc_r>:
 800cc28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc2c:	1ccd      	adds	r5, r1, #3
 800cc2e:	f025 0503 	bic.w	r5, r5, #3
 800cc32:	3508      	adds	r5, #8
 800cc34:	2d0c      	cmp	r5, #12
 800cc36:	bf38      	it	cc
 800cc38:	250c      	movcc	r5, #12
 800cc3a:	2d00      	cmp	r5, #0
 800cc3c:	4607      	mov	r7, r0
 800cc3e:	db01      	blt.n	800cc44 <_malloc_r+0x1c>
 800cc40:	42a9      	cmp	r1, r5
 800cc42:	d905      	bls.n	800cc50 <_malloc_r+0x28>
 800cc44:	230c      	movs	r3, #12
 800cc46:	603b      	str	r3, [r7, #0]
 800cc48:	2600      	movs	r6, #0
 800cc4a:	4630      	mov	r0, r6
 800cc4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc50:	4e2e      	ldr	r6, [pc, #184]	; (800cd0c <_malloc_r+0xe4>)
 800cc52:	f001 fb9b 	bl	800e38c <__malloc_lock>
 800cc56:	6833      	ldr	r3, [r6, #0]
 800cc58:	461c      	mov	r4, r3
 800cc5a:	bb34      	cbnz	r4, 800ccaa <_malloc_r+0x82>
 800cc5c:	4629      	mov	r1, r5
 800cc5e:	4638      	mov	r0, r7
 800cc60:	f7ff ffc2 	bl	800cbe8 <sbrk_aligned>
 800cc64:	1c43      	adds	r3, r0, #1
 800cc66:	4604      	mov	r4, r0
 800cc68:	d14d      	bne.n	800cd06 <_malloc_r+0xde>
 800cc6a:	6834      	ldr	r4, [r6, #0]
 800cc6c:	4626      	mov	r6, r4
 800cc6e:	2e00      	cmp	r6, #0
 800cc70:	d140      	bne.n	800ccf4 <_malloc_r+0xcc>
 800cc72:	6823      	ldr	r3, [r4, #0]
 800cc74:	4631      	mov	r1, r6
 800cc76:	4638      	mov	r0, r7
 800cc78:	eb04 0803 	add.w	r8, r4, r3
 800cc7c:	f000 fcb2 	bl	800d5e4 <_sbrk_r>
 800cc80:	4580      	cmp	r8, r0
 800cc82:	d13a      	bne.n	800ccfa <_malloc_r+0xd2>
 800cc84:	6821      	ldr	r1, [r4, #0]
 800cc86:	3503      	adds	r5, #3
 800cc88:	1a6d      	subs	r5, r5, r1
 800cc8a:	f025 0503 	bic.w	r5, r5, #3
 800cc8e:	3508      	adds	r5, #8
 800cc90:	2d0c      	cmp	r5, #12
 800cc92:	bf38      	it	cc
 800cc94:	250c      	movcc	r5, #12
 800cc96:	4629      	mov	r1, r5
 800cc98:	4638      	mov	r0, r7
 800cc9a:	f7ff ffa5 	bl	800cbe8 <sbrk_aligned>
 800cc9e:	3001      	adds	r0, #1
 800cca0:	d02b      	beq.n	800ccfa <_malloc_r+0xd2>
 800cca2:	6823      	ldr	r3, [r4, #0]
 800cca4:	442b      	add	r3, r5
 800cca6:	6023      	str	r3, [r4, #0]
 800cca8:	e00e      	b.n	800ccc8 <_malloc_r+0xa0>
 800ccaa:	6822      	ldr	r2, [r4, #0]
 800ccac:	1b52      	subs	r2, r2, r5
 800ccae:	d41e      	bmi.n	800ccee <_malloc_r+0xc6>
 800ccb0:	2a0b      	cmp	r2, #11
 800ccb2:	d916      	bls.n	800cce2 <_malloc_r+0xba>
 800ccb4:	1961      	adds	r1, r4, r5
 800ccb6:	42a3      	cmp	r3, r4
 800ccb8:	6025      	str	r5, [r4, #0]
 800ccba:	bf18      	it	ne
 800ccbc:	6059      	strne	r1, [r3, #4]
 800ccbe:	6863      	ldr	r3, [r4, #4]
 800ccc0:	bf08      	it	eq
 800ccc2:	6031      	streq	r1, [r6, #0]
 800ccc4:	5162      	str	r2, [r4, r5]
 800ccc6:	604b      	str	r3, [r1, #4]
 800ccc8:	4638      	mov	r0, r7
 800ccca:	f104 060b 	add.w	r6, r4, #11
 800ccce:	f001 fb63 	bl	800e398 <__malloc_unlock>
 800ccd2:	f026 0607 	bic.w	r6, r6, #7
 800ccd6:	1d23      	adds	r3, r4, #4
 800ccd8:	1af2      	subs	r2, r6, r3
 800ccda:	d0b6      	beq.n	800cc4a <_malloc_r+0x22>
 800ccdc:	1b9b      	subs	r3, r3, r6
 800ccde:	50a3      	str	r3, [r4, r2]
 800cce0:	e7b3      	b.n	800cc4a <_malloc_r+0x22>
 800cce2:	6862      	ldr	r2, [r4, #4]
 800cce4:	42a3      	cmp	r3, r4
 800cce6:	bf0c      	ite	eq
 800cce8:	6032      	streq	r2, [r6, #0]
 800ccea:	605a      	strne	r2, [r3, #4]
 800ccec:	e7ec      	b.n	800ccc8 <_malloc_r+0xa0>
 800ccee:	4623      	mov	r3, r4
 800ccf0:	6864      	ldr	r4, [r4, #4]
 800ccf2:	e7b2      	b.n	800cc5a <_malloc_r+0x32>
 800ccf4:	4634      	mov	r4, r6
 800ccf6:	6876      	ldr	r6, [r6, #4]
 800ccf8:	e7b9      	b.n	800cc6e <_malloc_r+0x46>
 800ccfa:	230c      	movs	r3, #12
 800ccfc:	603b      	str	r3, [r7, #0]
 800ccfe:	4638      	mov	r0, r7
 800cd00:	f001 fb4a 	bl	800e398 <__malloc_unlock>
 800cd04:	e7a1      	b.n	800cc4a <_malloc_r+0x22>
 800cd06:	6025      	str	r5, [r4, #0]
 800cd08:	e7de      	b.n	800ccc8 <_malloc_r+0xa0>
 800cd0a:	bf00      	nop
 800cd0c:	200010e4 	.word	0x200010e4

0800cd10 <__cvt>:
 800cd10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd14:	ec55 4b10 	vmov	r4, r5, d0
 800cd18:	2d00      	cmp	r5, #0
 800cd1a:	460e      	mov	r6, r1
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	462b      	mov	r3, r5
 800cd20:	bfbb      	ittet	lt
 800cd22:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cd26:	461d      	movlt	r5, r3
 800cd28:	2300      	movge	r3, #0
 800cd2a:	232d      	movlt	r3, #45	; 0x2d
 800cd2c:	700b      	strb	r3, [r1, #0]
 800cd2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd30:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cd34:	4691      	mov	r9, r2
 800cd36:	f023 0820 	bic.w	r8, r3, #32
 800cd3a:	bfbc      	itt	lt
 800cd3c:	4622      	movlt	r2, r4
 800cd3e:	4614      	movlt	r4, r2
 800cd40:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cd44:	d005      	beq.n	800cd52 <__cvt+0x42>
 800cd46:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cd4a:	d100      	bne.n	800cd4e <__cvt+0x3e>
 800cd4c:	3601      	adds	r6, #1
 800cd4e:	2102      	movs	r1, #2
 800cd50:	e000      	b.n	800cd54 <__cvt+0x44>
 800cd52:	2103      	movs	r1, #3
 800cd54:	ab03      	add	r3, sp, #12
 800cd56:	9301      	str	r3, [sp, #4]
 800cd58:	ab02      	add	r3, sp, #8
 800cd5a:	9300      	str	r3, [sp, #0]
 800cd5c:	ec45 4b10 	vmov	d0, r4, r5
 800cd60:	4653      	mov	r3, sl
 800cd62:	4632      	mov	r2, r6
 800cd64:	f000 fd20 	bl	800d7a8 <_dtoa_r>
 800cd68:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cd6c:	4607      	mov	r7, r0
 800cd6e:	d102      	bne.n	800cd76 <__cvt+0x66>
 800cd70:	f019 0f01 	tst.w	r9, #1
 800cd74:	d022      	beq.n	800cdbc <__cvt+0xac>
 800cd76:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cd7a:	eb07 0906 	add.w	r9, r7, r6
 800cd7e:	d110      	bne.n	800cda2 <__cvt+0x92>
 800cd80:	783b      	ldrb	r3, [r7, #0]
 800cd82:	2b30      	cmp	r3, #48	; 0x30
 800cd84:	d10a      	bne.n	800cd9c <__cvt+0x8c>
 800cd86:	2200      	movs	r2, #0
 800cd88:	2300      	movs	r3, #0
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	4629      	mov	r1, r5
 800cd8e:	f7f3 fea3 	bl	8000ad8 <__aeabi_dcmpeq>
 800cd92:	b918      	cbnz	r0, 800cd9c <__cvt+0x8c>
 800cd94:	f1c6 0601 	rsb	r6, r6, #1
 800cd98:	f8ca 6000 	str.w	r6, [sl]
 800cd9c:	f8da 3000 	ldr.w	r3, [sl]
 800cda0:	4499      	add	r9, r3
 800cda2:	2200      	movs	r2, #0
 800cda4:	2300      	movs	r3, #0
 800cda6:	4620      	mov	r0, r4
 800cda8:	4629      	mov	r1, r5
 800cdaa:	f7f3 fe95 	bl	8000ad8 <__aeabi_dcmpeq>
 800cdae:	b108      	cbz	r0, 800cdb4 <__cvt+0xa4>
 800cdb0:	f8cd 900c 	str.w	r9, [sp, #12]
 800cdb4:	2230      	movs	r2, #48	; 0x30
 800cdb6:	9b03      	ldr	r3, [sp, #12]
 800cdb8:	454b      	cmp	r3, r9
 800cdba:	d307      	bcc.n	800cdcc <__cvt+0xbc>
 800cdbc:	9b03      	ldr	r3, [sp, #12]
 800cdbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cdc0:	1bdb      	subs	r3, r3, r7
 800cdc2:	4638      	mov	r0, r7
 800cdc4:	6013      	str	r3, [r2, #0]
 800cdc6:	b004      	add	sp, #16
 800cdc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdcc:	1c59      	adds	r1, r3, #1
 800cdce:	9103      	str	r1, [sp, #12]
 800cdd0:	701a      	strb	r2, [r3, #0]
 800cdd2:	e7f0      	b.n	800cdb6 <__cvt+0xa6>

0800cdd4 <__exponent>:
 800cdd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	2900      	cmp	r1, #0
 800cdda:	bfb8      	it	lt
 800cddc:	4249      	neglt	r1, r1
 800cdde:	f803 2b02 	strb.w	r2, [r3], #2
 800cde2:	bfb4      	ite	lt
 800cde4:	222d      	movlt	r2, #45	; 0x2d
 800cde6:	222b      	movge	r2, #43	; 0x2b
 800cde8:	2909      	cmp	r1, #9
 800cdea:	7042      	strb	r2, [r0, #1]
 800cdec:	dd2a      	ble.n	800ce44 <__exponent+0x70>
 800cdee:	f10d 0407 	add.w	r4, sp, #7
 800cdf2:	46a4      	mov	ip, r4
 800cdf4:	270a      	movs	r7, #10
 800cdf6:	46a6      	mov	lr, r4
 800cdf8:	460a      	mov	r2, r1
 800cdfa:	fb91 f6f7 	sdiv	r6, r1, r7
 800cdfe:	fb07 1516 	mls	r5, r7, r6, r1
 800ce02:	3530      	adds	r5, #48	; 0x30
 800ce04:	2a63      	cmp	r2, #99	; 0x63
 800ce06:	f104 34ff 	add.w	r4, r4, #4294967295
 800ce0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ce0e:	4631      	mov	r1, r6
 800ce10:	dcf1      	bgt.n	800cdf6 <__exponent+0x22>
 800ce12:	3130      	adds	r1, #48	; 0x30
 800ce14:	f1ae 0502 	sub.w	r5, lr, #2
 800ce18:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ce1c:	1c44      	adds	r4, r0, #1
 800ce1e:	4629      	mov	r1, r5
 800ce20:	4561      	cmp	r1, ip
 800ce22:	d30a      	bcc.n	800ce3a <__exponent+0x66>
 800ce24:	f10d 0209 	add.w	r2, sp, #9
 800ce28:	eba2 020e 	sub.w	r2, r2, lr
 800ce2c:	4565      	cmp	r5, ip
 800ce2e:	bf88      	it	hi
 800ce30:	2200      	movhi	r2, #0
 800ce32:	4413      	add	r3, r2
 800ce34:	1a18      	subs	r0, r3, r0
 800ce36:	b003      	add	sp, #12
 800ce38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce3e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ce42:	e7ed      	b.n	800ce20 <__exponent+0x4c>
 800ce44:	2330      	movs	r3, #48	; 0x30
 800ce46:	3130      	adds	r1, #48	; 0x30
 800ce48:	7083      	strb	r3, [r0, #2]
 800ce4a:	70c1      	strb	r1, [r0, #3]
 800ce4c:	1d03      	adds	r3, r0, #4
 800ce4e:	e7f1      	b.n	800ce34 <__exponent+0x60>

0800ce50 <_printf_float>:
 800ce50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce54:	ed2d 8b02 	vpush	{d8}
 800ce58:	b08d      	sub	sp, #52	; 0x34
 800ce5a:	460c      	mov	r4, r1
 800ce5c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ce60:	4616      	mov	r6, r2
 800ce62:	461f      	mov	r7, r3
 800ce64:	4605      	mov	r5, r0
 800ce66:	f001 fa8d 	bl	800e384 <_localeconv_r>
 800ce6a:	f8d0 a000 	ldr.w	sl, [r0]
 800ce6e:	4650      	mov	r0, sl
 800ce70:	f7f3 f9b6 	bl	80001e0 <strlen>
 800ce74:	2300      	movs	r3, #0
 800ce76:	930a      	str	r3, [sp, #40]	; 0x28
 800ce78:	6823      	ldr	r3, [r4, #0]
 800ce7a:	9305      	str	r3, [sp, #20]
 800ce7c:	f8d8 3000 	ldr.w	r3, [r8]
 800ce80:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ce84:	3307      	adds	r3, #7
 800ce86:	f023 0307 	bic.w	r3, r3, #7
 800ce8a:	f103 0208 	add.w	r2, r3, #8
 800ce8e:	f8c8 2000 	str.w	r2, [r8]
 800ce92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce96:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ce9a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ce9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cea2:	9307      	str	r3, [sp, #28]
 800cea4:	f8cd 8018 	str.w	r8, [sp, #24]
 800cea8:	ee08 0a10 	vmov	s16, r0
 800ceac:	4b9f      	ldr	r3, [pc, #636]	; (800d12c <_printf_float+0x2dc>)
 800ceae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceb2:	f04f 32ff 	mov.w	r2, #4294967295
 800ceb6:	f7f3 fe41 	bl	8000b3c <__aeabi_dcmpun>
 800ceba:	bb88      	cbnz	r0, 800cf20 <_printf_float+0xd0>
 800cebc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cec0:	4b9a      	ldr	r3, [pc, #616]	; (800d12c <_printf_float+0x2dc>)
 800cec2:	f04f 32ff 	mov.w	r2, #4294967295
 800cec6:	f7f3 fe1b 	bl	8000b00 <__aeabi_dcmple>
 800ceca:	bb48      	cbnz	r0, 800cf20 <_printf_float+0xd0>
 800cecc:	2200      	movs	r2, #0
 800cece:	2300      	movs	r3, #0
 800ced0:	4640      	mov	r0, r8
 800ced2:	4649      	mov	r1, r9
 800ced4:	f7f3 fe0a 	bl	8000aec <__aeabi_dcmplt>
 800ced8:	b110      	cbz	r0, 800cee0 <_printf_float+0x90>
 800ceda:	232d      	movs	r3, #45	; 0x2d
 800cedc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cee0:	4b93      	ldr	r3, [pc, #588]	; (800d130 <_printf_float+0x2e0>)
 800cee2:	4894      	ldr	r0, [pc, #592]	; (800d134 <_printf_float+0x2e4>)
 800cee4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cee8:	bf94      	ite	ls
 800ceea:	4698      	movls	r8, r3
 800ceec:	4680      	movhi	r8, r0
 800ceee:	2303      	movs	r3, #3
 800cef0:	6123      	str	r3, [r4, #16]
 800cef2:	9b05      	ldr	r3, [sp, #20]
 800cef4:	f023 0204 	bic.w	r2, r3, #4
 800cef8:	6022      	str	r2, [r4, #0]
 800cefa:	f04f 0900 	mov.w	r9, #0
 800cefe:	9700      	str	r7, [sp, #0]
 800cf00:	4633      	mov	r3, r6
 800cf02:	aa0b      	add	r2, sp, #44	; 0x2c
 800cf04:	4621      	mov	r1, r4
 800cf06:	4628      	mov	r0, r5
 800cf08:	f000 f9d8 	bl	800d2bc <_printf_common>
 800cf0c:	3001      	adds	r0, #1
 800cf0e:	f040 8090 	bne.w	800d032 <_printf_float+0x1e2>
 800cf12:	f04f 30ff 	mov.w	r0, #4294967295
 800cf16:	b00d      	add	sp, #52	; 0x34
 800cf18:	ecbd 8b02 	vpop	{d8}
 800cf1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf20:	4642      	mov	r2, r8
 800cf22:	464b      	mov	r3, r9
 800cf24:	4640      	mov	r0, r8
 800cf26:	4649      	mov	r1, r9
 800cf28:	f7f3 fe08 	bl	8000b3c <__aeabi_dcmpun>
 800cf2c:	b140      	cbz	r0, 800cf40 <_printf_float+0xf0>
 800cf2e:	464b      	mov	r3, r9
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	bfbc      	itt	lt
 800cf34:	232d      	movlt	r3, #45	; 0x2d
 800cf36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cf3a:	487f      	ldr	r0, [pc, #508]	; (800d138 <_printf_float+0x2e8>)
 800cf3c:	4b7f      	ldr	r3, [pc, #508]	; (800d13c <_printf_float+0x2ec>)
 800cf3e:	e7d1      	b.n	800cee4 <_printf_float+0x94>
 800cf40:	6863      	ldr	r3, [r4, #4]
 800cf42:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cf46:	9206      	str	r2, [sp, #24]
 800cf48:	1c5a      	adds	r2, r3, #1
 800cf4a:	d13f      	bne.n	800cfcc <_printf_float+0x17c>
 800cf4c:	2306      	movs	r3, #6
 800cf4e:	6063      	str	r3, [r4, #4]
 800cf50:	9b05      	ldr	r3, [sp, #20]
 800cf52:	6861      	ldr	r1, [r4, #4]
 800cf54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cf58:	2300      	movs	r3, #0
 800cf5a:	9303      	str	r3, [sp, #12]
 800cf5c:	ab0a      	add	r3, sp, #40	; 0x28
 800cf5e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cf62:	ab09      	add	r3, sp, #36	; 0x24
 800cf64:	ec49 8b10 	vmov	d0, r8, r9
 800cf68:	9300      	str	r3, [sp, #0]
 800cf6a:	6022      	str	r2, [r4, #0]
 800cf6c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cf70:	4628      	mov	r0, r5
 800cf72:	f7ff fecd 	bl	800cd10 <__cvt>
 800cf76:	9b06      	ldr	r3, [sp, #24]
 800cf78:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cf7a:	2b47      	cmp	r3, #71	; 0x47
 800cf7c:	4680      	mov	r8, r0
 800cf7e:	d108      	bne.n	800cf92 <_printf_float+0x142>
 800cf80:	1cc8      	adds	r0, r1, #3
 800cf82:	db02      	blt.n	800cf8a <_printf_float+0x13a>
 800cf84:	6863      	ldr	r3, [r4, #4]
 800cf86:	4299      	cmp	r1, r3
 800cf88:	dd41      	ble.n	800d00e <_printf_float+0x1be>
 800cf8a:	f1ab 0b02 	sub.w	fp, fp, #2
 800cf8e:	fa5f fb8b 	uxtb.w	fp, fp
 800cf92:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cf96:	d820      	bhi.n	800cfda <_printf_float+0x18a>
 800cf98:	3901      	subs	r1, #1
 800cf9a:	465a      	mov	r2, fp
 800cf9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cfa0:	9109      	str	r1, [sp, #36]	; 0x24
 800cfa2:	f7ff ff17 	bl	800cdd4 <__exponent>
 800cfa6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfa8:	1813      	adds	r3, r2, r0
 800cfaa:	2a01      	cmp	r2, #1
 800cfac:	4681      	mov	r9, r0
 800cfae:	6123      	str	r3, [r4, #16]
 800cfb0:	dc02      	bgt.n	800cfb8 <_printf_float+0x168>
 800cfb2:	6822      	ldr	r2, [r4, #0]
 800cfb4:	07d2      	lsls	r2, r2, #31
 800cfb6:	d501      	bpl.n	800cfbc <_printf_float+0x16c>
 800cfb8:	3301      	adds	r3, #1
 800cfba:	6123      	str	r3, [r4, #16]
 800cfbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d09c      	beq.n	800cefe <_printf_float+0xae>
 800cfc4:	232d      	movs	r3, #45	; 0x2d
 800cfc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cfca:	e798      	b.n	800cefe <_printf_float+0xae>
 800cfcc:	9a06      	ldr	r2, [sp, #24]
 800cfce:	2a47      	cmp	r2, #71	; 0x47
 800cfd0:	d1be      	bne.n	800cf50 <_printf_float+0x100>
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d1bc      	bne.n	800cf50 <_printf_float+0x100>
 800cfd6:	2301      	movs	r3, #1
 800cfd8:	e7b9      	b.n	800cf4e <_printf_float+0xfe>
 800cfda:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cfde:	d118      	bne.n	800d012 <_printf_float+0x1c2>
 800cfe0:	2900      	cmp	r1, #0
 800cfe2:	6863      	ldr	r3, [r4, #4]
 800cfe4:	dd0b      	ble.n	800cffe <_printf_float+0x1ae>
 800cfe6:	6121      	str	r1, [r4, #16]
 800cfe8:	b913      	cbnz	r3, 800cff0 <_printf_float+0x1a0>
 800cfea:	6822      	ldr	r2, [r4, #0]
 800cfec:	07d0      	lsls	r0, r2, #31
 800cfee:	d502      	bpl.n	800cff6 <_printf_float+0x1a6>
 800cff0:	3301      	adds	r3, #1
 800cff2:	440b      	add	r3, r1
 800cff4:	6123      	str	r3, [r4, #16]
 800cff6:	65a1      	str	r1, [r4, #88]	; 0x58
 800cff8:	f04f 0900 	mov.w	r9, #0
 800cffc:	e7de      	b.n	800cfbc <_printf_float+0x16c>
 800cffe:	b913      	cbnz	r3, 800d006 <_printf_float+0x1b6>
 800d000:	6822      	ldr	r2, [r4, #0]
 800d002:	07d2      	lsls	r2, r2, #31
 800d004:	d501      	bpl.n	800d00a <_printf_float+0x1ba>
 800d006:	3302      	adds	r3, #2
 800d008:	e7f4      	b.n	800cff4 <_printf_float+0x1a4>
 800d00a:	2301      	movs	r3, #1
 800d00c:	e7f2      	b.n	800cff4 <_printf_float+0x1a4>
 800d00e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d012:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d014:	4299      	cmp	r1, r3
 800d016:	db05      	blt.n	800d024 <_printf_float+0x1d4>
 800d018:	6823      	ldr	r3, [r4, #0]
 800d01a:	6121      	str	r1, [r4, #16]
 800d01c:	07d8      	lsls	r0, r3, #31
 800d01e:	d5ea      	bpl.n	800cff6 <_printf_float+0x1a6>
 800d020:	1c4b      	adds	r3, r1, #1
 800d022:	e7e7      	b.n	800cff4 <_printf_float+0x1a4>
 800d024:	2900      	cmp	r1, #0
 800d026:	bfd4      	ite	le
 800d028:	f1c1 0202 	rsble	r2, r1, #2
 800d02c:	2201      	movgt	r2, #1
 800d02e:	4413      	add	r3, r2
 800d030:	e7e0      	b.n	800cff4 <_printf_float+0x1a4>
 800d032:	6823      	ldr	r3, [r4, #0]
 800d034:	055a      	lsls	r2, r3, #21
 800d036:	d407      	bmi.n	800d048 <_printf_float+0x1f8>
 800d038:	6923      	ldr	r3, [r4, #16]
 800d03a:	4642      	mov	r2, r8
 800d03c:	4631      	mov	r1, r6
 800d03e:	4628      	mov	r0, r5
 800d040:	47b8      	blx	r7
 800d042:	3001      	adds	r0, #1
 800d044:	d12c      	bne.n	800d0a0 <_printf_float+0x250>
 800d046:	e764      	b.n	800cf12 <_printf_float+0xc2>
 800d048:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d04c:	f240 80e0 	bls.w	800d210 <_printf_float+0x3c0>
 800d050:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d054:	2200      	movs	r2, #0
 800d056:	2300      	movs	r3, #0
 800d058:	f7f3 fd3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d05c:	2800      	cmp	r0, #0
 800d05e:	d034      	beq.n	800d0ca <_printf_float+0x27a>
 800d060:	4a37      	ldr	r2, [pc, #220]	; (800d140 <_printf_float+0x2f0>)
 800d062:	2301      	movs	r3, #1
 800d064:	4631      	mov	r1, r6
 800d066:	4628      	mov	r0, r5
 800d068:	47b8      	blx	r7
 800d06a:	3001      	adds	r0, #1
 800d06c:	f43f af51 	beq.w	800cf12 <_printf_float+0xc2>
 800d070:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d074:	429a      	cmp	r2, r3
 800d076:	db02      	blt.n	800d07e <_printf_float+0x22e>
 800d078:	6823      	ldr	r3, [r4, #0]
 800d07a:	07d8      	lsls	r0, r3, #31
 800d07c:	d510      	bpl.n	800d0a0 <_printf_float+0x250>
 800d07e:	ee18 3a10 	vmov	r3, s16
 800d082:	4652      	mov	r2, sl
 800d084:	4631      	mov	r1, r6
 800d086:	4628      	mov	r0, r5
 800d088:	47b8      	blx	r7
 800d08a:	3001      	adds	r0, #1
 800d08c:	f43f af41 	beq.w	800cf12 <_printf_float+0xc2>
 800d090:	f04f 0800 	mov.w	r8, #0
 800d094:	f104 091a 	add.w	r9, r4, #26
 800d098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d09a:	3b01      	subs	r3, #1
 800d09c:	4543      	cmp	r3, r8
 800d09e:	dc09      	bgt.n	800d0b4 <_printf_float+0x264>
 800d0a0:	6823      	ldr	r3, [r4, #0]
 800d0a2:	079b      	lsls	r3, r3, #30
 800d0a4:	f100 8105 	bmi.w	800d2b2 <_printf_float+0x462>
 800d0a8:	68e0      	ldr	r0, [r4, #12]
 800d0aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0ac:	4298      	cmp	r0, r3
 800d0ae:	bfb8      	it	lt
 800d0b0:	4618      	movlt	r0, r3
 800d0b2:	e730      	b.n	800cf16 <_printf_float+0xc6>
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	464a      	mov	r2, r9
 800d0b8:	4631      	mov	r1, r6
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	47b8      	blx	r7
 800d0be:	3001      	adds	r0, #1
 800d0c0:	f43f af27 	beq.w	800cf12 <_printf_float+0xc2>
 800d0c4:	f108 0801 	add.w	r8, r8, #1
 800d0c8:	e7e6      	b.n	800d098 <_printf_float+0x248>
 800d0ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	dc39      	bgt.n	800d144 <_printf_float+0x2f4>
 800d0d0:	4a1b      	ldr	r2, [pc, #108]	; (800d140 <_printf_float+0x2f0>)
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	4631      	mov	r1, r6
 800d0d6:	4628      	mov	r0, r5
 800d0d8:	47b8      	blx	r7
 800d0da:	3001      	adds	r0, #1
 800d0dc:	f43f af19 	beq.w	800cf12 <_printf_float+0xc2>
 800d0e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d0e4:	4313      	orrs	r3, r2
 800d0e6:	d102      	bne.n	800d0ee <_printf_float+0x29e>
 800d0e8:	6823      	ldr	r3, [r4, #0]
 800d0ea:	07d9      	lsls	r1, r3, #31
 800d0ec:	d5d8      	bpl.n	800d0a0 <_printf_float+0x250>
 800d0ee:	ee18 3a10 	vmov	r3, s16
 800d0f2:	4652      	mov	r2, sl
 800d0f4:	4631      	mov	r1, r6
 800d0f6:	4628      	mov	r0, r5
 800d0f8:	47b8      	blx	r7
 800d0fa:	3001      	adds	r0, #1
 800d0fc:	f43f af09 	beq.w	800cf12 <_printf_float+0xc2>
 800d100:	f04f 0900 	mov.w	r9, #0
 800d104:	f104 0a1a 	add.w	sl, r4, #26
 800d108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d10a:	425b      	negs	r3, r3
 800d10c:	454b      	cmp	r3, r9
 800d10e:	dc01      	bgt.n	800d114 <_printf_float+0x2c4>
 800d110:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d112:	e792      	b.n	800d03a <_printf_float+0x1ea>
 800d114:	2301      	movs	r3, #1
 800d116:	4652      	mov	r2, sl
 800d118:	4631      	mov	r1, r6
 800d11a:	4628      	mov	r0, r5
 800d11c:	47b8      	blx	r7
 800d11e:	3001      	adds	r0, #1
 800d120:	f43f aef7 	beq.w	800cf12 <_printf_float+0xc2>
 800d124:	f109 0901 	add.w	r9, r9, #1
 800d128:	e7ee      	b.n	800d108 <_printf_float+0x2b8>
 800d12a:	bf00      	nop
 800d12c:	7fefffff 	.word	0x7fefffff
 800d130:	0800f614 	.word	0x0800f614
 800d134:	0800f618 	.word	0x0800f618
 800d138:	0800f620 	.word	0x0800f620
 800d13c:	0800f61c 	.word	0x0800f61c
 800d140:	0800f624 	.word	0x0800f624
 800d144:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d146:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d148:	429a      	cmp	r2, r3
 800d14a:	bfa8      	it	ge
 800d14c:	461a      	movge	r2, r3
 800d14e:	2a00      	cmp	r2, #0
 800d150:	4691      	mov	r9, r2
 800d152:	dc37      	bgt.n	800d1c4 <_printf_float+0x374>
 800d154:	f04f 0b00 	mov.w	fp, #0
 800d158:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d15c:	f104 021a 	add.w	r2, r4, #26
 800d160:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d162:	9305      	str	r3, [sp, #20]
 800d164:	eba3 0309 	sub.w	r3, r3, r9
 800d168:	455b      	cmp	r3, fp
 800d16a:	dc33      	bgt.n	800d1d4 <_printf_float+0x384>
 800d16c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d170:	429a      	cmp	r2, r3
 800d172:	db3b      	blt.n	800d1ec <_printf_float+0x39c>
 800d174:	6823      	ldr	r3, [r4, #0]
 800d176:	07da      	lsls	r2, r3, #31
 800d178:	d438      	bmi.n	800d1ec <_printf_float+0x39c>
 800d17a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d17c:	9a05      	ldr	r2, [sp, #20]
 800d17e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d180:	1a9a      	subs	r2, r3, r2
 800d182:	eba3 0901 	sub.w	r9, r3, r1
 800d186:	4591      	cmp	r9, r2
 800d188:	bfa8      	it	ge
 800d18a:	4691      	movge	r9, r2
 800d18c:	f1b9 0f00 	cmp.w	r9, #0
 800d190:	dc35      	bgt.n	800d1fe <_printf_float+0x3ae>
 800d192:	f04f 0800 	mov.w	r8, #0
 800d196:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d19a:	f104 0a1a 	add.w	sl, r4, #26
 800d19e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d1a2:	1a9b      	subs	r3, r3, r2
 800d1a4:	eba3 0309 	sub.w	r3, r3, r9
 800d1a8:	4543      	cmp	r3, r8
 800d1aa:	f77f af79 	ble.w	800d0a0 <_printf_float+0x250>
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	4652      	mov	r2, sl
 800d1b2:	4631      	mov	r1, r6
 800d1b4:	4628      	mov	r0, r5
 800d1b6:	47b8      	blx	r7
 800d1b8:	3001      	adds	r0, #1
 800d1ba:	f43f aeaa 	beq.w	800cf12 <_printf_float+0xc2>
 800d1be:	f108 0801 	add.w	r8, r8, #1
 800d1c2:	e7ec      	b.n	800d19e <_printf_float+0x34e>
 800d1c4:	4613      	mov	r3, r2
 800d1c6:	4631      	mov	r1, r6
 800d1c8:	4642      	mov	r2, r8
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	47b8      	blx	r7
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	d1c0      	bne.n	800d154 <_printf_float+0x304>
 800d1d2:	e69e      	b.n	800cf12 <_printf_float+0xc2>
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	4631      	mov	r1, r6
 800d1d8:	4628      	mov	r0, r5
 800d1da:	9205      	str	r2, [sp, #20]
 800d1dc:	47b8      	blx	r7
 800d1de:	3001      	adds	r0, #1
 800d1e0:	f43f ae97 	beq.w	800cf12 <_printf_float+0xc2>
 800d1e4:	9a05      	ldr	r2, [sp, #20]
 800d1e6:	f10b 0b01 	add.w	fp, fp, #1
 800d1ea:	e7b9      	b.n	800d160 <_printf_float+0x310>
 800d1ec:	ee18 3a10 	vmov	r3, s16
 800d1f0:	4652      	mov	r2, sl
 800d1f2:	4631      	mov	r1, r6
 800d1f4:	4628      	mov	r0, r5
 800d1f6:	47b8      	blx	r7
 800d1f8:	3001      	adds	r0, #1
 800d1fa:	d1be      	bne.n	800d17a <_printf_float+0x32a>
 800d1fc:	e689      	b.n	800cf12 <_printf_float+0xc2>
 800d1fe:	9a05      	ldr	r2, [sp, #20]
 800d200:	464b      	mov	r3, r9
 800d202:	4442      	add	r2, r8
 800d204:	4631      	mov	r1, r6
 800d206:	4628      	mov	r0, r5
 800d208:	47b8      	blx	r7
 800d20a:	3001      	adds	r0, #1
 800d20c:	d1c1      	bne.n	800d192 <_printf_float+0x342>
 800d20e:	e680      	b.n	800cf12 <_printf_float+0xc2>
 800d210:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d212:	2a01      	cmp	r2, #1
 800d214:	dc01      	bgt.n	800d21a <_printf_float+0x3ca>
 800d216:	07db      	lsls	r3, r3, #31
 800d218:	d538      	bpl.n	800d28c <_printf_float+0x43c>
 800d21a:	2301      	movs	r3, #1
 800d21c:	4642      	mov	r2, r8
 800d21e:	4631      	mov	r1, r6
 800d220:	4628      	mov	r0, r5
 800d222:	47b8      	blx	r7
 800d224:	3001      	adds	r0, #1
 800d226:	f43f ae74 	beq.w	800cf12 <_printf_float+0xc2>
 800d22a:	ee18 3a10 	vmov	r3, s16
 800d22e:	4652      	mov	r2, sl
 800d230:	4631      	mov	r1, r6
 800d232:	4628      	mov	r0, r5
 800d234:	47b8      	blx	r7
 800d236:	3001      	adds	r0, #1
 800d238:	f43f ae6b 	beq.w	800cf12 <_printf_float+0xc2>
 800d23c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d240:	2200      	movs	r2, #0
 800d242:	2300      	movs	r3, #0
 800d244:	f7f3 fc48 	bl	8000ad8 <__aeabi_dcmpeq>
 800d248:	b9d8      	cbnz	r0, 800d282 <_printf_float+0x432>
 800d24a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d24c:	f108 0201 	add.w	r2, r8, #1
 800d250:	3b01      	subs	r3, #1
 800d252:	4631      	mov	r1, r6
 800d254:	4628      	mov	r0, r5
 800d256:	47b8      	blx	r7
 800d258:	3001      	adds	r0, #1
 800d25a:	d10e      	bne.n	800d27a <_printf_float+0x42a>
 800d25c:	e659      	b.n	800cf12 <_printf_float+0xc2>
 800d25e:	2301      	movs	r3, #1
 800d260:	4652      	mov	r2, sl
 800d262:	4631      	mov	r1, r6
 800d264:	4628      	mov	r0, r5
 800d266:	47b8      	blx	r7
 800d268:	3001      	adds	r0, #1
 800d26a:	f43f ae52 	beq.w	800cf12 <_printf_float+0xc2>
 800d26e:	f108 0801 	add.w	r8, r8, #1
 800d272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d274:	3b01      	subs	r3, #1
 800d276:	4543      	cmp	r3, r8
 800d278:	dcf1      	bgt.n	800d25e <_printf_float+0x40e>
 800d27a:	464b      	mov	r3, r9
 800d27c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d280:	e6dc      	b.n	800d03c <_printf_float+0x1ec>
 800d282:	f04f 0800 	mov.w	r8, #0
 800d286:	f104 0a1a 	add.w	sl, r4, #26
 800d28a:	e7f2      	b.n	800d272 <_printf_float+0x422>
 800d28c:	2301      	movs	r3, #1
 800d28e:	4642      	mov	r2, r8
 800d290:	e7df      	b.n	800d252 <_printf_float+0x402>
 800d292:	2301      	movs	r3, #1
 800d294:	464a      	mov	r2, r9
 800d296:	4631      	mov	r1, r6
 800d298:	4628      	mov	r0, r5
 800d29a:	47b8      	blx	r7
 800d29c:	3001      	adds	r0, #1
 800d29e:	f43f ae38 	beq.w	800cf12 <_printf_float+0xc2>
 800d2a2:	f108 0801 	add.w	r8, r8, #1
 800d2a6:	68e3      	ldr	r3, [r4, #12]
 800d2a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d2aa:	1a5b      	subs	r3, r3, r1
 800d2ac:	4543      	cmp	r3, r8
 800d2ae:	dcf0      	bgt.n	800d292 <_printf_float+0x442>
 800d2b0:	e6fa      	b.n	800d0a8 <_printf_float+0x258>
 800d2b2:	f04f 0800 	mov.w	r8, #0
 800d2b6:	f104 0919 	add.w	r9, r4, #25
 800d2ba:	e7f4      	b.n	800d2a6 <_printf_float+0x456>

0800d2bc <_printf_common>:
 800d2bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2c0:	4616      	mov	r6, r2
 800d2c2:	4699      	mov	r9, r3
 800d2c4:	688a      	ldr	r2, [r1, #8]
 800d2c6:	690b      	ldr	r3, [r1, #16]
 800d2c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d2cc:	4293      	cmp	r3, r2
 800d2ce:	bfb8      	it	lt
 800d2d0:	4613      	movlt	r3, r2
 800d2d2:	6033      	str	r3, [r6, #0]
 800d2d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d2d8:	4607      	mov	r7, r0
 800d2da:	460c      	mov	r4, r1
 800d2dc:	b10a      	cbz	r2, 800d2e2 <_printf_common+0x26>
 800d2de:	3301      	adds	r3, #1
 800d2e0:	6033      	str	r3, [r6, #0]
 800d2e2:	6823      	ldr	r3, [r4, #0]
 800d2e4:	0699      	lsls	r1, r3, #26
 800d2e6:	bf42      	ittt	mi
 800d2e8:	6833      	ldrmi	r3, [r6, #0]
 800d2ea:	3302      	addmi	r3, #2
 800d2ec:	6033      	strmi	r3, [r6, #0]
 800d2ee:	6825      	ldr	r5, [r4, #0]
 800d2f0:	f015 0506 	ands.w	r5, r5, #6
 800d2f4:	d106      	bne.n	800d304 <_printf_common+0x48>
 800d2f6:	f104 0a19 	add.w	sl, r4, #25
 800d2fa:	68e3      	ldr	r3, [r4, #12]
 800d2fc:	6832      	ldr	r2, [r6, #0]
 800d2fe:	1a9b      	subs	r3, r3, r2
 800d300:	42ab      	cmp	r3, r5
 800d302:	dc26      	bgt.n	800d352 <_printf_common+0x96>
 800d304:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d308:	1e13      	subs	r3, r2, #0
 800d30a:	6822      	ldr	r2, [r4, #0]
 800d30c:	bf18      	it	ne
 800d30e:	2301      	movne	r3, #1
 800d310:	0692      	lsls	r2, r2, #26
 800d312:	d42b      	bmi.n	800d36c <_printf_common+0xb0>
 800d314:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d318:	4649      	mov	r1, r9
 800d31a:	4638      	mov	r0, r7
 800d31c:	47c0      	blx	r8
 800d31e:	3001      	adds	r0, #1
 800d320:	d01e      	beq.n	800d360 <_printf_common+0xa4>
 800d322:	6823      	ldr	r3, [r4, #0]
 800d324:	68e5      	ldr	r5, [r4, #12]
 800d326:	6832      	ldr	r2, [r6, #0]
 800d328:	f003 0306 	and.w	r3, r3, #6
 800d32c:	2b04      	cmp	r3, #4
 800d32e:	bf08      	it	eq
 800d330:	1aad      	subeq	r5, r5, r2
 800d332:	68a3      	ldr	r3, [r4, #8]
 800d334:	6922      	ldr	r2, [r4, #16]
 800d336:	bf0c      	ite	eq
 800d338:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d33c:	2500      	movne	r5, #0
 800d33e:	4293      	cmp	r3, r2
 800d340:	bfc4      	itt	gt
 800d342:	1a9b      	subgt	r3, r3, r2
 800d344:	18ed      	addgt	r5, r5, r3
 800d346:	2600      	movs	r6, #0
 800d348:	341a      	adds	r4, #26
 800d34a:	42b5      	cmp	r5, r6
 800d34c:	d11a      	bne.n	800d384 <_printf_common+0xc8>
 800d34e:	2000      	movs	r0, #0
 800d350:	e008      	b.n	800d364 <_printf_common+0xa8>
 800d352:	2301      	movs	r3, #1
 800d354:	4652      	mov	r2, sl
 800d356:	4649      	mov	r1, r9
 800d358:	4638      	mov	r0, r7
 800d35a:	47c0      	blx	r8
 800d35c:	3001      	adds	r0, #1
 800d35e:	d103      	bne.n	800d368 <_printf_common+0xac>
 800d360:	f04f 30ff 	mov.w	r0, #4294967295
 800d364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d368:	3501      	adds	r5, #1
 800d36a:	e7c6      	b.n	800d2fa <_printf_common+0x3e>
 800d36c:	18e1      	adds	r1, r4, r3
 800d36e:	1c5a      	adds	r2, r3, #1
 800d370:	2030      	movs	r0, #48	; 0x30
 800d372:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d376:	4422      	add	r2, r4
 800d378:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d37c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d380:	3302      	adds	r3, #2
 800d382:	e7c7      	b.n	800d314 <_printf_common+0x58>
 800d384:	2301      	movs	r3, #1
 800d386:	4622      	mov	r2, r4
 800d388:	4649      	mov	r1, r9
 800d38a:	4638      	mov	r0, r7
 800d38c:	47c0      	blx	r8
 800d38e:	3001      	adds	r0, #1
 800d390:	d0e6      	beq.n	800d360 <_printf_common+0xa4>
 800d392:	3601      	adds	r6, #1
 800d394:	e7d9      	b.n	800d34a <_printf_common+0x8e>
	...

0800d398 <_printf_i>:
 800d398:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d39c:	7e0f      	ldrb	r7, [r1, #24]
 800d39e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d3a0:	2f78      	cmp	r7, #120	; 0x78
 800d3a2:	4691      	mov	r9, r2
 800d3a4:	4680      	mov	r8, r0
 800d3a6:	460c      	mov	r4, r1
 800d3a8:	469a      	mov	sl, r3
 800d3aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d3ae:	d807      	bhi.n	800d3c0 <_printf_i+0x28>
 800d3b0:	2f62      	cmp	r7, #98	; 0x62
 800d3b2:	d80a      	bhi.n	800d3ca <_printf_i+0x32>
 800d3b4:	2f00      	cmp	r7, #0
 800d3b6:	f000 80d8 	beq.w	800d56a <_printf_i+0x1d2>
 800d3ba:	2f58      	cmp	r7, #88	; 0x58
 800d3bc:	f000 80a3 	beq.w	800d506 <_printf_i+0x16e>
 800d3c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d3c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d3c8:	e03a      	b.n	800d440 <_printf_i+0xa8>
 800d3ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d3ce:	2b15      	cmp	r3, #21
 800d3d0:	d8f6      	bhi.n	800d3c0 <_printf_i+0x28>
 800d3d2:	a101      	add	r1, pc, #4	; (adr r1, 800d3d8 <_printf_i+0x40>)
 800d3d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d3d8:	0800d431 	.word	0x0800d431
 800d3dc:	0800d445 	.word	0x0800d445
 800d3e0:	0800d3c1 	.word	0x0800d3c1
 800d3e4:	0800d3c1 	.word	0x0800d3c1
 800d3e8:	0800d3c1 	.word	0x0800d3c1
 800d3ec:	0800d3c1 	.word	0x0800d3c1
 800d3f0:	0800d445 	.word	0x0800d445
 800d3f4:	0800d3c1 	.word	0x0800d3c1
 800d3f8:	0800d3c1 	.word	0x0800d3c1
 800d3fc:	0800d3c1 	.word	0x0800d3c1
 800d400:	0800d3c1 	.word	0x0800d3c1
 800d404:	0800d551 	.word	0x0800d551
 800d408:	0800d475 	.word	0x0800d475
 800d40c:	0800d533 	.word	0x0800d533
 800d410:	0800d3c1 	.word	0x0800d3c1
 800d414:	0800d3c1 	.word	0x0800d3c1
 800d418:	0800d573 	.word	0x0800d573
 800d41c:	0800d3c1 	.word	0x0800d3c1
 800d420:	0800d475 	.word	0x0800d475
 800d424:	0800d3c1 	.word	0x0800d3c1
 800d428:	0800d3c1 	.word	0x0800d3c1
 800d42c:	0800d53b 	.word	0x0800d53b
 800d430:	682b      	ldr	r3, [r5, #0]
 800d432:	1d1a      	adds	r2, r3, #4
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	602a      	str	r2, [r5, #0]
 800d438:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d43c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d440:	2301      	movs	r3, #1
 800d442:	e0a3      	b.n	800d58c <_printf_i+0x1f4>
 800d444:	6820      	ldr	r0, [r4, #0]
 800d446:	6829      	ldr	r1, [r5, #0]
 800d448:	0606      	lsls	r6, r0, #24
 800d44a:	f101 0304 	add.w	r3, r1, #4
 800d44e:	d50a      	bpl.n	800d466 <_printf_i+0xce>
 800d450:	680e      	ldr	r6, [r1, #0]
 800d452:	602b      	str	r3, [r5, #0]
 800d454:	2e00      	cmp	r6, #0
 800d456:	da03      	bge.n	800d460 <_printf_i+0xc8>
 800d458:	232d      	movs	r3, #45	; 0x2d
 800d45a:	4276      	negs	r6, r6
 800d45c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d460:	485e      	ldr	r0, [pc, #376]	; (800d5dc <_printf_i+0x244>)
 800d462:	230a      	movs	r3, #10
 800d464:	e019      	b.n	800d49a <_printf_i+0x102>
 800d466:	680e      	ldr	r6, [r1, #0]
 800d468:	602b      	str	r3, [r5, #0]
 800d46a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d46e:	bf18      	it	ne
 800d470:	b236      	sxthne	r6, r6
 800d472:	e7ef      	b.n	800d454 <_printf_i+0xbc>
 800d474:	682b      	ldr	r3, [r5, #0]
 800d476:	6820      	ldr	r0, [r4, #0]
 800d478:	1d19      	adds	r1, r3, #4
 800d47a:	6029      	str	r1, [r5, #0]
 800d47c:	0601      	lsls	r1, r0, #24
 800d47e:	d501      	bpl.n	800d484 <_printf_i+0xec>
 800d480:	681e      	ldr	r6, [r3, #0]
 800d482:	e002      	b.n	800d48a <_printf_i+0xf2>
 800d484:	0646      	lsls	r6, r0, #25
 800d486:	d5fb      	bpl.n	800d480 <_printf_i+0xe8>
 800d488:	881e      	ldrh	r6, [r3, #0]
 800d48a:	4854      	ldr	r0, [pc, #336]	; (800d5dc <_printf_i+0x244>)
 800d48c:	2f6f      	cmp	r7, #111	; 0x6f
 800d48e:	bf0c      	ite	eq
 800d490:	2308      	moveq	r3, #8
 800d492:	230a      	movne	r3, #10
 800d494:	2100      	movs	r1, #0
 800d496:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d49a:	6865      	ldr	r5, [r4, #4]
 800d49c:	60a5      	str	r5, [r4, #8]
 800d49e:	2d00      	cmp	r5, #0
 800d4a0:	bfa2      	ittt	ge
 800d4a2:	6821      	ldrge	r1, [r4, #0]
 800d4a4:	f021 0104 	bicge.w	r1, r1, #4
 800d4a8:	6021      	strge	r1, [r4, #0]
 800d4aa:	b90e      	cbnz	r6, 800d4b0 <_printf_i+0x118>
 800d4ac:	2d00      	cmp	r5, #0
 800d4ae:	d04d      	beq.n	800d54c <_printf_i+0x1b4>
 800d4b0:	4615      	mov	r5, r2
 800d4b2:	fbb6 f1f3 	udiv	r1, r6, r3
 800d4b6:	fb03 6711 	mls	r7, r3, r1, r6
 800d4ba:	5dc7      	ldrb	r7, [r0, r7]
 800d4bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d4c0:	4637      	mov	r7, r6
 800d4c2:	42bb      	cmp	r3, r7
 800d4c4:	460e      	mov	r6, r1
 800d4c6:	d9f4      	bls.n	800d4b2 <_printf_i+0x11a>
 800d4c8:	2b08      	cmp	r3, #8
 800d4ca:	d10b      	bne.n	800d4e4 <_printf_i+0x14c>
 800d4cc:	6823      	ldr	r3, [r4, #0]
 800d4ce:	07de      	lsls	r6, r3, #31
 800d4d0:	d508      	bpl.n	800d4e4 <_printf_i+0x14c>
 800d4d2:	6923      	ldr	r3, [r4, #16]
 800d4d4:	6861      	ldr	r1, [r4, #4]
 800d4d6:	4299      	cmp	r1, r3
 800d4d8:	bfde      	ittt	le
 800d4da:	2330      	movle	r3, #48	; 0x30
 800d4dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d4e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d4e4:	1b52      	subs	r2, r2, r5
 800d4e6:	6122      	str	r2, [r4, #16]
 800d4e8:	f8cd a000 	str.w	sl, [sp]
 800d4ec:	464b      	mov	r3, r9
 800d4ee:	aa03      	add	r2, sp, #12
 800d4f0:	4621      	mov	r1, r4
 800d4f2:	4640      	mov	r0, r8
 800d4f4:	f7ff fee2 	bl	800d2bc <_printf_common>
 800d4f8:	3001      	adds	r0, #1
 800d4fa:	d14c      	bne.n	800d596 <_printf_i+0x1fe>
 800d4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d500:	b004      	add	sp, #16
 800d502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d506:	4835      	ldr	r0, [pc, #212]	; (800d5dc <_printf_i+0x244>)
 800d508:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d50c:	6829      	ldr	r1, [r5, #0]
 800d50e:	6823      	ldr	r3, [r4, #0]
 800d510:	f851 6b04 	ldr.w	r6, [r1], #4
 800d514:	6029      	str	r1, [r5, #0]
 800d516:	061d      	lsls	r5, r3, #24
 800d518:	d514      	bpl.n	800d544 <_printf_i+0x1ac>
 800d51a:	07df      	lsls	r7, r3, #31
 800d51c:	bf44      	itt	mi
 800d51e:	f043 0320 	orrmi.w	r3, r3, #32
 800d522:	6023      	strmi	r3, [r4, #0]
 800d524:	b91e      	cbnz	r6, 800d52e <_printf_i+0x196>
 800d526:	6823      	ldr	r3, [r4, #0]
 800d528:	f023 0320 	bic.w	r3, r3, #32
 800d52c:	6023      	str	r3, [r4, #0]
 800d52e:	2310      	movs	r3, #16
 800d530:	e7b0      	b.n	800d494 <_printf_i+0xfc>
 800d532:	6823      	ldr	r3, [r4, #0]
 800d534:	f043 0320 	orr.w	r3, r3, #32
 800d538:	6023      	str	r3, [r4, #0]
 800d53a:	2378      	movs	r3, #120	; 0x78
 800d53c:	4828      	ldr	r0, [pc, #160]	; (800d5e0 <_printf_i+0x248>)
 800d53e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d542:	e7e3      	b.n	800d50c <_printf_i+0x174>
 800d544:	0659      	lsls	r1, r3, #25
 800d546:	bf48      	it	mi
 800d548:	b2b6      	uxthmi	r6, r6
 800d54a:	e7e6      	b.n	800d51a <_printf_i+0x182>
 800d54c:	4615      	mov	r5, r2
 800d54e:	e7bb      	b.n	800d4c8 <_printf_i+0x130>
 800d550:	682b      	ldr	r3, [r5, #0]
 800d552:	6826      	ldr	r6, [r4, #0]
 800d554:	6961      	ldr	r1, [r4, #20]
 800d556:	1d18      	adds	r0, r3, #4
 800d558:	6028      	str	r0, [r5, #0]
 800d55a:	0635      	lsls	r5, r6, #24
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	d501      	bpl.n	800d564 <_printf_i+0x1cc>
 800d560:	6019      	str	r1, [r3, #0]
 800d562:	e002      	b.n	800d56a <_printf_i+0x1d2>
 800d564:	0670      	lsls	r0, r6, #25
 800d566:	d5fb      	bpl.n	800d560 <_printf_i+0x1c8>
 800d568:	8019      	strh	r1, [r3, #0]
 800d56a:	2300      	movs	r3, #0
 800d56c:	6123      	str	r3, [r4, #16]
 800d56e:	4615      	mov	r5, r2
 800d570:	e7ba      	b.n	800d4e8 <_printf_i+0x150>
 800d572:	682b      	ldr	r3, [r5, #0]
 800d574:	1d1a      	adds	r2, r3, #4
 800d576:	602a      	str	r2, [r5, #0]
 800d578:	681d      	ldr	r5, [r3, #0]
 800d57a:	6862      	ldr	r2, [r4, #4]
 800d57c:	2100      	movs	r1, #0
 800d57e:	4628      	mov	r0, r5
 800d580:	f7f2 fe36 	bl	80001f0 <memchr>
 800d584:	b108      	cbz	r0, 800d58a <_printf_i+0x1f2>
 800d586:	1b40      	subs	r0, r0, r5
 800d588:	6060      	str	r0, [r4, #4]
 800d58a:	6863      	ldr	r3, [r4, #4]
 800d58c:	6123      	str	r3, [r4, #16]
 800d58e:	2300      	movs	r3, #0
 800d590:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d594:	e7a8      	b.n	800d4e8 <_printf_i+0x150>
 800d596:	6923      	ldr	r3, [r4, #16]
 800d598:	462a      	mov	r2, r5
 800d59a:	4649      	mov	r1, r9
 800d59c:	4640      	mov	r0, r8
 800d59e:	47d0      	blx	sl
 800d5a0:	3001      	adds	r0, #1
 800d5a2:	d0ab      	beq.n	800d4fc <_printf_i+0x164>
 800d5a4:	6823      	ldr	r3, [r4, #0]
 800d5a6:	079b      	lsls	r3, r3, #30
 800d5a8:	d413      	bmi.n	800d5d2 <_printf_i+0x23a>
 800d5aa:	68e0      	ldr	r0, [r4, #12]
 800d5ac:	9b03      	ldr	r3, [sp, #12]
 800d5ae:	4298      	cmp	r0, r3
 800d5b0:	bfb8      	it	lt
 800d5b2:	4618      	movlt	r0, r3
 800d5b4:	e7a4      	b.n	800d500 <_printf_i+0x168>
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	4632      	mov	r2, r6
 800d5ba:	4649      	mov	r1, r9
 800d5bc:	4640      	mov	r0, r8
 800d5be:	47d0      	blx	sl
 800d5c0:	3001      	adds	r0, #1
 800d5c2:	d09b      	beq.n	800d4fc <_printf_i+0x164>
 800d5c4:	3501      	adds	r5, #1
 800d5c6:	68e3      	ldr	r3, [r4, #12]
 800d5c8:	9903      	ldr	r1, [sp, #12]
 800d5ca:	1a5b      	subs	r3, r3, r1
 800d5cc:	42ab      	cmp	r3, r5
 800d5ce:	dcf2      	bgt.n	800d5b6 <_printf_i+0x21e>
 800d5d0:	e7eb      	b.n	800d5aa <_printf_i+0x212>
 800d5d2:	2500      	movs	r5, #0
 800d5d4:	f104 0619 	add.w	r6, r4, #25
 800d5d8:	e7f5      	b.n	800d5c6 <_printf_i+0x22e>
 800d5da:	bf00      	nop
 800d5dc:	0800f626 	.word	0x0800f626
 800d5e0:	0800f637 	.word	0x0800f637

0800d5e4 <_sbrk_r>:
 800d5e4:	b538      	push	{r3, r4, r5, lr}
 800d5e6:	4d06      	ldr	r5, [pc, #24]	; (800d600 <_sbrk_r+0x1c>)
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	4608      	mov	r0, r1
 800d5ee:	602b      	str	r3, [r5, #0]
 800d5f0:	f7f8 f9c6 	bl	8005980 <_sbrk>
 800d5f4:	1c43      	adds	r3, r0, #1
 800d5f6:	d102      	bne.n	800d5fe <_sbrk_r+0x1a>
 800d5f8:	682b      	ldr	r3, [r5, #0]
 800d5fa:	b103      	cbz	r3, 800d5fe <_sbrk_r+0x1a>
 800d5fc:	6023      	str	r3, [r4, #0]
 800d5fe:	bd38      	pop	{r3, r4, r5, pc}
 800d600:	200010ec 	.word	0x200010ec

0800d604 <_raise_r>:
 800d604:	291f      	cmp	r1, #31
 800d606:	b538      	push	{r3, r4, r5, lr}
 800d608:	4604      	mov	r4, r0
 800d60a:	460d      	mov	r5, r1
 800d60c:	d904      	bls.n	800d618 <_raise_r+0x14>
 800d60e:	2316      	movs	r3, #22
 800d610:	6003      	str	r3, [r0, #0]
 800d612:	f04f 30ff 	mov.w	r0, #4294967295
 800d616:	bd38      	pop	{r3, r4, r5, pc}
 800d618:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d61a:	b112      	cbz	r2, 800d622 <_raise_r+0x1e>
 800d61c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d620:	b94b      	cbnz	r3, 800d636 <_raise_r+0x32>
 800d622:	4620      	mov	r0, r4
 800d624:	f000 f830 	bl	800d688 <_getpid_r>
 800d628:	462a      	mov	r2, r5
 800d62a:	4601      	mov	r1, r0
 800d62c:	4620      	mov	r0, r4
 800d62e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d632:	f000 b817 	b.w	800d664 <_kill_r>
 800d636:	2b01      	cmp	r3, #1
 800d638:	d00a      	beq.n	800d650 <_raise_r+0x4c>
 800d63a:	1c59      	adds	r1, r3, #1
 800d63c:	d103      	bne.n	800d646 <_raise_r+0x42>
 800d63e:	2316      	movs	r3, #22
 800d640:	6003      	str	r3, [r0, #0]
 800d642:	2001      	movs	r0, #1
 800d644:	e7e7      	b.n	800d616 <_raise_r+0x12>
 800d646:	2400      	movs	r4, #0
 800d648:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d64c:	4628      	mov	r0, r5
 800d64e:	4798      	blx	r3
 800d650:	2000      	movs	r0, #0
 800d652:	e7e0      	b.n	800d616 <_raise_r+0x12>

0800d654 <raise>:
 800d654:	4b02      	ldr	r3, [pc, #8]	; (800d660 <raise+0xc>)
 800d656:	4601      	mov	r1, r0
 800d658:	6818      	ldr	r0, [r3, #0]
 800d65a:	f7ff bfd3 	b.w	800d604 <_raise_r>
 800d65e:	bf00      	nop
 800d660:	2000000c 	.word	0x2000000c

0800d664 <_kill_r>:
 800d664:	b538      	push	{r3, r4, r5, lr}
 800d666:	4d07      	ldr	r5, [pc, #28]	; (800d684 <_kill_r+0x20>)
 800d668:	2300      	movs	r3, #0
 800d66a:	4604      	mov	r4, r0
 800d66c:	4608      	mov	r0, r1
 800d66e:	4611      	mov	r1, r2
 800d670:	602b      	str	r3, [r5, #0]
 800d672:	f7f8 f8fd 	bl	8005870 <_kill>
 800d676:	1c43      	adds	r3, r0, #1
 800d678:	d102      	bne.n	800d680 <_kill_r+0x1c>
 800d67a:	682b      	ldr	r3, [r5, #0]
 800d67c:	b103      	cbz	r3, 800d680 <_kill_r+0x1c>
 800d67e:	6023      	str	r3, [r4, #0]
 800d680:	bd38      	pop	{r3, r4, r5, pc}
 800d682:	bf00      	nop
 800d684:	200010ec 	.word	0x200010ec

0800d688 <_getpid_r>:
 800d688:	f7f8 b8ea 	b.w	8005860 <_getpid>

0800d68c <quorem>:
 800d68c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d690:	6903      	ldr	r3, [r0, #16]
 800d692:	690c      	ldr	r4, [r1, #16]
 800d694:	42a3      	cmp	r3, r4
 800d696:	4607      	mov	r7, r0
 800d698:	f2c0 8081 	blt.w	800d79e <quorem+0x112>
 800d69c:	3c01      	subs	r4, #1
 800d69e:	f101 0814 	add.w	r8, r1, #20
 800d6a2:	f100 0514 	add.w	r5, r0, #20
 800d6a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d6aa:	9301      	str	r3, [sp, #4]
 800d6ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d6b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6b4:	3301      	adds	r3, #1
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d6bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d6c0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d6c4:	d331      	bcc.n	800d72a <quorem+0x9e>
 800d6c6:	f04f 0e00 	mov.w	lr, #0
 800d6ca:	4640      	mov	r0, r8
 800d6cc:	46ac      	mov	ip, r5
 800d6ce:	46f2      	mov	sl, lr
 800d6d0:	f850 2b04 	ldr.w	r2, [r0], #4
 800d6d4:	b293      	uxth	r3, r2
 800d6d6:	fb06 e303 	mla	r3, r6, r3, lr
 800d6da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d6de:	b29b      	uxth	r3, r3
 800d6e0:	ebaa 0303 	sub.w	r3, sl, r3
 800d6e4:	f8dc a000 	ldr.w	sl, [ip]
 800d6e8:	0c12      	lsrs	r2, r2, #16
 800d6ea:	fa13 f38a 	uxtah	r3, r3, sl
 800d6ee:	fb06 e202 	mla	r2, r6, r2, lr
 800d6f2:	9300      	str	r3, [sp, #0]
 800d6f4:	9b00      	ldr	r3, [sp, #0]
 800d6f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d6fa:	b292      	uxth	r2, r2
 800d6fc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d700:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d704:	f8bd 3000 	ldrh.w	r3, [sp]
 800d708:	4581      	cmp	r9, r0
 800d70a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d70e:	f84c 3b04 	str.w	r3, [ip], #4
 800d712:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d716:	d2db      	bcs.n	800d6d0 <quorem+0x44>
 800d718:	f855 300b 	ldr.w	r3, [r5, fp]
 800d71c:	b92b      	cbnz	r3, 800d72a <quorem+0x9e>
 800d71e:	9b01      	ldr	r3, [sp, #4]
 800d720:	3b04      	subs	r3, #4
 800d722:	429d      	cmp	r5, r3
 800d724:	461a      	mov	r2, r3
 800d726:	d32e      	bcc.n	800d786 <quorem+0xfa>
 800d728:	613c      	str	r4, [r7, #16]
 800d72a:	4638      	mov	r0, r7
 800d72c:	f001 f8bc 	bl	800e8a8 <__mcmp>
 800d730:	2800      	cmp	r0, #0
 800d732:	db24      	blt.n	800d77e <quorem+0xf2>
 800d734:	3601      	adds	r6, #1
 800d736:	4628      	mov	r0, r5
 800d738:	f04f 0c00 	mov.w	ip, #0
 800d73c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d740:	f8d0 e000 	ldr.w	lr, [r0]
 800d744:	b293      	uxth	r3, r2
 800d746:	ebac 0303 	sub.w	r3, ip, r3
 800d74a:	0c12      	lsrs	r2, r2, #16
 800d74c:	fa13 f38e 	uxtah	r3, r3, lr
 800d750:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d754:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d758:	b29b      	uxth	r3, r3
 800d75a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d75e:	45c1      	cmp	r9, r8
 800d760:	f840 3b04 	str.w	r3, [r0], #4
 800d764:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d768:	d2e8      	bcs.n	800d73c <quorem+0xb0>
 800d76a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d76e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d772:	b922      	cbnz	r2, 800d77e <quorem+0xf2>
 800d774:	3b04      	subs	r3, #4
 800d776:	429d      	cmp	r5, r3
 800d778:	461a      	mov	r2, r3
 800d77a:	d30a      	bcc.n	800d792 <quorem+0x106>
 800d77c:	613c      	str	r4, [r7, #16]
 800d77e:	4630      	mov	r0, r6
 800d780:	b003      	add	sp, #12
 800d782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d786:	6812      	ldr	r2, [r2, #0]
 800d788:	3b04      	subs	r3, #4
 800d78a:	2a00      	cmp	r2, #0
 800d78c:	d1cc      	bne.n	800d728 <quorem+0x9c>
 800d78e:	3c01      	subs	r4, #1
 800d790:	e7c7      	b.n	800d722 <quorem+0x96>
 800d792:	6812      	ldr	r2, [r2, #0]
 800d794:	3b04      	subs	r3, #4
 800d796:	2a00      	cmp	r2, #0
 800d798:	d1f0      	bne.n	800d77c <quorem+0xf0>
 800d79a:	3c01      	subs	r4, #1
 800d79c:	e7eb      	b.n	800d776 <quorem+0xea>
 800d79e:	2000      	movs	r0, #0
 800d7a0:	e7ee      	b.n	800d780 <quorem+0xf4>
 800d7a2:	0000      	movs	r0, r0
 800d7a4:	0000      	movs	r0, r0
	...

0800d7a8 <_dtoa_r>:
 800d7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ac:	ed2d 8b04 	vpush	{d8-d9}
 800d7b0:	ec57 6b10 	vmov	r6, r7, d0
 800d7b4:	b093      	sub	sp, #76	; 0x4c
 800d7b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d7b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d7bc:	9106      	str	r1, [sp, #24]
 800d7be:	ee10 aa10 	vmov	sl, s0
 800d7c2:	4604      	mov	r4, r0
 800d7c4:	9209      	str	r2, [sp, #36]	; 0x24
 800d7c6:	930c      	str	r3, [sp, #48]	; 0x30
 800d7c8:	46bb      	mov	fp, r7
 800d7ca:	b975      	cbnz	r5, 800d7ea <_dtoa_r+0x42>
 800d7cc:	2010      	movs	r0, #16
 800d7ce:	f7ff f97f 	bl	800cad0 <malloc>
 800d7d2:	4602      	mov	r2, r0
 800d7d4:	6260      	str	r0, [r4, #36]	; 0x24
 800d7d6:	b920      	cbnz	r0, 800d7e2 <_dtoa_r+0x3a>
 800d7d8:	4ba7      	ldr	r3, [pc, #668]	; (800da78 <_dtoa_r+0x2d0>)
 800d7da:	21ea      	movs	r1, #234	; 0xea
 800d7dc:	48a7      	ldr	r0, [pc, #668]	; (800da7c <_dtoa_r+0x2d4>)
 800d7de:	f001 f97b 	bl	800ead8 <__assert_func>
 800d7e2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d7e6:	6005      	str	r5, [r0, #0]
 800d7e8:	60c5      	str	r5, [r0, #12]
 800d7ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7ec:	6819      	ldr	r1, [r3, #0]
 800d7ee:	b151      	cbz	r1, 800d806 <_dtoa_r+0x5e>
 800d7f0:	685a      	ldr	r2, [r3, #4]
 800d7f2:	604a      	str	r2, [r1, #4]
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	4093      	lsls	r3, r2
 800d7f8:	608b      	str	r3, [r1, #8]
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	f000 fe12 	bl	800e424 <_Bfree>
 800d800:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d802:	2200      	movs	r2, #0
 800d804:	601a      	str	r2, [r3, #0]
 800d806:	1e3b      	subs	r3, r7, #0
 800d808:	bfaa      	itet	ge
 800d80a:	2300      	movge	r3, #0
 800d80c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d810:	f8c8 3000 	strge.w	r3, [r8]
 800d814:	4b9a      	ldr	r3, [pc, #616]	; (800da80 <_dtoa_r+0x2d8>)
 800d816:	bfbc      	itt	lt
 800d818:	2201      	movlt	r2, #1
 800d81a:	f8c8 2000 	strlt.w	r2, [r8]
 800d81e:	ea33 030b 	bics.w	r3, r3, fp
 800d822:	d11b      	bne.n	800d85c <_dtoa_r+0xb4>
 800d824:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d826:	f242 730f 	movw	r3, #9999	; 0x270f
 800d82a:	6013      	str	r3, [r2, #0]
 800d82c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d830:	4333      	orrs	r3, r6
 800d832:	f000 8592 	beq.w	800e35a <_dtoa_r+0xbb2>
 800d836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d838:	b963      	cbnz	r3, 800d854 <_dtoa_r+0xac>
 800d83a:	4b92      	ldr	r3, [pc, #584]	; (800da84 <_dtoa_r+0x2dc>)
 800d83c:	e022      	b.n	800d884 <_dtoa_r+0xdc>
 800d83e:	4b92      	ldr	r3, [pc, #584]	; (800da88 <_dtoa_r+0x2e0>)
 800d840:	9301      	str	r3, [sp, #4]
 800d842:	3308      	adds	r3, #8
 800d844:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d846:	6013      	str	r3, [r2, #0]
 800d848:	9801      	ldr	r0, [sp, #4]
 800d84a:	b013      	add	sp, #76	; 0x4c
 800d84c:	ecbd 8b04 	vpop	{d8-d9}
 800d850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d854:	4b8b      	ldr	r3, [pc, #556]	; (800da84 <_dtoa_r+0x2dc>)
 800d856:	9301      	str	r3, [sp, #4]
 800d858:	3303      	adds	r3, #3
 800d85a:	e7f3      	b.n	800d844 <_dtoa_r+0x9c>
 800d85c:	2200      	movs	r2, #0
 800d85e:	2300      	movs	r3, #0
 800d860:	4650      	mov	r0, sl
 800d862:	4659      	mov	r1, fp
 800d864:	f7f3 f938 	bl	8000ad8 <__aeabi_dcmpeq>
 800d868:	ec4b ab19 	vmov	d9, sl, fp
 800d86c:	4680      	mov	r8, r0
 800d86e:	b158      	cbz	r0, 800d888 <_dtoa_r+0xe0>
 800d870:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d872:	2301      	movs	r3, #1
 800d874:	6013      	str	r3, [r2, #0]
 800d876:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d878:	2b00      	cmp	r3, #0
 800d87a:	f000 856b 	beq.w	800e354 <_dtoa_r+0xbac>
 800d87e:	4883      	ldr	r0, [pc, #524]	; (800da8c <_dtoa_r+0x2e4>)
 800d880:	6018      	str	r0, [r3, #0]
 800d882:	1e43      	subs	r3, r0, #1
 800d884:	9301      	str	r3, [sp, #4]
 800d886:	e7df      	b.n	800d848 <_dtoa_r+0xa0>
 800d888:	ec4b ab10 	vmov	d0, sl, fp
 800d88c:	aa10      	add	r2, sp, #64	; 0x40
 800d88e:	a911      	add	r1, sp, #68	; 0x44
 800d890:	4620      	mov	r0, r4
 800d892:	f001 f8af 	bl	800e9f4 <__d2b>
 800d896:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d89a:	ee08 0a10 	vmov	s16, r0
 800d89e:	2d00      	cmp	r5, #0
 800d8a0:	f000 8084 	beq.w	800d9ac <_dtoa_r+0x204>
 800d8a4:	ee19 3a90 	vmov	r3, s19
 800d8a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d8ac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d8b0:	4656      	mov	r6, sl
 800d8b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d8b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d8ba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d8be:	4b74      	ldr	r3, [pc, #464]	; (800da90 <_dtoa_r+0x2e8>)
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	4630      	mov	r0, r6
 800d8c4:	4639      	mov	r1, r7
 800d8c6:	f7f2 fce7 	bl	8000298 <__aeabi_dsub>
 800d8ca:	a365      	add	r3, pc, #404	; (adr r3, 800da60 <_dtoa_r+0x2b8>)
 800d8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d0:	f7f2 fe9a 	bl	8000608 <__aeabi_dmul>
 800d8d4:	a364      	add	r3, pc, #400	; (adr r3, 800da68 <_dtoa_r+0x2c0>)
 800d8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8da:	f7f2 fcdf 	bl	800029c <__adddf3>
 800d8de:	4606      	mov	r6, r0
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	460f      	mov	r7, r1
 800d8e4:	f7f2 fe26 	bl	8000534 <__aeabi_i2d>
 800d8e8:	a361      	add	r3, pc, #388	; (adr r3, 800da70 <_dtoa_r+0x2c8>)
 800d8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ee:	f7f2 fe8b 	bl	8000608 <__aeabi_dmul>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	460b      	mov	r3, r1
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	f7f2 fccf 	bl	800029c <__adddf3>
 800d8fe:	4606      	mov	r6, r0
 800d900:	460f      	mov	r7, r1
 800d902:	f7f3 f931 	bl	8000b68 <__aeabi_d2iz>
 800d906:	2200      	movs	r2, #0
 800d908:	9000      	str	r0, [sp, #0]
 800d90a:	2300      	movs	r3, #0
 800d90c:	4630      	mov	r0, r6
 800d90e:	4639      	mov	r1, r7
 800d910:	f7f3 f8ec 	bl	8000aec <__aeabi_dcmplt>
 800d914:	b150      	cbz	r0, 800d92c <_dtoa_r+0x184>
 800d916:	9800      	ldr	r0, [sp, #0]
 800d918:	f7f2 fe0c 	bl	8000534 <__aeabi_i2d>
 800d91c:	4632      	mov	r2, r6
 800d91e:	463b      	mov	r3, r7
 800d920:	f7f3 f8da 	bl	8000ad8 <__aeabi_dcmpeq>
 800d924:	b910      	cbnz	r0, 800d92c <_dtoa_r+0x184>
 800d926:	9b00      	ldr	r3, [sp, #0]
 800d928:	3b01      	subs	r3, #1
 800d92a:	9300      	str	r3, [sp, #0]
 800d92c:	9b00      	ldr	r3, [sp, #0]
 800d92e:	2b16      	cmp	r3, #22
 800d930:	d85a      	bhi.n	800d9e8 <_dtoa_r+0x240>
 800d932:	9a00      	ldr	r2, [sp, #0]
 800d934:	4b57      	ldr	r3, [pc, #348]	; (800da94 <_dtoa_r+0x2ec>)
 800d936:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d93e:	ec51 0b19 	vmov	r0, r1, d9
 800d942:	f7f3 f8d3 	bl	8000aec <__aeabi_dcmplt>
 800d946:	2800      	cmp	r0, #0
 800d948:	d050      	beq.n	800d9ec <_dtoa_r+0x244>
 800d94a:	9b00      	ldr	r3, [sp, #0]
 800d94c:	3b01      	subs	r3, #1
 800d94e:	9300      	str	r3, [sp, #0]
 800d950:	2300      	movs	r3, #0
 800d952:	930b      	str	r3, [sp, #44]	; 0x2c
 800d954:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d956:	1b5d      	subs	r5, r3, r5
 800d958:	1e6b      	subs	r3, r5, #1
 800d95a:	9305      	str	r3, [sp, #20]
 800d95c:	bf45      	ittet	mi
 800d95e:	f1c5 0301 	rsbmi	r3, r5, #1
 800d962:	9304      	strmi	r3, [sp, #16]
 800d964:	2300      	movpl	r3, #0
 800d966:	2300      	movmi	r3, #0
 800d968:	bf4c      	ite	mi
 800d96a:	9305      	strmi	r3, [sp, #20]
 800d96c:	9304      	strpl	r3, [sp, #16]
 800d96e:	9b00      	ldr	r3, [sp, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	db3d      	blt.n	800d9f0 <_dtoa_r+0x248>
 800d974:	9b05      	ldr	r3, [sp, #20]
 800d976:	9a00      	ldr	r2, [sp, #0]
 800d978:	920a      	str	r2, [sp, #40]	; 0x28
 800d97a:	4413      	add	r3, r2
 800d97c:	9305      	str	r3, [sp, #20]
 800d97e:	2300      	movs	r3, #0
 800d980:	9307      	str	r3, [sp, #28]
 800d982:	9b06      	ldr	r3, [sp, #24]
 800d984:	2b09      	cmp	r3, #9
 800d986:	f200 8089 	bhi.w	800da9c <_dtoa_r+0x2f4>
 800d98a:	2b05      	cmp	r3, #5
 800d98c:	bfc4      	itt	gt
 800d98e:	3b04      	subgt	r3, #4
 800d990:	9306      	strgt	r3, [sp, #24]
 800d992:	9b06      	ldr	r3, [sp, #24]
 800d994:	f1a3 0302 	sub.w	r3, r3, #2
 800d998:	bfcc      	ite	gt
 800d99a:	2500      	movgt	r5, #0
 800d99c:	2501      	movle	r5, #1
 800d99e:	2b03      	cmp	r3, #3
 800d9a0:	f200 8087 	bhi.w	800dab2 <_dtoa_r+0x30a>
 800d9a4:	e8df f003 	tbb	[pc, r3]
 800d9a8:	59383a2d 	.word	0x59383a2d
 800d9ac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d9b0:	441d      	add	r5, r3
 800d9b2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d9b6:	2b20      	cmp	r3, #32
 800d9b8:	bfc1      	itttt	gt
 800d9ba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d9be:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d9c2:	fa0b f303 	lslgt.w	r3, fp, r3
 800d9c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d9ca:	bfda      	itte	le
 800d9cc:	f1c3 0320 	rsble	r3, r3, #32
 800d9d0:	fa06 f003 	lslle.w	r0, r6, r3
 800d9d4:	4318      	orrgt	r0, r3
 800d9d6:	f7f2 fd9d 	bl	8000514 <__aeabi_ui2d>
 800d9da:	2301      	movs	r3, #1
 800d9dc:	4606      	mov	r6, r0
 800d9de:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d9e2:	3d01      	subs	r5, #1
 800d9e4:	930e      	str	r3, [sp, #56]	; 0x38
 800d9e6:	e76a      	b.n	800d8be <_dtoa_r+0x116>
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	e7b2      	b.n	800d952 <_dtoa_r+0x1aa>
 800d9ec:	900b      	str	r0, [sp, #44]	; 0x2c
 800d9ee:	e7b1      	b.n	800d954 <_dtoa_r+0x1ac>
 800d9f0:	9b04      	ldr	r3, [sp, #16]
 800d9f2:	9a00      	ldr	r2, [sp, #0]
 800d9f4:	1a9b      	subs	r3, r3, r2
 800d9f6:	9304      	str	r3, [sp, #16]
 800d9f8:	4253      	negs	r3, r2
 800d9fa:	9307      	str	r3, [sp, #28]
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	930a      	str	r3, [sp, #40]	; 0x28
 800da00:	e7bf      	b.n	800d982 <_dtoa_r+0x1da>
 800da02:	2300      	movs	r3, #0
 800da04:	9308      	str	r3, [sp, #32]
 800da06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da08:	2b00      	cmp	r3, #0
 800da0a:	dc55      	bgt.n	800dab8 <_dtoa_r+0x310>
 800da0c:	2301      	movs	r3, #1
 800da0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800da12:	461a      	mov	r2, r3
 800da14:	9209      	str	r2, [sp, #36]	; 0x24
 800da16:	e00c      	b.n	800da32 <_dtoa_r+0x28a>
 800da18:	2301      	movs	r3, #1
 800da1a:	e7f3      	b.n	800da04 <_dtoa_r+0x25c>
 800da1c:	2300      	movs	r3, #0
 800da1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da20:	9308      	str	r3, [sp, #32]
 800da22:	9b00      	ldr	r3, [sp, #0]
 800da24:	4413      	add	r3, r2
 800da26:	9302      	str	r3, [sp, #8]
 800da28:	3301      	adds	r3, #1
 800da2a:	2b01      	cmp	r3, #1
 800da2c:	9303      	str	r3, [sp, #12]
 800da2e:	bfb8      	it	lt
 800da30:	2301      	movlt	r3, #1
 800da32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800da34:	2200      	movs	r2, #0
 800da36:	6042      	str	r2, [r0, #4]
 800da38:	2204      	movs	r2, #4
 800da3a:	f102 0614 	add.w	r6, r2, #20
 800da3e:	429e      	cmp	r6, r3
 800da40:	6841      	ldr	r1, [r0, #4]
 800da42:	d93d      	bls.n	800dac0 <_dtoa_r+0x318>
 800da44:	4620      	mov	r0, r4
 800da46:	f000 fcad 	bl	800e3a4 <_Balloc>
 800da4a:	9001      	str	r0, [sp, #4]
 800da4c:	2800      	cmp	r0, #0
 800da4e:	d13b      	bne.n	800dac8 <_dtoa_r+0x320>
 800da50:	4b11      	ldr	r3, [pc, #68]	; (800da98 <_dtoa_r+0x2f0>)
 800da52:	4602      	mov	r2, r0
 800da54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800da58:	e6c0      	b.n	800d7dc <_dtoa_r+0x34>
 800da5a:	2301      	movs	r3, #1
 800da5c:	e7df      	b.n	800da1e <_dtoa_r+0x276>
 800da5e:	bf00      	nop
 800da60:	636f4361 	.word	0x636f4361
 800da64:	3fd287a7 	.word	0x3fd287a7
 800da68:	8b60c8b3 	.word	0x8b60c8b3
 800da6c:	3fc68a28 	.word	0x3fc68a28
 800da70:	509f79fb 	.word	0x509f79fb
 800da74:	3fd34413 	.word	0x3fd34413
 800da78:	0800f655 	.word	0x0800f655
 800da7c:	0800f66c 	.word	0x0800f66c
 800da80:	7ff00000 	.word	0x7ff00000
 800da84:	0800f651 	.word	0x0800f651
 800da88:	0800f648 	.word	0x0800f648
 800da8c:	0800f625 	.word	0x0800f625
 800da90:	3ff80000 	.word	0x3ff80000
 800da94:	0800f760 	.word	0x0800f760
 800da98:	0800f6c7 	.word	0x0800f6c7
 800da9c:	2501      	movs	r5, #1
 800da9e:	2300      	movs	r3, #0
 800daa0:	9306      	str	r3, [sp, #24]
 800daa2:	9508      	str	r5, [sp, #32]
 800daa4:	f04f 33ff 	mov.w	r3, #4294967295
 800daa8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800daac:	2200      	movs	r2, #0
 800daae:	2312      	movs	r3, #18
 800dab0:	e7b0      	b.n	800da14 <_dtoa_r+0x26c>
 800dab2:	2301      	movs	r3, #1
 800dab4:	9308      	str	r3, [sp, #32]
 800dab6:	e7f5      	b.n	800daa4 <_dtoa_r+0x2fc>
 800dab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dabe:	e7b8      	b.n	800da32 <_dtoa_r+0x28a>
 800dac0:	3101      	adds	r1, #1
 800dac2:	6041      	str	r1, [r0, #4]
 800dac4:	0052      	lsls	r2, r2, #1
 800dac6:	e7b8      	b.n	800da3a <_dtoa_r+0x292>
 800dac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800daca:	9a01      	ldr	r2, [sp, #4]
 800dacc:	601a      	str	r2, [r3, #0]
 800dace:	9b03      	ldr	r3, [sp, #12]
 800dad0:	2b0e      	cmp	r3, #14
 800dad2:	f200 809d 	bhi.w	800dc10 <_dtoa_r+0x468>
 800dad6:	2d00      	cmp	r5, #0
 800dad8:	f000 809a 	beq.w	800dc10 <_dtoa_r+0x468>
 800dadc:	9b00      	ldr	r3, [sp, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	dd32      	ble.n	800db48 <_dtoa_r+0x3a0>
 800dae2:	4ab7      	ldr	r2, [pc, #732]	; (800ddc0 <_dtoa_r+0x618>)
 800dae4:	f003 030f 	and.w	r3, r3, #15
 800dae8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800daec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800daf0:	9b00      	ldr	r3, [sp, #0]
 800daf2:	05d8      	lsls	r0, r3, #23
 800daf4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800daf8:	d516      	bpl.n	800db28 <_dtoa_r+0x380>
 800dafa:	4bb2      	ldr	r3, [pc, #712]	; (800ddc4 <_dtoa_r+0x61c>)
 800dafc:	ec51 0b19 	vmov	r0, r1, d9
 800db00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800db04:	f7f2 feaa 	bl	800085c <__aeabi_ddiv>
 800db08:	f007 070f 	and.w	r7, r7, #15
 800db0c:	4682      	mov	sl, r0
 800db0e:	468b      	mov	fp, r1
 800db10:	2503      	movs	r5, #3
 800db12:	4eac      	ldr	r6, [pc, #688]	; (800ddc4 <_dtoa_r+0x61c>)
 800db14:	b957      	cbnz	r7, 800db2c <_dtoa_r+0x384>
 800db16:	4642      	mov	r2, r8
 800db18:	464b      	mov	r3, r9
 800db1a:	4650      	mov	r0, sl
 800db1c:	4659      	mov	r1, fp
 800db1e:	f7f2 fe9d 	bl	800085c <__aeabi_ddiv>
 800db22:	4682      	mov	sl, r0
 800db24:	468b      	mov	fp, r1
 800db26:	e028      	b.n	800db7a <_dtoa_r+0x3d2>
 800db28:	2502      	movs	r5, #2
 800db2a:	e7f2      	b.n	800db12 <_dtoa_r+0x36a>
 800db2c:	07f9      	lsls	r1, r7, #31
 800db2e:	d508      	bpl.n	800db42 <_dtoa_r+0x39a>
 800db30:	4640      	mov	r0, r8
 800db32:	4649      	mov	r1, r9
 800db34:	e9d6 2300 	ldrd	r2, r3, [r6]
 800db38:	f7f2 fd66 	bl	8000608 <__aeabi_dmul>
 800db3c:	3501      	adds	r5, #1
 800db3e:	4680      	mov	r8, r0
 800db40:	4689      	mov	r9, r1
 800db42:	107f      	asrs	r7, r7, #1
 800db44:	3608      	adds	r6, #8
 800db46:	e7e5      	b.n	800db14 <_dtoa_r+0x36c>
 800db48:	f000 809b 	beq.w	800dc82 <_dtoa_r+0x4da>
 800db4c:	9b00      	ldr	r3, [sp, #0]
 800db4e:	4f9d      	ldr	r7, [pc, #628]	; (800ddc4 <_dtoa_r+0x61c>)
 800db50:	425e      	negs	r6, r3
 800db52:	4b9b      	ldr	r3, [pc, #620]	; (800ddc0 <_dtoa_r+0x618>)
 800db54:	f006 020f 	and.w	r2, r6, #15
 800db58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db60:	ec51 0b19 	vmov	r0, r1, d9
 800db64:	f7f2 fd50 	bl	8000608 <__aeabi_dmul>
 800db68:	1136      	asrs	r6, r6, #4
 800db6a:	4682      	mov	sl, r0
 800db6c:	468b      	mov	fp, r1
 800db6e:	2300      	movs	r3, #0
 800db70:	2502      	movs	r5, #2
 800db72:	2e00      	cmp	r6, #0
 800db74:	d17a      	bne.n	800dc6c <_dtoa_r+0x4c4>
 800db76:	2b00      	cmp	r3, #0
 800db78:	d1d3      	bne.n	800db22 <_dtoa_r+0x37a>
 800db7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	f000 8082 	beq.w	800dc86 <_dtoa_r+0x4de>
 800db82:	4b91      	ldr	r3, [pc, #580]	; (800ddc8 <_dtoa_r+0x620>)
 800db84:	2200      	movs	r2, #0
 800db86:	4650      	mov	r0, sl
 800db88:	4659      	mov	r1, fp
 800db8a:	f7f2 ffaf 	bl	8000aec <__aeabi_dcmplt>
 800db8e:	2800      	cmp	r0, #0
 800db90:	d079      	beq.n	800dc86 <_dtoa_r+0x4de>
 800db92:	9b03      	ldr	r3, [sp, #12]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d076      	beq.n	800dc86 <_dtoa_r+0x4de>
 800db98:	9b02      	ldr	r3, [sp, #8]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	dd36      	ble.n	800dc0c <_dtoa_r+0x464>
 800db9e:	9b00      	ldr	r3, [sp, #0]
 800dba0:	4650      	mov	r0, sl
 800dba2:	4659      	mov	r1, fp
 800dba4:	1e5f      	subs	r7, r3, #1
 800dba6:	2200      	movs	r2, #0
 800dba8:	4b88      	ldr	r3, [pc, #544]	; (800ddcc <_dtoa_r+0x624>)
 800dbaa:	f7f2 fd2d 	bl	8000608 <__aeabi_dmul>
 800dbae:	9e02      	ldr	r6, [sp, #8]
 800dbb0:	4682      	mov	sl, r0
 800dbb2:	468b      	mov	fp, r1
 800dbb4:	3501      	adds	r5, #1
 800dbb6:	4628      	mov	r0, r5
 800dbb8:	f7f2 fcbc 	bl	8000534 <__aeabi_i2d>
 800dbbc:	4652      	mov	r2, sl
 800dbbe:	465b      	mov	r3, fp
 800dbc0:	f7f2 fd22 	bl	8000608 <__aeabi_dmul>
 800dbc4:	4b82      	ldr	r3, [pc, #520]	; (800ddd0 <_dtoa_r+0x628>)
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	f7f2 fb68 	bl	800029c <__adddf3>
 800dbcc:	46d0      	mov	r8, sl
 800dbce:	46d9      	mov	r9, fp
 800dbd0:	4682      	mov	sl, r0
 800dbd2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800dbd6:	2e00      	cmp	r6, #0
 800dbd8:	d158      	bne.n	800dc8c <_dtoa_r+0x4e4>
 800dbda:	4b7e      	ldr	r3, [pc, #504]	; (800ddd4 <_dtoa_r+0x62c>)
 800dbdc:	2200      	movs	r2, #0
 800dbde:	4640      	mov	r0, r8
 800dbe0:	4649      	mov	r1, r9
 800dbe2:	f7f2 fb59 	bl	8000298 <__aeabi_dsub>
 800dbe6:	4652      	mov	r2, sl
 800dbe8:	465b      	mov	r3, fp
 800dbea:	4680      	mov	r8, r0
 800dbec:	4689      	mov	r9, r1
 800dbee:	f7f2 ff9b 	bl	8000b28 <__aeabi_dcmpgt>
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	f040 8295 	bne.w	800e122 <_dtoa_r+0x97a>
 800dbf8:	4652      	mov	r2, sl
 800dbfa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dbfe:	4640      	mov	r0, r8
 800dc00:	4649      	mov	r1, r9
 800dc02:	f7f2 ff73 	bl	8000aec <__aeabi_dcmplt>
 800dc06:	2800      	cmp	r0, #0
 800dc08:	f040 8289 	bne.w	800e11e <_dtoa_r+0x976>
 800dc0c:	ec5b ab19 	vmov	sl, fp, d9
 800dc10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	f2c0 8148 	blt.w	800dea8 <_dtoa_r+0x700>
 800dc18:	9a00      	ldr	r2, [sp, #0]
 800dc1a:	2a0e      	cmp	r2, #14
 800dc1c:	f300 8144 	bgt.w	800dea8 <_dtoa_r+0x700>
 800dc20:	4b67      	ldr	r3, [pc, #412]	; (800ddc0 <_dtoa_r+0x618>)
 800dc22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc26:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	f280 80d5 	bge.w	800dddc <_dtoa_r+0x634>
 800dc32:	9b03      	ldr	r3, [sp, #12]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	f300 80d1 	bgt.w	800dddc <_dtoa_r+0x634>
 800dc3a:	f040 826f 	bne.w	800e11c <_dtoa_r+0x974>
 800dc3e:	4b65      	ldr	r3, [pc, #404]	; (800ddd4 <_dtoa_r+0x62c>)
 800dc40:	2200      	movs	r2, #0
 800dc42:	4640      	mov	r0, r8
 800dc44:	4649      	mov	r1, r9
 800dc46:	f7f2 fcdf 	bl	8000608 <__aeabi_dmul>
 800dc4a:	4652      	mov	r2, sl
 800dc4c:	465b      	mov	r3, fp
 800dc4e:	f7f2 ff61 	bl	8000b14 <__aeabi_dcmpge>
 800dc52:	9e03      	ldr	r6, [sp, #12]
 800dc54:	4637      	mov	r7, r6
 800dc56:	2800      	cmp	r0, #0
 800dc58:	f040 8245 	bne.w	800e0e6 <_dtoa_r+0x93e>
 800dc5c:	9d01      	ldr	r5, [sp, #4]
 800dc5e:	2331      	movs	r3, #49	; 0x31
 800dc60:	f805 3b01 	strb.w	r3, [r5], #1
 800dc64:	9b00      	ldr	r3, [sp, #0]
 800dc66:	3301      	adds	r3, #1
 800dc68:	9300      	str	r3, [sp, #0]
 800dc6a:	e240      	b.n	800e0ee <_dtoa_r+0x946>
 800dc6c:	07f2      	lsls	r2, r6, #31
 800dc6e:	d505      	bpl.n	800dc7c <_dtoa_r+0x4d4>
 800dc70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc74:	f7f2 fcc8 	bl	8000608 <__aeabi_dmul>
 800dc78:	3501      	adds	r5, #1
 800dc7a:	2301      	movs	r3, #1
 800dc7c:	1076      	asrs	r6, r6, #1
 800dc7e:	3708      	adds	r7, #8
 800dc80:	e777      	b.n	800db72 <_dtoa_r+0x3ca>
 800dc82:	2502      	movs	r5, #2
 800dc84:	e779      	b.n	800db7a <_dtoa_r+0x3d2>
 800dc86:	9f00      	ldr	r7, [sp, #0]
 800dc88:	9e03      	ldr	r6, [sp, #12]
 800dc8a:	e794      	b.n	800dbb6 <_dtoa_r+0x40e>
 800dc8c:	9901      	ldr	r1, [sp, #4]
 800dc8e:	4b4c      	ldr	r3, [pc, #304]	; (800ddc0 <_dtoa_r+0x618>)
 800dc90:	4431      	add	r1, r6
 800dc92:	910d      	str	r1, [sp, #52]	; 0x34
 800dc94:	9908      	ldr	r1, [sp, #32]
 800dc96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dc9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc9e:	2900      	cmp	r1, #0
 800dca0:	d043      	beq.n	800dd2a <_dtoa_r+0x582>
 800dca2:	494d      	ldr	r1, [pc, #308]	; (800ddd8 <_dtoa_r+0x630>)
 800dca4:	2000      	movs	r0, #0
 800dca6:	f7f2 fdd9 	bl	800085c <__aeabi_ddiv>
 800dcaa:	4652      	mov	r2, sl
 800dcac:	465b      	mov	r3, fp
 800dcae:	f7f2 faf3 	bl	8000298 <__aeabi_dsub>
 800dcb2:	9d01      	ldr	r5, [sp, #4]
 800dcb4:	4682      	mov	sl, r0
 800dcb6:	468b      	mov	fp, r1
 800dcb8:	4649      	mov	r1, r9
 800dcba:	4640      	mov	r0, r8
 800dcbc:	f7f2 ff54 	bl	8000b68 <__aeabi_d2iz>
 800dcc0:	4606      	mov	r6, r0
 800dcc2:	f7f2 fc37 	bl	8000534 <__aeabi_i2d>
 800dcc6:	4602      	mov	r2, r0
 800dcc8:	460b      	mov	r3, r1
 800dcca:	4640      	mov	r0, r8
 800dccc:	4649      	mov	r1, r9
 800dcce:	f7f2 fae3 	bl	8000298 <__aeabi_dsub>
 800dcd2:	3630      	adds	r6, #48	; 0x30
 800dcd4:	f805 6b01 	strb.w	r6, [r5], #1
 800dcd8:	4652      	mov	r2, sl
 800dcda:	465b      	mov	r3, fp
 800dcdc:	4680      	mov	r8, r0
 800dcde:	4689      	mov	r9, r1
 800dce0:	f7f2 ff04 	bl	8000aec <__aeabi_dcmplt>
 800dce4:	2800      	cmp	r0, #0
 800dce6:	d163      	bne.n	800ddb0 <_dtoa_r+0x608>
 800dce8:	4642      	mov	r2, r8
 800dcea:	464b      	mov	r3, r9
 800dcec:	4936      	ldr	r1, [pc, #216]	; (800ddc8 <_dtoa_r+0x620>)
 800dcee:	2000      	movs	r0, #0
 800dcf0:	f7f2 fad2 	bl	8000298 <__aeabi_dsub>
 800dcf4:	4652      	mov	r2, sl
 800dcf6:	465b      	mov	r3, fp
 800dcf8:	f7f2 fef8 	bl	8000aec <__aeabi_dcmplt>
 800dcfc:	2800      	cmp	r0, #0
 800dcfe:	f040 80b5 	bne.w	800de6c <_dtoa_r+0x6c4>
 800dd02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd04:	429d      	cmp	r5, r3
 800dd06:	d081      	beq.n	800dc0c <_dtoa_r+0x464>
 800dd08:	4b30      	ldr	r3, [pc, #192]	; (800ddcc <_dtoa_r+0x624>)
 800dd0a:	2200      	movs	r2, #0
 800dd0c:	4650      	mov	r0, sl
 800dd0e:	4659      	mov	r1, fp
 800dd10:	f7f2 fc7a 	bl	8000608 <__aeabi_dmul>
 800dd14:	4b2d      	ldr	r3, [pc, #180]	; (800ddcc <_dtoa_r+0x624>)
 800dd16:	4682      	mov	sl, r0
 800dd18:	468b      	mov	fp, r1
 800dd1a:	4640      	mov	r0, r8
 800dd1c:	4649      	mov	r1, r9
 800dd1e:	2200      	movs	r2, #0
 800dd20:	f7f2 fc72 	bl	8000608 <__aeabi_dmul>
 800dd24:	4680      	mov	r8, r0
 800dd26:	4689      	mov	r9, r1
 800dd28:	e7c6      	b.n	800dcb8 <_dtoa_r+0x510>
 800dd2a:	4650      	mov	r0, sl
 800dd2c:	4659      	mov	r1, fp
 800dd2e:	f7f2 fc6b 	bl	8000608 <__aeabi_dmul>
 800dd32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd34:	9d01      	ldr	r5, [sp, #4]
 800dd36:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd38:	4682      	mov	sl, r0
 800dd3a:	468b      	mov	fp, r1
 800dd3c:	4649      	mov	r1, r9
 800dd3e:	4640      	mov	r0, r8
 800dd40:	f7f2 ff12 	bl	8000b68 <__aeabi_d2iz>
 800dd44:	4606      	mov	r6, r0
 800dd46:	f7f2 fbf5 	bl	8000534 <__aeabi_i2d>
 800dd4a:	3630      	adds	r6, #48	; 0x30
 800dd4c:	4602      	mov	r2, r0
 800dd4e:	460b      	mov	r3, r1
 800dd50:	4640      	mov	r0, r8
 800dd52:	4649      	mov	r1, r9
 800dd54:	f7f2 faa0 	bl	8000298 <__aeabi_dsub>
 800dd58:	f805 6b01 	strb.w	r6, [r5], #1
 800dd5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd5e:	429d      	cmp	r5, r3
 800dd60:	4680      	mov	r8, r0
 800dd62:	4689      	mov	r9, r1
 800dd64:	f04f 0200 	mov.w	r2, #0
 800dd68:	d124      	bne.n	800ddb4 <_dtoa_r+0x60c>
 800dd6a:	4b1b      	ldr	r3, [pc, #108]	; (800ddd8 <_dtoa_r+0x630>)
 800dd6c:	4650      	mov	r0, sl
 800dd6e:	4659      	mov	r1, fp
 800dd70:	f7f2 fa94 	bl	800029c <__adddf3>
 800dd74:	4602      	mov	r2, r0
 800dd76:	460b      	mov	r3, r1
 800dd78:	4640      	mov	r0, r8
 800dd7a:	4649      	mov	r1, r9
 800dd7c:	f7f2 fed4 	bl	8000b28 <__aeabi_dcmpgt>
 800dd80:	2800      	cmp	r0, #0
 800dd82:	d173      	bne.n	800de6c <_dtoa_r+0x6c4>
 800dd84:	4652      	mov	r2, sl
 800dd86:	465b      	mov	r3, fp
 800dd88:	4913      	ldr	r1, [pc, #76]	; (800ddd8 <_dtoa_r+0x630>)
 800dd8a:	2000      	movs	r0, #0
 800dd8c:	f7f2 fa84 	bl	8000298 <__aeabi_dsub>
 800dd90:	4602      	mov	r2, r0
 800dd92:	460b      	mov	r3, r1
 800dd94:	4640      	mov	r0, r8
 800dd96:	4649      	mov	r1, r9
 800dd98:	f7f2 fea8 	bl	8000aec <__aeabi_dcmplt>
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	f43f af35 	beq.w	800dc0c <_dtoa_r+0x464>
 800dda2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dda4:	1e6b      	subs	r3, r5, #1
 800dda6:	930f      	str	r3, [sp, #60]	; 0x3c
 800dda8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ddac:	2b30      	cmp	r3, #48	; 0x30
 800ddae:	d0f8      	beq.n	800dda2 <_dtoa_r+0x5fa>
 800ddb0:	9700      	str	r7, [sp, #0]
 800ddb2:	e049      	b.n	800de48 <_dtoa_r+0x6a0>
 800ddb4:	4b05      	ldr	r3, [pc, #20]	; (800ddcc <_dtoa_r+0x624>)
 800ddb6:	f7f2 fc27 	bl	8000608 <__aeabi_dmul>
 800ddba:	4680      	mov	r8, r0
 800ddbc:	4689      	mov	r9, r1
 800ddbe:	e7bd      	b.n	800dd3c <_dtoa_r+0x594>
 800ddc0:	0800f760 	.word	0x0800f760
 800ddc4:	0800f738 	.word	0x0800f738
 800ddc8:	3ff00000 	.word	0x3ff00000
 800ddcc:	40240000 	.word	0x40240000
 800ddd0:	401c0000 	.word	0x401c0000
 800ddd4:	40140000 	.word	0x40140000
 800ddd8:	3fe00000 	.word	0x3fe00000
 800dddc:	9d01      	ldr	r5, [sp, #4]
 800ddde:	4656      	mov	r6, sl
 800dde0:	465f      	mov	r7, fp
 800dde2:	4642      	mov	r2, r8
 800dde4:	464b      	mov	r3, r9
 800dde6:	4630      	mov	r0, r6
 800dde8:	4639      	mov	r1, r7
 800ddea:	f7f2 fd37 	bl	800085c <__aeabi_ddiv>
 800ddee:	f7f2 febb 	bl	8000b68 <__aeabi_d2iz>
 800ddf2:	4682      	mov	sl, r0
 800ddf4:	f7f2 fb9e 	bl	8000534 <__aeabi_i2d>
 800ddf8:	4642      	mov	r2, r8
 800ddfa:	464b      	mov	r3, r9
 800ddfc:	f7f2 fc04 	bl	8000608 <__aeabi_dmul>
 800de00:	4602      	mov	r2, r0
 800de02:	460b      	mov	r3, r1
 800de04:	4630      	mov	r0, r6
 800de06:	4639      	mov	r1, r7
 800de08:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800de0c:	f7f2 fa44 	bl	8000298 <__aeabi_dsub>
 800de10:	f805 6b01 	strb.w	r6, [r5], #1
 800de14:	9e01      	ldr	r6, [sp, #4]
 800de16:	9f03      	ldr	r7, [sp, #12]
 800de18:	1bae      	subs	r6, r5, r6
 800de1a:	42b7      	cmp	r7, r6
 800de1c:	4602      	mov	r2, r0
 800de1e:	460b      	mov	r3, r1
 800de20:	d135      	bne.n	800de8e <_dtoa_r+0x6e6>
 800de22:	f7f2 fa3b 	bl	800029c <__adddf3>
 800de26:	4642      	mov	r2, r8
 800de28:	464b      	mov	r3, r9
 800de2a:	4606      	mov	r6, r0
 800de2c:	460f      	mov	r7, r1
 800de2e:	f7f2 fe7b 	bl	8000b28 <__aeabi_dcmpgt>
 800de32:	b9d0      	cbnz	r0, 800de6a <_dtoa_r+0x6c2>
 800de34:	4642      	mov	r2, r8
 800de36:	464b      	mov	r3, r9
 800de38:	4630      	mov	r0, r6
 800de3a:	4639      	mov	r1, r7
 800de3c:	f7f2 fe4c 	bl	8000ad8 <__aeabi_dcmpeq>
 800de40:	b110      	cbz	r0, 800de48 <_dtoa_r+0x6a0>
 800de42:	f01a 0f01 	tst.w	sl, #1
 800de46:	d110      	bne.n	800de6a <_dtoa_r+0x6c2>
 800de48:	4620      	mov	r0, r4
 800de4a:	ee18 1a10 	vmov	r1, s16
 800de4e:	f000 fae9 	bl	800e424 <_Bfree>
 800de52:	2300      	movs	r3, #0
 800de54:	9800      	ldr	r0, [sp, #0]
 800de56:	702b      	strb	r3, [r5, #0]
 800de58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de5a:	3001      	adds	r0, #1
 800de5c:	6018      	str	r0, [r3, #0]
 800de5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de60:	2b00      	cmp	r3, #0
 800de62:	f43f acf1 	beq.w	800d848 <_dtoa_r+0xa0>
 800de66:	601d      	str	r5, [r3, #0]
 800de68:	e4ee      	b.n	800d848 <_dtoa_r+0xa0>
 800de6a:	9f00      	ldr	r7, [sp, #0]
 800de6c:	462b      	mov	r3, r5
 800de6e:	461d      	mov	r5, r3
 800de70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de74:	2a39      	cmp	r2, #57	; 0x39
 800de76:	d106      	bne.n	800de86 <_dtoa_r+0x6de>
 800de78:	9a01      	ldr	r2, [sp, #4]
 800de7a:	429a      	cmp	r2, r3
 800de7c:	d1f7      	bne.n	800de6e <_dtoa_r+0x6c6>
 800de7e:	9901      	ldr	r1, [sp, #4]
 800de80:	2230      	movs	r2, #48	; 0x30
 800de82:	3701      	adds	r7, #1
 800de84:	700a      	strb	r2, [r1, #0]
 800de86:	781a      	ldrb	r2, [r3, #0]
 800de88:	3201      	adds	r2, #1
 800de8a:	701a      	strb	r2, [r3, #0]
 800de8c:	e790      	b.n	800ddb0 <_dtoa_r+0x608>
 800de8e:	4ba6      	ldr	r3, [pc, #664]	; (800e128 <_dtoa_r+0x980>)
 800de90:	2200      	movs	r2, #0
 800de92:	f7f2 fbb9 	bl	8000608 <__aeabi_dmul>
 800de96:	2200      	movs	r2, #0
 800de98:	2300      	movs	r3, #0
 800de9a:	4606      	mov	r6, r0
 800de9c:	460f      	mov	r7, r1
 800de9e:	f7f2 fe1b 	bl	8000ad8 <__aeabi_dcmpeq>
 800dea2:	2800      	cmp	r0, #0
 800dea4:	d09d      	beq.n	800dde2 <_dtoa_r+0x63a>
 800dea6:	e7cf      	b.n	800de48 <_dtoa_r+0x6a0>
 800dea8:	9a08      	ldr	r2, [sp, #32]
 800deaa:	2a00      	cmp	r2, #0
 800deac:	f000 80d7 	beq.w	800e05e <_dtoa_r+0x8b6>
 800deb0:	9a06      	ldr	r2, [sp, #24]
 800deb2:	2a01      	cmp	r2, #1
 800deb4:	f300 80ba 	bgt.w	800e02c <_dtoa_r+0x884>
 800deb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800deba:	2a00      	cmp	r2, #0
 800debc:	f000 80b2 	beq.w	800e024 <_dtoa_r+0x87c>
 800dec0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dec4:	9e07      	ldr	r6, [sp, #28]
 800dec6:	9d04      	ldr	r5, [sp, #16]
 800dec8:	9a04      	ldr	r2, [sp, #16]
 800deca:	441a      	add	r2, r3
 800decc:	9204      	str	r2, [sp, #16]
 800dece:	9a05      	ldr	r2, [sp, #20]
 800ded0:	2101      	movs	r1, #1
 800ded2:	441a      	add	r2, r3
 800ded4:	4620      	mov	r0, r4
 800ded6:	9205      	str	r2, [sp, #20]
 800ded8:	f000 fb5c 	bl	800e594 <__i2b>
 800dedc:	4607      	mov	r7, r0
 800dede:	2d00      	cmp	r5, #0
 800dee0:	dd0c      	ble.n	800defc <_dtoa_r+0x754>
 800dee2:	9b05      	ldr	r3, [sp, #20]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	dd09      	ble.n	800defc <_dtoa_r+0x754>
 800dee8:	42ab      	cmp	r3, r5
 800deea:	9a04      	ldr	r2, [sp, #16]
 800deec:	bfa8      	it	ge
 800deee:	462b      	movge	r3, r5
 800def0:	1ad2      	subs	r2, r2, r3
 800def2:	9204      	str	r2, [sp, #16]
 800def4:	9a05      	ldr	r2, [sp, #20]
 800def6:	1aed      	subs	r5, r5, r3
 800def8:	1ad3      	subs	r3, r2, r3
 800defa:	9305      	str	r3, [sp, #20]
 800defc:	9b07      	ldr	r3, [sp, #28]
 800defe:	b31b      	cbz	r3, 800df48 <_dtoa_r+0x7a0>
 800df00:	9b08      	ldr	r3, [sp, #32]
 800df02:	2b00      	cmp	r3, #0
 800df04:	f000 80af 	beq.w	800e066 <_dtoa_r+0x8be>
 800df08:	2e00      	cmp	r6, #0
 800df0a:	dd13      	ble.n	800df34 <_dtoa_r+0x78c>
 800df0c:	4639      	mov	r1, r7
 800df0e:	4632      	mov	r2, r6
 800df10:	4620      	mov	r0, r4
 800df12:	f000 fbff 	bl	800e714 <__pow5mult>
 800df16:	ee18 2a10 	vmov	r2, s16
 800df1a:	4601      	mov	r1, r0
 800df1c:	4607      	mov	r7, r0
 800df1e:	4620      	mov	r0, r4
 800df20:	f000 fb4e 	bl	800e5c0 <__multiply>
 800df24:	ee18 1a10 	vmov	r1, s16
 800df28:	4680      	mov	r8, r0
 800df2a:	4620      	mov	r0, r4
 800df2c:	f000 fa7a 	bl	800e424 <_Bfree>
 800df30:	ee08 8a10 	vmov	s16, r8
 800df34:	9b07      	ldr	r3, [sp, #28]
 800df36:	1b9a      	subs	r2, r3, r6
 800df38:	d006      	beq.n	800df48 <_dtoa_r+0x7a0>
 800df3a:	ee18 1a10 	vmov	r1, s16
 800df3e:	4620      	mov	r0, r4
 800df40:	f000 fbe8 	bl	800e714 <__pow5mult>
 800df44:	ee08 0a10 	vmov	s16, r0
 800df48:	2101      	movs	r1, #1
 800df4a:	4620      	mov	r0, r4
 800df4c:	f000 fb22 	bl	800e594 <__i2b>
 800df50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df52:	2b00      	cmp	r3, #0
 800df54:	4606      	mov	r6, r0
 800df56:	f340 8088 	ble.w	800e06a <_dtoa_r+0x8c2>
 800df5a:	461a      	mov	r2, r3
 800df5c:	4601      	mov	r1, r0
 800df5e:	4620      	mov	r0, r4
 800df60:	f000 fbd8 	bl	800e714 <__pow5mult>
 800df64:	9b06      	ldr	r3, [sp, #24]
 800df66:	2b01      	cmp	r3, #1
 800df68:	4606      	mov	r6, r0
 800df6a:	f340 8081 	ble.w	800e070 <_dtoa_r+0x8c8>
 800df6e:	f04f 0800 	mov.w	r8, #0
 800df72:	6933      	ldr	r3, [r6, #16]
 800df74:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800df78:	6918      	ldr	r0, [r3, #16]
 800df7a:	f000 fabb 	bl	800e4f4 <__hi0bits>
 800df7e:	f1c0 0020 	rsb	r0, r0, #32
 800df82:	9b05      	ldr	r3, [sp, #20]
 800df84:	4418      	add	r0, r3
 800df86:	f010 001f 	ands.w	r0, r0, #31
 800df8a:	f000 8092 	beq.w	800e0b2 <_dtoa_r+0x90a>
 800df8e:	f1c0 0320 	rsb	r3, r0, #32
 800df92:	2b04      	cmp	r3, #4
 800df94:	f340 808a 	ble.w	800e0ac <_dtoa_r+0x904>
 800df98:	f1c0 001c 	rsb	r0, r0, #28
 800df9c:	9b04      	ldr	r3, [sp, #16]
 800df9e:	4403      	add	r3, r0
 800dfa0:	9304      	str	r3, [sp, #16]
 800dfa2:	9b05      	ldr	r3, [sp, #20]
 800dfa4:	4403      	add	r3, r0
 800dfa6:	4405      	add	r5, r0
 800dfa8:	9305      	str	r3, [sp, #20]
 800dfaa:	9b04      	ldr	r3, [sp, #16]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	dd07      	ble.n	800dfc0 <_dtoa_r+0x818>
 800dfb0:	ee18 1a10 	vmov	r1, s16
 800dfb4:	461a      	mov	r2, r3
 800dfb6:	4620      	mov	r0, r4
 800dfb8:	f000 fc06 	bl	800e7c8 <__lshift>
 800dfbc:	ee08 0a10 	vmov	s16, r0
 800dfc0:	9b05      	ldr	r3, [sp, #20]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	dd05      	ble.n	800dfd2 <_dtoa_r+0x82a>
 800dfc6:	4631      	mov	r1, r6
 800dfc8:	461a      	mov	r2, r3
 800dfca:	4620      	mov	r0, r4
 800dfcc:	f000 fbfc 	bl	800e7c8 <__lshift>
 800dfd0:	4606      	mov	r6, r0
 800dfd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d06e      	beq.n	800e0b6 <_dtoa_r+0x90e>
 800dfd8:	ee18 0a10 	vmov	r0, s16
 800dfdc:	4631      	mov	r1, r6
 800dfde:	f000 fc63 	bl	800e8a8 <__mcmp>
 800dfe2:	2800      	cmp	r0, #0
 800dfe4:	da67      	bge.n	800e0b6 <_dtoa_r+0x90e>
 800dfe6:	9b00      	ldr	r3, [sp, #0]
 800dfe8:	3b01      	subs	r3, #1
 800dfea:	ee18 1a10 	vmov	r1, s16
 800dfee:	9300      	str	r3, [sp, #0]
 800dff0:	220a      	movs	r2, #10
 800dff2:	2300      	movs	r3, #0
 800dff4:	4620      	mov	r0, r4
 800dff6:	f000 fa37 	bl	800e468 <__multadd>
 800dffa:	9b08      	ldr	r3, [sp, #32]
 800dffc:	ee08 0a10 	vmov	s16, r0
 800e000:	2b00      	cmp	r3, #0
 800e002:	f000 81b1 	beq.w	800e368 <_dtoa_r+0xbc0>
 800e006:	2300      	movs	r3, #0
 800e008:	4639      	mov	r1, r7
 800e00a:	220a      	movs	r2, #10
 800e00c:	4620      	mov	r0, r4
 800e00e:	f000 fa2b 	bl	800e468 <__multadd>
 800e012:	9b02      	ldr	r3, [sp, #8]
 800e014:	2b00      	cmp	r3, #0
 800e016:	4607      	mov	r7, r0
 800e018:	f300 808e 	bgt.w	800e138 <_dtoa_r+0x990>
 800e01c:	9b06      	ldr	r3, [sp, #24]
 800e01e:	2b02      	cmp	r3, #2
 800e020:	dc51      	bgt.n	800e0c6 <_dtoa_r+0x91e>
 800e022:	e089      	b.n	800e138 <_dtoa_r+0x990>
 800e024:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e026:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e02a:	e74b      	b.n	800dec4 <_dtoa_r+0x71c>
 800e02c:	9b03      	ldr	r3, [sp, #12]
 800e02e:	1e5e      	subs	r6, r3, #1
 800e030:	9b07      	ldr	r3, [sp, #28]
 800e032:	42b3      	cmp	r3, r6
 800e034:	bfbf      	itttt	lt
 800e036:	9b07      	ldrlt	r3, [sp, #28]
 800e038:	9607      	strlt	r6, [sp, #28]
 800e03a:	1af2      	sublt	r2, r6, r3
 800e03c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e03e:	bfb6      	itet	lt
 800e040:	189b      	addlt	r3, r3, r2
 800e042:	1b9e      	subge	r6, r3, r6
 800e044:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e046:	9b03      	ldr	r3, [sp, #12]
 800e048:	bfb8      	it	lt
 800e04a:	2600      	movlt	r6, #0
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	bfb7      	itett	lt
 800e050:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e054:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e058:	1a9d      	sublt	r5, r3, r2
 800e05a:	2300      	movlt	r3, #0
 800e05c:	e734      	b.n	800dec8 <_dtoa_r+0x720>
 800e05e:	9e07      	ldr	r6, [sp, #28]
 800e060:	9d04      	ldr	r5, [sp, #16]
 800e062:	9f08      	ldr	r7, [sp, #32]
 800e064:	e73b      	b.n	800dede <_dtoa_r+0x736>
 800e066:	9a07      	ldr	r2, [sp, #28]
 800e068:	e767      	b.n	800df3a <_dtoa_r+0x792>
 800e06a:	9b06      	ldr	r3, [sp, #24]
 800e06c:	2b01      	cmp	r3, #1
 800e06e:	dc18      	bgt.n	800e0a2 <_dtoa_r+0x8fa>
 800e070:	f1ba 0f00 	cmp.w	sl, #0
 800e074:	d115      	bne.n	800e0a2 <_dtoa_r+0x8fa>
 800e076:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e07a:	b993      	cbnz	r3, 800e0a2 <_dtoa_r+0x8fa>
 800e07c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e080:	0d1b      	lsrs	r3, r3, #20
 800e082:	051b      	lsls	r3, r3, #20
 800e084:	b183      	cbz	r3, 800e0a8 <_dtoa_r+0x900>
 800e086:	9b04      	ldr	r3, [sp, #16]
 800e088:	3301      	adds	r3, #1
 800e08a:	9304      	str	r3, [sp, #16]
 800e08c:	9b05      	ldr	r3, [sp, #20]
 800e08e:	3301      	adds	r3, #1
 800e090:	9305      	str	r3, [sp, #20]
 800e092:	f04f 0801 	mov.w	r8, #1
 800e096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f47f af6a 	bne.w	800df72 <_dtoa_r+0x7ca>
 800e09e:	2001      	movs	r0, #1
 800e0a0:	e76f      	b.n	800df82 <_dtoa_r+0x7da>
 800e0a2:	f04f 0800 	mov.w	r8, #0
 800e0a6:	e7f6      	b.n	800e096 <_dtoa_r+0x8ee>
 800e0a8:	4698      	mov	r8, r3
 800e0aa:	e7f4      	b.n	800e096 <_dtoa_r+0x8ee>
 800e0ac:	f43f af7d 	beq.w	800dfaa <_dtoa_r+0x802>
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	301c      	adds	r0, #28
 800e0b4:	e772      	b.n	800df9c <_dtoa_r+0x7f4>
 800e0b6:	9b03      	ldr	r3, [sp, #12]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	dc37      	bgt.n	800e12c <_dtoa_r+0x984>
 800e0bc:	9b06      	ldr	r3, [sp, #24]
 800e0be:	2b02      	cmp	r3, #2
 800e0c0:	dd34      	ble.n	800e12c <_dtoa_r+0x984>
 800e0c2:	9b03      	ldr	r3, [sp, #12]
 800e0c4:	9302      	str	r3, [sp, #8]
 800e0c6:	9b02      	ldr	r3, [sp, #8]
 800e0c8:	b96b      	cbnz	r3, 800e0e6 <_dtoa_r+0x93e>
 800e0ca:	4631      	mov	r1, r6
 800e0cc:	2205      	movs	r2, #5
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	f000 f9ca 	bl	800e468 <__multadd>
 800e0d4:	4601      	mov	r1, r0
 800e0d6:	4606      	mov	r6, r0
 800e0d8:	ee18 0a10 	vmov	r0, s16
 800e0dc:	f000 fbe4 	bl	800e8a8 <__mcmp>
 800e0e0:	2800      	cmp	r0, #0
 800e0e2:	f73f adbb 	bgt.w	800dc5c <_dtoa_r+0x4b4>
 800e0e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0e8:	9d01      	ldr	r5, [sp, #4]
 800e0ea:	43db      	mvns	r3, r3
 800e0ec:	9300      	str	r3, [sp, #0]
 800e0ee:	f04f 0800 	mov.w	r8, #0
 800e0f2:	4631      	mov	r1, r6
 800e0f4:	4620      	mov	r0, r4
 800e0f6:	f000 f995 	bl	800e424 <_Bfree>
 800e0fa:	2f00      	cmp	r7, #0
 800e0fc:	f43f aea4 	beq.w	800de48 <_dtoa_r+0x6a0>
 800e100:	f1b8 0f00 	cmp.w	r8, #0
 800e104:	d005      	beq.n	800e112 <_dtoa_r+0x96a>
 800e106:	45b8      	cmp	r8, r7
 800e108:	d003      	beq.n	800e112 <_dtoa_r+0x96a>
 800e10a:	4641      	mov	r1, r8
 800e10c:	4620      	mov	r0, r4
 800e10e:	f000 f989 	bl	800e424 <_Bfree>
 800e112:	4639      	mov	r1, r7
 800e114:	4620      	mov	r0, r4
 800e116:	f000 f985 	bl	800e424 <_Bfree>
 800e11a:	e695      	b.n	800de48 <_dtoa_r+0x6a0>
 800e11c:	2600      	movs	r6, #0
 800e11e:	4637      	mov	r7, r6
 800e120:	e7e1      	b.n	800e0e6 <_dtoa_r+0x93e>
 800e122:	9700      	str	r7, [sp, #0]
 800e124:	4637      	mov	r7, r6
 800e126:	e599      	b.n	800dc5c <_dtoa_r+0x4b4>
 800e128:	40240000 	.word	0x40240000
 800e12c:	9b08      	ldr	r3, [sp, #32]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	f000 80ca 	beq.w	800e2c8 <_dtoa_r+0xb20>
 800e134:	9b03      	ldr	r3, [sp, #12]
 800e136:	9302      	str	r3, [sp, #8]
 800e138:	2d00      	cmp	r5, #0
 800e13a:	dd05      	ble.n	800e148 <_dtoa_r+0x9a0>
 800e13c:	4639      	mov	r1, r7
 800e13e:	462a      	mov	r2, r5
 800e140:	4620      	mov	r0, r4
 800e142:	f000 fb41 	bl	800e7c8 <__lshift>
 800e146:	4607      	mov	r7, r0
 800e148:	f1b8 0f00 	cmp.w	r8, #0
 800e14c:	d05b      	beq.n	800e206 <_dtoa_r+0xa5e>
 800e14e:	6879      	ldr	r1, [r7, #4]
 800e150:	4620      	mov	r0, r4
 800e152:	f000 f927 	bl	800e3a4 <_Balloc>
 800e156:	4605      	mov	r5, r0
 800e158:	b928      	cbnz	r0, 800e166 <_dtoa_r+0x9be>
 800e15a:	4b87      	ldr	r3, [pc, #540]	; (800e378 <_dtoa_r+0xbd0>)
 800e15c:	4602      	mov	r2, r0
 800e15e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e162:	f7ff bb3b 	b.w	800d7dc <_dtoa_r+0x34>
 800e166:	693a      	ldr	r2, [r7, #16]
 800e168:	3202      	adds	r2, #2
 800e16a:	0092      	lsls	r2, r2, #2
 800e16c:	f107 010c 	add.w	r1, r7, #12
 800e170:	300c      	adds	r0, #12
 800e172:	f7fe fcbd 	bl	800caf0 <memcpy>
 800e176:	2201      	movs	r2, #1
 800e178:	4629      	mov	r1, r5
 800e17a:	4620      	mov	r0, r4
 800e17c:	f000 fb24 	bl	800e7c8 <__lshift>
 800e180:	9b01      	ldr	r3, [sp, #4]
 800e182:	f103 0901 	add.w	r9, r3, #1
 800e186:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e18a:	4413      	add	r3, r2
 800e18c:	9305      	str	r3, [sp, #20]
 800e18e:	f00a 0301 	and.w	r3, sl, #1
 800e192:	46b8      	mov	r8, r7
 800e194:	9304      	str	r3, [sp, #16]
 800e196:	4607      	mov	r7, r0
 800e198:	4631      	mov	r1, r6
 800e19a:	ee18 0a10 	vmov	r0, s16
 800e19e:	f7ff fa75 	bl	800d68c <quorem>
 800e1a2:	4641      	mov	r1, r8
 800e1a4:	9002      	str	r0, [sp, #8]
 800e1a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e1aa:	ee18 0a10 	vmov	r0, s16
 800e1ae:	f000 fb7b 	bl	800e8a8 <__mcmp>
 800e1b2:	463a      	mov	r2, r7
 800e1b4:	9003      	str	r0, [sp, #12]
 800e1b6:	4631      	mov	r1, r6
 800e1b8:	4620      	mov	r0, r4
 800e1ba:	f000 fb91 	bl	800e8e0 <__mdiff>
 800e1be:	68c2      	ldr	r2, [r0, #12]
 800e1c0:	f109 3bff 	add.w	fp, r9, #4294967295
 800e1c4:	4605      	mov	r5, r0
 800e1c6:	bb02      	cbnz	r2, 800e20a <_dtoa_r+0xa62>
 800e1c8:	4601      	mov	r1, r0
 800e1ca:	ee18 0a10 	vmov	r0, s16
 800e1ce:	f000 fb6b 	bl	800e8a8 <__mcmp>
 800e1d2:	4602      	mov	r2, r0
 800e1d4:	4629      	mov	r1, r5
 800e1d6:	4620      	mov	r0, r4
 800e1d8:	9207      	str	r2, [sp, #28]
 800e1da:	f000 f923 	bl	800e424 <_Bfree>
 800e1de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e1e2:	ea43 0102 	orr.w	r1, r3, r2
 800e1e6:	9b04      	ldr	r3, [sp, #16]
 800e1e8:	430b      	orrs	r3, r1
 800e1ea:	464d      	mov	r5, r9
 800e1ec:	d10f      	bne.n	800e20e <_dtoa_r+0xa66>
 800e1ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e1f2:	d02a      	beq.n	800e24a <_dtoa_r+0xaa2>
 800e1f4:	9b03      	ldr	r3, [sp, #12]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	dd02      	ble.n	800e200 <_dtoa_r+0xa58>
 800e1fa:	9b02      	ldr	r3, [sp, #8]
 800e1fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e200:	f88b a000 	strb.w	sl, [fp]
 800e204:	e775      	b.n	800e0f2 <_dtoa_r+0x94a>
 800e206:	4638      	mov	r0, r7
 800e208:	e7ba      	b.n	800e180 <_dtoa_r+0x9d8>
 800e20a:	2201      	movs	r2, #1
 800e20c:	e7e2      	b.n	800e1d4 <_dtoa_r+0xa2c>
 800e20e:	9b03      	ldr	r3, [sp, #12]
 800e210:	2b00      	cmp	r3, #0
 800e212:	db04      	blt.n	800e21e <_dtoa_r+0xa76>
 800e214:	9906      	ldr	r1, [sp, #24]
 800e216:	430b      	orrs	r3, r1
 800e218:	9904      	ldr	r1, [sp, #16]
 800e21a:	430b      	orrs	r3, r1
 800e21c:	d122      	bne.n	800e264 <_dtoa_r+0xabc>
 800e21e:	2a00      	cmp	r2, #0
 800e220:	ddee      	ble.n	800e200 <_dtoa_r+0xa58>
 800e222:	ee18 1a10 	vmov	r1, s16
 800e226:	2201      	movs	r2, #1
 800e228:	4620      	mov	r0, r4
 800e22a:	f000 facd 	bl	800e7c8 <__lshift>
 800e22e:	4631      	mov	r1, r6
 800e230:	ee08 0a10 	vmov	s16, r0
 800e234:	f000 fb38 	bl	800e8a8 <__mcmp>
 800e238:	2800      	cmp	r0, #0
 800e23a:	dc03      	bgt.n	800e244 <_dtoa_r+0xa9c>
 800e23c:	d1e0      	bne.n	800e200 <_dtoa_r+0xa58>
 800e23e:	f01a 0f01 	tst.w	sl, #1
 800e242:	d0dd      	beq.n	800e200 <_dtoa_r+0xa58>
 800e244:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e248:	d1d7      	bne.n	800e1fa <_dtoa_r+0xa52>
 800e24a:	2339      	movs	r3, #57	; 0x39
 800e24c:	f88b 3000 	strb.w	r3, [fp]
 800e250:	462b      	mov	r3, r5
 800e252:	461d      	mov	r5, r3
 800e254:	3b01      	subs	r3, #1
 800e256:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e25a:	2a39      	cmp	r2, #57	; 0x39
 800e25c:	d071      	beq.n	800e342 <_dtoa_r+0xb9a>
 800e25e:	3201      	adds	r2, #1
 800e260:	701a      	strb	r2, [r3, #0]
 800e262:	e746      	b.n	800e0f2 <_dtoa_r+0x94a>
 800e264:	2a00      	cmp	r2, #0
 800e266:	dd07      	ble.n	800e278 <_dtoa_r+0xad0>
 800e268:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e26c:	d0ed      	beq.n	800e24a <_dtoa_r+0xaa2>
 800e26e:	f10a 0301 	add.w	r3, sl, #1
 800e272:	f88b 3000 	strb.w	r3, [fp]
 800e276:	e73c      	b.n	800e0f2 <_dtoa_r+0x94a>
 800e278:	9b05      	ldr	r3, [sp, #20]
 800e27a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e27e:	4599      	cmp	r9, r3
 800e280:	d047      	beq.n	800e312 <_dtoa_r+0xb6a>
 800e282:	ee18 1a10 	vmov	r1, s16
 800e286:	2300      	movs	r3, #0
 800e288:	220a      	movs	r2, #10
 800e28a:	4620      	mov	r0, r4
 800e28c:	f000 f8ec 	bl	800e468 <__multadd>
 800e290:	45b8      	cmp	r8, r7
 800e292:	ee08 0a10 	vmov	s16, r0
 800e296:	f04f 0300 	mov.w	r3, #0
 800e29a:	f04f 020a 	mov.w	r2, #10
 800e29e:	4641      	mov	r1, r8
 800e2a0:	4620      	mov	r0, r4
 800e2a2:	d106      	bne.n	800e2b2 <_dtoa_r+0xb0a>
 800e2a4:	f000 f8e0 	bl	800e468 <__multadd>
 800e2a8:	4680      	mov	r8, r0
 800e2aa:	4607      	mov	r7, r0
 800e2ac:	f109 0901 	add.w	r9, r9, #1
 800e2b0:	e772      	b.n	800e198 <_dtoa_r+0x9f0>
 800e2b2:	f000 f8d9 	bl	800e468 <__multadd>
 800e2b6:	4639      	mov	r1, r7
 800e2b8:	4680      	mov	r8, r0
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	220a      	movs	r2, #10
 800e2be:	4620      	mov	r0, r4
 800e2c0:	f000 f8d2 	bl	800e468 <__multadd>
 800e2c4:	4607      	mov	r7, r0
 800e2c6:	e7f1      	b.n	800e2ac <_dtoa_r+0xb04>
 800e2c8:	9b03      	ldr	r3, [sp, #12]
 800e2ca:	9302      	str	r3, [sp, #8]
 800e2cc:	9d01      	ldr	r5, [sp, #4]
 800e2ce:	ee18 0a10 	vmov	r0, s16
 800e2d2:	4631      	mov	r1, r6
 800e2d4:	f7ff f9da 	bl	800d68c <quorem>
 800e2d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e2dc:	9b01      	ldr	r3, [sp, #4]
 800e2de:	f805 ab01 	strb.w	sl, [r5], #1
 800e2e2:	1aea      	subs	r2, r5, r3
 800e2e4:	9b02      	ldr	r3, [sp, #8]
 800e2e6:	4293      	cmp	r3, r2
 800e2e8:	dd09      	ble.n	800e2fe <_dtoa_r+0xb56>
 800e2ea:	ee18 1a10 	vmov	r1, s16
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	220a      	movs	r2, #10
 800e2f2:	4620      	mov	r0, r4
 800e2f4:	f000 f8b8 	bl	800e468 <__multadd>
 800e2f8:	ee08 0a10 	vmov	s16, r0
 800e2fc:	e7e7      	b.n	800e2ce <_dtoa_r+0xb26>
 800e2fe:	9b02      	ldr	r3, [sp, #8]
 800e300:	2b00      	cmp	r3, #0
 800e302:	bfc8      	it	gt
 800e304:	461d      	movgt	r5, r3
 800e306:	9b01      	ldr	r3, [sp, #4]
 800e308:	bfd8      	it	le
 800e30a:	2501      	movle	r5, #1
 800e30c:	441d      	add	r5, r3
 800e30e:	f04f 0800 	mov.w	r8, #0
 800e312:	ee18 1a10 	vmov	r1, s16
 800e316:	2201      	movs	r2, #1
 800e318:	4620      	mov	r0, r4
 800e31a:	f000 fa55 	bl	800e7c8 <__lshift>
 800e31e:	4631      	mov	r1, r6
 800e320:	ee08 0a10 	vmov	s16, r0
 800e324:	f000 fac0 	bl	800e8a8 <__mcmp>
 800e328:	2800      	cmp	r0, #0
 800e32a:	dc91      	bgt.n	800e250 <_dtoa_r+0xaa8>
 800e32c:	d102      	bne.n	800e334 <_dtoa_r+0xb8c>
 800e32e:	f01a 0f01 	tst.w	sl, #1
 800e332:	d18d      	bne.n	800e250 <_dtoa_r+0xaa8>
 800e334:	462b      	mov	r3, r5
 800e336:	461d      	mov	r5, r3
 800e338:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e33c:	2a30      	cmp	r2, #48	; 0x30
 800e33e:	d0fa      	beq.n	800e336 <_dtoa_r+0xb8e>
 800e340:	e6d7      	b.n	800e0f2 <_dtoa_r+0x94a>
 800e342:	9a01      	ldr	r2, [sp, #4]
 800e344:	429a      	cmp	r2, r3
 800e346:	d184      	bne.n	800e252 <_dtoa_r+0xaaa>
 800e348:	9b00      	ldr	r3, [sp, #0]
 800e34a:	3301      	adds	r3, #1
 800e34c:	9300      	str	r3, [sp, #0]
 800e34e:	2331      	movs	r3, #49	; 0x31
 800e350:	7013      	strb	r3, [r2, #0]
 800e352:	e6ce      	b.n	800e0f2 <_dtoa_r+0x94a>
 800e354:	4b09      	ldr	r3, [pc, #36]	; (800e37c <_dtoa_r+0xbd4>)
 800e356:	f7ff ba95 	b.w	800d884 <_dtoa_r+0xdc>
 800e35a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	f47f aa6e 	bne.w	800d83e <_dtoa_r+0x96>
 800e362:	4b07      	ldr	r3, [pc, #28]	; (800e380 <_dtoa_r+0xbd8>)
 800e364:	f7ff ba8e 	b.w	800d884 <_dtoa_r+0xdc>
 800e368:	9b02      	ldr	r3, [sp, #8]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	dcae      	bgt.n	800e2cc <_dtoa_r+0xb24>
 800e36e:	9b06      	ldr	r3, [sp, #24]
 800e370:	2b02      	cmp	r3, #2
 800e372:	f73f aea8 	bgt.w	800e0c6 <_dtoa_r+0x91e>
 800e376:	e7a9      	b.n	800e2cc <_dtoa_r+0xb24>
 800e378:	0800f6c7 	.word	0x0800f6c7
 800e37c:	0800f624 	.word	0x0800f624
 800e380:	0800f648 	.word	0x0800f648

0800e384 <_localeconv_r>:
 800e384:	4800      	ldr	r0, [pc, #0]	; (800e388 <_localeconv_r+0x4>)
 800e386:	4770      	bx	lr
 800e388:	20000160 	.word	0x20000160

0800e38c <__malloc_lock>:
 800e38c:	4801      	ldr	r0, [pc, #4]	; (800e394 <__malloc_lock+0x8>)
 800e38e:	f000 bbd4 	b.w	800eb3a <__retarget_lock_acquire_recursive>
 800e392:	bf00      	nop
 800e394:	200010f0 	.word	0x200010f0

0800e398 <__malloc_unlock>:
 800e398:	4801      	ldr	r0, [pc, #4]	; (800e3a0 <__malloc_unlock+0x8>)
 800e39a:	f000 bbcf 	b.w	800eb3c <__retarget_lock_release_recursive>
 800e39e:	bf00      	nop
 800e3a0:	200010f0 	.word	0x200010f0

0800e3a4 <_Balloc>:
 800e3a4:	b570      	push	{r4, r5, r6, lr}
 800e3a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e3a8:	4604      	mov	r4, r0
 800e3aa:	460d      	mov	r5, r1
 800e3ac:	b976      	cbnz	r6, 800e3cc <_Balloc+0x28>
 800e3ae:	2010      	movs	r0, #16
 800e3b0:	f7fe fb8e 	bl	800cad0 <malloc>
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	6260      	str	r0, [r4, #36]	; 0x24
 800e3b8:	b920      	cbnz	r0, 800e3c4 <_Balloc+0x20>
 800e3ba:	4b18      	ldr	r3, [pc, #96]	; (800e41c <_Balloc+0x78>)
 800e3bc:	4818      	ldr	r0, [pc, #96]	; (800e420 <_Balloc+0x7c>)
 800e3be:	2166      	movs	r1, #102	; 0x66
 800e3c0:	f000 fb8a 	bl	800ead8 <__assert_func>
 800e3c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3c8:	6006      	str	r6, [r0, #0]
 800e3ca:	60c6      	str	r6, [r0, #12]
 800e3cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e3ce:	68f3      	ldr	r3, [r6, #12]
 800e3d0:	b183      	cbz	r3, 800e3f4 <_Balloc+0x50>
 800e3d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e3d4:	68db      	ldr	r3, [r3, #12]
 800e3d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e3da:	b9b8      	cbnz	r0, 800e40c <_Balloc+0x68>
 800e3dc:	2101      	movs	r1, #1
 800e3de:	fa01 f605 	lsl.w	r6, r1, r5
 800e3e2:	1d72      	adds	r2, r6, #5
 800e3e4:	0092      	lsls	r2, r2, #2
 800e3e6:	4620      	mov	r0, r4
 800e3e8:	f000 fb60 	bl	800eaac <_calloc_r>
 800e3ec:	b160      	cbz	r0, 800e408 <_Balloc+0x64>
 800e3ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e3f2:	e00e      	b.n	800e412 <_Balloc+0x6e>
 800e3f4:	2221      	movs	r2, #33	; 0x21
 800e3f6:	2104      	movs	r1, #4
 800e3f8:	4620      	mov	r0, r4
 800e3fa:	f000 fb57 	bl	800eaac <_calloc_r>
 800e3fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e400:	60f0      	str	r0, [r6, #12]
 800e402:	68db      	ldr	r3, [r3, #12]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d1e4      	bne.n	800e3d2 <_Balloc+0x2e>
 800e408:	2000      	movs	r0, #0
 800e40a:	bd70      	pop	{r4, r5, r6, pc}
 800e40c:	6802      	ldr	r2, [r0, #0]
 800e40e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e412:	2300      	movs	r3, #0
 800e414:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e418:	e7f7      	b.n	800e40a <_Balloc+0x66>
 800e41a:	bf00      	nop
 800e41c:	0800f655 	.word	0x0800f655
 800e420:	0800f6d8 	.word	0x0800f6d8

0800e424 <_Bfree>:
 800e424:	b570      	push	{r4, r5, r6, lr}
 800e426:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e428:	4605      	mov	r5, r0
 800e42a:	460c      	mov	r4, r1
 800e42c:	b976      	cbnz	r6, 800e44c <_Bfree+0x28>
 800e42e:	2010      	movs	r0, #16
 800e430:	f7fe fb4e 	bl	800cad0 <malloc>
 800e434:	4602      	mov	r2, r0
 800e436:	6268      	str	r0, [r5, #36]	; 0x24
 800e438:	b920      	cbnz	r0, 800e444 <_Bfree+0x20>
 800e43a:	4b09      	ldr	r3, [pc, #36]	; (800e460 <_Bfree+0x3c>)
 800e43c:	4809      	ldr	r0, [pc, #36]	; (800e464 <_Bfree+0x40>)
 800e43e:	218a      	movs	r1, #138	; 0x8a
 800e440:	f000 fb4a 	bl	800ead8 <__assert_func>
 800e444:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e448:	6006      	str	r6, [r0, #0]
 800e44a:	60c6      	str	r6, [r0, #12]
 800e44c:	b13c      	cbz	r4, 800e45e <_Bfree+0x3a>
 800e44e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e450:	6862      	ldr	r2, [r4, #4]
 800e452:	68db      	ldr	r3, [r3, #12]
 800e454:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e458:	6021      	str	r1, [r4, #0]
 800e45a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e45e:	bd70      	pop	{r4, r5, r6, pc}
 800e460:	0800f655 	.word	0x0800f655
 800e464:	0800f6d8 	.word	0x0800f6d8

0800e468 <__multadd>:
 800e468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e46c:	690d      	ldr	r5, [r1, #16]
 800e46e:	4607      	mov	r7, r0
 800e470:	460c      	mov	r4, r1
 800e472:	461e      	mov	r6, r3
 800e474:	f101 0c14 	add.w	ip, r1, #20
 800e478:	2000      	movs	r0, #0
 800e47a:	f8dc 3000 	ldr.w	r3, [ip]
 800e47e:	b299      	uxth	r1, r3
 800e480:	fb02 6101 	mla	r1, r2, r1, r6
 800e484:	0c1e      	lsrs	r6, r3, #16
 800e486:	0c0b      	lsrs	r3, r1, #16
 800e488:	fb02 3306 	mla	r3, r2, r6, r3
 800e48c:	b289      	uxth	r1, r1
 800e48e:	3001      	adds	r0, #1
 800e490:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e494:	4285      	cmp	r5, r0
 800e496:	f84c 1b04 	str.w	r1, [ip], #4
 800e49a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e49e:	dcec      	bgt.n	800e47a <__multadd+0x12>
 800e4a0:	b30e      	cbz	r6, 800e4e6 <__multadd+0x7e>
 800e4a2:	68a3      	ldr	r3, [r4, #8]
 800e4a4:	42ab      	cmp	r3, r5
 800e4a6:	dc19      	bgt.n	800e4dc <__multadd+0x74>
 800e4a8:	6861      	ldr	r1, [r4, #4]
 800e4aa:	4638      	mov	r0, r7
 800e4ac:	3101      	adds	r1, #1
 800e4ae:	f7ff ff79 	bl	800e3a4 <_Balloc>
 800e4b2:	4680      	mov	r8, r0
 800e4b4:	b928      	cbnz	r0, 800e4c2 <__multadd+0x5a>
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	4b0c      	ldr	r3, [pc, #48]	; (800e4ec <__multadd+0x84>)
 800e4ba:	480d      	ldr	r0, [pc, #52]	; (800e4f0 <__multadd+0x88>)
 800e4bc:	21b5      	movs	r1, #181	; 0xb5
 800e4be:	f000 fb0b 	bl	800ead8 <__assert_func>
 800e4c2:	6922      	ldr	r2, [r4, #16]
 800e4c4:	3202      	adds	r2, #2
 800e4c6:	f104 010c 	add.w	r1, r4, #12
 800e4ca:	0092      	lsls	r2, r2, #2
 800e4cc:	300c      	adds	r0, #12
 800e4ce:	f7fe fb0f 	bl	800caf0 <memcpy>
 800e4d2:	4621      	mov	r1, r4
 800e4d4:	4638      	mov	r0, r7
 800e4d6:	f7ff ffa5 	bl	800e424 <_Bfree>
 800e4da:	4644      	mov	r4, r8
 800e4dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e4e0:	3501      	adds	r5, #1
 800e4e2:	615e      	str	r6, [r3, #20]
 800e4e4:	6125      	str	r5, [r4, #16]
 800e4e6:	4620      	mov	r0, r4
 800e4e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4ec:	0800f6c7 	.word	0x0800f6c7
 800e4f0:	0800f6d8 	.word	0x0800f6d8

0800e4f4 <__hi0bits>:
 800e4f4:	0c03      	lsrs	r3, r0, #16
 800e4f6:	041b      	lsls	r3, r3, #16
 800e4f8:	b9d3      	cbnz	r3, 800e530 <__hi0bits+0x3c>
 800e4fa:	0400      	lsls	r0, r0, #16
 800e4fc:	2310      	movs	r3, #16
 800e4fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e502:	bf04      	itt	eq
 800e504:	0200      	lsleq	r0, r0, #8
 800e506:	3308      	addeq	r3, #8
 800e508:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e50c:	bf04      	itt	eq
 800e50e:	0100      	lsleq	r0, r0, #4
 800e510:	3304      	addeq	r3, #4
 800e512:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e516:	bf04      	itt	eq
 800e518:	0080      	lsleq	r0, r0, #2
 800e51a:	3302      	addeq	r3, #2
 800e51c:	2800      	cmp	r0, #0
 800e51e:	db05      	blt.n	800e52c <__hi0bits+0x38>
 800e520:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e524:	f103 0301 	add.w	r3, r3, #1
 800e528:	bf08      	it	eq
 800e52a:	2320      	moveq	r3, #32
 800e52c:	4618      	mov	r0, r3
 800e52e:	4770      	bx	lr
 800e530:	2300      	movs	r3, #0
 800e532:	e7e4      	b.n	800e4fe <__hi0bits+0xa>

0800e534 <__lo0bits>:
 800e534:	6803      	ldr	r3, [r0, #0]
 800e536:	f013 0207 	ands.w	r2, r3, #7
 800e53a:	4601      	mov	r1, r0
 800e53c:	d00b      	beq.n	800e556 <__lo0bits+0x22>
 800e53e:	07da      	lsls	r2, r3, #31
 800e540:	d423      	bmi.n	800e58a <__lo0bits+0x56>
 800e542:	0798      	lsls	r0, r3, #30
 800e544:	bf49      	itett	mi
 800e546:	085b      	lsrmi	r3, r3, #1
 800e548:	089b      	lsrpl	r3, r3, #2
 800e54a:	2001      	movmi	r0, #1
 800e54c:	600b      	strmi	r3, [r1, #0]
 800e54e:	bf5c      	itt	pl
 800e550:	600b      	strpl	r3, [r1, #0]
 800e552:	2002      	movpl	r0, #2
 800e554:	4770      	bx	lr
 800e556:	b298      	uxth	r0, r3
 800e558:	b9a8      	cbnz	r0, 800e586 <__lo0bits+0x52>
 800e55a:	0c1b      	lsrs	r3, r3, #16
 800e55c:	2010      	movs	r0, #16
 800e55e:	b2da      	uxtb	r2, r3
 800e560:	b90a      	cbnz	r2, 800e566 <__lo0bits+0x32>
 800e562:	3008      	adds	r0, #8
 800e564:	0a1b      	lsrs	r3, r3, #8
 800e566:	071a      	lsls	r2, r3, #28
 800e568:	bf04      	itt	eq
 800e56a:	091b      	lsreq	r3, r3, #4
 800e56c:	3004      	addeq	r0, #4
 800e56e:	079a      	lsls	r2, r3, #30
 800e570:	bf04      	itt	eq
 800e572:	089b      	lsreq	r3, r3, #2
 800e574:	3002      	addeq	r0, #2
 800e576:	07da      	lsls	r2, r3, #31
 800e578:	d403      	bmi.n	800e582 <__lo0bits+0x4e>
 800e57a:	085b      	lsrs	r3, r3, #1
 800e57c:	f100 0001 	add.w	r0, r0, #1
 800e580:	d005      	beq.n	800e58e <__lo0bits+0x5a>
 800e582:	600b      	str	r3, [r1, #0]
 800e584:	4770      	bx	lr
 800e586:	4610      	mov	r0, r2
 800e588:	e7e9      	b.n	800e55e <__lo0bits+0x2a>
 800e58a:	2000      	movs	r0, #0
 800e58c:	4770      	bx	lr
 800e58e:	2020      	movs	r0, #32
 800e590:	4770      	bx	lr
	...

0800e594 <__i2b>:
 800e594:	b510      	push	{r4, lr}
 800e596:	460c      	mov	r4, r1
 800e598:	2101      	movs	r1, #1
 800e59a:	f7ff ff03 	bl	800e3a4 <_Balloc>
 800e59e:	4602      	mov	r2, r0
 800e5a0:	b928      	cbnz	r0, 800e5ae <__i2b+0x1a>
 800e5a2:	4b05      	ldr	r3, [pc, #20]	; (800e5b8 <__i2b+0x24>)
 800e5a4:	4805      	ldr	r0, [pc, #20]	; (800e5bc <__i2b+0x28>)
 800e5a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e5aa:	f000 fa95 	bl	800ead8 <__assert_func>
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	6144      	str	r4, [r0, #20]
 800e5b2:	6103      	str	r3, [r0, #16]
 800e5b4:	bd10      	pop	{r4, pc}
 800e5b6:	bf00      	nop
 800e5b8:	0800f6c7 	.word	0x0800f6c7
 800e5bc:	0800f6d8 	.word	0x0800f6d8

0800e5c0 <__multiply>:
 800e5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5c4:	4691      	mov	r9, r2
 800e5c6:	690a      	ldr	r2, [r1, #16]
 800e5c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	bfb8      	it	lt
 800e5d0:	460b      	movlt	r3, r1
 800e5d2:	460c      	mov	r4, r1
 800e5d4:	bfbc      	itt	lt
 800e5d6:	464c      	movlt	r4, r9
 800e5d8:	4699      	movlt	r9, r3
 800e5da:	6927      	ldr	r7, [r4, #16]
 800e5dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e5e0:	68a3      	ldr	r3, [r4, #8]
 800e5e2:	6861      	ldr	r1, [r4, #4]
 800e5e4:	eb07 060a 	add.w	r6, r7, sl
 800e5e8:	42b3      	cmp	r3, r6
 800e5ea:	b085      	sub	sp, #20
 800e5ec:	bfb8      	it	lt
 800e5ee:	3101      	addlt	r1, #1
 800e5f0:	f7ff fed8 	bl	800e3a4 <_Balloc>
 800e5f4:	b930      	cbnz	r0, 800e604 <__multiply+0x44>
 800e5f6:	4602      	mov	r2, r0
 800e5f8:	4b44      	ldr	r3, [pc, #272]	; (800e70c <__multiply+0x14c>)
 800e5fa:	4845      	ldr	r0, [pc, #276]	; (800e710 <__multiply+0x150>)
 800e5fc:	f240 115d 	movw	r1, #349	; 0x15d
 800e600:	f000 fa6a 	bl	800ead8 <__assert_func>
 800e604:	f100 0514 	add.w	r5, r0, #20
 800e608:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e60c:	462b      	mov	r3, r5
 800e60e:	2200      	movs	r2, #0
 800e610:	4543      	cmp	r3, r8
 800e612:	d321      	bcc.n	800e658 <__multiply+0x98>
 800e614:	f104 0314 	add.w	r3, r4, #20
 800e618:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e61c:	f109 0314 	add.w	r3, r9, #20
 800e620:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e624:	9202      	str	r2, [sp, #8]
 800e626:	1b3a      	subs	r2, r7, r4
 800e628:	3a15      	subs	r2, #21
 800e62a:	f022 0203 	bic.w	r2, r2, #3
 800e62e:	3204      	adds	r2, #4
 800e630:	f104 0115 	add.w	r1, r4, #21
 800e634:	428f      	cmp	r7, r1
 800e636:	bf38      	it	cc
 800e638:	2204      	movcc	r2, #4
 800e63a:	9201      	str	r2, [sp, #4]
 800e63c:	9a02      	ldr	r2, [sp, #8]
 800e63e:	9303      	str	r3, [sp, #12]
 800e640:	429a      	cmp	r2, r3
 800e642:	d80c      	bhi.n	800e65e <__multiply+0x9e>
 800e644:	2e00      	cmp	r6, #0
 800e646:	dd03      	ble.n	800e650 <__multiply+0x90>
 800e648:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d05a      	beq.n	800e706 <__multiply+0x146>
 800e650:	6106      	str	r6, [r0, #16]
 800e652:	b005      	add	sp, #20
 800e654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e658:	f843 2b04 	str.w	r2, [r3], #4
 800e65c:	e7d8      	b.n	800e610 <__multiply+0x50>
 800e65e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e662:	f1ba 0f00 	cmp.w	sl, #0
 800e666:	d024      	beq.n	800e6b2 <__multiply+0xf2>
 800e668:	f104 0e14 	add.w	lr, r4, #20
 800e66c:	46a9      	mov	r9, r5
 800e66e:	f04f 0c00 	mov.w	ip, #0
 800e672:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e676:	f8d9 1000 	ldr.w	r1, [r9]
 800e67a:	fa1f fb82 	uxth.w	fp, r2
 800e67e:	b289      	uxth	r1, r1
 800e680:	fb0a 110b 	mla	r1, sl, fp, r1
 800e684:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e688:	f8d9 2000 	ldr.w	r2, [r9]
 800e68c:	4461      	add	r1, ip
 800e68e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e692:	fb0a c20b 	mla	r2, sl, fp, ip
 800e696:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e69a:	b289      	uxth	r1, r1
 800e69c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e6a0:	4577      	cmp	r7, lr
 800e6a2:	f849 1b04 	str.w	r1, [r9], #4
 800e6a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e6aa:	d8e2      	bhi.n	800e672 <__multiply+0xb2>
 800e6ac:	9a01      	ldr	r2, [sp, #4]
 800e6ae:	f845 c002 	str.w	ip, [r5, r2]
 800e6b2:	9a03      	ldr	r2, [sp, #12]
 800e6b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e6b8:	3304      	adds	r3, #4
 800e6ba:	f1b9 0f00 	cmp.w	r9, #0
 800e6be:	d020      	beq.n	800e702 <__multiply+0x142>
 800e6c0:	6829      	ldr	r1, [r5, #0]
 800e6c2:	f104 0c14 	add.w	ip, r4, #20
 800e6c6:	46ae      	mov	lr, r5
 800e6c8:	f04f 0a00 	mov.w	sl, #0
 800e6cc:	f8bc b000 	ldrh.w	fp, [ip]
 800e6d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e6d4:	fb09 220b 	mla	r2, r9, fp, r2
 800e6d8:	4492      	add	sl, r2
 800e6da:	b289      	uxth	r1, r1
 800e6dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e6e0:	f84e 1b04 	str.w	r1, [lr], #4
 800e6e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e6e8:	f8be 1000 	ldrh.w	r1, [lr]
 800e6ec:	0c12      	lsrs	r2, r2, #16
 800e6ee:	fb09 1102 	mla	r1, r9, r2, r1
 800e6f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e6f6:	4567      	cmp	r7, ip
 800e6f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e6fc:	d8e6      	bhi.n	800e6cc <__multiply+0x10c>
 800e6fe:	9a01      	ldr	r2, [sp, #4]
 800e700:	50a9      	str	r1, [r5, r2]
 800e702:	3504      	adds	r5, #4
 800e704:	e79a      	b.n	800e63c <__multiply+0x7c>
 800e706:	3e01      	subs	r6, #1
 800e708:	e79c      	b.n	800e644 <__multiply+0x84>
 800e70a:	bf00      	nop
 800e70c:	0800f6c7 	.word	0x0800f6c7
 800e710:	0800f6d8 	.word	0x0800f6d8

0800e714 <__pow5mult>:
 800e714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e718:	4615      	mov	r5, r2
 800e71a:	f012 0203 	ands.w	r2, r2, #3
 800e71e:	4606      	mov	r6, r0
 800e720:	460f      	mov	r7, r1
 800e722:	d007      	beq.n	800e734 <__pow5mult+0x20>
 800e724:	4c25      	ldr	r4, [pc, #148]	; (800e7bc <__pow5mult+0xa8>)
 800e726:	3a01      	subs	r2, #1
 800e728:	2300      	movs	r3, #0
 800e72a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e72e:	f7ff fe9b 	bl	800e468 <__multadd>
 800e732:	4607      	mov	r7, r0
 800e734:	10ad      	asrs	r5, r5, #2
 800e736:	d03d      	beq.n	800e7b4 <__pow5mult+0xa0>
 800e738:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e73a:	b97c      	cbnz	r4, 800e75c <__pow5mult+0x48>
 800e73c:	2010      	movs	r0, #16
 800e73e:	f7fe f9c7 	bl	800cad0 <malloc>
 800e742:	4602      	mov	r2, r0
 800e744:	6270      	str	r0, [r6, #36]	; 0x24
 800e746:	b928      	cbnz	r0, 800e754 <__pow5mult+0x40>
 800e748:	4b1d      	ldr	r3, [pc, #116]	; (800e7c0 <__pow5mult+0xac>)
 800e74a:	481e      	ldr	r0, [pc, #120]	; (800e7c4 <__pow5mult+0xb0>)
 800e74c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e750:	f000 f9c2 	bl	800ead8 <__assert_func>
 800e754:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e758:	6004      	str	r4, [r0, #0]
 800e75a:	60c4      	str	r4, [r0, #12]
 800e75c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e760:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e764:	b94c      	cbnz	r4, 800e77a <__pow5mult+0x66>
 800e766:	f240 2171 	movw	r1, #625	; 0x271
 800e76a:	4630      	mov	r0, r6
 800e76c:	f7ff ff12 	bl	800e594 <__i2b>
 800e770:	2300      	movs	r3, #0
 800e772:	f8c8 0008 	str.w	r0, [r8, #8]
 800e776:	4604      	mov	r4, r0
 800e778:	6003      	str	r3, [r0, #0]
 800e77a:	f04f 0900 	mov.w	r9, #0
 800e77e:	07eb      	lsls	r3, r5, #31
 800e780:	d50a      	bpl.n	800e798 <__pow5mult+0x84>
 800e782:	4639      	mov	r1, r7
 800e784:	4622      	mov	r2, r4
 800e786:	4630      	mov	r0, r6
 800e788:	f7ff ff1a 	bl	800e5c0 <__multiply>
 800e78c:	4639      	mov	r1, r7
 800e78e:	4680      	mov	r8, r0
 800e790:	4630      	mov	r0, r6
 800e792:	f7ff fe47 	bl	800e424 <_Bfree>
 800e796:	4647      	mov	r7, r8
 800e798:	106d      	asrs	r5, r5, #1
 800e79a:	d00b      	beq.n	800e7b4 <__pow5mult+0xa0>
 800e79c:	6820      	ldr	r0, [r4, #0]
 800e79e:	b938      	cbnz	r0, 800e7b0 <__pow5mult+0x9c>
 800e7a0:	4622      	mov	r2, r4
 800e7a2:	4621      	mov	r1, r4
 800e7a4:	4630      	mov	r0, r6
 800e7a6:	f7ff ff0b 	bl	800e5c0 <__multiply>
 800e7aa:	6020      	str	r0, [r4, #0]
 800e7ac:	f8c0 9000 	str.w	r9, [r0]
 800e7b0:	4604      	mov	r4, r0
 800e7b2:	e7e4      	b.n	800e77e <__pow5mult+0x6a>
 800e7b4:	4638      	mov	r0, r7
 800e7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7ba:	bf00      	nop
 800e7bc:	0800f828 	.word	0x0800f828
 800e7c0:	0800f655 	.word	0x0800f655
 800e7c4:	0800f6d8 	.word	0x0800f6d8

0800e7c8 <__lshift>:
 800e7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7cc:	460c      	mov	r4, r1
 800e7ce:	6849      	ldr	r1, [r1, #4]
 800e7d0:	6923      	ldr	r3, [r4, #16]
 800e7d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7d6:	68a3      	ldr	r3, [r4, #8]
 800e7d8:	4607      	mov	r7, r0
 800e7da:	4691      	mov	r9, r2
 800e7dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e7e0:	f108 0601 	add.w	r6, r8, #1
 800e7e4:	42b3      	cmp	r3, r6
 800e7e6:	db0b      	blt.n	800e800 <__lshift+0x38>
 800e7e8:	4638      	mov	r0, r7
 800e7ea:	f7ff fddb 	bl	800e3a4 <_Balloc>
 800e7ee:	4605      	mov	r5, r0
 800e7f0:	b948      	cbnz	r0, 800e806 <__lshift+0x3e>
 800e7f2:	4602      	mov	r2, r0
 800e7f4:	4b2a      	ldr	r3, [pc, #168]	; (800e8a0 <__lshift+0xd8>)
 800e7f6:	482b      	ldr	r0, [pc, #172]	; (800e8a4 <__lshift+0xdc>)
 800e7f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e7fc:	f000 f96c 	bl	800ead8 <__assert_func>
 800e800:	3101      	adds	r1, #1
 800e802:	005b      	lsls	r3, r3, #1
 800e804:	e7ee      	b.n	800e7e4 <__lshift+0x1c>
 800e806:	2300      	movs	r3, #0
 800e808:	f100 0114 	add.w	r1, r0, #20
 800e80c:	f100 0210 	add.w	r2, r0, #16
 800e810:	4618      	mov	r0, r3
 800e812:	4553      	cmp	r3, sl
 800e814:	db37      	blt.n	800e886 <__lshift+0xbe>
 800e816:	6920      	ldr	r0, [r4, #16]
 800e818:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e81c:	f104 0314 	add.w	r3, r4, #20
 800e820:	f019 091f 	ands.w	r9, r9, #31
 800e824:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e828:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e82c:	d02f      	beq.n	800e88e <__lshift+0xc6>
 800e82e:	f1c9 0e20 	rsb	lr, r9, #32
 800e832:	468a      	mov	sl, r1
 800e834:	f04f 0c00 	mov.w	ip, #0
 800e838:	681a      	ldr	r2, [r3, #0]
 800e83a:	fa02 f209 	lsl.w	r2, r2, r9
 800e83e:	ea42 020c 	orr.w	r2, r2, ip
 800e842:	f84a 2b04 	str.w	r2, [sl], #4
 800e846:	f853 2b04 	ldr.w	r2, [r3], #4
 800e84a:	4298      	cmp	r0, r3
 800e84c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e850:	d8f2      	bhi.n	800e838 <__lshift+0x70>
 800e852:	1b03      	subs	r3, r0, r4
 800e854:	3b15      	subs	r3, #21
 800e856:	f023 0303 	bic.w	r3, r3, #3
 800e85a:	3304      	adds	r3, #4
 800e85c:	f104 0215 	add.w	r2, r4, #21
 800e860:	4290      	cmp	r0, r2
 800e862:	bf38      	it	cc
 800e864:	2304      	movcc	r3, #4
 800e866:	f841 c003 	str.w	ip, [r1, r3]
 800e86a:	f1bc 0f00 	cmp.w	ip, #0
 800e86e:	d001      	beq.n	800e874 <__lshift+0xac>
 800e870:	f108 0602 	add.w	r6, r8, #2
 800e874:	3e01      	subs	r6, #1
 800e876:	4638      	mov	r0, r7
 800e878:	612e      	str	r6, [r5, #16]
 800e87a:	4621      	mov	r1, r4
 800e87c:	f7ff fdd2 	bl	800e424 <_Bfree>
 800e880:	4628      	mov	r0, r5
 800e882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e886:	f842 0f04 	str.w	r0, [r2, #4]!
 800e88a:	3301      	adds	r3, #1
 800e88c:	e7c1      	b.n	800e812 <__lshift+0x4a>
 800e88e:	3904      	subs	r1, #4
 800e890:	f853 2b04 	ldr.w	r2, [r3], #4
 800e894:	f841 2f04 	str.w	r2, [r1, #4]!
 800e898:	4298      	cmp	r0, r3
 800e89a:	d8f9      	bhi.n	800e890 <__lshift+0xc8>
 800e89c:	e7ea      	b.n	800e874 <__lshift+0xac>
 800e89e:	bf00      	nop
 800e8a0:	0800f6c7 	.word	0x0800f6c7
 800e8a4:	0800f6d8 	.word	0x0800f6d8

0800e8a8 <__mcmp>:
 800e8a8:	b530      	push	{r4, r5, lr}
 800e8aa:	6902      	ldr	r2, [r0, #16]
 800e8ac:	690c      	ldr	r4, [r1, #16]
 800e8ae:	1b12      	subs	r2, r2, r4
 800e8b0:	d10e      	bne.n	800e8d0 <__mcmp+0x28>
 800e8b2:	f100 0314 	add.w	r3, r0, #20
 800e8b6:	3114      	adds	r1, #20
 800e8b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e8bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e8c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e8c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e8c8:	42a5      	cmp	r5, r4
 800e8ca:	d003      	beq.n	800e8d4 <__mcmp+0x2c>
 800e8cc:	d305      	bcc.n	800e8da <__mcmp+0x32>
 800e8ce:	2201      	movs	r2, #1
 800e8d0:	4610      	mov	r0, r2
 800e8d2:	bd30      	pop	{r4, r5, pc}
 800e8d4:	4283      	cmp	r3, r0
 800e8d6:	d3f3      	bcc.n	800e8c0 <__mcmp+0x18>
 800e8d8:	e7fa      	b.n	800e8d0 <__mcmp+0x28>
 800e8da:	f04f 32ff 	mov.w	r2, #4294967295
 800e8de:	e7f7      	b.n	800e8d0 <__mcmp+0x28>

0800e8e0 <__mdiff>:
 800e8e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8e4:	460c      	mov	r4, r1
 800e8e6:	4606      	mov	r6, r0
 800e8e8:	4611      	mov	r1, r2
 800e8ea:	4620      	mov	r0, r4
 800e8ec:	4690      	mov	r8, r2
 800e8ee:	f7ff ffdb 	bl	800e8a8 <__mcmp>
 800e8f2:	1e05      	subs	r5, r0, #0
 800e8f4:	d110      	bne.n	800e918 <__mdiff+0x38>
 800e8f6:	4629      	mov	r1, r5
 800e8f8:	4630      	mov	r0, r6
 800e8fa:	f7ff fd53 	bl	800e3a4 <_Balloc>
 800e8fe:	b930      	cbnz	r0, 800e90e <__mdiff+0x2e>
 800e900:	4b3a      	ldr	r3, [pc, #232]	; (800e9ec <__mdiff+0x10c>)
 800e902:	4602      	mov	r2, r0
 800e904:	f240 2132 	movw	r1, #562	; 0x232
 800e908:	4839      	ldr	r0, [pc, #228]	; (800e9f0 <__mdiff+0x110>)
 800e90a:	f000 f8e5 	bl	800ead8 <__assert_func>
 800e90e:	2301      	movs	r3, #1
 800e910:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e914:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e918:	bfa4      	itt	ge
 800e91a:	4643      	movge	r3, r8
 800e91c:	46a0      	movge	r8, r4
 800e91e:	4630      	mov	r0, r6
 800e920:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e924:	bfa6      	itte	ge
 800e926:	461c      	movge	r4, r3
 800e928:	2500      	movge	r5, #0
 800e92a:	2501      	movlt	r5, #1
 800e92c:	f7ff fd3a 	bl	800e3a4 <_Balloc>
 800e930:	b920      	cbnz	r0, 800e93c <__mdiff+0x5c>
 800e932:	4b2e      	ldr	r3, [pc, #184]	; (800e9ec <__mdiff+0x10c>)
 800e934:	4602      	mov	r2, r0
 800e936:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e93a:	e7e5      	b.n	800e908 <__mdiff+0x28>
 800e93c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e940:	6926      	ldr	r6, [r4, #16]
 800e942:	60c5      	str	r5, [r0, #12]
 800e944:	f104 0914 	add.w	r9, r4, #20
 800e948:	f108 0514 	add.w	r5, r8, #20
 800e94c:	f100 0e14 	add.w	lr, r0, #20
 800e950:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e954:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e958:	f108 0210 	add.w	r2, r8, #16
 800e95c:	46f2      	mov	sl, lr
 800e95e:	2100      	movs	r1, #0
 800e960:	f859 3b04 	ldr.w	r3, [r9], #4
 800e964:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e968:	fa1f f883 	uxth.w	r8, r3
 800e96c:	fa11 f18b 	uxtah	r1, r1, fp
 800e970:	0c1b      	lsrs	r3, r3, #16
 800e972:	eba1 0808 	sub.w	r8, r1, r8
 800e976:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e97a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e97e:	fa1f f888 	uxth.w	r8, r8
 800e982:	1419      	asrs	r1, r3, #16
 800e984:	454e      	cmp	r6, r9
 800e986:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e98a:	f84a 3b04 	str.w	r3, [sl], #4
 800e98e:	d8e7      	bhi.n	800e960 <__mdiff+0x80>
 800e990:	1b33      	subs	r3, r6, r4
 800e992:	3b15      	subs	r3, #21
 800e994:	f023 0303 	bic.w	r3, r3, #3
 800e998:	3304      	adds	r3, #4
 800e99a:	3415      	adds	r4, #21
 800e99c:	42a6      	cmp	r6, r4
 800e99e:	bf38      	it	cc
 800e9a0:	2304      	movcc	r3, #4
 800e9a2:	441d      	add	r5, r3
 800e9a4:	4473      	add	r3, lr
 800e9a6:	469e      	mov	lr, r3
 800e9a8:	462e      	mov	r6, r5
 800e9aa:	4566      	cmp	r6, ip
 800e9ac:	d30e      	bcc.n	800e9cc <__mdiff+0xec>
 800e9ae:	f10c 0203 	add.w	r2, ip, #3
 800e9b2:	1b52      	subs	r2, r2, r5
 800e9b4:	f022 0203 	bic.w	r2, r2, #3
 800e9b8:	3d03      	subs	r5, #3
 800e9ba:	45ac      	cmp	ip, r5
 800e9bc:	bf38      	it	cc
 800e9be:	2200      	movcc	r2, #0
 800e9c0:	441a      	add	r2, r3
 800e9c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e9c6:	b17b      	cbz	r3, 800e9e8 <__mdiff+0x108>
 800e9c8:	6107      	str	r7, [r0, #16]
 800e9ca:	e7a3      	b.n	800e914 <__mdiff+0x34>
 800e9cc:	f856 8b04 	ldr.w	r8, [r6], #4
 800e9d0:	fa11 f288 	uxtah	r2, r1, r8
 800e9d4:	1414      	asrs	r4, r2, #16
 800e9d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e9da:	b292      	uxth	r2, r2
 800e9dc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e9e0:	f84e 2b04 	str.w	r2, [lr], #4
 800e9e4:	1421      	asrs	r1, r4, #16
 800e9e6:	e7e0      	b.n	800e9aa <__mdiff+0xca>
 800e9e8:	3f01      	subs	r7, #1
 800e9ea:	e7ea      	b.n	800e9c2 <__mdiff+0xe2>
 800e9ec:	0800f6c7 	.word	0x0800f6c7
 800e9f0:	0800f6d8 	.word	0x0800f6d8

0800e9f4 <__d2b>:
 800e9f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e9f8:	4689      	mov	r9, r1
 800e9fa:	2101      	movs	r1, #1
 800e9fc:	ec57 6b10 	vmov	r6, r7, d0
 800ea00:	4690      	mov	r8, r2
 800ea02:	f7ff fccf 	bl	800e3a4 <_Balloc>
 800ea06:	4604      	mov	r4, r0
 800ea08:	b930      	cbnz	r0, 800ea18 <__d2b+0x24>
 800ea0a:	4602      	mov	r2, r0
 800ea0c:	4b25      	ldr	r3, [pc, #148]	; (800eaa4 <__d2b+0xb0>)
 800ea0e:	4826      	ldr	r0, [pc, #152]	; (800eaa8 <__d2b+0xb4>)
 800ea10:	f240 310a 	movw	r1, #778	; 0x30a
 800ea14:	f000 f860 	bl	800ead8 <__assert_func>
 800ea18:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ea1c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea20:	bb35      	cbnz	r5, 800ea70 <__d2b+0x7c>
 800ea22:	2e00      	cmp	r6, #0
 800ea24:	9301      	str	r3, [sp, #4]
 800ea26:	d028      	beq.n	800ea7a <__d2b+0x86>
 800ea28:	4668      	mov	r0, sp
 800ea2a:	9600      	str	r6, [sp, #0]
 800ea2c:	f7ff fd82 	bl	800e534 <__lo0bits>
 800ea30:	9900      	ldr	r1, [sp, #0]
 800ea32:	b300      	cbz	r0, 800ea76 <__d2b+0x82>
 800ea34:	9a01      	ldr	r2, [sp, #4]
 800ea36:	f1c0 0320 	rsb	r3, r0, #32
 800ea3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ea3e:	430b      	orrs	r3, r1
 800ea40:	40c2      	lsrs	r2, r0
 800ea42:	6163      	str	r3, [r4, #20]
 800ea44:	9201      	str	r2, [sp, #4]
 800ea46:	9b01      	ldr	r3, [sp, #4]
 800ea48:	61a3      	str	r3, [r4, #24]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	bf14      	ite	ne
 800ea4e:	2202      	movne	r2, #2
 800ea50:	2201      	moveq	r2, #1
 800ea52:	6122      	str	r2, [r4, #16]
 800ea54:	b1d5      	cbz	r5, 800ea8c <__d2b+0x98>
 800ea56:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ea5a:	4405      	add	r5, r0
 800ea5c:	f8c9 5000 	str.w	r5, [r9]
 800ea60:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ea64:	f8c8 0000 	str.w	r0, [r8]
 800ea68:	4620      	mov	r0, r4
 800ea6a:	b003      	add	sp, #12
 800ea6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea74:	e7d5      	b.n	800ea22 <__d2b+0x2e>
 800ea76:	6161      	str	r1, [r4, #20]
 800ea78:	e7e5      	b.n	800ea46 <__d2b+0x52>
 800ea7a:	a801      	add	r0, sp, #4
 800ea7c:	f7ff fd5a 	bl	800e534 <__lo0bits>
 800ea80:	9b01      	ldr	r3, [sp, #4]
 800ea82:	6163      	str	r3, [r4, #20]
 800ea84:	2201      	movs	r2, #1
 800ea86:	6122      	str	r2, [r4, #16]
 800ea88:	3020      	adds	r0, #32
 800ea8a:	e7e3      	b.n	800ea54 <__d2b+0x60>
 800ea8c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ea90:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ea94:	f8c9 0000 	str.w	r0, [r9]
 800ea98:	6918      	ldr	r0, [r3, #16]
 800ea9a:	f7ff fd2b 	bl	800e4f4 <__hi0bits>
 800ea9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eaa2:	e7df      	b.n	800ea64 <__d2b+0x70>
 800eaa4:	0800f6c7 	.word	0x0800f6c7
 800eaa8:	0800f6d8 	.word	0x0800f6d8

0800eaac <_calloc_r>:
 800eaac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eaae:	fba1 2402 	umull	r2, r4, r1, r2
 800eab2:	b94c      	cbnz	r4, 800eac8 <_calloc_r+0x1c>
 800eab4:	4611      	mov	r1, r2
 800eab6:	9201      	str	r2, [sp, #4]
 800eab8:	f7fe f8b6 	bl	800cc28 <_malloc_r>
 800eabc:	9a01      	ldr	r2, [sp, #4]
 800eabe:	4605      	mov	r5, r0
 800eac0:	b930      	cbnz	r0, 800ead0 <_calloc_r+0x24>
 800eac2:	4628      	mov	r0, r5
 800eac4:	b003      	add	sp, #12
 800eac6:	bd30      	pop	{r4, r5, pc}
 800eac8:	220c      	movs	r2, #12
 800eaca:	6002      	str	r2, [r0, #0]
 800eacc:	2500      	movs	r5, #0
 800eace:	e7f8      	b.n	800eac2 <_calloc_r+0x16>
 800ead0:	4621      	mov	r1, r4
 800ead2:	f7fe f835 	bl	800cb40 <memset>
 800ead6:	e7f4      	b.n	800eac2 <_calloc_r+0x16>

0800ead8 <__assert_func>:
 800ead8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eada:	4614      	mov	r4, r2
 800eadc:	461a      	mov	r2, r3
 800eade:	4b09      	ldr	r3, [pc, #36]	; (800eb04 <__assert_func+0x2c>)
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	4605      	mov	r5, r0
 800eae4:	68d8      	ldr	r0, [r3, #12]
 800eae6:	b14c      	cbz	r4, 800eafc <__assert_func+0x24>
 800eae8:	4b07      	ldr	r3, [pc, #28]	; (800eb08 <__assert_func+0x30>)
 800eaea:	9100      	str	r1, [sp, #0]
 800eaec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eaf0:	4906      	ldr	r1, [pc, #24]	; (800eb0c <__assert_func+0x34>)
 800eaf2:	462b      	mov	r3, r5
 800eaf4:	f000 f80e 	bl	800eb14 <fiprintf>
 800eaf8:	f7fd ffb8 	bl	800ca6c <abort>
 800eafc:	4b04      	ldr	r3, [pc, #16]	; (800eb10 <__assert_func+0x38>)
 800eafe:	461c      	mov	r4, r3
 800eb00:	e7f3      	b.n	800eaea <__assert_func+0x12>
 800eb02:	bf00      	nop
 800eb04:	2000000c 	.word	0x2000000c
 800eb08:	0800f834 	.word	0x0800f834
 800eb0c:	0800f841 	.word	0x0800f841
 800eb10:	0800f86f 	.word	0x0800f86f

0800eb14 <fiprintf>:
 800eb14:	b40e      	push	{r1, r2, r3}
 800eb16:	b503      	push	{r0, r1, lr}
 800eb18:	4601      	mov	r1, r0
 800eb1a:	ab03      	add	r3, sp, #12
 800eb1c:	4805      	ldr	r0, [pc, #20]	; (800eb34 <fiprintf+0x20>)
 800eb1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb22:	6800      	ldr	r0, [r0, #0]
 800eb24:	9301      	str	r3, [sp, #4]
 800eb26:	f000 f845 	bl	800ebb4 <_vfiprintf_r>
 800eb2a:	b002      	add	sp, #8
 800eb2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb30:	b003      	add	sp, #12
 800eb32:	4770      	bx	lr
 800eb34:	2000000c 	.word	0x2000000c

0800eb38 <__retarget_lock_init_recursive>:
 800eb38:	4770      	bx	lr

0800eb3a <__retarget_lock_acquire_recursive>:
 800eb3a:	4770      	bx	lr

0800eb3c <__retarget_lock_release_recursive>:
 800eb3c:	4770      	bx	lr

0800eb3e <__ascii_mbtowc>:
 800eb3e:	b082      	sub	sp, #8
 800eb40:	b901      	cbnz	r1, 800eb44 <__ascii_mbtowc+0x6>
 800eb42:	a901      	add	r1, sp, #4
 800eb44:	b142      	cbz	r2, 800eb58 <__ascii_mbtowc+0x1a>
 800eb46:	b14b      	cbz	r3, 800eb5c <__ascii_mbtowc+0x1e>
 800eb48:	7813      	ldrb	r3, [r2, #0]
 800eb4a:	600b      	str	r3, [r1, #0]
 800eb4c:	7812      	ldrb	r2, [r2, #0]
 800eb4e:	1e10      	subs	r0, r2, #0
 800eb50:	bf18      	it	ne
 800eb52:	2001      	movne	r0, #1
 800eb54:	b002      	add	sp, #8
 800eb56:	4770      	bx	lr
 800eb58:	4610      	mov	r0, r2
 800eb5a:	e7fb      	b.n	800eb54 <__ascii_mbtowc+0x16>
 800eb5c:	f06f 0001 	mvn.w	r0, #1
 800eb60:	e7f8      	b.n	800eb54 <__ascii_mbtowc+0x16>

0800eb62 <__sfputc_r>:
 800eb62:	6893      	ldr	r3, [r2, #8]
 800eb64:	3b01      	subs	r3, #1
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	b410      	push	{r4}
 800eb6a:	6093      	str	r3, [r2, #8]
 800eb6c:	da08      	bge.n	800eb80 <__sfputc_r+0x1e>
 800eb6e:	6994      	ldr	r4, [r2, #24]
 800eb70:	42a3      	cmp	r3, r4
 800eb72:	db01      	blt.n	800eb78 <__sfputc_r+0x16>
 800eb74:	290a      	cmp	r1, #10
 800eb76:	d103      	bne.n	800eb80 <__sfputc_r+0x1e>
 800eb78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb7c:	f000 b94a 	b.w	800ee14 <__swbuf_r>
 800eb80:	6813      	ldr	r3, [r2, #0]
 800eb82:	1c58      	adds	r0, r3, #1
 800eb84:	6010      	str	r0, [r2, #0]
 800eb86:	7019      	strb	r1, [r3, #0]
 800eb88:	4608      	mov	r0, r1
 800eb8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb8e:	4770      	bx	lr

0800eb90 <__sfputs_r>:
 800eb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb92:	4606      	mov	r6, r0
 800eb94:	460f      	mov	r7, r1
 800eb96:	4614      	mov	r4, r2
 800eb98:	18d5      	adds	r5, r2, r3
 800eb9a:	42ac      	cmp	r4, r5
 800eb9c:	d101      	bne.n	800eba2 <__sfputs_r+0x12>
 800eb9e:	2000      	movs	r0, #0
 800eba0:	e007      	b.n	800ebb2 <__sfputs_r+0x22>
 800eba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eba6:	463a      	mov	r2, r7
 800eba8:	4630      	mov	r0, r6
 800ebaa:	f7ff ffda 	bl	800eb62 <__sfputc_r>
 800ebae:	1c43      	adds	r3, r0, #1
 800ebb0:	d1f3      	bne.n	800eb9a <__sfputs_r+0xa>
 800ebb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ebb4 <_vfiprintf_r>:
 800ebb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebb8:	460d      	mov	r5, r1
 800ebba:	b09d      	sub	sp, #116	; 0x74
 800ebbc:	4614      	mov	r4, r2
 800ebbe:	4698      	mov	r8, r3
 800ebc0:	4606      	mov	r6, r0
 800ebc2:	b118      	cbz	r0, 800ebcc <_vfiprintf_r+0x18>
 800ebc4:	6983      	ldr	r3, [r0, #24]
 800ebc6:	b90b      	cbnz	r3, 800ebcc <_vfiprintf_r+0x18>
 800ebc8:	f000 fb0c 	bl	800f1e4 <__sinit>
 800ebcc:	4b89      	ldr	r3, [pc, #548]	; (800edf4 <_vfiprintf_r+0x240>)
 800ebce:	429d      	cmp	r5, r3
 800ebd0:	d11b      	bne.n	800ec0a <_vfiprintf_r+0x56>
 800ebd2:	6875      	ldr	r5, [r6, #4]
 800ebd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebd6:	07d9      	lsls	r1, r3, #31
 800ebd8:	d405      	bmi.n	800ebe6 <_vfiprintf_r+0x32>
 800ebda:	89ab      	ldrh	r3, [r5, #12]
 800ebdc:	059a      	lsls	r2, r3, #22
 800ebde:	d402      	bmi.n	800ebe6 <_vfiprintf_r+0x32>
 800ebe0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ebe2:	f7ff ffaa 	bl	800eb3a <__retarget_lock_acquire_recursive>
 800ebe6:	89ab      	ldrh	r3, [r5, #12]
 800ebe8:	071b      	lsls	r3, r3, #28
 800ebea:	d501      	bpl.n	800ebf0 <_vfiprintf_r+0x3c>
 800ebec:	692b      	ldr	r3, [r5, #16]
 800ebee:	b9eb      	cbnz	r3, 800ec2c <_vfiprintf_r+0x78>
 800ebf0:	4629      	mov	r1, r5
 800ebf2:	4630      	mov	r0, r6
 800ebf4:	f000 f96e 	bl	800eed4 <__swsetup_r>
 800ebf8:	b1c0      	cbz	r0, 800ec2c <_vfiprintf_r+0x78>
 800ebfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebfc:	07dc      	lsls	r4, r3, #31
 800ebfe:	d50e      	bpl.n	800ec1e <_vfiprintf_r+0x6a>
 800ec00:	f04f 30ff 	mov.w	r0, #4294967295
 800ec04:	b01d      	add	sp, #116	; 0x74
 800ec06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec0a:	4b7b      	ldr	r3, [pc, #492]	; (800edf8 <_vfiprintf_r+0x244>)
 800ec0c:	429d      	cmp	r5, r3
 800ec0e:	d101      	bne.n	800ec14 <_vfiprintf_r+0x60>
 800ec10:	68b5      	ldr	r5, [r6, #8]
 800ec12:	e7df      	b.n	800ebd4 <_vfiprintf_r+0x20>
 800ec14:	4b79      	ldr	r3, [pc, #484]	; (800edfc <_vfiprintf_r+0x248>)
 800ec16:	429d      	cmp	r5, r3
 800ec18:	bf08      	it	eq
 800ec1a:	68f5      	ldreq	r5, [r6, #12]
 800ec1c:	e7da      	b.n	800ebd4 <_vfiprintf_r+0x20>
 800ec1e:	89ab      	ldrh	r3, [r5, #12]
 800ec20:	0598      	lsls	r0, r3, #22
 800ec22:	d4ed      	bmi.n	800ec00 <_vfiprintf_r+0x4c>
 800ec24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ec26:	f7ff ff89 	bl	800eb3c <__retarget_lock_release_recursive>
 800ec2a:	e7e9      	b.n	800ec00 <_vfiprintf_r+0x4c>
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	9309      	str	r3, [sp, #36]	; 0x24
 800ec30:	2320      	movs	r3, #32
 800ec32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec36:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec3a:	2330      	movs	r3, #48	; 0x30
 800ec3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ee00 <_vfiprintf_r+0x24c>
 800ec40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec44:	f04f 0901 	mov.w	r9, #1
 800ec48:	4623      	mov	r3, r4
 800ec4a:	469a      	mov	sl, r3
 800ec4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec50:	b10a      	cbz	r2, 800ec56 <_vfiprintf_r+0xa2>
 800ec52:	2a25      	cmp	r2, #37	; 0x25
 800ec54:	d1f9      	bne.n	800ec4a <_vfiprintf_r+0x96>
 800ec56:	ebba 0b04 	subs.w	fp, sl, r4
 800ec5a:	d00b      	beq.n	800ec74 <_vfiprintf_r+0xc0>
 800ec5c:	465b      	mov	r3, fp
 800ec5e:	4622      	mov	r2, r4
 800ec60:	4629      	mov	r1, r5
 800ec62:	4630      	mov	r0, r6
 800ec64:	f7ff ff94 	bl	800eb90 <__sfputs_r>
 800ec68:	3001      	adds	r0, #1
 800ec6a:	f000 80aa 	beq.w	800edc2 <_vfiprintf_r+0x20e>
 800ec6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec70:	445a      	add	r2, fp
 800ec72:	9209      	str	r2, [sp, #36]	; 0x24
 800ec74:	f89a 3000 	ldrb.w	r3, [sl]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	f000 80a2 	beq.w	800edc2 <_vfiprintf_r+0x20e>
 800ec7e:	2300      	movs	r3, #0
 800ec80:	f04f 32ff 	mov.w	r2, #4294967295
 800ec84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec88:	f10a 0a01 	add.w	sl, sl, #1
 800ec8c:	9304      	str	r3, [sp, #16]
 800ec8e:	9307      	str	r3, [sp, #28]
 800ec90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec94:	931a      	str	r3, [sp, #104]	; 0x68
 800ec96:	4654      	mov	r4, sl
 800ec98:	2205      	movs	r2, #5
 800ec9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec9e:	4858      	ldr	r0, [pc, #352]	; (800ee00 <_vfiprintf_r+0x24c>)
 800eca0:	f7f1 faa6 	bl	80001f0 <memchr>
 800eca4:	9a04      	ldr	r2, [sp, #16]
 800eca6:	b9d8      	cbnz	r0, 800ece0 <_vfiprintf_r+0x12c>
 800eca8:	06d1      	lsls	r1, r2, #27
 800ecaa:	bf44      	itt	mi
 800ecac:	2320      	movmi	r3, #32
 800ecae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecb2:	0713      	lsls	r3, r2, #28
 800ecb4:	bf44      	itt	mi
 800ecb6:	232b      	movmi	r3, #43	; 0x2b
 800ecb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecbc:	f89a 3000 	ldrb.w	r3, [sl]
 800ecc0:	2b2a      	cmp	r3, #42	; 0x2a
 800ecc2:	d015      	beq.n	800ecf0 <_vfiprintf_r+0x13c>
 800ecc4:	9a07      	ldr	r2, [sp, #28]
 800ecc6:	4654      	mov	r4, sl
 800ecc8:	2000      	movs	r0, #0
 800ecca:	f04f 0c0a 	mov.w	ip, #10
 800ecce:	4621      	mov	r1, r4
 800ecd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecd4:	3b30      	subs	r3, #48	; 0x30
 800ecd6:	2b09      	cmp	r3, #9
 800ecd8:	d94e      	bls.n	800ed78 <_vfiprintf_r+0x1c4>
 800ecda:	b1b0      	cbz	r0, 800ed0a <_vfiprintf_r+0x156>
 800ecdc:	9207      	str	r2, [sp, #28]
 800ecde:	e014      	b.n	800ed0a <_vfiprintf_r+0x156>
 800ece0:	eba0 0308 	sub.w	r3, r0, r8
 800ece4:	fa09 f303 	lsl.w	r3, r9, r3
 800ece8:	4313      	orrs	r3, r2
 800ecea:	9304      	str	r3, [sp, #16]
 800ecec:	46a2      	mov	sl, r4
 800ecee:	e7d2      	b.n	800ec96 <_vfiprintf_r+0xe2>
 800ecf0:	9b03      	ldr	r3, [sp, #12]
 800ecf2:	1d19      	adds	r1, r3, #4
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	9103      	str	r1, [sp, #12]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	bfbb      	ittet	lt
 800ecfc:	425b      	neglt	r3, r3
 800ecfe:	f042 0202 	orrlt.w	r2, r2, #2
 800ed02:	9307      	strge	r3, [sp, #28]
 800ed04:	9307      	strlt	r3, [sp, #28]
 800ed06:	bfb8      	it	lt
 800ed08:	9204      	strlt	r2, [sp, #16]
 800ed0a:	7823      	ldrb	r3, [r4, #0]
 800ed0c:	2b2e      	cmp	r3, #46	; 0x2e
 800ed0e:	d10c      	bne.n	800ed2a <_vfiprintf_r+0x176>
 800ed10:	7863      	ldrb	r3, [r4, #1]
 800ed12:	2b2a      	cmp	r3, #42	; 0x2a
 800ed14:	d135      	bne.n	800ed82 <_vfiprintf_r+0x1ce>
 800ed16:	9b03      	ldr	r3, [sp, #12]
 800ed18:	1d1a      	adds	r2, r3, #4
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	9203      	str	r2, [sp, #12]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	bfb8      	it	lt
 800ed22:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed26:	3402      	adds	r4, #2
 800ed28:	9305      	str	r3, [sp, #20]
 800ed2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ee10 <_vfiprintf_r+0x25c>
 800ed2e:	7821      	ldrb	r1, [r4, #0]
 800ed30:	2203      	movs	r2, #3
 800ed32:	4650      	mov	r0, sl
 800ed34:	f7f1 fa5c 	bl	80001f0 <memchr>
 800ed38:	b140      	cbz	r0, 800ed4c <_vfiprintf_r+0x198>
 800ed3a:	2340      	movs	r3, #64	; 0x40
 800ed3c:	eba0 000a 	sub.w	r0, r0, sl
 800ed40:	fa03 f000 	lsl.w	r0, r3, r0
 800ed44:	9b04      	ldr	r3, [sp, #16]
 800ed46:	4303      	orrs	r3, r0
 800ed48:	3401      	adds	r4, #1
 800ed4a:	9304      	str	r3, [sp, #16]
 800ed4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed50:	482c      	ldr	r0, [pc, #176]	; (800ee04 <_vfiprintf_r+0x250>)
 800ed52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed56:	2206      	movs	r2, #6
 800ed58:	f7f1 fa4a 	bl	80001f0 <memchr>
 800ed5c:	2800      	cmp	r0, #0
 800ed5e:	d03f      	beq.n	800ede0 <_vfiprintf_r+0x22c>
 800ed60:	4b29      	ldr	r3, [pc, #164]	; (800ee08 <_vfiprintf_r+0x254>)
 800ed62:	bb1b      	cbnz	r3, 800edac <_vfiprintf_r+0x1f8>
 800ed64:	9b03      	ldr	r3, [sp, #12]
 800ed66:	3307      	adds	r3, #7
 800ed68:	f023 0307 	bic.w	r3, r3, #7
 800ed6c:	3308      	adds	r3, #8
 800ed6e:	9303      	str	r3, [sp, #12]
 800ed70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed72:	443b      	add	r3, r7
 800ed74:	9309      	str	r3, [sp, #36]	; 0x24
 800ed76:	e767      	b.n	800ec48 <_vfiprintf_r+0x94>
 800ed78:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed7c:	460c      	mov	r4, r1
 800ed7e:	2001      	movs	r0, #1
 800ed80:	e7a5      	b.n	800ecce <_vfiprintf_r+0x11a>
 800ed82:	2300      	movs	r3, #0
 800ed84:	3401      	adds	r4, #1
 800ed86:	9305      	str	r3, [sp, #20]
 800ed88:	4619      	mov	r1, r3
 800ed8a:	f04f 0c0a 	mov.w	ip, #10
 800ed8e:	4620      	mov	r0, r4
 800ed90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed94:	3a30      	subs	r2, #48	; 0x30
 800ed96:	2a09      	cmp	r2, #9
 800ed98:	d903      	bls.n	800eda2 <_vfiprintf_r+0x1ee>
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d0c5      	beq.n	800ed2a <_vfiprintf_r+0x176>
 800ed9e:	9105      	str	r1, [sp, #20]
 800eda0:	e7c3      	b.n	800ed2a <_vfiprintf_r+0x176>
 800eda2:	fb0c 2101 	mla	r1, ip, r1, r2
 800eda6:	4604      	mov	r4, r0
 800eda8:	2301      	movs	r3, #1
 800edaa:	e7f0      	b.n	800ed8e <_vfiprintf_r+0x1da>
 800edac:	ab03      	add	r3, sp, #12
 800edae:	9300      	str	r3, [sp, #0]
 800edb0:	462a      	mov	r2, r5
 800edb2:	4b16      	ldr	r3, [pc, #88]	; (800ee0c <_vfiprintf_r+0x258>)
 800edb4:	a904      	add	r1, sp, #16
 800edb6:	4630      	mov	r0, r6
 800edb8:	f7fe f84a 	bl	800ce50 <_printf_float>
 800edbc:	4607      	mov	r7, r0
 800edbe:	1c78      	adds	r0, r7, #1
 800edc0:	d1d6      	bne.n	800ed70 <_vfiprintf_r+0x1bc>
 800edc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edc4:	07d9      	lsls	r1, r3, #31
 800edc6:	d405      	bmi.n	800edd4 <_vfiprintf_r+0x220>
 800edc8:	89ab      	ldrh	r3, [r5, #12]
 800edca:	059a      	lsls	r2, r3, #22
 800edcc:	d402      	bmi.n	800edd4 <_vfiprintf_r+0x220>
 800edce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edd0:	f7ff feb4 	bl	800eb3c <__retarget_lock_release_recursive>
 800edd4:	89ab      	ldrh	r3, [r5, #12]
 800edd6:	065b      	lsls	r3, r3, #25
 800edd8:	f53f af12 	bmi.w	800ec00 <_vfiprintf_r+0x4c>
 800eddc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800edde:	e711      	b.n	800ec04 <_vfiprintf_r+0x50>
 800ede0:	ab03      	add	r3, sp, #12
 800ede2:	9300      	str	r3, [sp, #0]
 800ede4:	462a      	mov	r2, r5
 800ede6:	4b09      	ldr	r3, [pc, #36]	; (800ee0c <_vfiprintf_r+0x258>)
 800ede8:	a904      	add	r1, sp, #16
 800edea:	4630      	mov	r0, r6
 800edec:	f7fe fad4 	bl	800d398 <_printf_i>
 800edf0:	e7e4      	b.n	800edbc <_vfiprintf_r+0x208>
 800edf2:	bf00      	nop
 800edf4:	0800f9ac 	.word	0x0800f9ac
 800edf8:	0800f9cc 	.word	0x0800f9cc
 800edfc:	0800f98c 	.word	0x0800f98c
 800ee00:	0800f87a 	.word	0x0800f87a
 800ee04:	0800f884 	.word	0x0800f884
 800ee08:	0800ce51 	.word	0x0800ce51
 800ee0c:	0800eb91 	.word	0x0800eb91
 800ee10:	0800f880 	.word	0x0800f880

0800ee14 <__swbuf_r>:
 800ee14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee16:	460e      	mov	r6, r1
 800ee18:	4614      	mov	r4, r2
 800ee1a:	4605      	mov	r5, r0
 800ee1c:	b118      	cbz	r0, 800ee26 <__swbuf_r+0x12>
 800ee1e:	6983      	ldr	r3, [r0, #24]
 800ee20:	b90b      	cbnz	r3, 800ee26 <__swbuf_r+0x12>
 800ee22:	f000 f9df 	bl	800f1e4 <__sinit>
 800ee26:	4b21      	ldr	r3, [pc, #132]	; (800eeac <__swbuf_r+0x98>)
 800ee28:	429c      	cmp	r4, r3
 800ee2a:	d12b      	bne.n	800ee84 <__swbuf_r+0x70>
 800ee2c:	686c      	ldr	r4, [r5, #4]
 800ee2e:	69a3      	ldr	r3, [r4, #24]
 800ee30:	60a3      	str	r3, [r4, #8]
 800ee32:	89a3      	ldrh	r3, [r4, #12]
 800ee34:	071a      	lsls	r2, r3, #28
 800ee36:	d52f      	bpl.n	800ee98 <__swbuf_r+0x84>
 800ee38:	6923      	ldr	r3, [r4, #16]
 800ee3a:	b36b      	cbz	r3, 800ee98 <__swbuf_r+0x84>
 800ee3c:	6923      	ldr	r3, [r4, #16]
 800ee3e:	6820      	ldr	r0, [r4, #0]
 800ee40:	1ac0      	subs	r0, r0, r3
 800ee42:	6963      	ldr	r3, [r4, #20]
 800ee44:	b2f6      	uxtb	r6, r6
 800ee46:	4283      	cmp	r3, r0
 800ee48:	4637      	mov	r7, r6
 800ee4a:	dc04      	bgt.n	800ee56 <__swbuf_r+0x42>
 800ee4c:	4621      	mov	r1, r4
 800ee4e:	4628      	mov	r0, r5
 800ee50:	f000 f934 	bl	800f0bc <_fflush_r>
 800ee54:	bb30      	cbnz	r0, 800eea4 <__swbuf_r+0x90>
 800ee56:	68a3      	ldr	r3, [r4, #8]
 800ee58:	3b01      	subs	r3, #1
 800ee5a:	60a3      	str	r3, [r4, #8]
 800ee5c:	6823      	ldr	r3, [r4, #0]
 800ee5e:	1c5a      	adds	r2, r3, #1
 800ee60:	6022      	str	r2, [r4, #0]
 800ee62:	701e      	strb	r6, [r3, #0]
 800ee64:	6963      	ldr	r3, [r4, #20]
 800ee66:	3001      	adds	r0, #1
 800ee68:	4283      	cmp	r3, r0
 800ee6a:	d004      	beq.n	800ee76 <__swbuf_r+0x62>
 800ee6c:	89a3      	ldrh	r3, [r4, #12]
 800ee6e:	07db      	lsls	r3, r3, #31
 800ee70:	d506      	bpl.n	800ee80 <__swbuf_r+0x6c>
 800ee72:	2e0a      	cmp	r6, #10
 800ee74:	d104      	bne.n	800ee80 <__swbuf_r+0x6c>
 800ee76:	4621      	mov	r1, r4
 800ee78:	4628      	mov	r0, r5
 800ee7a:	f000 f91f 	bl	800f0bc <_fflush_r>
 800ee7e:	b988      	cbnz	r0, 800eea4 <__swbuf_r+0x90>
 800ee80:	4638      	mov	r0, r7
 800ee82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee84:	4b0a      	ldr	r3, [pc, #40]	; (800eeb0 <__swbuf_r+0x9c>)
 800ee86:	429c      	cmp	r4, r3
 800ee88:	d101      	bne.n	800ee8e <__swbuf_r+0x7a>
 800ee8a:	68ac      	ldr	r4, [r5, #8]
 800ee8c:	e7cf      	b.n	800ee2e <__swbuf_r+0x1a>
 800ee8e:	4b09      	ldr	r3, [pc, #36]	; (800eeb4 <__swbuf_r+0xa0>)
 800ee90:	429c      	cmp	r4, r3
 800ee92:	bf08      	it	eq
 800ee94:	68ec      	ldreq	r4, [r5, #12]
 800ee96:	e7ca      	b.n	800ee2e <__swbuf_r+0x1a>
 800ee98:	4621      	mov	r1, r4
 800ee9a:	4628      	mov	r0, r5
 800ee9c:	f000 f81a 	bl	800eed4 <__swsetup_r>
 800eea0:	2800      	cmp	r0, #0
 800eea2:	d0cb      	beq.n	800ee3c <__swbuf_r+0x28>
 800eea4:	f04f 37ff 	mov.w	r7, #4294967295
 800eea8:	e7ea      	b.n	800ee80 <__swbuf_r+0x6c>
 800eeaa:	bf00      	nop
 800eeac:	0800f9ac 	.word	0x0800f9ac
 800eeb0:	0800f9cc 	.word	0x0800f9cc
 800eeb4:	0800f98c 	.word	0x0800f98c

0800eeb8 <__ascii_wctomb>:
 800eeb8:	b149      	cbz	r1, 800eece <__ascii_wctomb+0x16>
 800eeba:	2aff      	cmp	r2, #255	; 0xff
 800eebc:	bf85      	ittet	hi
 800eebe:	238a      	movhi	r3, #138	; 0x8a
 800eec0:	6003      	strhi	r3, [r0, #0]
 800eec2:	700a      	strbls	r2, [r1, #0]
 800eec4:	f04f 30ff 	movhi.w	r0, #4294967295
 800eec8:	bf98      	it	ls
 800eeca:	2001      	movls	r0, #1
 800eecc:	4770      	bx	lr
 800eece:	4608      	mov	r0, r1
 800eed0:	4770      	bx	lr
	...

0800eed4 <__swsetup_r>:
 800eed4:	4b32      	ldr	r3, [pc, #200]	; (800efa0 <__swsetup_r+0xcc>)
 800eed6:	b570      	push	{r4, r5, r6, lr}
 800eed8:	681d      	ldr	r5, [r3, #0]
 800eeda:	4606      	mov	r6, r0
 800eedc:	460c      	mov	r4, r1
 800eede:	b125      	cbz	r5, 800eeea <__swsetup_r+0x16>
 800eee0:	69ab      	ldr	r3, [r5, #24]
 800eee2:	b913      	cbnz	r3, 800eeea <__swsetup_r+0x16>
 800eee4:	4628      	mov	r0, r5
 800eee6:	f000 f97d 	bl	800f1e4 <__sinit>
 800eeea:	4b2e      	ldr	r3, [pc, #184]	; (800efa4 <__swsetup_r+0xd0>)
 800eeec:	429c      	cmp	r4, r3
 800eeee:	d10f      	bne.n	800ef10 <__swsetup_r+0x3c>
 800eef0:	686c      	ldr	r4, [r5, #4]
 800eef2:	89a3      	ldrh	r3, [r4, #12]
 800eef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eef8:	0719      	lsls	r1, r3, #28
 800eefa:	d42c      	bmi.n	800ef56 <__swsetup_r+0x82>
 800eefc:	06dd      	lsls	r5, r3, #27
 800eefe:	d411      	bmi.n	800ef24 <__swsetup_r+0x50>
 800ef00:	2309      	movs	r3, #9
 800ef02:	6033      	str	r3, [r6, #0]
 800ef04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ef08:	81a3      	strh	r3, [r4, #12]
 800ef0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef0e:	e03e      	b.n	800ef8e <__swsetup_r+0xba>
 800ef10:	4b25      	ldr	r3, [pc, #148]	; (800efa8 <__swsetup_r+0xd4>)
 800ef12:	429c      	cmp	r4, r3
 800ef14:	d101      	bne.n	800ef1a <__swsetup_r+0x46>
 800ef16:	68ac      	ldr	r4, [r5, #8]
 800ef18:	e7eb      	b.n	800eef2 <__swsetup_r+0x1e>
 800ef1a:	4b24      	ldr	r3, [pc, #144]	; (800efac <__swsetup_r+0xd8>)
 800ef1c:	429c      	cmp	r4, r3
 800ef1e:	bf08      	it	eq
 800ef20:	68ec      	ldreq	r4, [r5, #12]
 800ef22:	e7e6      	b.n	800eef2 <__swsetup_r+0x1e>
 800ef24:	0758      	lsls	r0, r3, #29
 800ef26:	d512      	bpl.n	800ef4e <__swsetup_r+0x7a>
 800ef28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ef2a:	b141      	cbz	r1, 800ef3e <__swsetup_r+0x6a>
 800ef2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef30:	4299      	cmp	r1, r3
 800ef32:	d002      	beq.n	800ef3a <__swsetup_r+0x66>
 800ef34:	4630      	mov	r0, r6
 800ef36:	f7fd fe0b 	bl	800cb50 <_free_r>
 800ef3a:	2300      	movs	r3, #0
 800ef3c:	6363      	str	r3, [r4, #52]	; 0x34
 800ef3e:	89a3      	ldrh	r3, [r4, #12]
 800ef40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ef44:	81a3      	strh	r3, [r4, #12]
 800ef46:	2300      	movs	r3, #0
 800ef48:	6063      	str	r3, [r4, #4]
 800ef4a:	6923      	ldr	r3, [r4, #16]
 800ef4c:	6023      	str	r3, [r4, #0]
 800ef4e:	89a3      	ldrh	r3, [r4, #12]
 800ef50:	f043 0308 	orr.w	r3, r3, #8
 800ef54:	81a3      	strh	r3, [r4, #12]
 800ef56:	6923      	ldr	r3, [r4, #16]
 800ef58:	b94b      	cbnz	r3, 800ef6e <__swsetup_r+0x9a>
 800ef5a:	89a3      	ldrh	r3, [r4, #12]
 800ef5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ef60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ef64:	d003      	beq.n	800ef6e <__swsetup_r+0x9a>
 800ef66:	4621      	mov	r1, r4
 800ef68:	4630      	mov	r0, r6
 800ef6a:	f000 f9fd 	bl	800f368 <__smakebuf_r>
 800ef6e:	89a0      	ldrh	r0, [r4, #12]
 800ef70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ef74:	f010 0301 	ands.w	r3, r0, #1
 800ef78:	d00a      	beq.n	800ef90 <__swsetup_r+0xbc>
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	60a3      	str	r3, [r4, #8]
 800ef7e:	6963      	ldr	r3, [r4, #20]
 800ef80:	425b      	negs	r3, r3
 800ef82:	61a3      	str	r3, [r4, #24]
 800ef84:	6923      	ldr	r3, [r4, #16]
 800ef86:	b943      	cbnz	r3, 800ef9a <__swsetup_r+0xc6>
 800ef88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ef8c:	d1ba      	bne.n	800ef04 <__swsetup_r+0x30>
 800ef8e:	bd70      	pop	{r4, r5, r6, pc}
 800ef90:	0781      	lsls	r1, r0, #30
 800ef92:	bf58      	it	pl
 800ef94:	6963      	ldrpl	r3, [r4, #20]
 800ef96:	60a3      	str	r3, [r4, #8]
 800ef98:	e7f4      	b.n	800ef84 <__swsetup_r+0xb0>
 800ef9a:	2000      	movs	r0, #0
 800ef9c:	e7f7      	b.n	800ef8e <__swsetup_r+0xba>
 800ef9e:	bf00      	nop
 800efa0:	2000000c 	.word	0x2000000c
 800efa4:	0800f9ac 	.word	0x0800f9ac
 800efa8:	0800f9cc 	.word	0x0800f9cc
 800efac:	0800f98c 	.word	0x0800f98c

0800efb0 <__sflush_r>:
 800efb0:	898a      	ldrh	r2, [r1, #12]
 800efb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efb6:	4605      	mov	r5, r0
 800efb8:	0710      	lsls	r0, r2, #28
 800efba:	460c      	mov	r4, r1
 800efbc:	d458      	bmi.n	800f070 <__sflush_r+0xc0>
 800efbe:	684b      	ldr	r3, [r1, #4]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	dc05      	bgt.n	800efd0 <__sflush_r+0x20>
 800efc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	dc02      	bgt.n	800efd0 <__sflush_r+0x20>
 800efca:	2000      	movs	r0, #0
 800efcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800efd2:	2e00      	cmp	r6, #0
 800efd4:	d0f9      	beq.n	800efca <__sflush_r+0x1a>
 800efd6:	2300      	movs	r3, #0
 800efd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800efdc:	682f      	ldr	r7, [r5, #0]
 800efde:	602b      	str	r3, [r5, #0]
 800efe0:	d032      	beq.n	800f048 <__sflush_r+0x98>
 800efe2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800efe4:	89a3      	ldrh	r3, [r4, #12]
 800efe6:	075a      	lsls	r2, r3, #29
 800efe8:	d505      	bpl.n	800eff6 <__sflush_r+0x46>
 800efea:	6863      	ldr	r3, [r4, #4]
 800efec:	1ac0      	subs	r0, r0, r3
 800efee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eff0:	b10b      	cbz	r3, 800eff6 <__sflush_r+0x46>
 800eff2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eff4:	1ac0      	subs	r0, r0, r3
 800eff6:	2300      	movs	r3, #0
 800eff8:	4602      	mov	r2, r0
 800effa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800effc:	6a21      	ldr	r1, [r4, #32]
 800effe:	4628      	mov	r0, r5
 800f000:	47b0      	blx	r6
 800f002:	1c43      	adds	r3, r0, #1
 800f004:	89a3      	ldrh	r3, [r4, #12]
 800f006:	d106      	bne.n	800f016 <__sflush_r+0x66>
 800f008:	6829      	ldr	r1, [r5, #0]
 800f00a:	291d      	cmp	r1, #29
 800f00c:	d82c      	bhi.n	800f068 <__sflush_r+0xb8>
 800f00e:	4a2a      	ldr	r2, [pc, #168]	; (800f0b8 <__sflush_r+0x108>)
 800f010:	40ca      	lsrs	r2, r1
 800f012:	07d6      	lsls	r6, r2, #31
 800f014:	d528      	bpl.n	800f068 <__sflush_r+0xb8>
 800f016:	2200      	movs	r2, #0
 800f018:	6062      	str	r2, [r4, #4]
 800f01a:	04d9      	lsls	r1, r3, #19
 800f01c:	6922      	ldr	r2, [r4, #16]
 800f01e:	6022      	str	r2, [r4, #0]
 800f020:	d504      	bpl.n	800f02c <__sflush_r+0x7c>
 800f022:	1c42      	adds	r2, r0, #1
 800f024:	d101      	bne.n	800f02a <__sflush_r+0x7a>
 800f026:	682b      	ldr	r3, [r5, #0]
 800f028:	b903      	cbnz	r3, 800f02c <__sflush_r+0x7c>
 800f02a:	6560      	str	r0, [r4, #84]	; 0x54
 800f02c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f02e:	602f      	str	r7, [r5, #0]
 800f030:	2900      	cmp	r1, #0
 800f032:	d0ca      	beq.n	800efca <__sflush_r+0x1a>
 800f034:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f038:	4299      	cmp	r1, r3
 800f03a:	d002      	beq.n	800f042 <__sflush_r+0x92>
 800f03c:	4628      	mov	r0, r5
 800f03e:	f7fd fd87 	bl	800cb50 <_free_r>
 800f042:	2000      	movs	r0, #0
 800f044:	6360      	str	r0, [r4, #52]	; 0x34
 800f046:	e7c1      	b.n	800efcc <__sflush_r+0x1c>
 800f048:	6a21      	ldr	r1, [r4, #32]
 800f04a:	2301      	movs	r3, #1
 800f04c:	4628      	mov	r0, r5
 800f04e:	47b0      	blx	r6
 800f050:	1c41      	adds	r1, r0, #1
 800f052:	d1c7      	bne.n	800efe4 <__sflush_r+0x34>
 800f054:	682b      	ldr	r3, [r5, #0]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d0c4      	beq.n	800efe4 <__sflush_r+0x34>
 800f05a:	2b1d      	cmp	r3, #29
 800f05c:	d001      	beq.n	800f062 <__sflush_r+0xb2>
 800f05e:	2b16      	cmp	r3, #22
 800f060:	d101      	bne.n	800f066 <__sflush_r+0xb6>
 800f062:	602f      	str	r7, [r5, #0]
 800f064:	e7b1      	b.n	800efca <__sflush_r+0x1a>
 800f066:	89a3      	ldrh	r3, [r4, #12]
 800f068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f06c:	81a3      	strh	r3, [r4, #12]
 800f06e:	e7ad      	b.n	800efcc <__sflush_r+0x1c>
 800f070:	690f      	ldr	r7, [r1, #16]
 800f072:	2f00      	cmp	r7, #0
 800f074:	d0a9      	beq.n	800efca <__sflush_r+0x1a>
 800f076:	0793      	lsls	r3, r2, #30
 800f078:	680e      	ldr	r6, [r1, #0]
 800f07a:	bf08      	it	eq
 800f07c:	694b      	ldreq	r3, [r1, #20]
 800f07e:	600f      	str	r7, [r1, #0]
 800f080:	bf18      	it	ne
 800f082:	2300      	movne	r3, #0
 800f084:	eba6 0807 	sub.w	r8, r6, r7
 800f088:	608b      	str	r3, [r1, #8]
 800f08a:	f1b8 0f00 	cmp.w	r8, #0
 800f08e:	dd9c      	ble.n	800efca <__sflush_r+0x1a>
 800f090:	6a21      	ldr	r1, [r4, #32]
 800f092:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f094:	4643      	mov	r3, r8
 800f096:	463a      	mov	r2, r7
 800f098:	4628      	mov	r0, r5
 800f09a:	47b0      	blx	r6
 800f09c:	2800      	cmp	r0, #0
 800f09e:	dc06      	bgt.n	800f0ae <__sflush_r+0xfe>
 800f0a0:	89a3      	ldrh	r3, [r4, #12]
 800f0a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0a6:	81a3      	strh	r3, [r4, #12]
 800f0a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f0ac:	e78e      	b.n	800efcc <__sflush_r+0x1c>
 800f0ae:	4407      	add	r7, r0
 800f0b0:	eba8 0800 	sub.w	r8, r8, r0
 800f0b4:	e7e9      	b.n	800f08a <__sflush_r+0xda>
 800f0b6:	bf00      	nop
 800f0b8:	20400001 	.word	0x20400001

0800f0bc <_fflush_r>:
 800f0bc:	b538      	push	{r3, r4, r5, lr}
 800f0be:	690b      	ldr	r3, [r1, #16]
 800f0c0:	4605      	mov	r5, r0
 800f0c2:	460c      	mov	r4, r1
 800f0c4:	b913      	cbnz	r3, 800f0cc <_fflush_r+0x10>
 800f0c6:	2500      	movs	r5, #0
 800f0c8:	4628      	mov	r0, r5
 800f0ca:	bd38      	pop	{r3, r4, r5, pc}
 800f0cc:	b118      	cbz	r0, 800f0d6 <_fflush_r+0x1a>
 800f0ce:	6983      	ldr	r3, [r0, #24]
 800f0d0:	b90b      	cbnz	r3, 800f0d6 <_fflush_r+0x1a>
 800f0d2:	f000 f887 	bl	800f1e4 <__sinit>
 800f0d6:	4b14      	ldr	r3, [pc, #80]	; (800f128 <_fflush_r+0x6c>)
 800f0d8:	429c      	cmp	r4, r3
 800f0da:	d11b      	bne.n	800f114 <_fflush_r+0x58>
 800f0dc:	686c      	ldr	r4, [r5, #4]
 800f0de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d0ef      	beq.n	800f0c6 <_fflush_r+0xa>
 800f0e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f0e8:	07d0      	lsls	r0, r2, #31
 800f0ea:	d404      	bmi.n	800f0f6 <_fflush_r+0x3a>
 800f0ec:	0599      	lsls	r1, r3, #22
 800f0ee:	d402      	bmi.n	800f0f6 <_fflush_r+0x3a>
 800f0f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f0f2:	f7ff fd22 	bl	800eb3a <__retarget_lock_acquire_recursive>
 800f0f6:	4628      	mov	r0, r5
 800f0f8:	4621      	mov	r1, r4
 800f0fa:	f7ff ff59 	bl	800efb0 <__sflush_r>
 800f0fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f100:	07da      	lsls	r2, r3, #31
 800f102:	4605      	mov	r5, r0
 800f104:	d4e0      	bmi.n	800f0c8 <_fflush_r+0xc>
 800f106:	89a3      	ldrh	r3, [r4, #12]
 800f108:	059b      	lsls	r3, r3, #22
 800f10a:	d4dd      	bmi.n	800f0c8 <_fflush_r+0xc>
 800f10c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f10e:	f7ff fd15 	bl	800eb3c <__retarget_lock_release_recursive>
 800f112:	e7d9      	b.n	800f0c8 <_fflush_r+0xc>
 800f114:	4b05      	ldr	r3, [pc, #20]	; (800f12c <_fflush_r+0x70>)
 800f116:	429c      	cmp	r4, r3
 800f118:	d101      	bne.n	800f11e <_fflush_r+0x62>
 800f11a:	68ac      	ldr	r4, [r5, #8]
 800f11c:	e7df      	b.n	800f0de <_fflush_r+0x22>
 800f11e:	4b04      	ldr	r3, [pc, #16]	; (800f130 <_fflush_r+0x74>)
 800f120:	429c      	cmp	r4, r3
 800f122:	bf08      	it	eq
 800f124:	68ec      	ldreq	r4, [r5, #12]
 800f126:	e7da      	b.n	800f0de <_fflush_r+0x22>
 800f128:	0800f9ac 	.word	0x0800f9ac
 800f12c:	0800f9cc 	.word	0x0800f9cc
 800f130:	0800f98c 	.word	0x0800f98c

0800f134 <std>:
 800f134:	2300      	movs	r3, #0
 800f136:	b510      	push	{r4, lr}
 800f138:	4604      	mov	r4, r0
 800f13a:	e9c0 3300 	strd	r3, r3, [r0]
 800f13e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f142:	6083      	str	r3, [r0, #8]
 800f144:	8181      	strh	r1, [r0, #12]
 800f146:	6643      	str	r3, [r0, #100]	; 0x64
 800f148:	81c2      	strh	r2, [r0, #14]
 800f14a:	6183      	str	r3, [r0, #24]
 800f14c:	4619      	mov	r1, r3
 800f14e:	2208      	movs	r2, #8
 800f150:	305c      	adds	r0, #92	; 0x5c
 800f152:	f7fd fcf5 	bl	800cb40 <memset>
 800f156:	4b05      	ldr	r3, [pc, #20]	; (800f16c <std+0x38>)
 800f158:	6263      	str	r3, [r4, #36]	; 0x24
 800f15a:	4b05      	ldr	r3, [pc, #20]	; (800f170 <std+0x3c>)
 800f15c:	62a3      	str	r3, [r4, #40]	; 0x28
 800f15e:	4b05      	ldr	r3, [pc, #20]	; (800f174 <std+0x40>)
 800f160:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f162:	4b05      	ldr	r3, [pc, #20]	; (800f178 <std+0x44>)
 800f164:	6224      	str	r4, [r4, #32]
 800f166:	6323      	str	r3, [r4, #48]	; 0x30
 800f168:	bd10      	pop	{r4, pc}
 800f16a:	bf00      	nop
 800f16c:	0800f3e9 	.word	0x0800f3e9
 800f170:	0800f40b 	.word	0x0800f40b
 800f174:	0800f443 	.word	0x0800f443
 800f178:	0800f467 	.word	0x0800f467

0800f17c <_cleanup_r>:
 800f17c:	4901      	ldr	r1, [pc, #4]	; (800f184 <_cleanup_r+0x8>)
 800f17e:	f000 b8af 	b.w	800f2e0 <_fwalk_reent>
 800f182:	bf00      	nop
 800f184:	0800f0bd 	.word	0x0800f0bd

0800f188 <__sfmoreglue>:
 800f188:	b570      	push	{r4, r5, r6, lr}
 800f18a:	2268      	movs	r2, #104	; 0x68
 800f18c:	1e4d      	subs	r5, r1, #1
 800f18e:	4355      	muls	r5, r2
 800f190:	460e      	mov	r6, r1
 800f192:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f196:	f7fd fd47 	bl	800cc28 <_malloc_r>
 800f19a:	4604      	mov	r4, r0
 800f19c:	b140      	cbz	r0, 800f1b0 <__sfmoreglue+0x28>
 800f19e:	2100      	movs	r1, #0
 800f1a0:	e9c0 1600 	strd	r1, r6, [r0]
 800f1a4:	300c      	adds	r0, #12
 800f1a6:	60a0      	str	r0, [r4, #8]
 800f1a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f1ac:	f7fd fcc8 	bl	800cb40 <memset>
 800f1b0:	4620      	mov	r0, r4
 800f1b2:	bd70      	pop	{r4, r5, r6, pc}

0800f1b4 <__sfp_lock_acquire>:
 800f1b4:	4801      	ldr	r0, [pc, #4]	; (800f1bc <__sfp_lock_acquire+0x8>)
 800f1b6:	f7ff bcc0 	b.w	800eb3a <__retarget_lock_acquire_recursive>
 800f1ba:	bf00      	nop
 800f1bc:	200010f1 	.word	0x200010f1

0800f1c0 <__sfp_lock_release>:
 800f1c0:	4801      	ldr	r0, [pc, #4]	; (800f1c8 <__sfp_lock_release+0x8>)
 800f1c2:	f7ff bcbb 	b.w	800eb3c <__retarget_lock_release_recursive>
 800f1c6:	bf00      	nop
 800f1c8:	200010f1 	.word	0x200010f1

0800f1cc <__sinit_lock_acquire>:
 800f1cc:	4801      	ldr	r0, [pc, #4]	; (800f1d4 <__sinit_lock_acquire+0x8>)
 800f1ce:	f7ff bcb4 	b.w	800eb3a <__retarget_lock_acquire_recursive>
 800f1d2:	bf00      	nop
 800f1d4:	200010f2 	.word	0x200010f2

0800f1d8 <__sinit_lock_release>:
 800f1d8:	4801      	ldr	r0, [pc, #4]	; (800f1e0 <__sinit_lock_release+0x8>)
 800f1da:	f7ff bcaf 	b.w	800eb3c <__retarget_lock_release_recursive>
 800f1de:	bf00      	nop
 800f1e0:	200010f2 	.word	0x200010f2

0800f1e4 <__sinit>:
 800f1e4:	b510      	push	{r4, lr}
 800f1e6:	4604      	mov	r4, r0
 800f1e8:	f7ff fff0 	bl	800f1cc <__sinit_lock_acquire>
 800f1ec:	69a3      	ldr	r3, [r4, #24]
 800f1ee:	b11b      	cbz	r3, 800f1f8 <__sinit+0x14>
 800f1f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1f4:	f7ff bff0 	b.w	800f1d8 <__sinit_lock_release>
 800f1f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f1fc:	6523      	str	r3, [r4, #80]	; 0x50
 800f1fe:	4b13      	ldr	r3, [pc, #76]	; (800f24c <__sinit+0x68>)
 800f200:	4a13      	ldr	r2, [pc, #76]	; (800f250 <__sinit+0x6c>)
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	62a2      	str	r2, [r4, #40]	; 0x28
 800f206:	42a3      	cmp	r3, r4
 800f208:	bf04      	itt	eq
 800f20a:	2301      	moveq	r3, #1
 800f20c:	61a3      	streq	r3, [r4, #24]
 800f20e:	4620      	mov	r0, r4
 800f210:	f000 f820 	bl	800f254 <__sfp>
 800f214:	6060      	str	r0, [r4, #4]
 800f216:	4620      	mov	r0, r4
 800f218:	f000 f81c 	bl	800f254 <__sfp>
 800f21c:	60a0      	str	r0, [r4, #8]
 800f21e:	4620      	mov	r0, r4
 800f220:	f000 f818 	bl	800f254 <__sfp>
 800f224:	2200      	movs	r2, #0
 800f226:	60e0      	str	r0, [r4, #12]
 800f228:	2104      	movs	r1, #4
 800f22a:	6860      	ldr	r0, [r4, #4]
 800f22c:	f7ff ff82 	bl	800f134 <std>
 800f230:	68a0      	ldr	r0, [r4, #8]
 800f232:	2201      	movs	r2, #1
 800f234:	2109      	movs	r1, #9
 800f236:	f7ff ff7d 	bl	800f134 <std>
 800f23a:	68e0      	ldr	r0, [r4, #12]
 800f23c:	2202      	movs	r2, #2
 800f23e:	2112      	movs	r1, #18
 800f240:	f7ff ff78 	bl	800f134 <std>
 800f244:	2301      	movs	r3, #1
 800f246:	61a3      	str	r3, [r4, #24]
 800f248:	e7d2      	b.n	800f1f0 <__sinit+0xc>
 800f24a:	bf00      	nop
 800f24c:	0800f610 	.word	0x0800f610
 800f250:	0800f17d 	.word	0x0800f17d

0800f254 <__sfp>:
 800f254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f256:	4607      	mov	r7, r0
 800f258:	f7ff ffac 	bl	800f1b4 <__sfp_lock_acquire>
 800f25c:	4b1e      	ldr	r3, [pc, #120]	; (800f2d8 <__sfp+0x84>)
 800f25e:	681e      	ldr	r6, [r3, #0]
 800f260:	69b3      	ldr	r3, [r6, #24]
 800f262:	b913      	cbnz	r3, 800f26a <__sfp+0x16>
 800f264:	4630      	mov	r0, r6
 800f266:	f7ff ffbd 	bl	800f1e4 <__sinit>
 800f26a:	3648      	adds	r6, #72	; 0x48
 800f26c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f270:	3b01      	subs	r3, #1
 800f272:	d503      	bpl.n	800f27c <__sfp+0x28>
 800f274:	6833      	ldr	r3, [r6, #0]
 800f276:	b30b      	cbz	r3, 800f2bc <__sfp+0x68>
 800f278:	6836      	ldr	r6, [r6, #0]
 800f27a:	e7f7      	b.n	800f26c <__sfp+0x18>
 800f27c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f280:	b9d5      	cbnz	r5, 800f2b8 <__sfp+0x64>
 800f282:	4b16      	ldr	r3, [pc, #88]	; (800f2dc <__sfp+0x88>)
 800f284:	60e3      	str	r3, [r4, #12]
 800f286:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f28a:	6665      	str	r5, [r4, #100]	; 0x64
 800f28c:	f7ff fc54 	bl	800eb38 <__retarget_lock_init_recursive>
 800f290:	f7ff ff96 	bl	800f1c0 <__sfp_lock_release>
 800f294:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f298:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f29c:	6025      	str	r5, [r4, #0]
 800f29e:	61a5      	str	r5, [r4, #24]
 800f2a0:	2208      	movs	r2, #8
 800f2a2:	4629      	mov	r1, r5
 800f2a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f2a8:	f7fd fc4a 	bl	800cb40 <memset>
 800f2ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f2b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f2b4:	4620      	mov	r0, r4
 800f2b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2b8:	3468      	adds	r4, #104	; 0x68
 800f2ba:	e7d9      	b.n	800f270 <__sfp+0x1c>
 800f2bc:	2104      	movs	r1, #4
 800f2be:	4638      	mov	r0, r7
 800f2c0:	f7ff ff62 	bl	800f188 <__sfmoreglue>
 800f2c4:	4604      	mov	r4, r0
 800f2c6:	6030      	str	r0, [r6, #0]
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d1d5      	bne.n	800f278 <__sfp+0x24>
 800f2cc:	f7ff ff78 	bl	800f1c0 <__sfp_lock_release>
 800f2d0:	230c      	movs	r3, #12
 800f2d2:	603b      	str	r3, [r7, #0]
 800f2d4:	e7ee      	b.n	800f2b4 <__sfp+0x60>
 800f2d6:	bf00      	nop
 800f2d8:	0800f610 	.word	0x0800f610
 800f2dc:	ffff0001 	.word	0xffff0001

0800f2e0 <_fwalk_reent>:
 800f2e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2e4:	4606      	mov	r6, r0
 800f2e6:	4688      	mov	r8, r1
 800f2e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f2ec:	2700      	movs	r7, #0
 800f2ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f2f2:	f1b9 0901 	subs.w	r9, r9, #1
 800f2f6:	d505      	bpl.n	800f304 <_fwalk_reent+0x24>
 800f2f8:	6824      	ldr	r4, [r4, #0]
 800f2fa:	2c00      	cmp	r4, #0
 800f2fc:	d1f7      	bne.n	800f2ee <_fwalk_reent+0xe>
 800f2fe:	4638      	mov	r0, r7
 800f300:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f304:	89ab      	ldrh	r3, [r5, #12]
 800f306:	2b01      	cmp	r3, #1
 800f308:	d907      	bls.n	800f31a <_fwalk_reent+0x3a>
 800f30a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f30e:	3301      	adds	r3, #1
 800f310:	d003      	beq.n	800f31a <_fwalk_reent+0x3a>
 800f312:	4629      	mov	r1, r5
 800f314:	4630      	mov	r0, r6
 800f316:	47c0      	blx	r8
 800f318:	4307      	orrs	r7, r0
 800f31a:	3568      	adds	r5, #104	; 0x68
 800f31c:	e7e9      	b.n	800f2f2 <_fwalk_reent+0x12>

0800f31e <__swhatbuf_r>:
 800f31e:	b570      	push	{r4, r5, r6, lr}
 800f320:	460e      	mov	r6, r1
 800f322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f326:	2900      	cmp	r1, #0
 800f328:	b096      	sub	sp, #88	; 0x58
 800f32a:	4614      	mov	r4, r2
 800f32c:	461d      	mov	r5, r3
 800f32e:	da08      	bge.n	800f342 <__swhatbuf_r+0x24>
 800f330:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f334:	2200      	movs	r2, #0
 800f336:	602a      	str	r2, [r5, #0]
 800f338:	061a      	lsls	r2, r3, #24
 800f33a:	d410      	bmi.n	800f35e <__swhatbuf_r+0x40>
 800f33c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f340:	e00e      	b.n	800f360 <__swhatbuf_r+0x42>
 800f342:	466a      	mov	r2, sp
 800f344:	f000 f8b6 	bl	800f4b4 <_fstat_r>
 800f348:	2800      	cmp	r0, #0
 800f34a:	dbf1      	blt.n	800f330 <__swhatbuf_r+0x12>
 800f34c:	9a01      	ldr	r2, [sp, #4]
 800f34e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f352:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f356:	425a      	negs	r2, r3
 800f358:	415a      	adcs	r2, r3
 800f35a:	602a      	str	r2, [r5, #0]
 800f35c:	e7ee      	b.n	800f33c <__swhatbuf_r+0x1e>
 800f35e:	2340      	movs	r3, #64	; 0x40
 800f360:	2000      	movs	r0, #0
 800f362:	6023      	str	r3, [r4, #0]
 800f364:	b016      	add	sp, #88	; 0x58
 800f366:	bd70      	pop	{r4, r5, r6, pc}

0800f368 <__smakebuf_r>:
 800f368:	898b      	ldrh	r3, [r1, #12]
 800f36a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f36c:	079d      	lsls	r5, r3, #30
 800f36e:	4606      	mov	r6, r0
 800f370:	460c      	mov	r4, r1
 800f372:	d507      	bpl.n	800f384 <__smakebuf_r+0x1c>
 800f374:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f378:	6023      	str	r3, [r4, #0]
 800f37a:	6123      	str	r3, [r4, #16]
 800f37c:	2301      	movs	r3, #1
 800f37e:	6163      	str	r3, [r4, #20]
 800f380:	b002      	add	sp, #8
 800f382:	bd70      	pop	{r4, r5, r6, pc}
 800f384:	ab01      	add	r3, sp, #4
 800f386:	466a      	mov	r2, sp
 800f388:	f7ff ffc9 	bl	800f31e <__swhatbuf_r>
 800f38c:	9900      	ldr	r1, [sp, #0]
 800f38e:	4605      	mov	r5, r0
 800f390:	4630      	mov	r0, r6
 800f392:	f7fd fc49 	bl	800cc28 <_malloc_r>
 800f396:	b948      	cbnz	r0, 800f3ac <__smakebuf_r+0x44>
 800f398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f39c:	059a      	lsls	r2, r3, #22
 800f39e:	d4ef      	bmi.n	800f380 <__smakebuf_r+0x18>
 800f3a0:	f023 0303 	bic.w	r3, r3, #3
 800f3a4:	f043 0302 	orr.w	r3, r3, #2
 800f3a8:	81a3      	strh	r3, [r4, #12]
 800f3aa:	e7e3      	b.n	800f374 <__smakebuf_r+0xc>
 800f3ac:	4b0d      	ldr	r3, [pc, #52]	; (800f3e4 <__smakebuf_r+0x7c>)
 800f3ae:	62b3      	str	r3, [r6, #40]	; 0x28
 800f3b0:	89a3      	ldrh	r3, [r4, #12]
 800f3b2:	6020      	str	r0, [r4, #0]
 800f3b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3b8:	81a3      	strh	r3, [r4, #12]
 800f3ba:	9b00      	ldr	r3, [sp, #0]
 800f3bc:	6163      	str	r3, [r4, #20]
 800f3be:	9b01      	ldr	r3, [sp, #4]
 800f3c0:	6120      	str	r0, [r4, #16]
 800f3c2:	b15b      	cbz	r3, 800f3dc <__smakebuf_r+0x74>
 800f3c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3c8:	4630      	mov	r0, r6
 800f3ca:	f000 f885 	bl	800f4d8 <_isatty_r>
 800f3ce:	b128      	cbz	r0, 800f3dc <__smakebuf_r+0x74>
 800f3d0:	89a3      	ldrh	r3, [r4, #12]
 800f3d2:	f023 0303 	bic.w	r3, r3, #3
 800f3d6:	f043 0301 	orr.w	r3, r3, #1
 800f3da:	81a3      	strh	r3, [r4, #12]
 800f3dc:	89a0      	ldrh	r0, [r4, #12]
 800f3de:	4305      	orrs	r5, r0
 800f3e0:	81a5      	strh	r5, [r4, #12]
 800f3e2:	e7cd      	b.n	800f380 <__smakebuf_r+0x18>
 800f3e4:	0800f17d 	.word	0x0800f17d

0800f3e8 <__sread>:
 800f3e8:	b510      	push	{r4, lr}
 800f3ea:	460c      	mov	r4, r1
 800f3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f3f0:	f000 f894 	bl	800f51c <_read_r>
 800f3f4:	2800      	cmp	r0, #0
 800f3f6:	bfab      	itete	ge
 800f3f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f3fa:	89a3      	ldrhlt	r3, [r4, #12]
 800f3fc:	181b      	addge	r3, r3, r0
 800f3fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f402:	bfac      	ite	ge
 800f404:	6563      	strge	r3, [r4, #84]	; 0x54
 800f406:	81a3      	strhlt	r3, [r4, #12]
 800f408:	bd10      	pop	{r4, pc}

0800f40a <__swrite>:
 800f40a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f40e:	461f      	mov	r7, r3
 800f410:	898b      	ldrh	r3, [r1, #12]
 800f412:	05db      	lsls	r3, r3, #23
 800f414:	4605      	mov	r5, r0
 800f416:	460c      	mov	r4, r1
 800f418:	4616      	mov	r6, r2
 800f41a:	d505      	bpl.n	800f428 <__swrite+0x1e>
 800f41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f420:	2302      	movs	r3, #2
 800f422:	2200      	movs	r2, #0
 800f424:	f000 f868 	bl	800f4f8 <_lseek_r>
 800f428:	89a3      	ldrh	r3, [r4, #12]
 800f42a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f42e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f432:	81a3      	strh	r3, [r4, #12]
 800f434:	4632      	mov	r2, r6
 800f436:	463b      	mov	r3, r7
 800f438:	4628      	mov	r0, r5
 800f43a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f43e:	f000 b817 	b.w	800f470 <_write_r>

0800f442 <__sseek>:
 800f442:	b510      	push	{r4, lr}
 800f444:	460c      	mov	r4, r1
 800f446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f44a:	f000 f855 	bl	800f4f8 <_lseek_r>
 800f44e:	1c43      	adds	r3, r0, #1
 800f450:	89a3      	ldrh	r3, [r4, #12]
 800f452:	bf15      	itete	ne
 800f454:	6560      	strne	r0, [r4, #84]	; 0x54
 800f456:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f45a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f45e:	81a3      	strheq	r3, [r4, #12]
 800f460:	bf18      	it	ne
 800f462:	81a3      	strhne	r3, [r4, #12]
 800f464:	bd10      	pop	{r4, pc}

0800f466 <__sclose>:
 800f466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f46a:	f000 b813 	b.w	800f494 <_close_r>
	...

0800f470 <_write_r>:
 800f470:	b538      	push	{r3, r4, r5, lr}
 800f472:	4d07      	ldr	r5, [pc, #28]	; (800f490 <_write_r+0x20>)
 800f474:	4604      	mov	r4, r0
 800f476:	4608      	mov	r0, r1
 800f478:	4611      	mov	r1, r2
 800f47a:	2200      	movs	r2, #0
 800f47c:	602a      	str	r2, [r5, #0]
 800f47e:	461a      	mov	r2, r3
 800f480:	f7f6 fa2d 	bl	80058de <_write>
 800f484:	1c43      	adds	r3, r0, #1
 800f486:	d102      	bne.n	800f48e <_write_r+0x1e>
 800f488:	682b      	ldr	r3, [r5, #0]
 800f48a:	b103      	cbz	r3, 800f48e <_write_r+0x1e>
 800f48c:	6023      	str	r3, [r4, #0]
 800f48e:	bd38      	pop	{r3, r4, r5, pc}
 800f490:	200010ec 	.word	0x200010ec

0800f494 <_close_r>:
 800f494:	b538      	push	{r3, r4, r5, lr}
 800f496:	4d06      	ldr	r5, [pc, #24]	; (800f4b0 <_close_r+0x1c>)
 800f498:	2300      	movs	r3, #0
 800f49a:	4604      	mov	r4, r0
 800f49c:	4608      	mov	r0, r1
 800f49e:	602b      	str	r3, [r5, #0]
 800f4a0:	f7f6 fa39 	bl	8005916 <_close>
 800f4a4:	1c43      	adds	r3, r0, #1
 800f4a6:	d102      	bne.n	800f4ae <_close_r+0x1a>
 800f4a8:	682b      	ldr	r3, [r5, #0]
 800f4aa:	b103      	cbz	r3, 800f4ae <_close_r+0x1a>
 800f4ac:	6023      	str	r3, [r4, #0]
 800f4ae:	bd38      	pop	{r3, r4, r5, pc}
 800f4b0:	200010ec 	.word	0x200010ec

0800f4b4 <_fstat_r>:
 800f4b4:	b538      	push	{r3, r4, r5, lr}
 800f4b6:	4d07      	ldr	r5, [pc, #28]	; (800f4d4 <_fstat_r+0x20>)
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	4604      	mov	r4, r0
 800f4bc:	4608      	mov	r0, r1
 800f4be:	4611      	mov	r1, r2
 800f4c0:	602b      	str	r3, [r5, #0]
 800f4c2:	f7f6 fa34 	bl	800592e <_fstat>
 800f4c6:	1c43      	adds	r3, r0, #1
 800f4c8:	d102      	bne.n	800f4d0 <_fstat_r+0x1c>
 800f4ca:	682b      	ldr	r3, [r5, #0]
 800f4cc:	b103      	cbz	r3, 800f4d0 <_fstat_r+0x1c>
 800f4ce:	6023      	str	r3, [r4, #0]
 800f4d0:	bd38      	pop	{r3, r4, r5, pc}
 800f4d2:	bf00      	nop
 800f4d4:	200010ec 	.word	0x200010ec

0800f4d8 <_isatty_r>:
 800f4d8:	b538      	push	{r3, r4, r5, lr}
 800f4da:	4d06      	ldr	r5, [pc, #24]	; (800f4f4 <_isatty_r+0x1c>)
 800f4dc:	2300      	movs	r3, #0
 800f4de:	4604      	mov	r4, r0
 800f4e0:	4608      	mov	r0, r1
 800f4e2:	602b      	str	r3, [r5, #0]
 800f4e4:	f7f6 fa33 	bl	800594e <_isatty>
 800f4e8:	1c43      	adds	r3, r0, #1
 800f4ea:	d102      	bne.n	800f4f2 <_isatty_r+0x1a>
 800f4ec:	682b      	ldr	r3, [r5, #0]
 800f4ee:	b103      	cbz	r3, 800f4f2 <_isatty_r+0x1a>
 800f4f0:	6023      	str	r3, [r4, #0]
 800f4f2:	bd38      	pop	{r3, r4, r5, pc}
 800f4f4:	200010ec 	.word	0x200010ec

0800f4f8 <_lseek_r>:
 800f4f8:	b538      	push	{r3, r4, r5, lr}
 800f4fa:	4d07      	ldr	r5, [pc, #28]	; (800f518 <_lseek_r+0x20>)
 800f4fc:	4604      	mov	r4, r0
 800f4fe:	4608      	mov	r0, r1
 800f500:	4611      	mov	r1, r2
 800f502:	2200      	movs	r2, #0
 800f504:	602a      	str	r2, [r5, #0]
 800f506:	461a      	mov	r2, r3
 800f508:	f7f6 fa2c 	bl	8005964 <_lseek>
 800f50c:	1c43      	adds	r3, r0, #1
 800f50e:	d102      	bne.n	800f516 <_lseek_r+0x1e>
 800f510:	682b      	ldr	r3, [r5, #0]
 800f512:	b103      	cbz	r3, 800f516 <_lseek_r+0x1e>
 800f514:	6023      	str	r3, [r4, #0]
 800f516:	bd38      	pop	{r3, r4, r5, pc}
 800f518:	200010ec 	.word	0x200010ec

0800f51c <_read_r>:
 800f51c:	b538      	push	{r3, r4, r5, lr}
 800f51e:	4d07      	ldr	r5, [pc, #28]	; (800f53c <_read_r+0x20>)
 800f520:	4604      	mov	r4, r0
 800f522:	4608      	mov	r0, r1
 800f524:	4611      	mov	r1, r2
 800f526:	2200      	movs	r2, #0
 800f528:	602a      	str	r2, [r5, #0]
 800f52a:	461a      	mov	r2, r3
 800f52c:	f7f6 f9ba 	bl	80058a4 <_read>
 800f530:	1c43      	adds	r3, r0, #1
 800f532:	d102      	bne.n	800f53a <_read_r+0x1e>
 800f534:	682b      	ldr	r3, [r5, #0]
 800f536:	b103      	cbz	r3, 800f53a <_read_r+0x1e>
 800f538:	6023      	str	r3, [r4, #0]
 800f53a:	bd38      	pop	{r3, r4, r5, pc}
 800f53c:	200010ec 	.word	0x200010ec

0800f540 <_init>:
 800f540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f542:	bf00      	nop
 800f544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f546:	bc08      	pop	{r3}
 800f548:	469e      	mov	lr, r3
 800f54a:	4770      	bx	lr

0800f54c <_fini>:
 800f54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f54e:	bf00      	nop
 800f550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f552:	bc08      	pop	{r3}
 800f554:	469e      	mov	lr, r3
 800f556:	4770      	bx	lr
