<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun May 01 17:38:15 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2399 items scored, 0 timing errors detected.
Report:  138.370MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            1773 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            71 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            9 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2399 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               7.001ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      7.001ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194 meets
     20.000ns delay constraint less
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.773ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_82.CLK to *u/SLICE_82.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5   e 0.908 *u/SLICE_82.Q0 to */SLICE_397.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 */SLICE_397.A1 to */SLICE_397.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_397
ROUTE         1   e 0.908 */SLICE_397.F1 to */SLICE_283.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to   SLICE_460.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238   SLICE_460.C0 to   SLICE_460.F0 SLICE_460
ROUTE         8   e 0.908   SLICE_460.F0 to */SLICE_194.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.001   (22.2% logic, 77.8% route), 6 logic levels.

Report:  138.370MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            1773 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    9.094ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_170 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (9.017ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_170.CLK to */SLICE_170.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_170 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_170.Q0 to */SLICE_309.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
CTOF_DEL    ---     0.238 */SLICE_309.C1 to */SLICE_309.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.232 */SLICE_309.F1 to */SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    9.017   (26.9% logic, 73.1% route), 9 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    9.094ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (9.017ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_309.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.232 */SLICE_309.F1 to */SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    9.017   (26.9% logic, 73.1% route), 9 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    8.624ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (8.547ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_309.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.547   (25.6% logic, 74.4% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    8.624ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_308 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (8.547ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_308.CLK to */SLICE_308.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_308 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_308.Q0 to */SLICE_309.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.547   (25.6% logic, 74.4% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    8.418ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (8.341ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_309.CLK to */SLICE_309.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_309.Q0 to */SLICE_309.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.232 */SLICE_309.F1 to */SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.341   (29.1% logic, 70.9% route), 9 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.948ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.871ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to */SLICE_303.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F0 to */SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.871   (27.8% logic, 72.2% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.948ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_206 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.871ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_206 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_206.Q0 to */SLICE_303.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
CTOF_DEL    ---     0.238 */SLICE_303.C0 to */SLICE_303.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F0 to */SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.871   (27.8% logic, 72.2% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.787ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_170 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (7.710ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_170.CLK to */SLICE_170.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_170 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_170.Q0 to */SLICE_309.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
CTOF_DEL    ---     0.238 */SLICE_309.C1 to */SLICE_309.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.232 */SLICE_309.F1 to */SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.710   (26.3% logic, 73.7% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.787ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (7.710ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_309.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.232 */SLICE_309.F1 to */SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.710   (26.3% logic, 73.7% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to */SLICE_402.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_402.C1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_283.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_402.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_402.A1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_283.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.697ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_82.CLK to *u/SLICE_82.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5   e 0.908 *u/SLICE_82.Q0 to */SLICE_397.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 */SLICE_397.A1 to */SLICE_397.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_397
ROUTE         1   e 0.908 */SLICE_397.F1 to */SLICE_283.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.697ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_82.CLK to *u/SLICE_82.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         4   e 0.908 *u/SLICE_82.Q1 to */SLICE_397.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238 */SLICE_397.B1 to */SLICE_397.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_397
ROUTE         1   e 0.908 */SLICE_397.F1 to */SLICE_283.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_402.CLK to */SLICE_402.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_402.Q0 to */SLICE_397.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_397.C1 to */SLICE_397.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_397
ROUTE         1   e 0.908 */SLICE_397.F1 to */SLICE_283.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_72.CLK to *u/SLICE_72.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_72.Q0 to */SLICE_402.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_402.B1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_283.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_177.Q0 to */SLICE_271.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_271.C0 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_271.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_271.A0 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.639ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_271.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOOFX_DEL  ---     0.399 */SLICE_271.B0 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_179.Q0 to */SLICE_271.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_271.D1 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.478ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.401ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_300.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_300.B0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_310.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.401   (26.4% logic, 73.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.478ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.401ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_300.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_310.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.401   (26.4% logic, 73.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_385.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_385
ROUTE         2   e 0.908 */SLICE_385.F0 to */SLICE_344.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_5
CTOF_DEL    ---     0.238 */SLICE_344.B1 to */SLICE_344.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F1 to */SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_347.D0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_17.Q1 to */SLICE_338.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 */SLICE_338.C0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_337.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_337.B1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_347.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_347.A0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_337.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_337.A1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_347.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_347.A0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_19.Q1 to */SLICE_383.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_383.B0 to */SLICE_383.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to */SLICE_341.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_17.Q0 to */SLICE_338.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 */SLICE_338.B0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_18.Q1 to */SLICE_383.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_383.C0 to */SLICE_383.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to */SLICE_341.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_16.Q0 to */SLICE_338.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 */SLICE_338.D0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_18.Q0 to */SLICE_338.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_338.A0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_309.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_309.B0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_337.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_337.A1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_347.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_347.A0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_308 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_308.CLK to */SLICE_308.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_308 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_308.Q0 to */SLICE_309.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
CTOF_DEL    ---     0.238 */SLICE_309.C0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_383.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_383.A0 to */SLICE_383.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to */SLICE_341.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.272ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (7.195ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_303.Q0 to */SLICE_303.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F0 to */SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_346.D0 to */SLICE_346.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_345.A1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.195   (30.4% logic, 69.6% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.111ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (7.034ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_309.CLK to */SLICE_309.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_309.Q0 to */SLICE_309.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
CTOF_DEL    ---     0.238 */SLICE_309.B1 to */SLICE_309.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.232 */SLICE_309.F1 to */SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_309.A0 to */SLICE_309.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F0 to */SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_303.C1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.034   (28.8% logic, 71.2% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_344.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_344.A0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.232 */SLICE_344.F0 to */SLICE_344.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_344.A1 to */SLICE_344.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F1 to */SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_347.D0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_346.CLK to */SLICE_346.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_346.Q0 to */SLICE_337.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_fast
CTOF_DEL    ---     0.238 */SLICE_337.A0 to */SLICE_337.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F0 to */SLICE_337.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_347.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_347.A0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_344.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_344.C0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.232 */SLICE_344.F0 to */SLICE_344.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_344.A1 to */SLICE_344.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F1 to */SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_347.D0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to */SLICE_303.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F0 to */SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_110.Q0 to */SLICE_337.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_337.D0 to */SLICE_337.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F0 to */SLICE_337.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_347.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_347.A0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_344.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.232 */SLICE_344.F0 to */SLICE_344.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_344.A1 to */SLICE_344.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F1 to */SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_347.D0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_344.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.232 */SLICE_344.F0 to */SLICE_344.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_344.A1 to */SLICE_344.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F1 to */SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_347.D0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.641ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_206 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_206 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_206.Q0 to */SLICE_303.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
CTOF_DEL    ---     0.238 */SLICE_303.C0 to */SLICE_303.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F0 to */SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_374.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_374.A0 to */SLICE_374.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_297.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_404.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_404.A1 to */SLICE_404.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_404
ROUTE         2   e 0.908 */SLICE_404.F1 to */SLICE_297.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_297.A0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_300.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_300.B0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_297.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_297.C0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_374.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_374.B0 to */SLICE_374.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_297.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_404.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_404.B1 to */SLICE_404.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_404
ROUTE         2   e 0.908 */SLICE_404.F1 to */SLICE_297.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_297.A0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_300.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_297.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_297.C0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_374.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_374.C0 to */SLICE_374.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_297.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_404.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_404.C1 to */SLICE_404.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_404
ROUTE         2   e 0.908 */SLICE_404.F1 to */SLICE_297.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_297.A0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_404.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_404.D1 to */SLICE_404.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_404
ROUTE         2   e 0.908 */SLICE_404.F1 to */SLICE_297.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_297.A0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_120.Q0 to */SLICE_283.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_374.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_374.D0 to */SLICE_374.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_297.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_271.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_271.A0 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_179.Q0 to */SLICE_271.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_271.D1 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.332ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_271.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOOFX_DEL  ---     0.399 */SLICE_271.B0 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_177.Q0 to */SLICE_271.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_271.C0 to *LICE_271.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_271
ROUTE         1   e 0.908 *LICE_271.OFX0 to */SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_310.B0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_83.CLK to *u/SLICE_83.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_83.Q0 to */SLICE_341.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc
CTOF_DEL    ---     0.238 */SLICE_341.D1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.908 */SLICE_341.F1 to */SLICE_347.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_347.C0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_300.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_310.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_331.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_331.B0 to */SLICE_331.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         3   e 0.908 */SLICE_331.F0 to */SLICE_341.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_341.A0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_300.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_300.B0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_310.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_310.C0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_121 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_121 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_121.Q0 to */SLICE_344.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
CTOF_DEL    ---     0.238 */SLICE_344.C1 to */SLICE_344.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F1 to */SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_347.D0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_337.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_337.A1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_341.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_341.B0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_337.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_337.A1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_341.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_341.B0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_99.Q0 to */SLICE_344.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 */SLICE_344.D1 to */SLICE_344.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         1   e 0.908 */SLICE_344.F1 to */SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_347.D0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.965ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.888ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_303.Q0 to */SLICE_303.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F0 to */SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F1 to */SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_310.A0 to */SLICE_310.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_310
ROUTE         4   e 0.908 */SLICE_310.F0 to */SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.888   (30.4% logic, 69.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.965ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (5.888ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_337.CLK to */SLICE_337.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_337.Q0 to */SLICE_337.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_fast
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F0 to */SLICE_337.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_347.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_347.A0 to */SLICE_347.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347
ROUTE         1   e 0.908 */SLICE_347.F0 to */SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.888   (30.4% logic, 69.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.875ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.649ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.232 */SLICE_283.Q0 to */SLICE_283.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6   e 0.908 */SLICE_283.F0 to */SLICE_297.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_297.D0 to */SLICE_297.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_297
ROUTE         2   e 0.908 */SLICE_297.F0 to */SLICE_307.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_307.D1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.649   (27.5% logic, 72.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_346.CLK to */SLICE_346.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_346.Q0 to */SLICE_337.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_fast
CTOF_DEL    ---     0.238 */SLICE_337.A0 to */SLICE_337.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F0 to */SLICE_337.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_341.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_341.B0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_300.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_300.B0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_301.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_301.C1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to */SLICE_412.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_412
ROUTE         1   e 0.908 */SLICE_412.F0 to */SLICE_300.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
CTOF_DEL    ---     0.238 */SLICE_300.B1 to */SLICE_300.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_422.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_422.A0 to */SLICE_422.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_422
ROUTE         1   e 0.908 */SLICE_422.F0 to */SLICE_300.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_300.A1 to */SLICE_300.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_383.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_383.A0 to */SLICE_383.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to */SLICE_341.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_206 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_206 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_206.Q1 to */SLICE_412.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[1]
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_412
ROUTE         1   e 0.908 */SLICE_412.F0 to */SLICE_300.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
CTOF_DEL    ---     0.238 */SLICE_300.B1 to */SLICE_300.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_300.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         4   e 0.908 */SLICE_300.F0 to */SLICE_301.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_301.C1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_18.Q1 to */SLICE_383.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_383.C0 to */SLICE_383.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to */SLICE_341.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_421.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_421.B0 to */SLICE_421.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_301.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_385.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_385
ROUTE         2   e 0.908 */SLICE_385.F0 to */SLICE_342.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_5
CTOF_DEL    ---     0.238 */SLICE_342.B0 to */SLICE_342.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.232 */SLICE_342.F0 to */SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         2   e 0.908 */SLICE_342.F1 to */SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_348.CLK to */SLICE_348.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_348.Q0 to */SLICE_421.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_421.C0 to */SLICE_421.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_301.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_16.Q0 to */SLICE_338.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 */SLICE_338.D0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_18.Q0 to */SLICE_338.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_338.A0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_344.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_344.C0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.908 */SLICE_344.F0 to */SLICE_342.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_342.A0 to */SLICE_342.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.232 */SLICE_342.F0 to */SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         2   e 0.908 */SLICE_342.F1 to */SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_110.Q0 to */SLICE_337.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_337.D0 to */SLICE_337.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F0 to */SLICE_337.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_341.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_341.B0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_422.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_422.B0 to */SLICE_422.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_422
ROUTE         1   e 0.908 */SLICE_422.F0 to */SLICE_300.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_300.A1 to */SLICE_300.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_421.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_421.A0 to */SLICE_421.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_301.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_344.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.908 */SLICE_344.F0 to */SLICE_342.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_342.A0 to */SLICE_342.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.232 */SLICE_342.F0 to */SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         2   e 0.908 */SLICE_342.F1 to */SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_17.Q0 to */SLICE_338.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 */SLICE_338.B0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_344.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_344.A0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.908 */SLICE_344.F0 to */SLICE_342.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_342.A0 to */SLICE_342.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.232 */SLICE_342.F0 to */SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         2   e 0.908 */SLICE_342.F1 to */SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_17.Q1 to */SLICE_338.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 */SLICE_338.C0 to */SLICE_338.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_338
ROUTE         4   e 0.908 */SLICE_338.F0 to */SLICE_341.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_344.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         2   e 0.908 */SLICE_344.F0 to */SLICE_342.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_342.A0 to */SLICE_342.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.232 */SLICE_342.F0 to */SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         2   e 0.908 */SLICE_342.F1 to */SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_301.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         4   e 0.908 */SLICE_301.F0 to */SLICE_300.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_tu
CTOF_DEL    ---     0.238 */SLICE_300.D1 to */SLICE_300.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_301.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_301.B0 to */SLICE_301.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         4   e 0.908 */SLICE_301.F0 to */SLICE_300.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_tu
CTOF_DEL    ---     0.238 */SLICE_300.D1 to */SLICE_300.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to */SLICE_413.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_413.A0 to */SLICE_413.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_413
ROUTE         1   e 0.908 */SLICE_413.F0 to */SLICE_301.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
CTOF_DEL    ---     0.238 */SLICE_301.B1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to */SLICE_349.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_349.A1 to */SLICE_349.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349
ROUTE         2   e 0.232 */SLICE_349.F1 to */SLICE_349.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_9_1
CTOF_DEL    ---     0.238 */SLICE_349.B0 to */SLICE_349.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349
ROUTE         1   e 0.908 */SLICE_349.F0 to */SLICE_348.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
CTOF_DEL    ---     0.238 */SLICE_348.B0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_19.Q1 to */SLICE_383.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_383.B0 to */SLICE_383.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to */SLICE_341.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_170 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_170.CLK to */SLICE_170.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_170 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_170.Q1 to */SLICE_422.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[1]
CTOF_DEL    ---     0.238 */SLICE_422.C0 to */SLICE_422.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_422
ROUTE         1   e 0.908 */SLICE_422.F0 to */SLICE_300.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_300.A1 to */SLICE_300.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_314.B1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_100.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_106.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_104.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_72.CLK to *u/SLICE_72.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_72.Q0 to */SLICE_402.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_402.B1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_101.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_102.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_72.CLK to *u/SLICE_72.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_72.Q0 to */SLICE_402.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_402.B1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to *u/SLICE_99.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_402.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_402.A1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_103.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_105.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_120.Q0 to */SLICE_402.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_402.A0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to */SLICE_402.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_402.C1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_120.Q0 to */SLICE_402.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_402.A0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_402.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_402.A1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to */SLICE_402.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_402.C1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to */SLICE_402.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_402.C1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_402.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_402.A1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to *u/SLICE_99.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_100.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_101.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_102.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_103.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_104.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_106.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_72.CLK to *u/SLICE_72.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_72.Q0 to */SLICE_402.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_402.B1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_120.Q0 to */SLICE_402.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_402.A0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_120.Q0 to */SLICE_402.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_402.A0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_402.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_402.A1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_72.CLK to *u/SLICE_72.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_72.Q0 to */SLICE_402.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_402.B1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to */SLICE_332.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_332.D0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_105.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to */SLICE_402.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_402.C1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.186ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (5.109ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_211.Q0 to */SLICE_340.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_340.D0 to */SLICE_340.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         3   e 0.908 */SLICE_340.F0 to */SLICE_345.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_2_1
CTOF_DEL    ---     0.238 */SLICE_345.D1 to */SLICE_345.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_345
ROUTE         1   e 0.908 */SLICE_345.F1 to */SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_272.A1 to *LICE_272.OFX0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_272
ROUTE         1   e 0.908 *LICE_272.OFX0 to *u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_83.C0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.109   (28.9% logic, 71.1% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_314.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_314.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to */SLICE_349.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_349.A1 to */SLICE_349.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349
ROUTE         2   e 0.908 */SLICE_349.F1 to */SLICE_312.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_9_1
CTOF_DEL    ---     0.238 */SLICE_312.B1 to */SLICE_312.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_312
ROUTE         2   e 0.908 */SLICE_312.F1 to */SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_403.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_403.B0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_108.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_108.B1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_318.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.C0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_315.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_320.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_315.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_403.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_403.B0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_109.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_109.B0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_321.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_326.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_326.C0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_324.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_325.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_325.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_328.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_328.C0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_329.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_329.C0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_163.Q0 to */SLICE_331.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_331.D0 to */SLICE_331.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         3   e 0.908 */SLICE_331.F0 to */SLICE_341.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_341.A0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_318.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.C0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_328.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_328.C0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_320.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_327.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_321.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_329.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_329.C0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_327.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_323.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_323.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q1 to */SLICE_343.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_324.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_54.Q1 to */SLICE_343.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_326.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_326.C0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_442.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_442.A0 to */SLICE_442.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_442
ROUTE         1   e 0.908 */SLICE_442.F0 to */SLICE_348.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_18
CTOF_DEL    ---     0.238 */SLICE_348.C0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_315.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_328.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_328.C0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_329.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_329.C0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_326.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_326.C0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_329.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_329.C0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_318.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.C0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_328.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_328.C0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_321.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_318.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.C0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_324.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_323.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_325.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_163.Q0 to */SLICE_442.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_442.D0 to */SLICE_442.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_442
ROUTE         1   e 0.908 */SLICE_442.F0 to */SLICE_348.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_18
CTOF_DEL    ---     0.238 */SLICE_348.C0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_327.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_315.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_320.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_320.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_314.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_323.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_403.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_403.B0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_108.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_108.B1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_325.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_403.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_403.B0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_109.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_109.B0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_324.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_94.Q0 to */SLICE_331.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]
CTOF_DEL    ---     0.238 */SLICE_331.C0 to */SLICE_331.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_331
ROUTE         3   e 0.908 */SLICE_331.F0 to */SLICE_341.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_341.A0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to */SLICE_343.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_326.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_326.C0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_314.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_321.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to */SLICE_343.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         3   e 0.908 */SLICE_343.F0 to */SLICE_311.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_311.B0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_327.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_349.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_349.C0 to */SLICE_349.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349
ROUTE         1   e 0.908 */SLICE_349.F0 to */SLICE_348.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
CTOF_DEL    ---     0.238 */SLICE_348.B0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_200.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_200.A0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_163.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_164.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_165.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_166.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_163.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_165.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_164.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_164.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_165.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_166.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_166.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_163.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_200.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_200.A0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_304.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_304.C0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_388.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_388.A1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_329.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_316.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_316.A1 to */SLICE_316.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_318.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.B1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_314.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_314.A1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_321.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_323.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_324.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_325.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_326.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_350.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_350.B0 to */SLICE_350.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_350
ROUTE         1   e 0.232 */SLICE_350.F0 to */SLICE_350.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_0_0_N_2L1_1
CTOF_DEL    ---     0.238 */SLICE_350.A1 to */SLICE_350.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_350
ROUTE         1   e 0.908 */SLICE_350.F1 to */SLICE_340.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_10
CTOF_DEL    ---     0.238 */SLICE_340.B1 to */SLICE_340.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to *u/SLICE_83.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 *u/SLICE_83.B1 to *u/SLICE_83.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.232 *u/SLICE_83.F1 to *u/SLICE_83.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 *u/SLICE_83.A0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_327.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_327.B1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_328.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_320.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_413 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_413.CLK to */SLICE_413.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_413 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_413.Q0 to */SLICE_413.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[2]
CTOF_DEL    ---     0.238 */SLICE_413.B0 to */SLICE_413.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_413
ROUTE         1   e 0.908 */SLICE_413.F0 to */SLICE_301.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
CTOF_DEL    ---     0.238 */SLICE_301.B1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_316.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_316.A1 to */SLICE_316.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_321.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_320.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_327.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_327.B1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_329.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_421 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_421.CLK to */SLICE_421.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_421 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_421.Q0 to */SLICE_421.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[2]
CTOF_DEL    ---     0.238 */SLICE_421.D0 to */SLICE_421.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_421
ROUTE         1   e 0.908 */SLICE_421.F0 to */SLICE_301.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_301
ROUTE         1   e 0.908 */SLICE_301.F1 to */SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_315.B1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_323.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_337.CLK to */SLICE_337.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_337.Q0 to */SLICE_337.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_fast
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.232 */SLICE_337.F0 to */SLICE_337.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_337.D1 to */SLICE_337.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337
ROUTE         2   e 0.908 */SLICE_337.F1 to */SLICE_341.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_341.B0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_324.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_315.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_315.A1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_325.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_318.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.B1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_326.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_328.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_100.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_101.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_102.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_103.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_104.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_105.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_106.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_402.CLK to */SLICE_402.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_402.Q0 to */SLICE_402.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_402.B0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_402.CLK to */SLICE_402.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_402.Q0 to */SLICE_402.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_402.B0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to *u/SLICE_99.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_402.CLK to */SLICE_402.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_402.Q0 to */SLICE_402.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_402.B0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_100.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_101.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_102.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to *u/SLICE_99.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_104.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_105.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_106.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.232 */SLICE_332.F1 to */SLICE_332.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_332.A0 to */SLICE_332.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         1   e 0.908 */SLICE_332.F0 to */SLICE_282.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_103.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_402.CLK to */SLICE_402.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_402.Q0 to */SLICE_402.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_402.B0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_402.CLK to */SLICE_402.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_402.Q0 to */SLICE_348.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_348.B1 to */SLICE_348.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.232 */SLICE_348.F1 to */SLICE_348.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
CTOF_DEL    ---     0.238 */SLICE_348.A0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.908 */SLICE_334.F1 to */SLICE_335.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_118.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.232 */SLICE_330.F1 to */SLICE_330.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         1   e 0.908 */SLICE_330.F0 to */SLICE_108.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_108.A0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_83.CLK to *u/SLICE_83.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_83.Q0 to */SLICE_341.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc
CTOF_DEL    ---     0.238 */SLICE_341.D1 to */SLICE_341.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         2   e 0.232 */SLICE_341.F1 to */SLICE_341.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_439.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_439.A0 to */SLICE_439.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_439
ROUTE         1   e 0.908 */SLICE_439.F0 to */SLICE_339.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_6_0
CTOF_DEL    ---     0.238 */SLICE_339.B1 to */SLICE_339.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.232 */SLICE_339.F1 to */SLICE_339.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_110.Q1 to */SLICE_430.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[1]
CTOF_DEL    ---     0.238 */SLICE_430.D0 to */SLICE_430.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_430
ROUTE         1   e 0.908 */SLICE_430.F0 to */SLICE_314.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
CTOF_DEL    ---     0.238 */SLICE_314.C1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_315.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_380.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_380.A0 to */SLICE_380.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_211.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_111.Q1 to */SLICE_432.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[3]
CTOF_DEL    ---     0.238 */SLICE_432.D0 to */SLICE_432.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_432
ROUTE         1   e 0.908 */SLICE_432.F0 to */SLICE_316.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_316.C1 to */SLICE_316.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_376.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A1 to */SLICE_376.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_212.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_318.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_318.A1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_318.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.C0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_318.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_318.A1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_319.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_319.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_320.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_320.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_320.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_321.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_321.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_321.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_321.B1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_398.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_398.A0 to */SLICE_398.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F0 to */SLICE_214.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_214.D0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_378.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_378.A1 to */SLICE_378.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F1 to */SLICE_214.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_214.D1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_323.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_323.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_323.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_378.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F0 to */SLICE_215.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_215.D0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_324.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_324.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_324.A1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_325.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_325.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_325.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_325.B1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_317.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_216.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_216.D0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_326.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_326.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_326.C0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_327.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_327.B1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_327.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_327.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_327.B1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_377.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A0 to */SLICE_377.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_217.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_217.D0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_328.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_328.C0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_326.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_326.A1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_328.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_328.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_328.A1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_329.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_329.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_329.C0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_329.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_329.B1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_94.Q0 to */SLICE_443.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]
CTOF_DEL    ---     0.238 */SLICE_443.C0 to */SLICE_443.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_443
ROUTE         1   e 0.908 */SLICE_443.F0 to */SLICE_340.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_11
CTOF_DEL    ---     0.238 */SLICE_340.C1 to */SLICE_340.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to *u/SLICE_83.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 *u/SLICE_83.B1 to *u/SLICE_83.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.232 *u/SLICE_83.F1 to *u/SLICE_83.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 *u/SLICE_83.A0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_324.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_324.A1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_122 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_122 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_122.Q1 to */SLICE_432.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[3]
CTOF_DEL    ---     0.238 */SLICE_432.A0 to */SLICE_432.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_432
ROUTE         1   e 0.908 */SLICE_432.F0 to */SLICE_316.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_316.C1 to */SLICE_316.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_121 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_121 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_121.Q1 to */SLICE_430.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[1]
CTOF_DEL    ---     0.238 */SLICE_430.A0 to */SLICE_430.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_430
ROUTE         1   e 0.908 */SLICE_430.F0 to */SLICE_314.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
CTOF_DEL    ---     0.238 */SLICE_314.C1 to */SLICE_314.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F1 to */SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_376.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A0 to */SLICE_376.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_212.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_320.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_320.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_379.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_379.A1 to */SLICE_379.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F1 to */SLICE_213.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_321.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_321.C0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_322.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_323.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_323.C0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_324.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_324.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_324.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_324.B1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_151.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_151.A1 to */SLICE_151.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.908 */SLICE_151.F1 to */SLICE_215.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_215.D1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_334.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_334.A1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.908 */SLICE_334.F1 to */SLICE_335.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_335.D0 to */SLICE_335.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_118.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_398.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_398.A1 to */SLICE_398.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F1 to */SLICE_216.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_216.D1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_350.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_350.C1 to */SLICE_350.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_350
ROUTE         1   e 0.908 */SLICE_350.F1 to */SLICE_340.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_10
CTOF_DEL    ---     0.238 */SLICE_340.B1 to */SLICE_340.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to *u/SLICE_83.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 *u/SLICE_83.B1 to *u/SLICE_83.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.232 *u/SLICE_83.F1 to *u/SLICE_83.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 *u/SLICE_83.A0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_320.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_320.B1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.232 */SLICE_330.F1 to */SLICE_330.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         1   e 0.908 */SLICE_330.F0 to */SLICE_108.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_108.A0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_168 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_168.CLK to */SLICE_168.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_168 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_168.Q0 to */SLICE_387.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[3]
CTOF_DEL    ---     0.238 */SLICE_387.C1 to */SLICE_387.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_387
ROUTE         1   e 0.908 */SLICE_387.F1 to */SLICE_316.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
CTOF_DEL    ---     0.238 */SLICE_316.B1 to */SLICE_316.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_314.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_321.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_321.A1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_323.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_323.A1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_325.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_325.A1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_326.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_379.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_379.A0 to */SLICE_379.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to */SLICE_213.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_111.Q0 to */SLICE_431.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[2]
CTOF_DEL    ---     0.238 */SLICE_431.D0 to */SLICE_431.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_431
ROUTE         1   e 0.908 */SLICE_431.F0 to */SLICE_315.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
CTOF_DEL    ---     0.238 */SLICE_315.C1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_318.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.B1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_318.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_318.C0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_318.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_318.B1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_121 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_121.CLK to */SLICE_121.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_121 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_121.Q0 to */SLICE_342.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
CTOF_DEL    ---     0.238 */SLICE_342.C0 to */SLICE_342.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.232 */SLICE_342.F0 to */SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         2   e 0.908 */SLICE_342.F1 to */SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_327.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_327.A1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_122 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_122.CLK to */SLICE_122.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_122 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_122.Q0 to */SLICE_431.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[2]
CTOF_DEL    ---     0.238 */SLICE_431.A0 to */SLICE_431.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_431
ROUTE         1   e 0.908 */SLICE_431.F0 to */SLICE_315.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
CTOF_DEL    ---     0.238 */SLICE_315.C1 to */SLICE_315.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.232 */SLICE_315.F1 to */SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_327.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_99.Q0 to */SLICE_342.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.232 */SLICE_342.F0 to */SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         2   e 0.908 */SLICE_342.F1 to */SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_327.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_327.A1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_211.Q0 to */SLICE_439.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_439.B0 to */SLICE_439.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_439
ROUTE         1   e 0.908 */SLICE_439.F0 to */SLICE_339.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_6_0
CTOF_DEL    ---     0.238 */SLICE_339.B1 to */SLICE_339.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.232 */SLICE_339.F1 to */SLICE_339.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_328.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_387.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_387.D1 to */SLICE_387.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_387
ROUTE         1   e 0.908 */SLICE_387.F1 to */SLICE_316.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
CTOF_DEL    ---     0.238 */SLICE_316.B1 to */SLICE_316.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_328.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_328.C0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_432.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_432.B0 to */SLICE_432.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_432
ROUTE         1   e 0.908 */SLICE_432.F0 to */SLICE_316.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_316.C1 to */SLICE_316.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.232 */SLICE_316.F1 to */SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_328.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_328.B1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_321.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_321.A1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_377.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A1 to */SLICE_377.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_217.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_217.D1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_334.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_334.B1 to */SLICE_334.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE         2   e 0.232 */SLICE_334.F1 to */SLICE_334.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_334.D0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_322.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_329.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_329.C0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_323.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_323.A1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_329.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_325.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_325.A1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_326.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_326.B1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.908 */SLICE_335.F1 to */SLICE_329.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_329.A1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_311.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_311.B1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_326.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_326.C0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_380.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_380.A1 to */SLICE_380.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F1 to */SLICE_211.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_56.Q1 to */SLICE_311.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_311.D1 to */SLICE_311.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         3   e 0.232 */SLICE_311.F1 to */SLICE_311.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_325.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_325.C0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to */SLICE_307.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_307.C1 to */SLICE_307.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F1 to */SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_147.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_147.C1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_147.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_147.C1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_147.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_147.C1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_419.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_419.C0 to */SLICE_419.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_305.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_419.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_419.D0 to */SLICE_419.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_305.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to */SLICE_419.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_419.A0 to */SLICE_419.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_305.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_200.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_200.A0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_147.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_147.C1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F1 to */SLICE_305.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to */SLICE_419.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_419.B0 to */SLICE_419.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_419
ROUTE         1   e 0.908 */SLICE_419.F0 to */SLICE_305.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C0 to */SLICE_149.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_311.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_428.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_428.B0 to */SLICE_428.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_428
ROUTE         1   e 0.908 */SLICE_428.F0 to *u/SLICE_96.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_96.A1 to *u/SLICE_96.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_379.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_379.B1 to */SLICE_379.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F1 to */SLICE_213.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_311.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_378.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.B1 to */SLICE_378.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F1 to */SLICE_214.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_214.D1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_378.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F0 to */SLICE_215.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_215.D0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_427.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_427.B0 to */SLICE_427.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_427
ROUTE         1   e 0.908 */SLICE_427.F0 to *u/SLICE_96.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_96.A0 to *u/SLICE_96.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_398.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_398.A1 to */SLICE_398.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F1 to */SLICE_216.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_216.D1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_377.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B1 to */SLICE_377.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_217.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_217.D1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_426.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_426.B0 to */SLICE_426.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_426
ROUTE         1   e 0.908 */SLICE_426.F0 to *u/SLICE_95.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_95.A1 to *u/SLICE_95.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_376.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B0 to */SLICE_376.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_212.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_377.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B0 to */SLICE_377.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_217.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_217.D0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_377.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A1 to */SLICE_377.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_217.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_217.D1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_151.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_151.B1 to */SLICE_151.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.908 */SLICE_151.F1 to */SLICE_215.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_215.D1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_429.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_429.B0 to */SLICE_429.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_429
ROUTE         1   e 0.908 */SLICE_429.F0 to *u/SLICE_97.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_97.A0 to *u/SLICE_97.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_319.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_311.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_379.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_379.B0 to */SLICE_379.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to */SLICE_213.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_425.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_425.B0 to */SLICE_425.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to *u/SLICE_95.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_95.A0 to *u/SLICE_95.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_428.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_428.B0 to */SLICE_428.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_428
ROUTE         1   e 0.908 */SLICE_428.F0 to *u/SLICE_96.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_96.A1 to *u/SLICE_96.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_427.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_427.B0 to */SLICE_427.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_427
ROUTE         1   e 0.908 */SLICE_427.F0 to *u/SLICE_96.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_96.A0 to *u/SLICE_96.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_151.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_151.C0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_109.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_109.C1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.908 */SLICE_109.F1 to */SLICE_108.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_108.A1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_398.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_398.B0 to */SLICE_398.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F0 to */SLICE_214.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_214.D0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_311.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_314.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_378.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_378.A1 to */SLICE_378.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F1 to */SLICE_214.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_214.D1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_380.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_380.B1 to */SLICE_380.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F1 to */SLICE_211.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_322.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_424.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_424.B0 to */SLICE_424.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to *u/SLICE_94.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_94.A1 to *u/SLICE_94.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_151.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_151.A1 to */SLICE_151.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.908 */SLICE_151.F1 to */SLICE_215.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_215.D1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_424.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_424.B0 to */SLICE_424.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to *u/SLICE_94.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_94.A1 to *u/SLICE_94.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_67.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.C1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_317.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_216.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_216.D0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_311.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_315.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_398.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_398.B1 to */SLICE_398.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F1 to */SLICE_216.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_216.D1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_380.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_380.B0 to */SLICE_380.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_211.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_376.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A1 to */SLICE_376.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_212.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_376.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B1 to */SLICE_376.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_212.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_426.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_426.B0 to */SLICE_426.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_426
ROUTE         1   e 0.908 */SLICE_426.F0 to *u/SLICE_95.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_95.A1 to *u/SLICE_95.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_429.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_429.B0 to */SLICE_429.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_429
ROUTE         1   e 0.908 */SLICE_429.F0 to *u/SLICE_97.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_97.A0 to *u/SLICE_97.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_403.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_403.A1 to */SLICE_403.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         1   e 0.908 */SLICE_403.F1 to */SLICE_108.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_76
CTOF_DEL    ---     0.238 */SLICE_108.B0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_109.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_109.C1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.908 */SLICE_109.F1 to */SLICE_108.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_108.A1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_311.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_314.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_314.C0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_424.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_424.B0 to */SLICE_424.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to *u/SLICE_94.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_94.A1 to *u/SLICE_94.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_311.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_315.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_315.C0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_380.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_380.A0 to */SLICE_380.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_211.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_380.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_380.B0 to */SLICE_380.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_211.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_426.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_426.B0 to */SLICE_426.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_426
ROUTE         1   e 0.908 */SLICE_426.F0 to *u/SLICE_95.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_95.A1 to *u/SLICE_95.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_376.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_376.A0 to */SLICE_376.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_212.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_427.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_427.B0 to */SLICE_427.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_427
ROUTE         1   e 0.908 */SLICE_427.F0 to *u/SLICE_96.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_96.A0 to *u/SLICE_96.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_109.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_109.A1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.908 */SLICE_109.F1 to */SLICE_108.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_108.A1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_380.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_380.A1 to */SLICE_380.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F1 to */SLICE_211.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_376.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B1 to */SLICE_376.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_212.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_425.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_425.B0 to */SLICE_425.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to *u/SLICE_95.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_95.A0 to *u/SLICE_95.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_311.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_319.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_319.D0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_379.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_379.A0 to */SLICE_379.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to */SLICE_213.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_379.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_379.B0 to */SLICE_379.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to */SLICE_213.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to */SLICE_334.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_319.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_428.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_428.B0 to */SLICE_428.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_428
ROUTE         1   e 0.908 */SLICE_428.F0 to *u/SLICE_96.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_96.A1 to *u/SLICE_96.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_429.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_429.B0 to */SLICE_429.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_429
ROUTE         1   e 0.908 */SLICE_429.F0 to *u/SLICE_97.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_97.A0 to *u/SLICE_97.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_378.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F0 to */SLICE_215.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_215.D0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_151.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_151.B1 to */SLICE_151.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.908 */SLICE_151.F1 to */SLICE_215.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_215.D1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_398.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_398.B1 to */SLICE_398.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F1 to */SLICE_216.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_216.D1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_181.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_182.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_183.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_184.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_379.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_379.A1 to */SLICE_379.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F1 to */SLICE_213.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_398.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_398.A0 to */SLICE_398.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F0 to */SLICE_214.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_214.D0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_398.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_398.B0 to */SLICE_398.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F0 to */SLICE_214.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_214.D0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_317.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_216.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_216.D0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_377.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_377.A0 to */SLICE_377.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_217.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_217.D0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_377.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B0 to */SLICE_377.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_217.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_217.D0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_377.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_377.B1 to */SLICE_377.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_217.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_217.D1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C0 to */SLICE_149.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C0 to */SLICE_149.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_185.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_198.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_198.B0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_180.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_109.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_109.C1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.908 */SLICE_109.F1 to */SLICE_108.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_108.A1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_380.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_380.B1 to */SLICE_380.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F1 to */SLICE_211.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_311.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_316.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_316.C0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_425.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_425.B0 to */SLICE_425.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to *u/SLICE_95.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_95.A0 to *u/SLICE_95.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_376.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_376.B0 to */SLICE_376.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_212.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_379.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_379.B1 to */SLICE_379.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F1 to */SLICE_213.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to */SLICE_334.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_334.B0 to */SLICE_334.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_334
ROUTE        15   e 0.908 */SLICE_334.F0 to */SLICE_322.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_322.A0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_311.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE        15   e 0.908 */SLICE_311.F0 to */SLICE_322.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_378.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.B1 to */SLICE_378.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F1 to */SLICE_214.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_214.D1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_378.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F0 to */SLICE_215.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_215.D0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to *u/SLICE_67.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 *u/SLICE_67.D1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_317.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_216.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_216.D0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_151.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_151.C0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_151.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_151.C0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_186.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.908 */SLICE_200.F1 to */SLICE_187.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_187.D0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_356.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_341.D0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_341.D0 to */SLICE_341.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_339.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_403.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_403.B0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_108.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_108.B1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_403.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_403.B0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_109.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_109.B0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_112.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_113.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_114.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_115.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_116.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_117.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_16.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_17.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_18.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_19.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_94.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_95.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_96.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_97.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_126 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_126.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_53.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_55.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_56.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_57.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_58.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_59.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_89.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_90.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_110.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_93.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_219 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to */SLICE_219.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to */SLICE_283.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_445.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_445.A0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_163.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_445.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_445.A0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_165.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_54.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_59.Q1 to */SLICE_147.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_147.A0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_59.Q1 to */SLICE_147.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_147.A0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_59.Q1 to */SLICE_147.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_147.A0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.908 */SLICE_147.F0 to */SLICE_356.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_356.D0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_304.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_304.A0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_381.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_111.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_17.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_54.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_55.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_56.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_57.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_58.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_59.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_89.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_90.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_445.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_445.A0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_164.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_93.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_219 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to */SLICE_219.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to */SLICE_283.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_445.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_445.A0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_166.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_18.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_356.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_356.A0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_356.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_356.A0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_110.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_111.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_112.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_19.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_94.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_95.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_96.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_97.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_126 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_126.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_423.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_423.A0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_53.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_113.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_114.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_304.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_304.A0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_116.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_356.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_356.A0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to */SLICE_330.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_330.A1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_16.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_117.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_381.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         3   e 0.908 */SLICE_381.F0 to */SLICE_313.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_115.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q0 to */SLICE_335.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_335.A1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.232 */SLICE_335.F1 to */SLICE_335.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_118.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_218.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_218.A1 to */SLICE_218.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.232 */SLICE_218.F1 to */SLICE_218.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.673ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_348.CLK to */SLICE_348.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348 (from ipClk_c)
ROUTE         3   e 0.232 */SLICE_348.Q0 to */SLICE_348.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_348.A1 to */SLICE_348.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.232 */SLICE_348.F1 to */SLICE_348.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
CTOF_DEL    ---     0.238 */SLICE_348.A0 to */SLICE_348.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         1   e 0.908 */SLICE_348.F0 to */SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.232 */SLICE_386.Q0 to */SLICE_386.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_386.A1 to */SLICE_386.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F1 to */SLICE_284.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_3_5
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F0 to */SLICE_284.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_14_0
CTOF_DEL    ---     0.238 */SLICE_284.B1 to */SLICE_284.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F1 to *u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_83.B0 to *u/SLICE_83.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83
ROUTE         1   e 0.001 *u/SLICE_83.F0 to */SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_93.Q1 to */SLICE_335.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_335.B1 to */SLICE_335.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE        16   e 0.232 */SLICE_335.F1 to */SLICE_335.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_335.A0 to */SLICE_335.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_118.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.583ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (3.357ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to *u/SLICE_72.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_72.D0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.232 *u/SLICE_72.F0 to *u/SLICE_72.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_72.B1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.357   (32.1% logic, 67.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.583ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (3.357ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to *u/SLICE_72.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_72.D0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.232 *u/SLICE_72.F0 to *u/SLICE_72.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_72.B1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.357   (32.1% logic, 67.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.356ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.279ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q1 to *u/SLICE_21.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_21.A0 to */SLICE_21.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_20.FCI to *u/SLICE_20.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_151.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_151.D0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.279   (44.6% logic, 55.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.286ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.209ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q1 to *u/SLICE_21.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_21.A0 to */SLICE_21.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_20.FCI to *u/SLICE_20.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F0 to */SLICE_150.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_150.D1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.209   (43.3% logic, 56.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.241ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.164ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q0 to *u/SLICE_22.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_22.A1 to */SLICE_22.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_22
ROUTE         1   e 0.001 */SLICE_22.FCO to */SLICE_21.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_21.FCI to */SLICE_21.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_20.FCI to *u/SLICE_20.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_151.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_151.D0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.164   (42.5% logic, 57.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_335.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_335.B0 to */SLICE_335.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_118.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q1 to */SLICE_389.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_389.C1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_418.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_418.A0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q0 to */SLICE_389.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_389.D1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_388.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q1 to */SLICE_388.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_389.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_389.C0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q0 to */SLICE_418.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_418.C0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_418.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_418.B0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_118.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_118.A1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_125.CLK to */SLICE_125.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_125.Q0 to */SLICE_327.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
CTOF_DEL    ---     0.238 */SLICE_327.C1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_322.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[8]
CTOF_DEL    ---     0.238 */SLICE_322.D1 to */SLICE_322.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
CTOF_DEL    ---     0.238 */SLICE_322.B0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_115.Q0 to */SLICE_324.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[10]
CTOF_DEL    ---     0.238 */SLICE_324.D1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_116.Q0 to */SLICE_326.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[12]
CTOF_DEL    ---     0.238 */SLICE_326.D1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_117.CLK to */SLICE_117.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_117.Q0 to */SLICE_328.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[14]
CTOF_DEL    ---     0.238 */SLICE_328.D1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_347.CLK to */SLICE_347.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_347.Q0 to *u/SLICE_67.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        15   e 0.908 *u/SLICE_67.F1 to */SLICE_218.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_218.A1 to */SLICE_218.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.232 */SLICE_218.F1 to */SLICE_218.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_112.Q0 to */SLICE_318.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_318.D1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_109.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_109.C1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.232 */SLICE_109.F1 to */SLICE_109.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_109.A0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_113.Q0 to */SLICE_320.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[6]
CTOF_DEL    ---     0.238 */SLICE_320.D1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_317.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_317.B1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_218.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_218.B1 to */SLICE_218.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.232 */SLICE_218.F1 to */SLICE_218.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_72.CLK to *u/SLICE_72.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_72.Q0 to */SLICE_402.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_402.B1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_123 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_123.CLK to */SLICE_123.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_123 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_123.Q1 to */SLICE_319.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
CTOF_DEL    ---     0.238 */SLICE_319.A1 to */SLICE_319.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
CTOF_DEL    ---     0.238 */SLICE_319.B0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_124.Q1 to */SLICE_321.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[7]
CTOF_DEL    ---     0.238 */SLICE_321.C1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_124.Q0 to */SLICE_323.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_323.C1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_125.CLK to */SLICE_125.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_125.Q1 to */SLICE_325.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
CTOF_DEL    ---     0.238 */SLICE_325.C1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_109.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_109.A1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.232 */SLICE_109.F1 to */SLICE_109.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_109.A0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.232 */SLICE_333.F1 to */SLICE_333.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         1   e 0.908 */SLICE_333.F0 to *u/SLICE_94.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.232 */SLICE_333.F1 to */SLICE_333.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         1   e 0.908 */SLICE_333.F0 to *u/SLICE_94.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_113.Q1 to */SLICE_321.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[7]
CTOF_DEL    ---     0.238 */SLICE_321.D1 to */SLICE_321.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.232 */SLICE_321.F1 to */SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_321.A0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q1 to */SLICE_323.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[9]
CTOF_DEL    ---     0.238 */SLICE_323.D1 to */SLICE_323.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.232 */SLICE_323.F1 to */SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_115.Q1 to */SLICE_325.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_325.D1 to */SLICE_325.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.232 */SLICE_325.F1 to */SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_325.A0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_116.Q1 to */SLICE_327.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[13]
CTOF_DEL    ---     0.238 */SLICE_327.D1 to */SLICE_327.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.232 */SLICE_327.F1 to */SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_327.A0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_317.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_317.D1 to */SLICE_317.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE        16   e 0.908 */SLICE_317.F1 to */SLICE_218.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_218.B1 to */SLICE_218.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.232 */SLICE_218.F1 to */SLICE_218.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_120.Q0 to */SLICE_402.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_402.A0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_147.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_147.B1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_349.Q0 to */SLICE_402.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_402.A1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_123 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_123.CLK to */SLICE_123.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_123 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_123.Q0 to */SLICE_318.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[4]
CTOF_DEL    ---     0.238 */SLICE_318.C1 to */SLICE_318.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.232 */SLICE_318.F1 to */SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_124.Q0 to */SLICE_320.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.232 */SLICE_320.F1 to */SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_123 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_123.CLK to */SLICE_123.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_123 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_123.Q1 to */SLICE_322.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
CTOF_DEL    ---     0.238 */SLICE_322.A1 to */SLICE_322.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.232 */SLICE_322.F1 to */SLICE_322.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
CTOF_DEL    ---     0.238 */SLICE_322.B0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_183.Q1 to */SLICE_418.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_418.D0 to */SLICE_418.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_418
ROUTE         1   e 0.908 */SLICE_418.F0 to */SLICE_200.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_200.A1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_389.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_389.B1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_112.Q1 to */SLICE_319.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[5]
CTOF_DEL    ---     0.238 */SLICE_319.D1 to */SLICE_319.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.232 */SLICE_319.F1 to */SLICE_319.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
CTOF_DEL    ---     0.238 */SLICE_319.B0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_184.Q0 to */SLICE_389.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_186.Q0 to */SLICE_389.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_389.B0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_185.Q0 to */SLICE_388.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_388.D0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_187.Q1 to */SLICE_389.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_389.D0 to */SLICE_389.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to */SLICE_200.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_109.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_109.C1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.232 */SLICE_109.F1 to */SLICE_109.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_109.A0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_388.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_200.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_335.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_335
ROUTE         1   e 0.908 */SLICE_335.F0 to */SLICE_118.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_125.CLK to */SLICE_125.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_125.Q0 to */SLICE_329.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
CTOF_DEL    ---     0.238 */SLICE_329.C1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to */SLICE_402.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_402.C1 to */SLICE_402.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         2   e 0.908 */SLICE_402.F1 to */SLICE_147.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_147.A1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_125.CLK to */SLICE_125.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_125.Q0 to */SLICE_324.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
CTOF_DEL    ---     0.238 */SLICE_324.C1 to */SLICE_324.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.232 */SLICE_324.F1 to */SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_324.A0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_125.CLK to */SLICE_125.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_125 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_125.Q1 to */SLICE_326.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
CTOF_DEL    ---     0.238 */SLICE_326.C1 to */SLICE_326.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.232 */SLICE_326.F1 to */SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_326.A0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_124.CLK to */SLICE_124.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_124 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_124.Q0 to */SLICE_328.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_328.C1 to */SLICE_328.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.232 */SLICE_328.F1 to */SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_328.A0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_109.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_109.C1 to */SLICE_109.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         2   e 0.232 */SLICE_109.F1 to */SLICE_109.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_109.A0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.232 */SLICE_333.F1 to */SLICE_333.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         1   e 0.908 */SLICE_333.F0 to *u/SLICE_94.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_389.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_389.A1 to */SLICE_389.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F1 to */SLICE_200.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_200.B1 to */SLICE_200.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE        20   e 0.232 */SLICE_200.F1 to */SLICE_200.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_200.B0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_117.CLK to */SLICE_117.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_117.Q1 to */SLICE_329.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[15]
CTOF_DEL    ---     0.238 */SLICE_329.D1 to */SLICE_329.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.232 */SLICE_329.F1 to */SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_329.A0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.232 */SLICE_330.F1 to */SLICE_330.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_330.B0 to */SLICE_330.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         1   e 0.908 */SLICE_330.F0 to */SLICE_108.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_108.A0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.173ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.096ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q0 to *u/SLICE_22.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_22.A1 to */SLICE_22.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_22
ROUTE         1   e 0.001 */SLICE_22.FCO to */SLICE_21.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_21.FCI to *u/SLICE_21.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.908 *u/SLICE_21.F1 to */SLICE_150.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_150.D0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.096   (41.3% logic, 58.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.173ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (3.096ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q0 to *u/SLICE_21.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_21.A1 to */SLICE_21.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_20.FCI to *u/SLICE_20.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_151.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_151.D0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.096   (41.3% logic, 58.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.171ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q0 to *u/SLICE_22.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_22.A1 to */SLICE_22.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_22
ROUTE         1   e 0.001 */SLICE_22.FCO to */SLICE_21.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_21.FCI to */SLICE_21.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_20.FCI to *u/SLICE_20.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F0 to */SLICE_150.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_150.D1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.094   (41.2% logic, 58.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_111.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_304.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_304.B1 to */SLICE_304.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.232 */SLICE_304.F1 to */SLICE_304.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_96
CTOF_DEL    ---     0.238 */SLICE_304.B0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_304.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_304.A0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_305.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_305.A1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_100.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_102.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_166.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_106.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_113.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_115.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_117.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_164.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_104.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_101.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_200.Q0 to */SLICE_200.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.908 */SLICE_200.F0 to */SLICE_306.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_306.D1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_304.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_304.A1 to */SLICE_304.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.232 */SLICE_304.F1 to */SLICE_304.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_96
CTOF_DEL    ---     0.238 */SLICE_304.B0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to *u/SLICE_99.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_103.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_105.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_110.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_112.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_114.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_305.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.232 */SLICE_305.F1 to */SLICE_305.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_388.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_388.B1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_163.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_445.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_445.C0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_165.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_116.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_306.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_306.C0 to */SLICE_306.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.103ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (3.026ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q0 to *u/SLICE_22.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_22.A1 to */SLICE_22.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_22
ROUTE         1   e 0.001 */SLICE_22.FCO to */SLICE_21.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_21.FCI to *u/SLICE_21.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.908 *u/SLICE_21.F0 to */SLICE_149.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[1]
CTOF_DEL    ---     0.238 */SLICE_149.D1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.026   (39.9% logic, 60.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.103ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (3.026ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q0 to *u/SLICE_21.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_21.A1 to */SLICE_21.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_20.FCI to *u/SLICE_20.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F0 to */SLICE_150.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_150.D1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.026   (39.9% logic, 60.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.862ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (2.785ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q1 to *u/SLICE_21.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
CTOF1_DEL   ---     0.367 *u/SLICE_21.A0 to *u/SLICE_21.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.908 *u/SLICE_21.F1 to */SLICE_150.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_150.D0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.785   (34.8% logic, 65.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.862ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (2.785ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q1 to *u/SLICE_20.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]
CTOF1_DEL   ---     0.367 *u/SLICE_20.A0 to *u/SLICE_20.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_151.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_151.D0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.785   (34.8% logic, 65.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q1 to *u/SLICE_20.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]
CTOF_DEL    ---     0.238 *u/SLICE_20.A0 to *u/SLICE_20.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F0 to */SLICE_150.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_150.D1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to *u/SLICE_98.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_98.A0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_211.Q1 to */SLICE_380.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[1]
CTOF_DEL    ---     0.238 */SLICE_380.D1 to */SLICE_380.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F1 to */SLICE_211.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *u/SLICE_95.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_95.Q0 to */SLICE_424.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]
CTOF_DEL    ---     0.238 */SLICE_424.A0 to */SLICE_424.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to *u/SLICE_94.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_94.A1 to *u/SLICE_94.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_212.Q0 to */SLICE_376.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[2]
CTOF_DEL    ---     0.238 */SLICE_376.C1 to */SLICE_376.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_212.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *u/SLICE_95.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_95.Q1 to */SLICE_425.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]
CTOF_DEL    ---     0.238 */SLICE_425.A0 to */SLICE_425.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to *u/SLICE_95.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_95.A0 to *u/SLICE_95.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_252 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_251.Q0 to */SLICE_392.A1 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_392.A1 to */SLICE_392.F1 mg5ahub/SLICE_392
ROUTE         1   e 0.908 */SLICE_392.F1 to */SLICE_252.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_252.C1 to */SLICE_252.F1 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F1 to *SLICE_252.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_101.Q1 to */SLICE_319.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[5]
CTOF_DEL    ---     0.238 */SLICE_319.C0 to */SLICE_319.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to */SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_214.Q1 to */SLICE_398.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[7]
CTOF_DEL    ---     0.238 */SLICE_398.D0 to */SLICE_398.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F0 to */SLICE_214.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_214.D0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_103.Q1 to */SLICE_323.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[9]
CTOF_DEL    ---     0.238 */SLICE_323.B0 to */SLICE_323.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_215.C0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_101.Q0 to */SLICE_437.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_437.A0 to */SLICE_437.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_437
ROUTE         1   e 0.908 */SLICE_437.F0 to *u/SLICE_99.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_2_0[0]
CTOF_DEL    ---     0.238 *u/SLICE_99.D0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_105.Q0 to */SLICE_326.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[12]
CTOF_DEL    ---     0.238 */SLICE_326.B0 to */SLICE_326.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to */SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_216.C1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_105.Q1 to */SLICE_327.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[13]
CTOF_DEL    ---     0.238 */SLICE_327.B0 to */SLICE_327.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to */SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_217.C0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to *u/SLICE_92.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_92.A0 to *u/SLICE_92.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_332.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_332.A1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to *u/SLICE_84.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_84.A0 to *u/SLICE_84.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84
ROUTE         1   e 0.001 *u/SLICE_84.F0 to */SLICE_84.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_166.Q0 to */SLICE_429.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[6]
CTOF_DEL    ---     0.238 */SLICE_429.C0 to */SLICE_429.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_429
ROUTE         1   e 0.908 */SLICE_429.F0 to *u/SLICE_97.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_97.A0 to *u/SLICE_97.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_214.Q1 to */SLICE_378.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[7]
CTOF_DEL    ---     0.238 */SLICE_378.C1 to */SLICE_378.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F1 to */SLICE_214.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_214.D1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_217.CLK to */SLICE_217.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_217.Q1 to */SLICE_377.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[13]
CTOF_DEL    ---     0.238 */SLICE_377.C1 to */SLICE_377.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_217.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_217.D1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to *u/SLICE_84.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_84.C0 to *u/SLICE_84.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84
ROUTE         1   e 0.001 *u/SLICE_84.F0 to */SLICE_84.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q0 to *u/SLICE_22.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
CTOF_DEL    ---     0.238 *u/SLICE_22.A1 to *u/SLICE_22.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_22
ROUTE         1   e 0.908 *u/SLICE_22.F1 to */SLICE_149.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[0]
CTOF_DEL    ---     0.238 */SLICE_149.D0 to */SLICE_149.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q0 to *u/SLICE_21.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
CTOF_DEL    ---     0.238 *u/SLICE_21.A1 to *u/SLICE_21.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.908 *u/SLICE_21.F1 to */SLICE_150.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_150.D0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_215.Q1 to */SLICE_151.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[9]
CTOF_DEL    ---     0.238 */SLICE_151.C1 to */SLICE_151.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.908 */SLICE_151.F1 to */SLICE_215.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_215.D1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_53.Q1 to */SLICE_436.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_436.B0 to */SLICE_436.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_436
ROUTE         1   e 0.908 */SLICE_436.F0 to *u/SLICE_98.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_2
CTOF_DEL    ---     0.238 *u/SLICE_98.C0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_213.Q0 to */SLICE_379.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[4]
CTOF_DEL    ---     0.238 */SLICE_379.C0 to */SLICE_379.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to */SLICE_213.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_211.Q0 to */SLICE_380.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_380.C1 to */SLICE_380.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F1 to */SLICE_211.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_200.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_200.A0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_94.Q1 to */SLICE_333.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]
CTOF_DEL    ---     0.238 */SLICE_333.A0 to */SLICE_333.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         1   e 0.908 */SLICE_333.F0 to *u/SLICE_94.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_180.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_212.Q0 to */SLICE_380.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[2]
CTOF_DEL    ---     0.238 */SLICE_380.D0 to */SLICE_380.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_211.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_180.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_212.Q1 to */SLICE_376.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[3]
CTOF_DEL    ---     0.238 */SLICE_376.D1 to */SLICE_376.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F1 to */SLICE_212.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_181.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *u/SLICE_96.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_96.Q0 to */SLICE_426.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]
CTOF_DEL    ---     0.238 */SLICE_426.A0 to */SLICE_426.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_426
ROUTE         1   e 0.908 */SLICE_426.F0 to *u/SLICE_95.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_95.A1 to *u/SLICE_95.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_181.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_165.Q0 to */SLICE_427.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[4]
CTOF_DEL    ---     0.238 */SLICE_427.C0 to */SLICE_427.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_427
ROUTE         1   e 0.908 */SLICE_427.F0 to *u/SLICE_96.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_96.A0 to *u/SLICE_96.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_182.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_97.CLK to *u/SLICE_97.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_97.Q0 to */SLICE_428.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]
CTOF_DEL    ---     0.238 */SLICE_428.A0 to */SLICE_428.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_428
ROUTE         1   e 0.908 */SLICE_428.F0 to *u/SLICE_96.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_96.A1 to *u/SLICE_96.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_182.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to *u/SLICE_97.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 *u/SLICE_97.B1 to *u/SLICE_97.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F1 to */SLICE_97.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_183.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_183.A0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_324.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[10]
CTOF_DEL    ---     0.238 */SLICE_324.B0 to */SLICE_324.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_324
ROUTE         1   e 0.908 */SLICE_324.F0 to */SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_215.C1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_183.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_183.A1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_104.Q1 to */SLICE_325.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 */SLICE_325.B0 to */SLICE_325.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_325
ROUTE         1   e 0.908 */SLICE_325.F0 to */SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_216.C0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_184.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_184.A0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_216.Q1 to */SLICE_398.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[11]
CTOF_DEL    ---     0.238 */SLICE_398.C1 to */SLICE_398.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F1 to */SLICE_216.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_216.D1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_184.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_184.A1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_106.Q0 to */SLICE_328.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[14]
CTOF_DEL    ---     0.238 */SLICE_328.B0 to */SLICE_328.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_328
ROUTE         1   e 0.908 */SLICE_328.F0 to */SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_217.C1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_185.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_185.A0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_120.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_120.B0 to */SLICE_120.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_185.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_185.A1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_214.Q0 to */SLICE_379.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[6]
CTOF_DEL    ---     0.238 */SLICE_379.D1 to */SLICE_379.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F1 to */SLICE_213.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_186.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_186.A0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_214.Q0 to */SLICE_398.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[6]
CTOF_DEL    ---     0.238 */SLICE_398.C0 to */SLICE_398.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F0 to */SLICE_214.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_214.D0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_186.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_186.A1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to *u/SLICE_97.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 *u/SLICE_97.B1 to *u/SLICE_97.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F1 to */SLICE_97.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_187.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_187.A0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to *u/SLICE_92.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_92.B0 to *u/SLICE_92.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_187.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_187.A1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_395.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_395.B0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to *u/SLICE_72.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_72.D0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.001 *u/SLICE_72.F0 to */SLICE_72.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_117.CLK to */SLICE_117.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_117.Q1 to */SLICE_435.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[15]
CTOF_DEL    ---     0.238 */SLICE_435.B0 to */SLICE_435.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_435
ROUTE         1   e 0.908 */SLICE_435.F0 to */SLICE_110.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_2_0[0]
CTOF_DEL    ---     0.238 */SLICE_110.D0 to */SLICE_110.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q1 to *u/SLICE_21.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
CTOF_DEL    ---     0.238 *u/SLICE_21.A0 to *u/SLICE_21.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.908 *u/SLICE_21.F0 to */SLICE_149.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[1]
CTOF_DEL    ---     0.238 */SLICE_149.D1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_108.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_108.C0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_151.Q0 to *u/SLICE_20.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4]
CTOF_DEL    ---     0.238 *u/SLICE_20.A1 to *u/SLICE_20.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_151.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_151.D0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_330.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_330.A0 to */SLICE_330.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         1   e 0.908 */SLICE_330.F0 to */SLICE_108.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_108.A0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_252 to mg5ahub/SLICE_252 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 mg5ahub/SLICE_252 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_252.Q0 to */SLICE_392.C1 mg5ahub/bit_count_2
CTOF_DEL    ---     0.238 */SLICE_392.C1 to */SLICE_392.F1 mg5ahub/SLICE_392
ROUTE         1   e 0.908 */SLICE_392.F1 to */SLICE_252.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_252.C1 to */SLICE_252.F1 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F1 to *SLICE_252.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_108.Q1 to */SLICE_333.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_333.B1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_108.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_108.C0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_403.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_403.A0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_109.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_109.B0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_213.Q0 to */SLICE_376.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[4]
CTOF_DEL    ---     0.238 */SLICE_376.D0 to */SLICE_376.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_212.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_186.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_186.A0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_186.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_186.A1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_187.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_187.A0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_403.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_403.A0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_108.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_108.B1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_211.Q1 to */SLICE_380.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[1]
CTOF_DEL    ---     0.238 */SLICE_380.C0 to */SLICE_380.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to */SLICE_211.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_212.Q1 to */SLICE_376.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[3]
CTOF_DEL    ---     0.238 */SLICE_376.C0 to */SLICE_376.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_212.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_102.Q0 to */SLICE_320.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[6]
CTOF_DEL    ---     0.238 */SLICE_320.B0 to */SLICE_320.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_320
ROUTE         1   e 0.908 */SLICE_320.F0 to */SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_108.Q0 to */SLICE_333.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_333.A1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to *u/SLICE_97.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 *u/SLICE_97.B1 to *u/SLICE_97.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F1 to */SLICE_97.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_181.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_213.Q1 to */SLICE_379.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[5]
CTOF_DEL    ---     0.238 */SLICE_379.C1 to */SLICE_379.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F1 to */SLICE_213.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_102.Q1 to */SLICE_321.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[7]
CTOF_DEL    ---     0.238 */SLICE_321.B0 to */SLICE_321.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_321
ROUTE         1   e 0.908 */SLICE_321.F0 to */SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_215.Q0 to */SLICE_378.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[8]
CTOF_DEL    ---     0.238 */SLICE_378.D1 to */SLICE_378.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F1 to */SLICE_214.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_214.D1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_103.Q0 to */SLICE_322.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[8]
CTOF_DEL    ---     0.238 */SLICE_322.C0 to */SLICE_322.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_322
ROUTE         1   e 0.908 */SLICE_322.F0 to */SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_214.C1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_215.Q0 to */SLICE_378.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[8]
CTOF_DEL    ---     0.238 */SLICE_378.C0 to */SLICE_378.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F0 to */SLICE_215.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_215.D0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_215.Q1 to */SLICE_378.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[9]
CTOF_DEL    ---     0.238 */SLICE_378.D0 to */SLICE_378.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE         1   e 0.908 */SLICE_378.F0 to */SLICE_215.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_215.D0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_216.Q0 to */SLICE_151.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[10]
CTOF_DEL    ---     0.238 */SLICE_151.D1 to */SLICE_151.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.908 */SLICE_151.F1 to */SLICE_215.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_215.D1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_216.Q0 to */SLICE_317.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[10]
CTOF_DEL    ---     0.238 */SLICE_317.C0 to */SLICE_317.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_216.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_216.D0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_216.Q1 to */SLICE_317.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[11]
CTOF_DEL    ---     0.238 */SLICE_317.D0 to */SLICE_317.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to */SLICE_216.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_216.D0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_217.CLK to */SLICE_217.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_217.Q0 to */SLICE_398.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[12]
CTOF_DEL    ---     0.238 */SLICE_398.D1 to */SLICE_398.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F1 to */SLICE_216.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_216.D1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_217.CLK to */SLICE_217.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_217.Q0 to */SLICE_377.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[12]
CTOF_DEL    ---     0.238 */SLICE_377.C0 to */SLICE_377.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_217.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_217.D0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_217.CLK to */SLICE_217.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_217.Q1 to */SLICE_377.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[13]
CTOF_DEL    ---     0.238 */SLICE_377.D0 to */SLICE_377.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_217.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_217.D0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_218.CLK to */SLICE_218.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_218.Q0 to */SLICE_377.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[14]
CTOF_DEL    ---     0.238 */SLICE_377.D1 to */SLICE_377.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F1 to */SLICE_217.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_217.D1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_106.Q1 to */SLICE_329.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[15]
CTOF_DEL    ---     0.238 */SLICE_329.B0 to */SLICE_329.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_329
ROUTE         1   e 0.908 */SLICE_329.F0 to */SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_218.C0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to *u/SLICE_92.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_92.A0 to *u/SLICE_92.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_120.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_120.B0 to */SLICE_120.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to */SLICE_120.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_120.B0 to */SLICE_120.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to *u/SLICE_84.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_84.C0 to *u/SLICE_84.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84
ROUTE         1   e 0.001 *u/SLICE_84.F0 to */SLICE_84.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to */SLICE_332.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_332.B1 to */SLICE_332.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_332
ROUTE         4   e 0.908 */SLICE_332.F1 to *u/SLICE_84.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_84.A0 to *u/SLICE_84.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84
ROUTE         1   e 0.001 *u/SLICE_84.F0 to */SLICE_84.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_395.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_395.A0 to */SLICE_395.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         2   e 0.908 */SLICE_395.F0 to *u/SLICE_72.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_72.D0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.001 *u/SLICE_72.F0 to */SLICE_72.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_149.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_149.A0 to */SLICE_149.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_149.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_149.A1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_182.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_182.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_436.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_436.A0 to */SLICE_436.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_436
ROUTE         1   e 0.908 */SLICE_436.F0 to *u/SLICE_98.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_2
CTOF_DEL    ---     0.238 *u/SLICE_98.C0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_100.Q0 to */SLICE_315.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[2]
CTOF_DEL    ---     0.238 */SLICE_315.B0 to */SLICE_315.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to */SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_100.Q1 to */SLICE_316.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[3]
CTOF_DEL    ---     0.238 */SLICE_316.B0 to */SLICE_316.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to */SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_101.Q0 to */SLICE_318.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_318.B0 to */SLICE_318.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to */SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_181.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_200.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_200.A0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_180.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_180.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_183.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_183.A0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_183.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_183.A1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_184.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_184.A0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_187.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_187.A1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_403.CLK to */SLICE_403.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_403.Q0 to */SLICE_330.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_330.C0 to */SLICE_330.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE         1   e 0.908 */SLICE_330.F0 to */SLICE_108.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_108.A0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_333.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_333.C1 to */SLICE_333.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE        11   e 0.908 */SLICE_333.F1 to */SLICE_108.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_108.C0 to */SLICE_108.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *u/SLICE_96.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_96.Q1 to */SLICE_427.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]
CTOF_DEL    ---     0.238 */SLICE_427.A0 to */SLICE_427.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_427
ROUTE         1   e 0.908 */SLICE_427.F0 to *u/SLICE_96.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_96.A0 to *u/SLICE_96.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_213.Q1 to */SLICE_379.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[5]
CTOF_DEL    ---     0.238 */SLICE_379.D0 to */SLICE_379.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to */SLICE_213.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_150.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_150.A0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_150.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_150.A1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_151.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_151.A0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_184.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_184.A1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_185.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_185.A0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_185.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_185.A1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_106.Q1 to */SLICE_437.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[15]
CTOF_DEL    ---     0.238 */SLICE_437.B0 to */SLICE_437.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_437
ROUTE         1   e 0.908 */SLICE_437.F0 to *u/SLICE_99.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_2_0[0]
CTOF_DEL    ---     0.238 *u/SLICE_99.D0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to *u/SLICE_98.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_98.A0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F0 to *u/SLICE_98.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_98.A0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_99.Q1 to */SLICE_314.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[1]
CTOF_DEL    ---     0.238 */SLICE_314.B0 to */SLICE_314.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to */SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_163.Q0 to */SLICE_333.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_333.C0 to */SLICE_333.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_333
ROUTE         1   e 0.908 */SLICE_333.F0 to *u/SLICE_94.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_163.Q1 to */SLICE_424.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[1]
CTOF_DEL    ---     0.238 */SLICE_424.C0 to */SLICE_424.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_424
ROUTE         1   e 0.908 */SLICE_424.F0 to *u/SLICE_94.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_94.A1 to *u/SLICE_94.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_164.Q0 to */SLICE_425.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[2]
CTOF_DEL    ---     0.238 */SLICE_425.C0 to */SLICE_425.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_425
ROUTE         1   e 0.908 */SLICE_425.F0 to *u/SLICE_95.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_95.A0 to *u/SLICE_95.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_164.Q1 to */SLICE_426.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[3]
CTOF_DEL    ---     0.238 */SLICE_426.C0 to */SLICE_426.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_426
ROUTE         1   e 0.908 */SLICE_426.F0 to *u/SLICE_95.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_95.A1 to *u/SLICE_95.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_165.Q1 to */SLICE_428.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[5]
CTOF_DEL    ---     0.238 */SLICE_428.C0 to */SLICE_428.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_428
ROUTE         1   e 0.908 */SLICE_428.F0 to *u/SLICE_96.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_96.A1 to *u/SLICE_96.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_97.CLK to *u/SLICE_97.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_97.Q1 to */SLICE_429.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]
CTOF_DEL    ---     0.238 */SLICE_429.A0 to */SLICE_429.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_429
ROUTE         1   e 0.908 */SLICE_429.F0 to *u/SLICE_97.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_97.A0 to *u/SLICE_97.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_253 to mg5ahub/SLICE_252 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_253.CLK to */SLICE_253.Q0 mg5ahub/SLICE_253 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_253.Q0 to */SLICE_392.D1 mg5ahub/bit_count_3
CTOF_DEL    ---     0.238 */SLICE_392.D1 to */SLICE_392.F1 mg5ahub/SLICE_392
ROUTE         1   e 0.908 */SLICE_392.F1 to */SLICE_252.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_252.C1 to */SLICE_252.F1 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F1 to *SLICE_252.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_252 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q1 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_251.Q1 to */SLICE_392.B1 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 */SLICE_392.B1 to */SLICE_392.F1 mg5ahub/SLICE_392
ROUTE         1   e 0.908 */SLICE_392.F1 to */SLICE_252.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_252.C1 to */SLICE_252.F1 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F1 to *SLICE_252.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_313.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_313.B1 to */SLICE_313.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.908 */SLICE_313.F1 to */SLICE_110.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_110.A0 to */SLICE_110.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.708ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (2.417ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_454.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_454.A0 to */SLICE_454.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_454
ROUTE        75   e 0.908 */SLICE_454.F0 to *f5_0_0_0.RSTB Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_111.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_200.Q0 to */SLICE_305.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_305.D0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_347.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.C1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_339.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.C1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_356.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_115.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_148.Q1 to */SLICE_445.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_445.B0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_164.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_148.Q1 to */SLICE_445.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_445.B0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_166.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_356.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_356.B0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_254 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_254.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_256 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_256.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_258 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_258.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_260 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_260.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_262 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_262.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.D1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_347.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_306.Q0 to */SLICE_388.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_388.C1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_200.Q0 to */SLICE_304.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_304.D0 to */SLICE_304.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F0 to */SLICE_198.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.C1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_349.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.D1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_346.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_346.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.C1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_337.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_110.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_114.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_181.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.D1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_339.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_339.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.C1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_347.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_113.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_117.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_78.CLK to *u/SLICE_78.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_78.Q0 to */SLICE_433.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1
CTOF_DEL    ---     0.238 */SLICE_433.C0 to */SLICE_433.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433
ROUTE         1   e 0.908 */SLICE_433.F0 to */SLICE_402.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_148.Q1 to */SLICE_445.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_445.B0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_163.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_148.Q1 to */SLICE_445.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_445.B0 to */SLICE_445.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445
ROUTE         4   e 0.908 */SLICE_445.F0 to */SLICE_165.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_356.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_356.B0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_356.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_356.B0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_255 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_255.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_257 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_257.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_263 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_263.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.C1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_346.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_112.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_119.Q0 to */SLICE_313.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_116.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_182.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_183.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_259 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_259.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_184.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_187.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.D1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_356.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_356.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_186.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.D1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_337.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_337.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.D1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_349.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_349.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_261 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_457.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_457.B0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_261.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_180.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_306.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_306.A1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_305.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_388.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_388.D1 to */SLICE_388.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388
ROUTE         8   e 0.908 */SLICE_388.F1 to */SLICE_185.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_89.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_78.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_78.A1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_337.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_69 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_434.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_434.A0 to */SLICE_434.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_434
ROUTE         1   e 0.908 */SLICE_434.F0 to *u/SLICE_69.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_112.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_116.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_106.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_126 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to */SLICE_126.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_78.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_78.A1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_349.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_16.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_56.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to */SLICE_283.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_94.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_102.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_93.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_104.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_117.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to *u/SLICE_99.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_103.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_395.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_395.A1 to */SLICE_395.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         1   e 0.908 */SLICE_395.F1 to */SLICE_403.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_78.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_78.A1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_347.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_111.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_115.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_17.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_78.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_78.A1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_339.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_78.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_78.A1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_346.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_95.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_55.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_54.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_100.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_19.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_59.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_97.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_105.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_78.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_78.A1 to *u/SLICE_78.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.908 *u/SLICE_78.F1 to */SLICE_356.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_113.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_219 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to */SLICE_219.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_433.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_433.A0 to */SLICE_433.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433
ROUTE         1   e 0.908 */SLICE_433.F0 to */SLICE_402.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_110.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_313.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         8   e 0.908 */SLICE_313.F0 to */SLICE_114.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_53.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_57.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_90.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_18.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_330.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_330.B1 to */SLICE_330.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330
ROUTE        11   e 0.908 */SLICE_330.F1 to *u/SLICE_96.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_423.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_423.B0 to */SLICE_423.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423
ROUTE        12   e 0.908 */SLICE_423.F0 to *u/SLICE_58.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_101.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.568ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (2.417ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.908 *u/SLICE_67.F0 to */SLICE_306.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.527ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (2.450ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_339.Q0 to */SLICE_339.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_339.D1 to */SLICE_339.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.232 */SLICE_339.F1 to */SLICE_339.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to *u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.450   (44.0% logic, 56.0% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.527ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (2.450ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_402.CLK to */SLICE_402.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_402.Q0 to */SLICE_402.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_402.B0 to */SLICE_402.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402
ROUTE         1   e 0.908 */SLICE_402.F0 to */SLICE_147.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.450   (44.0% logic, 56.0% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_150.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_72.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_72.B0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.232 *u/SLICE_72.F0 to *u/SLICE_72.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_72.B1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to *u/SLICE_72.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 *u/SLICE_72.C0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.232 *u/SLICE_72.F0 to *u/SLICE_72.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_72.B1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_149.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.232 */SLICE_356.F1 to */SLICE_356.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_356.C0 to */SLICE_356.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         3   e 0.908 */SLICE_356.F0 to */SLICE_151.CE Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_72.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_72.A0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.232 *u/SLICE_72.F0 to *u/SLICE_72.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_72.B1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.278ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (2.201ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_19.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_19.B0 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *u/SLICE_17.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    2.201   (58.6% logic, 41.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.276ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (2.199ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_19.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_19.B0 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    2.199   (58.5% logic, 41.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.210ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (2.133ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_19.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_19.B0 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_18.FCI to *u/SLICE_18.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F1 to */SLICE_18.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    2.133   (57.3% logic, 42.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.208ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (2.131ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_19.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_19.B0 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *u/SLICE_17.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    2.131   (57.3% logic, 42.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.140ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (2.063ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_19.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_19.B0 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_18.FCI to *u/SLICE_18.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F0 to */SLICE_18.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    2.063   (55.9% logic, 44.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_186.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_186.A0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_181.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_182.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_180.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_403.CLK to */SLICE_403.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_403.Q0 to */SLICE_403.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_403.C0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_108.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_108.B1 to */SLICE_108.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_219 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_219.CLK to */SLICE_219.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_219 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_219.Q0 to */SLICE_218.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[15]
CTOF_DEL    ---     0.238 */SLICE_218.D1 to */SLICE_218.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.232 */SLICE_218.F1 to */SLICE_218.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_147.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_147.C1 to */SLICE_147.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.232 */SLICE_147.F1 to */SLICE_147.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_147.B0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_187.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_187.A0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to */SLICE_119.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_119.C1 to */SLICE_119.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.232 */SLICE_119.F1 to */SLICE_119.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_119.D0 to */SLICE_119.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to *u/SLICE_98.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 *u/SLICE_98.C1 to *u/SLICE_98.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.232 *u/SLICE_98.F1 to *u/SLICE_98.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_98.D0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_198.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_198.B1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.232 */SLICE_198.F1 to */SLICE_198.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_198.A0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to *u/SLICE_98.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 *u/SLICE_98.B1 to *u/SLICE_98.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.232 *u/SLICE_98.F1 to *u/SLICE_98.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_98.D0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_183.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_183.A0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_184.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_184.A0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_185.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_185.A0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_73.Q0 to */SLICE_119.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_119.B1 to */SLICE_119.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.232 */SLICE_119.F1 to */SLICE_119.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_119.D0 to */SLICE_119.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_151.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_151.C0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_200.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_200.A0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_150.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_150.C0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_182.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_198.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.232 */SLICE_198.F1 to */SLICE_198.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_198.A0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_118.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_118.B1 to */SLICE_118.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.232 */SLICE_118.F1 to */SLICE_118.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_118.A0 to */SLICE_118.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_180.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_181.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_403.CLK to */SLICE_403.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_403.Q0 to */SLICE_403.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_403.C0 to */SLICE_403.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403
ROUTE         2   e 0.908 */SLICE_403.F0 to */SLICE_109.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_109.B0 to */SLICE_109.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_183.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_183.A1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_184.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_184.A1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_185.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_185.A1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_186.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_186.A1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.908 */SLICE_198.F1 to */SLICE_187.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_187.A1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_356.Q0 to */SLICE_356.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         7   e 0.908 */SLICE_356.F1 to */SLICE_149.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_149.C0 to */SLICE_149.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to *u/SLICE_98.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 *u/SLICE_98.D1 to *u/SLICE_98.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.232 *u/SLICE_98.F1 to *u/SLICE_98.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_98.D0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to *u/SLICE_98.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 *u/SLICE_98.A1 to *u/SLICE_98.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.232 *u/SLICE_98.F1 to *u/SLICE_98.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_98.D0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_210.Q0 to */SLICE_119.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_119.D1 to */SLICE_119.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.232 */SLICE_119.F1 to */SLICE_119.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_119.D0 to */SLICE_119.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_82.CLK to *u/SLICE_82.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         4   e 0.908 *u/SLICE_82.Q1 to *u/SLICE_72.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238 *u/SLICE_72.D1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_102.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_255 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_255.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_433.CLK to */SLICE_433.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_433.Q0 to */SLICE_433.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d3
CTOF_DEL    ---     0.238 */SLICE_433.B0 to */SLICE_433.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433
ROUTE         1   e 0.908 */SLICE_433.F0 to */SLICE_402.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_261 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_261.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_257 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_257.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_305.Q0 to */SLICE_305.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_210.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_100.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_263 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_263.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_104.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_106.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_259 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_259.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_103.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_105.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_395.Q0 to */SLICE_395.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_395.B1 to */SLICE_395.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395
ROUTE         1   e 0.908 */SLICE_395.F1 to */SLICE_403.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_254 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_254.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_256 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_256.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_258 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_258.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_260 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_260.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_457 to mg5ahub/SLICE_262 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_457.CLK to */SLICE_457.Q0 mg5ahub/SLICE_457 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_457.Q0 to */SLICE_457.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_457.A0 to */SLICE_457.F0 mg5ahub/SLICE_457
ROUTE        10   e 0.908 */SLICE_457.F0 to */SLICE_262.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_82.CLK to *u/SLICE_82.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5   e 0.908 *u/SLICE_82.Q0 to *u/SLICE_72.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 *u/SLICE_72.C1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_306.CLK to */SLICE_306.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_306.Q0 to */SLICE_306.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_306.B1 to */SLICE_306.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306
ROUTE         1   e 0.908 */SLICE_306.F1 to */SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to *u/SLICE_99.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_282.Q0 to */SLICE_282.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         8   e 0.908 */SLICE_282.F0 to */SLICE_101.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_253 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q1 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_251.Q1 to */SLICE_253.D1 mg5ahub/bit_count_1
CTOOFX_DEL  ---     0.399 */SLICE_253.D1 to *LICE_253.OFX0 mg5ahub/SLICE_253
ROUTE         1   e 0.001 *LICE_253.OFX0 to *SLICE_253.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_253 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_253.A0 mg5ahub/jshift_d1
CTOOFX_DEL  ---     0.399 */SLICE_253.A0 to *LICE_253.OFX0 mg5ahub/SLICE_253
ROUTE         1   e 0.001 *LICE_253.OFX0 to *SLICE_253.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_252 to mg5ahub/SLICE_253 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 mg5ahub/SLICE_252 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_252.Q0 to */SLICE_253.C1 mg5ahub/bit_count_2
CTOOFX_DEL  ---     0.399 */SLICE_253.C1 to *LICE_253.OFX0 mg5ahub/SLICE_253
ROUTE         1   e 0.001 *LICE_253.OFX0 to *SLICE_253.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.716ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (1.639ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_19.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF1_DEL   ---     0.367 *u/SLICE_19.B0 to *u/SLICE_19.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 *u/SLICE_19.F1 to */SLICE_19.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0] (to jtaghub16_jtck)
                  --------
                    1.639   (44.5% logic, 55.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.602ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_49 (1.525ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q0 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q0 to *b/SLICE_51.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_51.C0 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_49.FCI to *b/SLICE_49.F1 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F1 to */SLICE_49.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.525   (84.6% logic, 15.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.600ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_48 (1.523ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q0 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q0 to *b/SLICE_51.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_51.C0 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_49.FCI to */SLICE_49.FCO mg5ahub/SLICE_49
ROUTE         1   e 0.001 */SLICE_49.FCO to */SLICE_48.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_48.FCI to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.523   (84.5% logic, 15.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.592ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_253 (1.515ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_251.Q0 to */SLICE_253.M0 mg5ahub/bit_count_0
MTOOFX_DEL  ---     0.243 */SLICE_253.M0 to *LICE_253.OFX0 mg5ahub/SLICE_253
ROUTE         1   e 0.001 *LICE_253.OFX0 to *SLICE_253.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.515   (40.0% logic, 60.0% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_192 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_192.CLK to */SLICE_192.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_192 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_192.Q1 to */SLICE_184.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]
CTOF_DEL    ---     0.238 */SLICE_184.C1 to */SLICE_184.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_115.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_115.B1 to */SLICE_115.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F1 to *SLICE_115.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_113.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_113.B1 to */SLICE_113.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F1 to *SLICE_113.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_395.CLK to */SLICE_395.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_395.Q0 to *u/SLICE_67.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE        46   e 0.001 *u/SLICE_67.F0 to */SLICE_67.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_305.CLK to */SLICE_305.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_305.Q0 to */SLICE_210.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_210.A0 to */SLICE_210.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_106.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_106.A1 to */SLICE_106.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_116.Q1 to */SLICE_117.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[13]
CTOF_DEL    ---     0.238 */SLICE_117.A0 to */SLICE_117.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F0 to *SLICE_117.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_116.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_116.B0 to */SLICE_116.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F0 to *SLICE_116.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q1 to */SLICE_115.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[9]
CTOF_DEL    ---     0.238 */SLICE_115.A0 to */SLICE_115.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F0 to *SLICE_115.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_114.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_114.B0 to */SLICE_114.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_112.Q1 to */SLICE_113.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[5]
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_110.Q1 to */SLICE_111.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[1]
CTOF_DEL    ---     0.238 */SLICE_111.A0 to */SLICE_111.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F0 to *SLICE_111.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_104.Q1 to *u/SLICE_99.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 *u/SLICE_99.C0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_212.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_212.B1 to */SLICE_212.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_193.Q1 to */SLICE_185.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]
CTOF_DEL    ---     0.238 */SLICE_185.C1 to */SLICE_185.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_194.CLK to */SLICE_194.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_194.Q1 to */SLICE_186.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]
CTOF_DEL    ---     0.238 */SLICE_186.C1 to */SLICE_186.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_97.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_97.B0 to *u/SLICE_97.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_111.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_111.B1 to */SLICE_111.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F1 to *SLICE_111.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_100.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_100.A0 to */SLICE_100.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F0 to *SLICE_100.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_102.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_102.A0 to */SLICE_102.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F0 to *SLICE_102.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_166.Q0 to *u/SLICE_96.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[6]
CTOF_DEL    ---     0.238 *u/SLICE_96.C1 to *u/SLICE_96.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_117.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_117.B1 to */SLICE_117.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F1 to *SLICE_117.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_100.Q1 to */SLICE_101.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[3]
CTOF_DEL    ---     0.238 */SLICE_101.B0 to */SLICE_101.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F0 to *SLICE_101.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_101.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_101.A1 to */SLICE_101.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F1 to *SLICE_101.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_102.Q1 to */SLICE_103.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[7]
CTOF_DEL    ---     0.238 */SLICE_103.B0 to */SLICE_103.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_103.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_103.A1 to */SLICE_103.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_104.Q1 to */SLICE_105.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 */SLICE_105.B0 to */SLICE_105.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_211.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_211.B1 to */SLICE_211.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_214.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_214.B1 to */SLICE_214.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_97.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_97.A1 to *u/SLICE_97.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F1 to */SLICE_97.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_215.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_215.B1 to */SLICE_215.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F1 to *SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_216.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_216.B1 to */SLICE_216.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_217.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_217.B1 to */SLICE_217.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_188.CLK to */SLICE_188.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_188.Q1 to */SLICE_180.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]
CTOF_DEL    ---     0.238 */SLICE_180.C1 to */SLICE_180.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_112.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_112.B0 to */SLICE_112.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F0 to *SLICE_112.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_115.Q1 to */SLICE_110.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_110.C0 to */SLICE_110.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_105.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_105.A1 to */SLICE_105.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F1 to *SLICE_105.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_106.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_106.A0 to */SLICE_106.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *u/SLICE_84.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_84.Q0 to */SLICE_120.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker
CTOF_DEL    ---     0.238 */SLICE_120.C0 to */SLICE_120.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_72.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_72.B0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.001 *u/SLICE_72.F0 to */SLICE_72.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_189.CLK to */SLICE_189.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_189.Q1 to */SLICE_181.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[3]
CTOF_DEL    ---     0.238 */SLICE_181.C1 to */SLICE_181.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_190.CLK to */SLICE_190.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_190.Q1 to */SLICE_182.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]
CTOF_DEL    ---     0.238 */SLICE_182.C1 to */SLICE_182.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_191 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_191.CLK to */SLICE_191.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_191 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_191.Q1 to */SLICE_183.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]
CTOF_DEL    ---     0.238 */SLICE_183.C1 to */SLICE_183.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_163.Q1 to *u/SLICE_94.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[1]
CTOF_DEL    ---     0.238 *u/SLICE_94.C0 to *u/SLICE_94.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_164.Q0 to *u/SLICE_94.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[2]
CTOF_DEL    ---     0.238 *u/SLICE_94.C1 to *u/SLICE_94.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_164.Q1 to *u/SLICE_95.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[3]
CTOF_DEL    ---     0.238 *u/SLICE_95.C0 to *u/SLICE_95.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_165.Q0 to *u/SLICE_95.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[4]
CTOF_DEL    ---     0.238 *u/SLICE_95.C1 to *u/SLICE_95.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_104.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_104.A0 to */SLICE_104.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to *u/SLICE_99.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_99.A1 to *u/SLICE_99.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F1 to */SLICE_99.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_195.Q1 to */SLICE_187.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]
CTOF_DEL    ---     0.238 */SLICE_187.C1 to */SLICE_187.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F1 to *SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_96.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_96.B0 to *u/SLICE_96.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_386.Q0 to *u/SLICE_78.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_213.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_213.B1 to */SLICE_213.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_252 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_251.Q0 to */SLICE_252.D0 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_252.D0 to */SLICE_252.F0 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F0 to *SLICE_252.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_252 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_252.B1 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_252.B1 to */SLICE_252.F1 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F1 to *SLICE_252.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_149.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_149.B0 to */SLICE_149.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F0 to *SLICE_149.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_150.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_150.B0 to */SLICE_150.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F0 to *SLICE_150.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_151.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_151.B0 to */SLICE_151.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151
ROUTE         1   e 0.001 */SLICE_151.F0 to *SLICE_151.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_251 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_251.C0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 mg5ahub/SLICE_251
ROUTE         1   e 0.001 */SLICE_251.F0 to *SLICE_251.DI0 mg5ahub/bit_count_3_iv_0_m4_0 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_105.Q1 to */SLICE_106.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[13]
CTOF_DEL    ---     0.238 */SLICE_106.B0 to */SLICE_106.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_200.Q0 to */SLICE_198.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_198.C0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_117.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_117.B0 to */SLICE_117.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F0 to *SLICE_117.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_115.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_115.B0 to */SLICE_115.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F0 to *SLICE_115.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_113.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_113.B0 to */SLICE_113.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_111.Q1 to */SLICE_112.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[3]
CTOF_DEL    ---     0.238 */SLICE_112.A0 to */SLICE_112.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F0 to *SLICE_112.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_111.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_111.B0 to */SLICE_111.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F0 to *SLICE_111.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_119.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_119.B0 to */SLICE_119.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_112.Q0 to */SLICE_110.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_110.B0 to */SLICE_110.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_99.Q1 to */SLICE_100.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[1]
CTOF_DEL    ---     0.238 */SLICE_100.B0 to */SLICE_100.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F0 to *SLICE_100.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_215.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_215.B0 to */SLICE_215.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_216.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_216.B0 to */SLICE_216.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_217.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_217.B0 to */SLICE_217.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_75.Q0 to *u/SLICE_78.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_78.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         6   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_188.CLK to */SLICE_188.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_188.Q0 to */SLICE_180.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]
CTOF_DEL    ---     0.238 */SLICE_180.C0 to */SLICE_180.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_96.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_96.B1 to *u/SLICE_96.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_166.Q1 to *u/SLICE_97.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[7]
CTOF_DEL    ---     0.238 *u/SLICE_97.C0 to *u/SLICE_97.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_218.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_218.B0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_116.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_116.B1 to */SLICE_116.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F1 to *SLICE_116.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_112.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_112.B1 to */SLICE_112.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F1 to *SLICE_112.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_94.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_94.B1 to *u/SLICE_94.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_212.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_212.B0 to */SLICE_212.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_113.Q1 to */SLICE_114.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[7]
CTOF_DEL    ---     0.238 */SLICE_114.A0 to */SLICE_114.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_214.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_214.B0 to */SLICE_214.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_189.CLK to */SLICE_189.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_189.Q0 to */SLICE_181.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[2]
CTOF_DEL    ---     0.238 */SLICE_181.C0 to */SLICE_181.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_213.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_213.B0 to */SLICE_213.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_191 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_191.CLK to */SLICE_191.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_191 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_191.Q0 to */SLICE_183.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]
CTOF_DEL    ---     0.238 */SLICE_183.C0 to */SLICE_183.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_192 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_192.CLK to */SLICE_192.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_192 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_192.Q0 to */SLICE_184.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]
CTOF_DEL    ---     0.238 */SLICE_184.C0 to */SLICE_184.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_59.Q1 to */SLICE_147.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_147.A0 to */SLICE_147.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147
ROUTE         2   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_339.CLK to */SLICE_339.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_339.Q0 to */SLICE_211.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_211.B0 to */SLICE_211.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_94.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_94.B0 to *u/SLICE_94.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_95.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_95.B0 to *u/SLICE_95.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_149.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_149.B1 to */SLICE_149.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149
ROUTE         1   e 0.001 */SLICE_149.F1 to *SLICE_149.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_150.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_150.B1 to */SLICE_150.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150
ROUTE         1   e 0.001 */SLICE_150.F1 to *SLICE_150.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_252 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q1 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_251.Q1 to */SLICE_252.C0 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 */SLICE_252.C0 to */SLICE_252.F0 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F0 to *SLICE_252.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_166.CLK to */SLICE_166.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_166.Q1 to *u/SLICE_97.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[7]
CTOF_DEL    ---     0.238 *u/SLICE_97.C1 to *u/SLICE_97.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F1 to */SLICE_97.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_348.CLK to */SLICE_348.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_348 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_348.Q0 to */SLICE_120.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_120.A0 to */SLICE_120.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_115.Q1 to */SLICE_116.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_116.A0 to */SLICE_116.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F0 to *SLICE_116.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to *u/SLICE_99.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_99.B0 to *u/SLICE_99.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_193.Q0 to */SLICE_185.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]
CTOF_DEL    ---     0.238 */SLICE_185.C0 to */SLICE_185.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_110.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_110.B1 to */SLICE_110.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F1 to *SLICE_110.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_101.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_101.A0 to */SLICE_101.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F0 to *SLICE_101.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_200.Q0 to */SLICE_210.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_103.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_118.Q0 to */SLICE_114.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_114.B1 to */SLICE_114.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F1 to *SLICE_114.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_252 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_252.A0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_252.A0 to */SLICE_252.F0 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F0 to *SLICE_252.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_100.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_100.A1 to */SLICE_100.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F1 to *SLICE_100.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_102.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_102.A1 to */SLICE_102.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F1 to *SLICE_102.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_194.CLK to */SLICE_194.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_194.Q0 to */SLICE_186.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]
CTOF_DEL    ---     0.238 */SLICE_186.C0 to */SLICE_186.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_105.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_105.A0 to */SLICE_105.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_195.Q0 to */SLICE_187.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]
CTOF_DEL    ---     0.238 */SLICE_187.C0 to */SLICE_187.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_190.CLK to */SLICE_190.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_190.Q0 to */SLICE_182.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]
CTOF_DEL    ---     0.238 */SLICE_182.C0 to */SLICE_182.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_165.Q1 to *u/SLICE_96.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trace_dout[5]
CTOF_DEL    ---     0.238 *u/SLICE_96.C0 to *u/SLICE_96.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_268 to mg5ahub/SLICE_251 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_268.CLK to */SLICE_268.Q0 mg5ahub/SLICE_268 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_268.Q0 to */SLICE_251.C1 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 mg5ahub/SLICE_251
ROUTE         1   e 0.001 */SLICE_251.F1 to *SLICE_251.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_98.Q0 to *u/SLICE_72.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 *u/SLICE_72.C0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.001 *u/SLICE_72.F0 to */SLICE_72.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_282.CLK to */SLICE_282.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_282.Q0 to */SLICE_104.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_104.A1 to */SLICE_104.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F1 to *SLICE_104.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_101.Q1 to */SLICE_102.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[5]
CTOF_DEL    ---     0.238 */SLICE_102.B0 to */SLICE_102.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F0 to *SLICE_102.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_103.Q1 to */SLICE_104.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[9]
CTOF_DEL    ---     0.238 */SLICE_104.B0 to */SLICE_104.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to *u/SLICE_95.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_95.B1 to *u/SLICE_95.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_72.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_72.A0 to *u/SLICE_72.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         2   e 0.001 *u/SLICE_72.F0 to */SLICE_72.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_50 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q0 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q0 to *b/SLICE_51.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_51.C0 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_50.FCI to *b/SLICE_50.F1 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F1 to */SLICE_50.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_49 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q0 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_50.Q0 to *b/SLICE_50.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_50.C0 to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_49.FCI to *b/SLICE_49.F1 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F1 to */SLICE_49.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_18.Q0 to *u/SLICE_18.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *u/SLICE_17.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_48 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q0 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_50.Q0 to *b/SLICE_50.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_50.C0 to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_49.FCI to */SLICE_49.FCO mg5ahub/SLICE_49
ROUTE         1   e 0.001 */SLICE_49.FCO to */SLICE_48.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_48.FCI to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_18.Q0 to *u/SLICE_18.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_49 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q0 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q0 to *b/SLICE_51.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_51.C0 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_49.FCI to *b/SLICE_49.F0 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F0 to */SLICE_49.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_212.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_118.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_75.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_216.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_83.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_386.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_218.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_84.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_395.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_282.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_79.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_80 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_80.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_98.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_68.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_213.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_214.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_215.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_67.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_78.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_217.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_211.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_73.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to *u/SLICE_92.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_433.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_119.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_460 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_460.CLK to   SLICE_460.Q0 SLICE_460 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_460.Q0 to */SLICE_120.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.487ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_49 (1.410ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_47.C1 to */SLICE_47.FCO mg5ahub/SLICE_47
ROUTE         1   e 0.001 */SLICE_47.FCO to */SLICE_51.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_51.FCI to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_49.FCI to *b/SLICE_49.F1 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F1 to */SLICE_49.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.410   (83.3% logic, 16.7% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.485ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_48 (1.408ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_47.C1 to */SLICE_47.FCO mg5ahub/SLICE_47
ROUTE         1   e 0.001 */SLICE_47.FCO to */SLICE_51.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_51.FCI to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_49.FCI to */SLICE_49.FCO mg5ahub/SLICE_49
ROUTE         1   e 0.001 */SLICE_49.FCO to */SLICE_48.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_48.FCI to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.408   (83.2% logic, 16.8% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB5 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB5 to */SLICE_165.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[5] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB7 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB7 to */SLICE_166.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[7] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB1 to */SLICE_163.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[1] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB3 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB3 to */SLICE_164.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[3] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_163 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB0 to */SLICE_163.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[0] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_164 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB2 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB2 to */SLICE_164.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[2] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_165 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB4 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB4 to */SLICE_165.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[4] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_166 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB6 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB6 to */SLICE_166.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[6] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_50 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q0 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q0 to *b/SLICE_51.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_51.C0 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_50.FCI to *b/SLICE_50.F0 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F0 to */SLICE_50.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_49 to mg5ahub/SLICE_48 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *b/SLICE_49.Q0 mg5ahub/SLICE_49 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_49.Q0 to *b/SLICE_49.C0 mg5ahub/rom_rd_addr_5
C0TOFCO_DE  ---     0.550 *b/SLICE_49.C0 to */SLICE_49.FCO mg5ahub/SLICE_49
ROUTE         1   e 0.001 */SLICE_49.FCO to */SLICE_48.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_48.FCI to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_18.Q0 to *u/SLICE_18.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *u/SLICE_17.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_49 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q0 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_50.Q0 to *b/SLICE_50.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_50.C0 to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_49.FCI to *b/SLICE_49.F0 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F0 to */SLICE_49.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
C0TOFCO_DE  ---     0.550 *u/SLICE_17.B0 to */SLICE_17.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_258 to mg5ahub/SLICE_257 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_258.CLK to */SLICE_258.Q0 mg5ahub/SLICE_258 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_258.Q0 to */SLICE_257.M1 mg5ahub/er1_shift_reg_9 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_260 to mg5ahub/SLICE_259 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q0 mg5ahub/SLICE_260 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_260.Q0 to */SLICE_259.M1 mg5ahub/er1_shift_reg_13 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_256 to mg5ahub/SLICE_255 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_256.CLK to */SLICE_256.Q0 mg5ahub/SLICE_256 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_256.Q0 to */SLICE_255.M1 mg5ahub/er1_shift_reg_5 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_256 to mg5ahub/SLICE_265 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_256.CLK to */SLICE_256.Q1 mg5ahub/SLICE_256 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_256.Q1 to */SLICE_265.M1 mg5ahub/er1_shift_reg_6 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_257 to mg5ahub/SLICE_266 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_257.CLK to */SLICE_257.Q0 mg5ahub/SLICE_257 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_257.Q0 to */SLICE_266.M0 mg5ahub/er1_shift_reg_7 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_262 to mg5ahub/SLICE_261 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_262.CLK to */SLICE_262.Q0 mg5ahub/SLICE_262 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_262.Q0 to */SLICE_261.M1 mg5ahub/er1_shift_reg_17 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_59.Q0 to *u/SLICE_58.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[14] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_59.Q1 to */SLICE_346.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_59.Q1 to */SLICE_356.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_58.Q1 to *u/SLICE_93.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_57.Q0 to *u/SLICE_56.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_54.Q0 to *u/SLICE_53.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_75.Q1 to */SLICE_305.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_147.CLK to */SLICE_147.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_147.Q0 to */SLICE_148.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_73.Q1 to */SLICE_433.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *u/SLICE_90.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_90.Q0 to *u/SLICE_59.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[32] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_337 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_337.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_347 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_347.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_80 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_79.CLK to *u/SLICE_79.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_79.Q1 to *u/SLICE_80.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d4 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_69 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_68.Q0 to *u/SLICE_69.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d3 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_263 to mg5ahub/SLICE_281 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_263.CLK to */SLICE_263.Q1 mg5ahub/SLICE_263 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_263.Q1 to */SLICE_281.M0 mg5ahub/er1_shift_reg_20 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_403 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_403.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_56.Q0 to *u/SLICE_89.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to */SLICE_339.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *u/SLICE_89.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_89.Q0 to *u/SLICE_55.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[22] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_67.Q1 to *u/SLICE_68.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_59.Q0 to *u/SLICE_93.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[14] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_402 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_120.Q0 to */SLICE_402.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_259 to mg5ahub/SLICE_258 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_259.CLK to */SLICE_259.Q0 mg5ahub/SLICE_259 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_259.Q0 to */SLICE_258.M1 mg5ahub/er1_shift_reg_11 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_283.CLK to */SLICE_283.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_283.Q0 to *u/SLICE_90.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_356.CLK to */SLICE_356.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_356.Q0 to */SLICE_282.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_219 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_53.Q0 to */SLICE_219.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_257 to mg5ahub/SLICE_266 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_257.CLK to */SLICE_257.Q1 mg5ahub/SLICE_257 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_257.Q1 to */SLICE_266.M1 mg5ahub/er1_shift_reg_8 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_263 to mg5ahub/SLICE_262 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_263.CLK to */SLICE_263.Q0 mg5ahub/SLICE_263 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_263.Q0 to */SLICE_262.M1 mg5ahub/er1_shift_reg_19 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_261 to mg5ahub/SLICE_260 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_261.CLK to */SLICE_261.Q0 mg5ahub/SLICE_261 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_261.Q0 to */SLICE_260.M1 mg5ahub/er1_shift_reg_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_58.Q0 to *u/SLICE_57.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_255 to mg5ahub/SLICE_254 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_255.CLK to */SLICE_255.Q0 mg5ahub/SLICE_255 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_255.Q0 to */SLICE_254.M1 mg5ahub/er1_shift_reg_3 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_256 to mg5ahub/SLICE_265 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_256.CLK to */SLICE_256.Q0 mg5ahub/SLICE_256 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_256.Q0 to */SLICE_265.M0 mg5ahub/er1_shift_reg_5 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_59.Q1 to */SLICE_349.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 to Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_92.CLK to *u/SLICE_92.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_92.Q0 to */SLICE_283.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_78.CLK to *u/SLICE_78.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_78.Q1 to *u/SLICE_79.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_257 to mg5ahub/SLICE_256 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_257.CLK to */SLICE_257.Q0 mg5ahub/SLICE_257 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_257.Q0 to */SLICE_256.M1 mg5ahub/er1_shift_reg_7 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_55.Q0 to *u/SLICE_54.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_255 to SLICE_460 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_255.CLK to */SLICE_255.Q1 mg5ahub/SLICE_255 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_255.Q1 to   SLICE_460.M0 mg5ahub/er1_shift_reg_4 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_50 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_47.C1 to */SLICE_47.FCO mg5ahub/SLICE_47
ROUTE         1   e 0.001 */SLICE_47.FCO to */SLICE_51.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_51.FCI to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_50.FCI to *b/SLICE_50.F1 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F1 to */SLICE_50.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_19.Q1 to *u/SLICE_19.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_19.B1 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *u/SLICE_17.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_49 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q1 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q1 to *b/SLICE_51.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_51.C1 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_49.FCI to *b/SLICE_49.F1 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F1 to */SLICE_49.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_19.Q1 to *u/SLICE_19.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_19.B1 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_48 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q1 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q1 to *b/SLICE_51.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_51.C1 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_49.FCI to */SLICE_49.FCO mg5ahub/SLICE_49
ROUTE         1   e 0.001 */SLICE_49.FCO to */SLICE_48.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_48.FCI to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_49 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_47.C1 to */SLICE_47.FCO mg5ahub/SLICE_47
ROUTE         1   e 0.001 */SLICE_47.FCO to */SLICE_51.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_51.FCI to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_49.FCI to *b/SLICE_49.F0 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F0 to */SLICE_49.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.381ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (1.304ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_198.CLK to */SLICE_198.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_198.Q0 to */SLICE_198.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_198.C1 to */SLICE_198.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE        20   e 0.232 */SLICE_198.F1 to */SLICE_198.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_198.A0 to */SLICE_198.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.304   (64.3% logic, 35.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.381ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (1.304ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_218.CLK to */SLICE_218.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_218.Q0 to */SLICE_218.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/wr_din[14]
CTOF_DEL    ---     0.238 */SLICE_218.C1 to */SLICE_218.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.232 */SLICE_218.F1 to */SLICE_218.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    1.304   (64.3% logic, 35.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *u/SLICE_17.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_50 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q1 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q1 to *b/SLICE_51.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_51.C1 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_50.FCI to *b/SLICE_50.F1 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F1 to */SLICE_50.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_51 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_47.C1 to */SLICE_47.FCO mg5ahub/SLICE_47
ROUTE         1   e 0.001 */SLICE_47.FCO to */SLICE_51.FCI mg5ahub/rom_rd_addr_cry_0
FCITOF1_DE  ---     0.310 */SLICE_51.FCI to *b/SLICE_51.F1 mg5ahub/SLICE_51
ROUTE         1   e 0.001 *b/SLICE_51.F1 to */SLICE_51.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_19.Q1 to *u/SLICE_19.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_19.B1 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_18.FCI to *u/SLICE_18.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F1 to */SLICE_18.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_49 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q1 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_50.Q1 to *b/SLICE_50.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_50.C1 to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_49.FCI to *b/SLICE_49.F1 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F1 to */SLICE_49.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_50 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_47.C1 to */SLICE_47.FCO mg5ahub/SLICE_47
ROUTE         1   e 0.001 */SLICE_47.FCO to */SLICE_51.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_51.FCI to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_50.FCI to *b/SLICE_50.F0 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F0 to */SLICE_50.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_19.Q1 to *u/SLICE_19.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_19.B1 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *u/SLICE_17.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_48 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q1 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_50.Q1 to *b/SLICE_50.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_50.C1 to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_49.FCI to */SLICE_49.FCO mg5ahub/SLICE_49
ROUTE         1   e 0.001 */SLICE_49.FCO to */SLICE_48.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_48.FCI to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_49 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q1 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q1 to *b/SLICE_51.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_51.C1 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_50.FCI to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_49.FCI to *b/SLICE_49.F0 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F0 to */SLICE_49.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.291ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (1.065ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_72.CLK to *u/SLICE_72.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_72.Q0 to *u/SLICE_72.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 *u/SLICE_72.A1 to *u/SLICE_72.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72
ROUTE         1   e 0.232 *u/SLICE_72.F1 to *u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.065   (56.4% logic, 43.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_50 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q1 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q1 to *b/SLICE_51.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_51.C1 to */SLICE_51.FCO mg5ahub/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_50.FCI to *b/SLICE_50.F0 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F0 to */SLICE_50.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_19.Q1 to *u/SLICE_19.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_19.B1 to */SLICE_19.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_18.FCI to *u/SLICE_18.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F0 to */SLICE_18.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q1 to *u/SLICE_17.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
C1TOFCO_DE  ---     0.367 *u/SLICE_17.B1 to */SLICE_17.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_49 to mg5ahub/SLICE_48 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *b/SLICE_49.Q1 mg5ahub/SLICE_49 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_49.Q1 to *b/SLICE_49.C1 mg5ahub/rom_rd_addr_6
C1TOFCO_DE  ---     0.367 *b/SLICE_49.C1 to */SLICE_49.FCO mg5ahub/SLICE_49
ROUTE         1   e 0.001 */SLICE_49.FCO to */SLICE_48.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_48.FCI to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_49 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q1 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_50.Q1 to *b/SLICE_50.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_50.C1 to */SLICE_50.FCO mg5ahub/SLICE_50
ROUTE         1   e 0.001 */SLICE_50.FCO to */SLICE_49.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_49.FCI to *b/SLICE_49.F0 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F0 to */SLICE_49.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_51 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_47.C1 to */SLICE_47.FCO mg5ahub/SLICE_47
ROUTE         1   e 0.001 */SLICE_47.FCO to */SLICE_51.FCI mg5ahub/rom_rd_addr_cry_0
FCITOF0_DE  ---     0.240 */SLICE_51.FCI to *b/SLICE_51.F0 mg5ahub/SLICE_51
ROUTE         1   e 0.001 *b/SLICE_51.F0 to */SLICE_51.DI0 mg5ahub/rom_rd_addr_s_1 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *u/SLICE_17.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q1 to *f5_0_0_0.ADB6 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q1 to *f5_0_0_0.ADB4 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_149.Q0 to *f5_0_0_0.ADB3 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_150.Q0 to *f5_0_0_0.ADB5 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_151.Q0 to *f5_0_0_0.ADB7 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.072ns delay mg5ahub/SLICE_253 to mg5ahub/SLICE_253 (0.995ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_253.CLK to */SLICE_253.Q0 mg5ahub/SLICE_253 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_253.Q0 to */SLICE_253.B0 mg5ahub/bit_count_3
CTOOFX_DEL  ---     0.399 */SLICE_253.B0 to *LICE_253.OFX0 mg5ahub/SLICE_253
ROUTE         1   e 0.001 *LICE_253.OFX0 to *SLICE_253.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    0.995   (76.6% logic, 23.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_50 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q0 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_50.Q0 to *b/SLICE_50.C0 mg5ahub/rom_rd_addr_3
CTOF1_DEL   ---     0.367 *b/SLICE_50.C0 to *b/SLICE_50.F1 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F1 to */SLICE_50.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF1_DEL   ---     0.367 *u/SLICE_17.B0 to *u/SLICE_17.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_51 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q0 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q0 to *b/SLICE_51.C0 mg5ahub/rom_rd_addr_1
CTOF1_DEL   ---     0.367 *b/SLICE_51.C0 to *b/SLICE_51.F1 mg5ahub/SLICE_51
ROUTE         1   e 0.001 *b/SLICE_51.F1 to */SLICE_51.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_49 to mg5ahub/SLICE_49 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *b/SLICE_49.Q0 mg5ahub/SLICE_49 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_49.Q0 to *b/SLICE_49.C0 mg5ahub/rom_rd_addr_5
CTOF1_DEL   ---     0.367 *b/SLICE_49.C0 to *b/SLICE_49.F1 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F1 to */SLICE_49.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_18.Q0 to *u/SLICE_18.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF1_DEL   ---     0.367 *u/SLICE_18.B0 to *u/SLICE_18.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F1 to */SLICE_18.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_50 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q1 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_50.Q1 to *b/SLICE_50.C1 mg5ahub/rom_rd_addr_4
CTOF_DEL    ---     0.238 *b/SLICE_50.C1 to *b/SLICE_50.F1 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F1 to */SLICE_50.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_106.Q0 to */SLICE_106.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[14]
CTOF_DEL    ---     0.238 */SLICE_106.B1 to */SLICE_106.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_251 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_251.Q0 to */SLICE_251.A0 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_251.A0 to */SLICE_251.F0 mg5ahub/SLICE_251
ROUTE         1   e 0.001 */SLICE_251.F0 to *SLICE_251.DI0 mg5ahub/bit_count_3_iv_0_m4_0 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_200.CLK to */SLICE_200.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_200.Q0 to */SLICE_200.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200
ROUTE         2   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_19.CLK to *u/SLICE_19.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_19.Q1 to *u/SLICE_19.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 *u/SLICE_19.B1 to *u/SLICE_19.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19
ROUTE         1   e 0.001 *u/SLICE_19.F1 to */SLICE_19.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q1 to *u/SLICE_17.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 *u/SLICE_17.B1 to *u/SLICE_17.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_252 to mg5ahub/SLICE_252 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 mg5ahub/SLICE_252 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_252.Q0 to */SLICE_252.B0 mg5ahub/bit_count_2
CTOF_DEL    ---     0.238 */SLICE_252.B0 to */SLICE_252.F0 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F0 to *SLICE_252.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_117.CLK to */SLICE_117.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_117.Q0 to */SLICE_117.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[14]
CTOF_DEL    ---     0.238 */SLICE_117.A1 to */SLICE_117.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F1 to *SLICE_117.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_115.Q0 to */SLICE_115.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[10]
CTOF_DEL    ---     0.238 */SLICE_115.A1 to */SLICE_115.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F1 to *SLICE_115.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_92.CLK to *u/SLICE_92.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_92.Q0 to *u/SLICE_92.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35]
CTOF_DEL    ---     0.238 *u/SLICE_92.D0 to *u/SLICE_92.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_113.Q0 to */SLICE_113.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[6]
CTOF_DEL    ---     0.238 */SLICE_113.A1 to */SLICE_113.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F1 to *SLICE_113.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 *u/SLICE_18.B1 to *u/SLICE_18.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F1 to */SLICE_18.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_251 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q1 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         5   e 0.232 */SLICE_251.Q1 to */SLICE_251.B1 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 */SLICE_251.B1 to */SLICE_251.F1 mg5ahub/SLICE_251
ROUTE         1   e 0.001 */SLICE_251.F1 to *SLICE_251.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_47 to mg5ahub/SLICE_47 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_47.CLK to *b/SLICE_47.Q1 mg5ahub/SLICE_47 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_47.Q1 to *b/SLICE_47.C1 mg5ahub/rom_rd_addr_0
CTOF_DEL    ---     0.238 *b/SLICE_47.C1 to *b/SLICE_47.F1 mg5ahub/SLICE_47
ROUTE         1   e 0.001 *b/SLICE_47.F1 to */SLICE_47.DI1 mg5ahub/rom_rd_addr_s_0 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_99.Q0 to *u/SLICE_99.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 *u/SLICE_99.B1 to *u/SLICE_99.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F1 to */SLICE_99.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_51 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q1 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q1 to *b/SLICE_51.C1 mg5ahub/rom_rd_addr_2
CTOF_DEL    ---     0.238 *b/SLICE_51.C1 to *b/SLICE_51.F1 mg5ahub/SLICE_51
ROUTE         1   e 0.001 *b/SLICE_51.F1 to */SLICE_51.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_101.Q0 to */SLICE_101.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_101.B1 to */SLICE_101.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F1 to *SLICE_101.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_49 to mg5ahub/SLICE_49 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *b/SLICE_49.Q1 mg5ahub/SLICE_49 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_49.Q1 to *b/SLICE_49.C1 mg5ahub/rom_rd_addr_6
CTOF_DEL    ---     0.238 *b/SLICE_49.C1 to *b/SLICE_49.F1 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F1 to */SLICE_49.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_103.Q0 to */SLICE_103.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[8]
CTOF_DEL    ---     0.238 */SLICE_103.B1 to */SLICE_103.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_105.Q0 to */SLICE_105.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[12]
CTOF_DEL    ---     0.238 */SLICE_105.B1 to */SLICE_105.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F1 to *SLICE_105.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_111.Q0 to */SLICE_111.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[2]
CTOF_DEL    ---     0.238 */SLICE_111.A1 to */SLICE_111.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F1 to *SLICE_111.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_251 to mg5ahub/SLICE_251 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 mg5ahub/SLICE_251 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_251.Q0 to */SLICE_251.A1 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 mg5ahub/SLICE_251
ROUTE         1   e 0.001 */SLICE_251.F1 to *SLICE_251.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_16.Q0 to *u/SLICE_16.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 *u/SLICE_16.B0 to *u/SLICE_16.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_252 to mg5ahub/SLICE_252 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q1 mg5ahub/SLICE_252 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_252.Q1 to */SLICE_252.A1 mg5ahub/bit_count_4
CTOF_DEL    ---     0.238 */SLICE_252.A1 to */SLICE_252.F1 mg5ahub/SLICE_252
ROUTE         1   e 0.001 */SLICE_252.F1 to *SLICE_252.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_51 to mg5ahub/SLICE_51 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *b/SLICE_51.Q0 mg5ahub/SLICE_51 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_51.Q0 to *b/SLICE_51.C0 mg5ahub/rom_rd_addr_1
CTOF_DEL    ---     0.238 *b/SLICE_51.C0 to *b/SLICE_51.F0 mg5ahub/SLICE_51
ROUTE         1   e 0.001 *b/SLICE_51.F0 to */SLICE_51.DI0 mg5ahub/rom_rd_addr_s_1 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_50 to mg5ahub/SLICE_50 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *b/SLICE_50.Q0 mg5ahub/SLICE_50 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_50.Q0 to *b/SLICE_50.C0 mg5ahub/rom_rd_addr_3
CTOF_DEL    ---     0.238 *b/SLICE_50.C0 to *b/SLICE_50.F0 mg5ahub/SLICE_50
ROUTE         1   e 0.001 *b/SLICE_50.F0 to */SLICE_50.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_49 to mg5ahub/SLICE_49 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *b/SLICE_49.Q0 mg5ahub/SLICE_49 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_49.Q0 to *b/SLICE_49.C0 mg5ahub/rom_rd_addr_5
CTOF_DEL    ---     0.238 *b/SLICE_49.C0 to *b/SLICE_49.F0 mg5ahub/SLICE_49
ROUTE         1   e 0.001 *b/SLICE_49.F0 to */SLICE_49.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_210.Q0 to */SLICE_210.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_210.B0 to */SLICE_210.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_110.Q0 to */SLICE_110.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_110.A1 to */SLICE_110.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F1 to *SLICE_110.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_116.Q0 to */SLICE_116.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[12]
CTOF_DEL    ---     0.238 */SLICE_116.A1 to */SLICE_116.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F1 to *SLICE_116.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 *u/SLICE_17.B0 to *u/SLICE_17.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_112.Q0 to */SLICE_112.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_112.A1 to */SLICE_112.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F1 to *SLICE_112.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_100.Q0 to */SLICE_100.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[2]
CTOF_DEL    ---     0.238 */SLICE_100.B1 to */SLICE_100.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F1 to *SLICE_100.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_102.CLK to */SLICE_102.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_102.Q0 to */SLICE_102.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[6]
CTOF_DEL    ---     0.238 */SLICE_102.B1 to */SLICE_102.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F1 to *SLICE_102.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_104.Q0 to */SLICE_104.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[10]
CTOF_DEL    ---     0.238 */SLICE_104.B1 to */SLICE_104.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F1 to *SLICE_104.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *u/SLICE_98.Q0 to *u/SLICE_98.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 *u/SLICE_98.B0 to *u/SLICE_98.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_119.Q0 to */SLICE_119.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_119.C0 to */SLICE_119.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_18.Q0 to *u/SLICE_18.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 *u/SLICE_18.B0 to *u/SLICE_18.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F0 to */SLICE_18.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_48 to mg5ahub/SLICE_48 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *b/SLICE_48.Q0 mg5ahub/SLICE_48 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_48.Q0 to *b/SLICE_48.C0 mg5ahub/rom_rd_addr_7
CTOF_DEL    ---     0.238 *b/SLICE_48.C0 to *b/SLICE_48.F0 mg5ahub/SLICE_48
ROUTE         1   e 0.001 *b/SLICE_48.F0 to */SLICE_48.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_114.Q0 to */SLICE_114.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[8]
CTOF_DEL    ---     0.238 */SLICE_114.A1 to */SLICE_114.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F1 to *SLICE_114.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *u/SLICE_84.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_84.Q0 to *u/SLICE_84.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker
CTOF_DEL    ---     0.238 *u/SLICE_84.D0 to *u/SLICE_84.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84
ROUTE         1   e 0.001 *u/SLICE_84.F0 to */SLICE_84.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_260 to mg5ahub/SLICE_260 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_260.CLK to */SLICE_260.Q1 mg5ahub/SLICE_260 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_260.Q1 to */SLICE_260.M0 mg5ahub/er1_shift_reg_14 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *u/SLICE_89.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *u/SLICE_89.Q1 to *u/SLICE_89.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[23] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_80 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_80 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_80.CLK to *u/SLICE_80.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_80 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_80.Q0 to *u/SLICE_80.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d5 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *u/SLICE_67.Q0 to *u/SLICE_67.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_256 to mg5ahub/SLICE_256 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_256.CLK to */SLICE_256.Q1 mg5ahub/SLICE_256 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_256.Q1 to */SLICE_256.M0 mg5ahub/er1_shift_reg_6 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE        20   e 0.232 *u/SLICE_54.Q1 to *u/SLICE_54.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_58.CLK to *u/SLICE_58.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58 (from jtaghub16_jtck)
ROUTE        17   e 0.232 *u/SLICE_58.Q1 to *u/SLICE_58.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_57.CLK to *u/SLICE_57.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57 (from jtaghub16_jtck)
ROUTE         4   e 0.232 *u/SLICE_57.Q1 to *u/SLICE_57.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE        22   e 0.232 *u/SLICE_75.Q1 to *u/SLICE_75.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_78.CLK to *u/SLICE_78.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_78.Q0 to *u/SLICE_78.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_263 to mg5ahub/SLICE_263 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_263.CLK to */SLICE_263.Q1 mg5ahub/SLICE_263 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_263.Q1 to */SLICE_263.M0 mg5ahub/er1_shift_reg_20 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_258 to mg5ahub/SLICE_258 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_258.CLK to */SLICE_258.Q1 mg5ahub/SLICE_258 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_258.Q1 to */SLICE_258.M0 mg5ahub/er1_shift_reg_10 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_262 to mg5ahub/SLICE_262 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_262.CLK to */SLICE_262.Q1 mg5ahub/SLICE_262 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_262.Q1 to */SLICE_262.M0 mg5ahub/er1_shift_reg_18 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_261 to mg5ahub/SLICE_261 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_261.CLK to */SLICE_261.Q1 mg5ahub/SLICE_261 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_261.Q1 to */SLICE_261.M0 mg5ahub/er1_shift_reg_16 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_259 to mg5ahub/SLICE_259 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_259.CLK to */SLICE_259.Q1 mg5ahub/SLICE_259 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_259.Q1 to */SLICE_259.M0 mg5ahub/er1_shift_reg_12 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_56.CLK to *u/SLICE_56.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56 (from jtaghub16_jtck)
ROUTE        26   e 0.232 *u/SLICE_56.Q1 to *u/SLICE_56.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        44   e 0.232 *u/SLICE_53.Q1 to *u/SLICE_53.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_55.CLK to *u/SLICE_55.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *u/SLICE_55.Q1 to *u/SLICE_55.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[5] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_59.CLK to *u/SLICE_59.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59 (from jtaghub16_jtck)
ROUTE         6   e 0.232 *u/SLICE_59.Q1 to *u/SLICE_59.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_69 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_69 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_69.CLK to *u/SLICE_69.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_69 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_69.Q0 to *u/SLICE_69.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_148.Q0 to */SLICE_148.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_254 to mg5ahub/SLICE_254 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_254.CLK to */SLICE_254.Q1 mg5ahub/SLICE_254 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_254.Q1 to */SLICE_254.M0 mg5ahub/er1_shift_reg_2 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *u/SLICE_90.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *u/SLICE_90.Q1 to *u/SLICE_90.M0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[33] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_79.CLK to *u/SLICE_79.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_79.Q0 to *u/SLICE_79.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d3 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         8   e 0.232 *u/SLICE_73.Q0 to *u/SLICE_73.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_255 to mg5ahub/SLICE_255 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_255.CLK to */SLICE_255.Q1 mg5ahub/SLICE_255 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_255.Q1 to */SLICE_255.M0 mg5ahub/er1_shift_reg_4 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_257 to mg5ahub/SLICE_257 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_257.CLK to */SLICE_257.Q1 mg5ahub/SLICE_257 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_257.Q1 to */SLICE_257.M0 mg5ahub/er1_shift_reg_8 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            71 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.578ns delay ipReset to SLICE_244 (4.153ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_290.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Inst/SLICE_290
ROUTE         2   e 0.908 */SLICE_290.F1 to */SLICE_289.A0 UART_Inst/N_100
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Inst/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to  SLICE_244.LSR UART_Inst/N_16_i (to ipClk_c)
                  --------
                    4.153   (34.4% logic, 65.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to UART_Inst/SLICE_242 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_290.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Inst/SLICE_290
ROUTE         2   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Inst/N_100
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Inst/SLICE_290
ROUTE         5   e 0.908 */SLICE_290.F0 to */SLICE_242.CE UART_Inst/N_20_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to UART_Inst/SLICE_296 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_290.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Inst/SLICE_290
ROUTE         2   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Inst/N_100
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Inst/SLICE_290
ROUTE         5   e 0.908 */SLICE_290.F0 to */SLICE_296.CE UART_Inst/N_20_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to UART_Inst/SLICE_240 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_290.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Inst/SLICE_290
ROUTE         2   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Inst/N_100
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Inst/SLICE_290
ROUTE         5   e 0.908 */SLICE_290.F0 to */SLICE_240.CE UART_Inst/N_20_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to UART_Inst/SLICE_241 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_290.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Inst/SLICE_290
ROUTE         2   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Inst/N_100
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Inst/SLICE_290
ROUTE         5   e 0.908 */SLICE_290.F0 to */SLICE_241.CE UART_Inst/N_20_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to UART_Inst/SLICE_295 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_290.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Inst/SLICE_290
ROUTE         2   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Inst/N_100
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Inst/SLICE_290
ROUTE         5   e 0.908 */SLICE_290.F0 to */SLICE_295.CE UART_Inst/N_20_i (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_222 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_293.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Inst/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to *SLICE_222.LSR UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_223 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_293.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Inst/SLICE_293
ROUTE         2   e 0.908 */SLICE_293.F0 to *SLICE_223.LSR UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_221 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_292.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_292.D0 to */SLICE_292.F0 UART_Inst/SLICE_292
ROUTE         2   e 0.908 */SLICE_292.F0 to *SLICE_221.LSR UART_Inst/un1_ipReset_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_220 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_292.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_292.D0 to */SLICE_292.F0 UART_Inst/SLICE_292
ROUTE         2   e 0.908 */SLICE_292.F0 to *SLICE_220.LSR UART_Inst/un1_ipReset_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_227 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_373.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Inst/SLICE_373
ROUTE         4   e 0.908 */SLICE_373.F0 to */SLICE_227.B0 UART_Inst/N_88_i
CTOF_DEL    ---     0.238 */SLICE_227.B0 to */SLICE_227.F0 UART_Inst/SLICE_227
ROUTE         1   e 0.001 */SLICE_227.F0 to *SLICE_227.DI0 UART_Inst/N_30_i (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_224 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_373.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Inst/SLICE_373
ROUTE         4   e 0.908 */SLICE_373.F0 to */SLICE_224.B0 UART_Inst/N_88_i
CTOF_DEL    ---     0.238 */SLICE_224.B0 to */SLICE_224.F0 UART_Inst/SLICE_224
ROUTE         1   e 0.001 */SLICE_224.F0 to *SLICE_224.DI0 UART_Inst/ClkCount_s_0[0] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_226 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_373.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Inst/SLICE_373
ROUTE         4   e 0.908 */SLICE_373.F0 to */SLICE_226.B1 UART_Inst/N_88_i
CTOF_DEL    ---     0.238 */SLICE_226.B1 to */SLICE_226.F1 UART_Inst/SLICE_226
ROUTE         1   e 0.001 */SLICE_226.F1 to *SLICE_226.DI1 UART_Inst/N_28_i (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to UART_Inst/SLICE_225 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_373.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Inst/SLICE_373
ROUTE         4   e 0.908 */SLICE_373.F0 to */SLICE_225.B0 UART_Inst/N_88_i
CTOF_DEL    ---     0.238 */SLICE_225.B0 to */SLICE_225.F0 UART_Inst/SLICE_225
ROUTE         1   e 0.001 */SLICE_225.F0 to *SLICE_225.DI0 UART_Inst/N_36_i (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to SLICE_244 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_373.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_373.C1 to */SLICE_373.F1 UART_Inst/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F1 to   SLICE_244.CE UART_Inst/N_69 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_237 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_391.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 UART_Inst/SLICE_391
ROUTE         4   e 0.908 */SLICE_391.F1 to */SLICE_237.CE UART_Inst/N_62 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_408 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_393.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_393.C1 to */SLICE_393.F1 UART_Inst/SLICE_393
ROUTE         1   e 0.908 */SLICE_393.F1 to */SLICE_408.CE UART_Inst/opTxBusy_1_sqmuxa_i_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_235 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_391.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 UART_Inst/SLICE_391
ROUTE         4   e 0.908 */SLICE_391.F1 to */SLICE_235.CE UART_Inst/N_62 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_232 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_291.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.B0 to */SLICE_291.F0 UART_Inst/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F0 to */SLICE_232.CE UART_Inst/N_64 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_230 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_291.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.B0 to */SLICE_291.F0 UART_Inst/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F0 to */SLICE_230.CE UART_Inst/N_64 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_238 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_391.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 UART_Inst/SLICE_391
ROUTE         4   e 0.908 */SLICE_391.F1 to */SLICE_238.CE UART_Inst/N_62 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_233 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_291.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.B0 to */SLICE_291.F0 UART_Inst/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F0 to */SLICE_233.CE UART_Inst/N_64 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_231 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_291.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.B0 to */SLICE_291.F0 UART_Inst/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F0 to */SLICE_231.CE UART_Inst/N_64 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_236 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_391.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_391.C1 to */SLICE_391.F1 UART_Inst/SLICE_391
ROUTE         4   e 0.908 */SLICE_391.F1 to */SLICE_236.CE UART_Inst/N_62 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.211ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_288.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_288.B0 to */SLICE_288.F0 UART_Inst/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to *_Tx_MGIOL.LSR N_22_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_406.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_406.C0 to */SLICE_406.F0 UART_Inst/SLICE_406
ROUTE         1   e 0.908 */SLICE_406.F0 to *x_MGIOL.ONEG0 UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_396.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_396.B1 to */SLICE_396.F1 UART_Inst/SLICE_396
ROUTE         1   e 0.908 */SLICE_396.F1 to *T_Tx_MGIOL.CE UART_Inst.opTx_3_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_32 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_32.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_33 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_33.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_34 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_34.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_35 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_35.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_36 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_36.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_37 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_37.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_38 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_38.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_39 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_39.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_40 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_40.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_41 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_41.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_42 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_42.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_43 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_43.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_44 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_44.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_45 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_45.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_46 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_46.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_52 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_52.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to UART_Inst/SLICE_408 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to *SLICE_408.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to SLICE_244 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to   SLICE_244.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_244.A0 to   SLICE_244.F0 SLICE_244
ROUTE         1   e 0.001   SLICE_244.F0 to  SLICE_244.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_237 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_237.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.D1 to */SLICE_237.F1 UART_Inst/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F1 to *SLICE_237.DI1 UART_Inst/N_44_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_230 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_230.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.C1 to */SLICE_230.F1 UART_Inst/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_236 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_236.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_236.D1 to */SLICE_236.F1 UART_Inst/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F1 to *SLICE_236.DI1 UART_Inst/N_48_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_231 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_231.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_231.C0 to */SLICE_231.F0 UART_Inst/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F0 to *SLICE_231.DI0 UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_236 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_236.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_236.D0 to */SLICE_236.F0 UART_Inst/SLICE_236
ROUTE         1   e 0.001 */SLICE_236.F0 to *SLICE_236.DI0 UART_Inst/N_50_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_233 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_233.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.C0 to */SLICE_233.F0 UART_Inst/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F0 to *SLICE_233.DI0 UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_233 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_233.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_233.C1 to */SLICE_233.F1 UART_Inst/SLICE_233
ROUTE         1   e 0.001 */SLICE_233.F1 to *SLICE_233.DI1 UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_230 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_230.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.C0 to */SLICE_230.F0 UART_Inst/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_235 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_235.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_235.D1 to */SLICE_235.F1 UART_Inst/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F1 to *SLICE_235.DI1 UART_Inst/N_52_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_232 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_232.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.C0 to */SLICE_232.F0 UART_Inst/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F0 to *SLICE_232.DI0 UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_238 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_238.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_238.D0 to */SLICE_238.F0 UART_Inst/SLICE_238
ROUTE         1   e 0.001 */SLICE_238.F0 to *SLICE_238.DI0 UART_Inst/N_42_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_224 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_224.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_224.A1 to */SLICE_224.F1 UART_Inst/SLICE_224
ROUTE         1   e 0.001 */SLICE_224.F1 to *SLICE_224.DI1 UART_Inst/ClkCount_RNO[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_239 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_239.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_239.D0 to */SLICE_239.F0 UART_Inst/SLICE_239
ROUTE         1   e 0.001 */SLICE_239.F0 to *SLICE_239.DI0 UART_Inst/N_81s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_226 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_226.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_226.A0 to */SLICE_226.F0 UART_Inst/SLICE_226
ROUTE         1   e 0.001 */SLICE_226.F0 to *SLICE_226.DI0 UART_Inst/ClkCount_RNO[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_238 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_238.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_238.C1 to */SLICE_238.F1 UART_Inst/SLICE_238
ROUTE         1   e 0.001 */SLICE_238.F1 to *SLICE_238.DI1 UART_Inst/N_94 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_225 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_225.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_225.A1 to */SLICE_225.F1 UART_Inst/SLICE_225
ROUTE         1   e 0.001 */SLICE_225.F1 to *SLICE_225.DI1 UART_Inst/ClkCount_RNO[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_231 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_231.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_231.C1 to */SLICE_231.F1 UART_Inst/SLICE_231
ROUTE         1   e 0.001 */SLICE_231.F1 to *SLICE_231.DI1 UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_227 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_227.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_227.A1 to */SLICE_227.F1 UART_Inst/SLICE_227
ROUTE         1   e 0.001 */SLICE_227.F1 to *SLICE_227.DI1 UART_Inst/ClkCount_RNO[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_232 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_232.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.C1 to */SLICE_232.F1 UART_Inst/SLICE_232
ROUTE         1   e 0.001 */SLICE_232.F1 to *SLICE_232.DI1 UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_228 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_228.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.A1 to */SLICE_228.F1 UART_Inst/SLICE_228
ROUTE         1   e 0.001 */SLICE_228.F1 to *SLICE_228.DI1 UART_Inst/ClkCount_RNO[9] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_234 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_234.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_234.D0 to */SLICE_234.F0 UART_Inst/SLICE_234
ROUTE         1   e 0.001 */SLICE_234.F0 to *SLICE_234.DI0 UART_Inst/N_55s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_228 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_228.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.A0 to */SLICE_228.F0 UART_Inst/SLICE_228
ROUTE         1   e 0.001 */SLICE_228.F0 to *SLICE_228.DI0 UART_Inst/ClkCount_RNO[8] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_235 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_235.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_235.D0 to */SLICE_235.F0 UART_Inst/SLICE_235
ROUTE         1   e 0.001 */SLICE_235.F0 to *SLICE_235.DI0 UART_Inst/N_54_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_237 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to */SLICE_237.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_237.D0 to */SLICE_237.F0 UART_Inst/SLICE_237
ROUTE         1   e 0.001 */SLICE_237.F0 to *SLICE_237.DI0 UART_Inst/N_46_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipReset to ipUART_Rx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        58   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            9 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_32 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_32.CLK to    SLICE_32.Q0 SLICE_32 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_32.Q0 to       38.PADDO opLED_c[6]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_32 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_32.CLK to    SLICE_32.Q1 SLICE_32 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_32.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_33 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_33.CLK to    SLICE_33.Q0 SLICE_33 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_33.Q0 to       40.PADDO opLED_c[4]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_33 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_33.CLK to    SLICE_33.Q1 SLICE_33 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_33.Q1 to       39.PADDO opLED_c[5]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_34 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_34.CLK to    SLICE_34.Q0 SLICE_34 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_34.Q0 to       44.PADDO opLED_c[2]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_34 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_34.CLK to    SLICE_34.Q1 SLICE_34 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_34.Q1 to       43.PADDO opLED_c[3]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_35 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_35.CLK to    SLICE_35.Q0 SLICE_35 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_35.Q0 to       46.PADDO opLED_c[0]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    2.388ns delay SLICE_35 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363   SLICE_35.CLK to    SLICE_35.Q1 SLICE_35 (from ipClk_c)
ROUTE         2   e 0.908    SLICE_35.Q1 to       45.PADDO opLED_c[1]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    2.388   (62.0% logic, 38.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  138.370 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 207 clocks:

Clock Domain: mg5ahub/rom_rd_addr_s_7   Source: mg5ahub/SLICE_48.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_6   Source: mg5ahub/SLICE_49.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_5   Source: mg5ahub/SLICE_49.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_4   Source: mg5ahub/SLICE_50.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_3   Source: mg5ahub/SLICE_50.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_2   Source: mg5ahub/SLICE_51.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_1   Source: mg5ahub/SLICE_51.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_0   Source: mg5ahub/SLICE_47.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/jce1   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/id_enable_0_sqmuxa   Source: mg5ahub/SLICE_456.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_9   Source: mg5ahub/SLICE_258.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_8   Source: mg5ahub/SLICE_257.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_7   Source: mg5ahub/SLICE_257.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_6   Source: mg5ahub/SLICE_256.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_5   Source: mg5ahub/SLICE_256.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_4   Source: mg5ahub/SLICE_255.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_3   Source: mg5ahub/SLICE_255.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_20   Source: mg5ahub/SLICE_263.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_2   Source: mg5ahub/SLICE_254.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_19   Source: mg5ahub/SLICE_263.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_18   Source: mg5ahub/SLICE_262.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_17   Source: mg5ahub/SLICE_262.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_16   Source: mg5ahub/SLICE_261.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_15   Source: mg5ahub/SLICE_261.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_14   Source: mg5ahub/SLICE_260.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_13   Source: mg5ahub/SLICE_260.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_12   Source: mg5ahub/SLICE_259.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_11   Source: mg5ahub/SLICE_259.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_10   Source: mg5ahub/SLICE_258.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/bit_count_3_iv_0_m4_0   Source: mg5ahub/SLICE_251.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_49_i   Source: mg5ahub/SLICE_251.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_48_i   Source: mg5ahub/SLICE_252.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_47_i   Source: mg5ahub/SLICE_253.OFX0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_46_i   Source: mg5ahub/SLICE_252.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_45_i   Source: mg5ahub/SLICE_457.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jupdate   Source: mg5ahub/genblk0_genblk5_jtage_u.JUPDATE   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtdi   Source: mg5ahub/genblk0_genblk5_jtage_u.JTDI   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jshift   Source: mg5ahub/genblk0_genblk5_jtage_u.JSHIFT   Loads: 45
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jrstn   Source: mg5ahub/genblk0_genblk5_jtage_u.JRSTN   Loads: 123
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jce2   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE2   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_ip_enable0   Source: SLICE_460.Q0   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 136
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB7   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB6   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB5   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB4   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB3   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB2   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_454.F0   Loads: 75
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[33]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[32]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[23]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[22]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d5   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_80.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d4   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d2   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_434.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_69.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d2   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330.F1   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75.Q1   Loads: 22
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.F0   Loads: 46
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56.Q1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56.Q0   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55.Q1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q1   Loads: 20
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q0   Loads: 32
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q1   Loads: 44
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59.Q1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59.Q0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58.Q1   Loads: 17
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58.Q0   Loads: 15
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q0   Loads: 49
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to p12e1ac7f_0_0_0.CLKA ipClk_c
  e 0.001ns         SLICE_244.F0 to        SLICE_244.DI0 ipReset_c_i
  e 0.908ns          SLICE_32.Q1 to       opLED[7].PADDO opLED_c[7]
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to         SLICE_32.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_33.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_34.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_35.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_36.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_37.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_38.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_39.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_40.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_41.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_42.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_43.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_44.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_45.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_46.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_52.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_224.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_224.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_225.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_225.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_226.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_226.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_227.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_227.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_228.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_228.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_230.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_230.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_231.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_231.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_232.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_232.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_233.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_233.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_234.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_235.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_235.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_236.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_236.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_237.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_237.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_238.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_238.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_239.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_244.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_288.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_290.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_291.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_292.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_293.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_373.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_373.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_391.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_393.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_396.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_406.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_408.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns _u/tu_0/SLICE_206.Q0 to /trig_u/SLICE_303.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
  e 0.908ns _u/tu_0/SLICE_206.Q1 to _u/tu_0/SLICE_412.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[1]
  e 0.232ns _u/tu_0/SLICE_413.Q0 to _u/tu_0/SLICE_413.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[2]
  e 0.232ns /trig_u/SLICE_303.Q0 to /trig_u/SLICE_303.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
  e 0.232ns /trig_u/SLICE_303.F0 to /trig_u/SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
  e 0.908ns _u/tu_0/SLICE_412.F0 to /trig_u/SLICE_300.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
  e 0.908ns _u/tu_0/SLICE_413.F0 to /trig_u/SLICE_301.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
  e 0.908ns 93[1]/SLICE_271.OFX0 to _inst_0/SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
  e 0.908ns _u/te_0/SLICE_176.Q0 to 8S93[1]/SLICE_271.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.908ns _u/te_0/SLICE_176.Q0 to 8S93[1]/SLICE_271.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.908ns _u/te_0/SLICE_179.Q0 to 8S93[1]/SLICE_271.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
  e 0.908ns _u/te_0/SLICE_177.Q0 to 8S93[1]/SLICE_271.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
  e 0.908ns _u/te_0/SLICE_306.F1 to _u/te_0/SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0
  e 0.001ns _u/te_0/SLICE_180.F0 to u/te_0/SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]
  e 0.908ns _u/te_0/SLICE_188.Q0 to _u/te_0/SLICE_180.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]
  e 0.001ns _u/te_0/SLICE_180.F1 to u/te_0/SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]
  e 0.908ns _u/te_0/SLICE_188.Q1 to _u/te_0/SLICE_180.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]
  e 0.001ns _u/te_0/SLICE_181.F0 to u/te_0/SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]
  e 0.908ns _u/te_0/SLICE_189.Q0 to _u/te_0/SLICE_181.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[2]
  e 0.001ns _u/te_0/SLICE_181.F1 to u/te_0/SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]
  e 0.908ns _u/te_0/SLICE_189.Q1 to _u/te_0/SLICE_181.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[3]
  e 0.908ns _u/te_0/SLICE_190.Q0 to _u/te_0/SLICE_182.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]
  e 0.001ns _u/te_0/SLICE_182.F0 to u/te_0/SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]
  e 0.908ns _u/te_0/SLICE_190.Q1 to _u/te_0/SLICE_182.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]
  e 0.001ns _u/te_0/SLICE_182.F1 to u/te_0/SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]
  e 0.908ns _u/te_0/SLICE_191.Q0 to _u/te_0/SLICE_183.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]
  e 0.001ns _u/te_0/SLICE_183.F0 to u/te_0/SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]
  e 0.001ns _u/te_0/SLICE_183.F1 to u/te_0/SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]
  e 0.908ns _u/te_0/SLICE_191.Q1 to _u/te_0/SLICE_183.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]
  e 0.908ns _u/te_0/SLICE_192.Q0 to _u/te_0/SLICE_184.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]
  e 0.001ns _u/te_0/SLICE_184.F0 to u/te_0/SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]
  e 0.001ns _u/te_0/SLICE_184.F1 to u/te_0/SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]
  e 0.908ns _u/te_0/SLICE_192.Q1 to _u/te_0/SLICE_184.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]
  e 0.001ns _u/te_0/SLICE_185.F0 to u/te_0/SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]
  e 0.908ns _u/te_0/SLICE_193.Q0 to _u/te_0/SLICE_185.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]
  e 0.908ns _u/te_0/SLICE_193.Q1 to _u/te_0/SLICE_185.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]
  e 0.001ns _u/te_0/SLICE_185.F1 to u/te_0/SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]
  e 0.001ns _u/te_0/SLICE_186.F0 to u/te_0/SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]
  e 0.908ns _u/te_0/SLICE_194.Q0 to _u/te_0/SLICE_186.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]
  e 0.908ns _u/te_0/SLICE_194.Q1 to _u/te_0/SLICE_186.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]
  e 0.001ns _u/te_0/SLICE_186.F1 to u/te_0/SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]
  e 0.001ns _u/te_0/SLICE_187.F0 to u/te_0/SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]
  e 0.908ns _u/te_0/SLICE_195.Q0 to _u/te_0/SLICE_187.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]
  e 0.908ns _u/te_0/SLICE_195.Q1 to _u/te_0/SLICE_187.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]
  e 0.001ns _u/te_0/SLICE_187.F1 to u/te_0/SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]
  e 0.232ns _u/te_0/SLICE_306.F0 to _u/te_0/SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
  e 0.908ns _u/te_0/SLICE_307.F1 to _u/te_0/SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
  e 0.908ns /tcnt_0/SLICE_308.Q0 to /tcnt_0/SLICE_309.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
  e 0.908ns /tcnt_0/SLICE_170.Q0 to /tcnt_0/SLICE_309.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
  e 0.908ns /tcnt_0/SLICE_170.Q1 to /tcnt_0/SLICE_422.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[1]
  e 0.232ns /tcnt_0/SLICE_421.Q0 to /tcnt_0/SLICE_421.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[2]
  e 0.232ns /tcnt_0/SLICE_309.Q0 to /tcnt_0/SLICE_309.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
  e 0.908ns _inst_0/SLICE_348.Q0 to g_int_u/SLICE_120.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.232ns _inst_0/SLICE_348.Q0 to _inst_0/SLICE_348.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.908ns _inst_0/SLICE_348.Q0 to /tcnt_0/SLICE_421.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.908ns /tcnt_0/SLICE_168.Q0 to _inst_0/SLICE_387.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[3]
  e 0.232ns /tcnt_0/SLICE_309.F1 to /tcnt_0/SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
  e 0.908ns /tcnt_0/SLICE_309.F0 to /trig_u/SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
  e 0.908ns /tcnt_0/SLICE_421.F0 to /trig_u/SLICE_301.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
  e 0.908ns /tcnt_0/SLICE_422.F0 to /trig_u/SLICE_300.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
  e 0.908ns /trig_u/SLICE_303.F1 to _inst_0/SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
  e 0.232ns _inst_0/SLICE_310.F0 to _inst_0/SLICE_310.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns _inst_0/SLICE_310.F0 to g_int_u/SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns _inst_0/SLICE_310.F0 to g_int_u/SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns _inst_0/SLICE_310.F0 to g_int_u/SLICE_349.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns /trig_u/SLICE_301.F1 to g_int_u/SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
  e 0.908ns /trig_u/SLICE_300.F1 to g_int_u/SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
  e 0.908ns _inst_0/SLICE_387.F1 to g_int_u/SLICE_316.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
  e 0.908ns RNO_2/SLICE_272.OFX0 to ag_int_u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
  e 0.908ns g_int_u/SLICE_345.F1 to c_RNO_2/SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
  e 0.908ns _inst_0/SLICE_394.F0 to c_RNO_2/SLICE_272.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_7_0
  e 0.001ns ag_int_u/SLICE_99.F0 to g_int_u/SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]
  e 0.001ns g_int_u/SLICE_211.F0 to _int_u/SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i
  e 0.001ns g_int_u/SLICE_211.F1 to _int_u/SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i
  e 0.001ns g_int_u/SLICE_212.F0 to _int_u/SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i
  e 0.001ns g_int_u/SLICE_212.F1 to _int_u/SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i
  e 0.001ns g_int_u/SLICE_213.F0 to _int_u/SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i
  e 0.001ns g_int_u/SLICE_213.F1 to _int_u/SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i
  e 0.001ns g_int_u/SLICE_214.F0 to _int_u/SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i
  e 0.001ns g_int_u/SLICE_214.F1 to _int_u/SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i
  e 0.001ns g_int_u/SLICE_215.F0 to _int_u/SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i
  e 0.001ns g_int_u/SLICE_215.F1 to _int_u/SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i
  e 0.001ns g_int_u/SLICE_216.F0 to _int_u/SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i
  e 0.001ns g_int_u/SLICE_216.F1 to _int_u/SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i
  e 0.001ns g_int_u/SLICE_217.F0 to _int_u/SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i
  e 0.001ns g_int_u/SLICE_217.F1 to _int_u/SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i
  e 0.001ns g_int_u/SLICE_218.F0 to _int_u/SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i
  e 0.001ns g_int_u/SLICE_120.F0 to _int_u/SLICE_120.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3
  e 0.001ns ag_int_u/SLICE_83.F0 to g_int_u/SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5
  e 0.908ns ag_int_u/SLICE_82.Q0 to ag_int_u/SLICE_72.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
  e 0.908ns ag_int_u/SLICE_82.Q1 to ag_int_u/SLICE_72.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
  e 0.232ns ag_int_u/SLICE_72.F1 to ag_int_u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i
  e 0.908ns g_int_u/SLICE_339.F0 to ag_int_u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
  e 0.908ns g_int_u/SLICE_312.F1 to g_int_u/SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
  e 0.908ns g_int_u/SLICE_342.F1 to g_int_u/SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
  e 0.908ns g_int_u/SLICE_314.F0 to g_int_u/SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
  e 0.908ns g_int_u/SLICE_315.F0 to g_int_u/SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
  e 0.908ns g_int_u/SLICE_316.F0 to g_int_u/SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
  e 0.908ns g_int_u/SLICE_318.F0 to g_int_u/SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
  e 0.908ns g_int_u/SLICE_319.F0 to g_int_u/SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
  e 0.908ns g_int_u/SLICE_320.F0 to g_int_u/SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
  e 0.908ns g_int_u/SLICE_321.F0 to g_int_u/SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
  e 0.908ns g_int_u/SLICE_322.F0 to g_int_u/SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
  e 0.908ns g_int_u/SLICE_323.F0 to g_int_u/SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
  e 0.908ns g_int_u/SLICE_324.F0 to g_int_u/SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
  e 0.908ns g_int_u/SLICE_325.F0 to g_int_u/SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
  e 0.908ns g_int_u/SLICE_326.F0 to g_int_u/SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
  e 0.908ns g_int_u/SLICE_327.F0 to g_int_u/SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
  e 0.908ns g_int_u/SLICE_328.F0 to g_int_u/SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
  e 0.908ns g_int_u/SLICE_329.F0 to g_int_u/SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
  e 0.232ns g_int_u/SLICE_314.F1 to g_int_u/SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
  e 0.232ns g_int_u/SLICE_315.F1 to g_int_u/SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
  e 0.232ns g_int_u/SLICE_316.F1 to g_int_u/SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
  e 0.232ns g_int_u/SLICE_318.F1 to g_int_u/SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
  e 0.232ns g_int_u/SLICE_319.F1 to g_int_u/SLICE_319.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
  e 0.232ns g_int_u/SLICE_320.F1 to g_int_u/SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
  e 0.232ns g_int_u/SLICE_321.F1 to g_int_u/SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
  e 0.232ns g_int_u/SLICE_322.F1 to g_int_u/SLICE_322.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
  e 0.232ns g_int_u/SLICE_323.F1 to g_int_u/SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
  e 0.232ns g_int_u/SLICE_324.F1 to g_int_u/SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
  e 0.232ns g_int_u/SLICE_325.F1 to g_int_u/SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
  e 0.232ns g_int_u/SLICE_326.F1 to g_int_u/SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
  e 0.232ns g_int_u/SLICE_327.F1 to g_int_u/SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
  e 0.232ns g_int_u/SLICE_328.F1 to g_int_u/SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
  e 0.232ns g_int_u/SLICE_329.F1 to g_int_u/SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
  e 0.908ns g_int_u/SLICE_430.F0 to g_int_u/SLICE_314.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
  e 0.908ns g_int_u/SLICE_431.F0 to g_int_u/SLICE_315.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
  e 0.908ns g_int_u/SLICE_432.F0 to g_int_u/SLICE_316.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
  e 0.908ns _0/tm_u/SLICE_123.Q0 to g_int_u/SLICE_318.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[4]
  e 0.908ns _0/tm_u/SLICE_124.Q0 to g_int_u/SLICE_320.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.908ns _0/tm_u/SLICE_124.Q0 to g_int_u/SLICE_323.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.908ns _0/tm_u/SLICE_124.Q0 to g_int_u/SLICE_328.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.908ns _0/tm_u/SLICE_124.Q1 to g_int_u/SLICE_321.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[7]
  e 0.908ns _0/tm_u/SLICE_125.Q0 to g_int_u/SLICE_324.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.908ns _0/tm_u/SLICE_125.Q0 to g_int_u/SLICE_327.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.908ns _0/tm_u/SLICE_125.Q0 to g_int_u/SLICE_329.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.908ns _0/tm_u/SLICE_125.Q1 to g_int_u/SLICE_325.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.908ns _0/tm_u/SLICE_125.Q1 to g_int_u/SLICE_326.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.908ns _0/tm_u/SLICE_121.Q1 to g_int_u/SLICE_430.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[1]
  e 0.908ns _0/tm_u/SLICE_122.Q0 to g_int_u/SLICE_431.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[2]
  e 0.908ns _0/tm_u/SLICE_122.Q1 to g_int_u/SLICE_432.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[3]
  e 0.908ns _0/tm_u/SLICE_123.Q1 to g_int_u/SLICE_319.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.908ns _0/tm_u/SLICE_123.Q1 to g_int_u/SLICE_322.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.908ns _0/tm_u/SLICE_121.Q0 to g_int_u/SLICE_342.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.908ns _0/tm_u/SLICE_121.Q0 to g_int_u/SLICE_343.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.908ns _0/tm_u/SLICE_121.Q0 to g_int_u/SLICE_344.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.908ns _0/tm_u/SLICE_121.Q0 to _inst_0/SLICE_394.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.232ns g_int_u/SLICE_342.F0 to g_int_u/SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
  e 0.908ns g_int_u/SLICE_344.F1 to g_int_u/SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
  e 0.908ns g_int_u/SLICE_346.F0 to g_int_u/SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
  e 0.908ns g_int_u/SLICE_347.F0 to _inst_0/SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
  e 0.232ns _inst_0/SLICE_348.F1 to _inst_0/SLICE_348.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
  e 0.908ns g_int_u/SLICE_349.F0 to _inst_0/SLICE_348.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
  e 0.908ns _inst_0/SLICE_348.F0 to g_int_u/SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
  e 0.232ns ag_int_u/SLICE_83.F1 to ag_int_u/SLICE_83.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
  e 0.908ns g_int_u/SLICE_284.F1 to ag_int_u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
  e 0.908ns _inst_0/SLICE_310.F1 to ag_int_u/SLICE_83.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_4
  e 0.908ns g_int_u/SLICE_384.F1 to _inst_0/SLICE_310.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_13
  e 0.908ns g_int_u/SLICE_343.F1 to g_int_u/SLICE_384.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_N_3L3_1
  e 0.908ns          SLICE_35.Q0 to       opLED[0].PADDO opLED_c[0]
  e 0.908ns          SLICE_35.Q1 to       opLED[1].PADDO opLED_c[1]
  e 0.908ns          SLICE_34.Q0 to       opLED[2].PADDO opLED_c[2]
  e 0.908ns          SLICE_34.Q1 to       opLED[3].PADDO opLED_c[3]
  e 0.908ns          SLICE_33.Q0 to       opLED[4].PADDO opLED_c[4]
  e 0.908ns          SLICE_33.Q1 to       opLED[5].PADDO opLED_c[5]
  e 0.908ns          SLICE_32.Q0 to       opLED[6].PADDO opLED_c[6]

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2399 paths, 1 nets, and 2922 connections (92.73% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun May 01 17:38:16 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2399 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2399 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_reclk[0]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_reclk[1]  (to ipClk_c +)

   Delay:               0.223ns  (53.8% logic, 46.2% route), 1 logic levels.

 Constraint Details:

      0.223ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 meets
     -0.014ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.014ns) by 0.237ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 */SLICE_70.CLK to *u/SLICE_70.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from ipClk_c)
ROUTE         1   e 0.103 *u/SLICE_70.Q0 to *u/SLICE_70.M1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_reclk[0] (to ipClk_c)
                  --------
                    0.223   (53.8% logic, 46.2% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 207 clocks:

Clock Domain: mg5ahub/rom_rd_addr_s_7   Source: mg5ahub/SLICE_48.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_6   Source: mg5ahub/SLICE_49.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_5   Source: mg5ahub/SLICE_49.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_4   Source: mg5ahub/SLICE_50.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_3   Source: mg5ahub/SLICE_50.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_2   Source: mg5ahub/SLICE_51.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_1   Source: mg5ahub/SLICE_51.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_0   Source: mg5ahub/SLICE_47.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/jce1   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/id_enable_0_sqmuxa   Source: mg5ahub/SLICE_456.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_9   Source: mg5ahub/SLICE_258.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_8   Source: mg5ahub/SLICE_257.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_7   Source: mg5ahub/SLICE_257.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_6   Source: mg5ahub/SLICE_256.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_5   Source: mg5ahub/SLICE_256.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_4   Source: mg5ahub/SLICE_255.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_3   Source: mg5ahub/SLICE_255.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_20   Source: mg5ahub/SLICE_263.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_2   Source: mg5ahub/SLICE_254.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_19   Source: mg5ahub/SLICE_263.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_18   Source: mg5ahub/SLICE_262.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_17   Source: mg5ahub/SLICE_262.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_16   Source: mg5ahub/SLICE_261.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_15   Source: mg5ahub/SLICE_261.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_14   Source: mg5ahub/SLICE_260.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_13   Source: mg5ahub/SLICE_260.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_12   Source: mg5ahub/SLICE_259.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_11   Source: mg5ahub/SLICE_259.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_10   Source: mg5ahub/SLICE_258.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/bit_count_3_iv_0_m4_0   Source: mg5ahub/SLICE_251.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_49_i   Source: mg5ahub/SLICE_251.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_48_i   Source: mg5ahub/SLICE_252.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_47_i   Source: mg5ahub/SLICE_253.OFX0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_46_i   Source: mg5ahub/SLICE_252.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_45_i   Source: mg5ahub/SLICE_457.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jupdate   Source: mg5ahub/genblk0_genblk5_jtage_u.JUPDATE   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtdi   Source: mg5ahub/genblk0_genblk5_jtage_u.JTDI   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jshift   Source: mg5ahub/genblk0_genblk5_jtage_u.JSHIFT   Loads: 45
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jrstn   Source: mg5ahub/genblk0_genblk5_jtage_u.JRSTN   Loads: 123
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jce2   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE2   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_ip_enable0   Source: SLICE_460.Q0   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 136
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_200.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_306.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_304.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_210.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_388.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_198.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB7   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB6   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB5   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB4   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB3   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB2   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_445.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_151.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_147.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_454.F0   Loads: 75
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/parity_err   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_119.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_118.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_117.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_116.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_395.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_102.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_423.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[33]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[32]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[23]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[22]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_433.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_120.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_83.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d5   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_80.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d4   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d2   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_72.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_434.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_69.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d3   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d2   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_330.F1   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_19.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_216.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_217.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_218.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_215.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/jshift_d1   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75.Q1   Loads: 22
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/capture_dr   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.F0   Loads: 46
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr_15   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_356.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[9]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56.Q1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[8]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_56.Q0   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[5]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55.Q1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[4]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_55.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[3]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q1   Loads: 20
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[2]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q0   Loads: 32
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[1]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q1   Loads: 44
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[15]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59.Q1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[14]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_59.Q0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[13]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58.Q1   Loads: 17
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[12]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_58.Q0   Loads: 15
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[11]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[10]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_57.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: Counter_reveal_coretop_instance/counter_la0_inst_0/addr[0]   Source: Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q0   Loads: 49
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to p12e1ac7f_0_0_0.CLKA ipClk_c
  e 0.001ns         SLICE_244.F0 to        SLICE_244.DI0 ipReset_c_i
  e 0.450ns          SLICE_32.Q1 to       opLED[7].PADDO opLED_c[7]
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to         SLICE_32.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_33.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_34.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_35.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_36.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_37.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_38.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_39.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_40.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_41.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_42.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_43.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_44.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_45.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_46.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_52.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_224.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_224.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_225.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_225.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_226.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_226.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_227.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_227.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_228.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_228.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_230.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_230.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_231.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_231.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_232.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_232.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_233.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_233.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_234.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_235.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_235.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_236.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_236.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_237.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_237.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_238.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_238.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_239.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_244.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_288.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_290.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_291.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_292.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_293.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_373.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_373.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_391.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_393.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_396.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_406.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_408.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns _u/tu_0/SLICE_206.Q0 to /trig_u/SLICE_303.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
  e 0.450ns _u/tu_0/SLICE_206.Q1 to _u/tu_0/SLICE_412.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[1]
  e 0.103ns _u/tu_0/SLICE_413.Q0 to _u/tu_0/SLICE_413.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[2]
  e 0.103ns /trig_u/SLICE_303.Q0 to /trig_u/SLICE_303.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
  e 0.103ns /trig_u/SLICE_303.F0 to /trig_u/SLICE_303.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
  e 0.450ns _u/tu_0/SLICE_412.F0 to /trig_u/SLICE_300.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
  e 0.450ns _u/tu_0/SLICE_413.F0 to /trig_u/SLICE_301.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
  e 0.450ns 93[1]/SLICE_271.OFX0 to _inst_0/SLICE_310.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
  e 0.450ns _u/te_0/SLICE_176.Q0 to 8S93[1]/SLICE_271.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.450ns _u/te_0/SLICE_176.Q0 to 8S93[1]/SLICE_271.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.450ns _u/te_0/SLICE_179.Q0 to 8S93[1]/SLICE_271.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
  e 0.450ns _u/te_0/SLICE_177.Q0 to 8S93[1]/SLICE_271.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
  e 0.450ns _u/te_0/SLICE_306.F1 to _u/te_0/SLICE_200.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0
  e 0.001ns _u/te_0/SLICE_180.F0 to u/te_0/SLICE_180.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]
  e 0.450ns _u/te_0/SLICE_188.Q0 to _u/te_0/SLICE_180.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]
  e 0.001ns _u/te_0/SLICE_180.F1 to u/te_0/SLICE_180.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]
  e 0.450ns _u/te_0/SLICE_188.Q1 to _u/te_0/SLICE_180.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]
  e 0.001ns _u/te_0/SLICE_181.F0 to u/te_0/SLICE_181.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]
  e 0.450ns _u/te_0/SLICE_189.Q0 to _u/te_0/SLICE_181.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[2]
  e 0.001ns _u/te_0/SLICE_181.F1 to u/te_0/SLICE_181.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]
  e 0.450ns _u/te_0/SLICE_189.Q1 to _u/te_0/SLICE_181.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[3]
  e 0.450ns _u/te_0/SLICE_190.Q0 to _u/te_0/SLICE_182.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]
  e 0.001ns _u/te_0/SLICE_182.F0 to u/te_0/SLICE_182.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]
  e 0.450ns _u/te_0/SLICE_190.Q1 to _u/te_0/SLICE_182.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]
  e 0.001ns _u/te_0/SLICE_182.F1 to u/te_0/SLICE_182.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]
  e 0.450ns _u/te_0/SLICE_191.Q0 to _u/te_0/SLICE_183.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]
  e 0.001ns _u/te_0/SLICE_183.F0 to u/te_0/SLICE_183.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]
  e 0.001ns _u/te_0/SLICE_183.F1 to u/te_0/SLICE_183.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]
  e 0.450ns _u/te_0/SLICE_191.Q1 to _u/te_0/SLICE_183.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]
  e 0.450ns _u/te_0/SLICE_192.Q0 to _u/te_0/SLICE_184.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]
  e 0.001ns _u/te_0/SLICE_184.F0 to u/te_0/SLICE_184.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]
  e 0.001ns _u/te_0/SLICE_184.F1 to u/te_0/SLICE_184.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]
  e 0.450ns _u/te_0/SLICE_192.Q1 to _u/te_0/SLICE_184.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]
  e 0.001ns _u/te_0/SLICE_185.F0 to u/te_0/SLICE_185.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]
  e 0.450ns _u/te_0/SLICE_193.Q0 to _u/te_0/SLICE_185.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]
  e 0.450ns _u/te_0/SLICE_193.Q1 to _u/te_0/SLICE_185.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]
  e 0.001ns _u/te_0/SLICE_185.F1 to u/te_0/SLICE_185.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]
  e 0.001ns _u/te_0/SLICE_186.F0 to u/te_0/SLICE_186.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]
  e 0.450ns _u/te_0/SLICE_194.Q0 to _u/te_0/SLICE_186.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]
  e 0.450ns _u/te_0/SLICE_194.Q1 to _u/te_0/SLICE_186.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]
  e 0.001ns _u/te_0/SLICE_186.F1 to u/te_0/SLICE_186.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]
  e 0.001ns _u/te_0/SLICE_187.F0 to u/te_0/SLICE_187.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]
  e 0.450ns _u/te_0/SLICE_195.Q0 to _u/te_0/SLICE_187.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]
  e 0.450ns _u/te_0/SLICE_195.Q1 to _u/te_0/SLICE_187.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]
  e 0.001ns _u/te_0/SLICE_187.F1 to u/te_0/SLICE_187.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]
  e 0.103ns _u/te_0/SLICE_306.F0 to _u/te_0/SLICE_306.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
  e 0.450ns _u/te_0/SLICE_307.F1 to _u/te_0/SLICE_306.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
  e 0.450ns /tcnt_0/SLICE_308.Q0 to /tcnt_0/SLICE_309.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
  e 0.450ns /tcnt_0/SLICE_170.Q0 to /tcnt_0/SLICE_309.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
  e 0.450ns /tcnt_0/SLICE_170.Q1 to /tcnt_0/SLICE_422.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[1]
  e 0.103ns /tcnt_0/SLICE_421.Q0 to /tcnt_0/SLICE_421.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[2]
  e 0.103ns /tcnt_0/SLICE_309.Q0 to /tcnt_0/SLICE_309.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
  e 0.450ns _inst_0/SLICE_348.Q0 to g_int_u/SLICE_120.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.103ns _inst_0/SLICE_348.Q0 to _inst_0/SLICE_348.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.450ns _inst_0/SLICE_348.Q0 to /tcnt_0/SLICE_421.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.450ns /tcnt_0/SLICE_168.Q0 to _inst_0/SLICE_387.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[3]
  e 0.103ns /tcnt_0/SLICE_309.F1 to /tcnt_0/SLICE_309.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
  e 0.450ns /tcnt_0/SLICE_309.F0 to /trig_u/SLICE_303.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
  e 0.450ns /tcnt_0/SLICE_421.F0 to /trig_u/SLICE_301.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
  e 0.450ns /tcnt_0/SLICE_422.F0 to /trig_u/SLICE_300.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
  e 0.450ns /trig_u/SLICE_303.F1 to _inst_0/SLICE_310.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
  e 0.103ns _inst_0/SLICE_310.F0 to _inst_0/SLICE_310.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns _inst_0/SLICE_310.F0 to g_int_u/SLICE_312.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns _inst_0/SLICE_310.F0 to g_int_u/SLICE_346.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns _inst_0/SLICE_310.F0 to g_int_u/SLICE_349.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns /trig_u/SLICE_301.F1 to g_int_u/SLICE_315.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
  e 0.450ns /trig_u/SLICE_300.F1 to g_int_u/SLICE_314.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
  e 0.450ns _inst_0/SLICE_387.F1 to g_int_u/SLICE_316.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
  e 0.450ns RNO_2/SLICE_272.OFX0 to ag_int_u/SLICE_83.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
  e 0.450ns g_int_u/SLICE_345.F1 to c_RNO_2/SLICE_272.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
  e 0.450ns _inst_0/SLICE_394.F0 to c_RNO_2/SLICE_272.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_7_0
  e 0.001ns ag_int_u/SLICE_99.F0 to g_int_u/SLICE_99.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]
  e 0.001ns g_int_u/SLICE_211.F0 to _int_u/SLICE_211.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i
  e 0.001ns g_int_u/SLICE_211.F1 to _int_u/SLICE_211.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i
  e 0.001ns g_int_u/SLICE_212.F0 to _int_u/SLICE_212.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i
  e 0.001ns g_int_u/SLICE_212.F1 to _int_u/SLICE_212.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i
  e 0.001ns g_int_u/SLICE_213.F0 to _int_u/SLICE_213.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i
  e 0.001ns g_int_u/SLICE_213.F1 to _int_u/SLICE_213.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i
  e 0.001ns g_int_u/SLICE_214.F0 to _int_u/SLICE_214.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i
  e 0.001ns g_int_u/SLICE_214.F1 to _int_u/SLICE_214.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i
  e 0.001ns g_int_u/SLICE_215.F0 to _int_u/SLICE_215.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i
  e 0.001ns g_int_u/SLICE_215.F1 to _int_u/SLICE_215.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i
  e 0.001ns g_int_u/SLICE_216.F0 to _int_u/SLICE_216.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i
  e 0.001ns g_int_u/SLICE_216.F1 to _int_u/SLICE_216.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i
  e 0.001ns g_int_u/SLICE_217.F0 to _int_u/SLICE_217.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i
  e 0.001ns g_int_u/SLICE_217.F1 to _int_u/SLICE_217.DI1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i
  e 0.001ns g_int_u/SLICE_218.F0 to _int_u/SLICE_218.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i
  e 0.001ns g_int_u/SLICE_120.F0 to _int_u/SLICE_120.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3
  e 0.001ns ag_int_u/SLICE_83.F0 to g_int_u/SLICE_83.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5
  e 0.450ns ag_int_u/SLICE_82.Q0 to ag_int_u/SLICE_72.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
  e 0.450ns ag_int_u/SLICE_82.Q1 to ag_int_u/SLICE_72.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
  e 0.103ns ag_int_u/SLICE_72.F1 to ag_int_u/SLICE_72.CE Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i
  e 0.450ns g_int_u/SLICE_339.F0 to ag_int_u/SLICE_99.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
  e 0.450ns g_int_u/SLICE_312.F1 to g_int_u/SLICE_339.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
  e 0.450ns g_int_u/SLICE_342.F1 to g_int_u/SLICE_339.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
  e 0.450ns g_int_u/SLICE_314.F0 to g_int_u/SLICE_211.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
  e 0.450ns g_int_u/SLICE_315.F0 to g_int_u/SLICE_211.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
  e 0.450ns g_int_u/SLICE_316.F0 to g_int_u/SLICE_212.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
  e 0.450ns g_int_u/SLICE_318.F0 to g_int_u/SLICE_212.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
  e 0.450ns g_int_u/SLICE_319.F0 to g_int_u/SLICE_213.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
  e 0.450ns g_int_u/SLICE_320.F0 to g_int_u/SLICE_213.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
  e 0.450ns g_int_u/SLICE_321.F0 to g_int_u/SLICE_214.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
  e 0.450ns g_int_u/SLICE_322.F0 to g_int_u/SLICE_214.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
  e 0.450ns g_int_u/SLICE_323.F0 to g_int_u/SLICE_215.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
  e 0.450ns g_int_u/SLICE_324.F0 to g_int_u/SLICE_215.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
  e 0.450ns g_int_u/SLICE_325.F0 to g_int_u/SLICE_216.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
  e 0.450ns g_int_u/SLICE_326.F0 to g_int_u/SLICE_216.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
  e 0.450ns g_int_u/SLICE_327.F0 to g_int_u/SLICE_217.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
  e 0.450ns g_int_u/SLICE_328.F0 to g_int_u/SLICE_217.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
  e 0.450ns g_int_u/SLICE_329.F0 to g_int_u/SLICE_218.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
  e 0.103ns g_int_u/SLICE_314.F1 to g_int_u/SLICE_314.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
  e 0.103ns g_int_u/SLICE_315.F1 to g_int_u/SLICE_315.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
  e 0.103ns g_int_u/SLICE_316.F1 to g_int_u/SLICE_316.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
  e 0.103ns g_int_u/SLICE_318.F1 to g_int_u/SLICE_318.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
  e 0.103ns g_int_u/SLICE_319.F1 to g_int_u/SLICE_319.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
  e 0.103ns g_int_u/SLICE_320.F1 to g_int_u/SLICE_320.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
  e 0.103ns g_int_u/SLICE_321.F1 to g_int_u/SLICE_321.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
  e 0.103ns g_int_u/SLICE_322.F1 to g_int_u/SLICE_322.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
  e 0.103ns g_int_u/SLICE_323.F1 to g_int_u/SLICE_323.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
  e 0.103ns g_int_u/SLICE_324.F1 to g_int_u/SLICE_324.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
  e 0.103ns g_int_u/SLICE_325.F1 to g_int_u/SLICE_325.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
  e 0.103ns g_int_u/SLICE_326.F1 to g_int_u/SLICE_326.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
  e 0.103ns g_int_u/SLICE_327.F1 to g_int_u/SLICE_327.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
  e 0.103ns g_int_u/SLICE_328.F1 to g_int_u/SLICE_328.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
  e 0.103ns g_int_u/SLICE_329.F1 to g_int_u/SLICE_329.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
  e 0.450ns g_int_u/SLICE_430.F0 to g_int_u/SLICE_314.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
  e 0.450ns g_int_u/SLICE_431.F0 to g_int_u/SLICE_315.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
  e 0.450ns g_int_u/SLICE_432.F0 to g_int_u/SLICE_316.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
  e 0.450ns _0/tm_u/SLICE_123.Q0 to g_int_u/SLICE_318.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[4]
  e 0.450ns _0/tm_u/SLICE_124.Q0 to g_int_u/SLICE_320.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.450ns _0/tm_u/SLICE_124.Q0 to g_int_u/SLICE_323.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.450ns _0/tm_u/SLICE_124.Q0 to g_int_u/SLICE_328.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.450ns _0/tm_u/SLICE_124.Q1 to g_int_u/SLICE_321.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[7]
  e 0.450ns _0/tm_u/SLICE_125.Q0 to g_int_u/SLICE_324.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.450ns _0/tm_u/SLICE_125.Q0 to g_int_u/SLICE_327.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.450ns _0/tm_u/SLICE_125.Q0 to g_int_u/SLICE_329.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.450ns _0/tm_u/SLICE_125.Q1 to g_int_u/SLICE_325.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.450ns _0/tm_u/SLICE_125.Q1 to g_int_u/SLICE_326.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.450ns _0/tm_u/SLICE_121.Q1 to g_int_u/SLICE_430.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[1]
  e 0.450ns _0/tm_u/SLICE_122.Q0 to g_int_u/SLICE_431.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[2]
  e 0.450ns _0/tm_u/SLICE_122.Q1 to g_int_u/SLICE_432.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[3]
  e 0.450ns _0/tm_u/SLICE_123.Q1 to g_int_u/SLICE_319.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.450ns _0/tm_u/SLICE_123.Q1 to g_int_u/SLICE_322.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.450ns _0/tm_u/SLICE_121.Q0 to g_int_u/SLICE_342.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.450ns _0/tm_u/SLICE_121.Q0 to g_int_u/SLICE_343.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.450ns _0/tm_u/SLICE_121.Q0 to g_int_u/SLICE_344.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.450ns _0/tm_u/SLICE_121.Q0 to _inst_0/SLICE_394.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.103ns g_int_u/SLICE_342.F0 to g_int_u/SLICE_342.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
  e 0.450ns g_int_u/SLICE_344.F1 to g_int_u/SLICE_347.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
  e 0.450ns g_int_u/SLICE_346.F0 to g_int_u/SLICE_345.A1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
  e 0.450ns g_int_u/SLICE_347.F0 to _inst_0/SLICE_348.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
  e 0.103ns _inst_0/SLICE_348.F1 to _inst_0/SLICE_348.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
  e 0.450ns g_int_u/SLICE_349.F0 to _inst_0/SLICE_348.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
  e 0.450ns _inst_0/SLICE_348.F0 to g_int_u/SLICE_284.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
  e 0.103ns ag_int_u/SLICE_83.F1 to ag_int_u/SLICE_83.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
  e 0.450ns g_int_u/SLICE_284.F1 to ag_int_u/SLICE_83.B0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
  e 0.450ns _inst_0/SLICE_310.F1 to ag_int_u/SLICE_83.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_4
  e 0.450ns g_int_u/SLICE_384.F1 to _inst_0/SLICE_310.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_13
  e 0.450ns g_int_u/SLICE_343.F1 to g_int_u/SLICE_384.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_N_3L3_1
  e 0.450ns          SLICE_35.Q0 to       opLED[0].PADDO opLED_c[0]
  e 0.450ns          SLICE_35.Q1 to       opLED[1].PADDO opLED_c[1]
  e 0.450ns          SLICE_34.Q0 to       opLED[2].PADDO opLED_c[2]
  e 0.450ns          SLICE_34.Q1 to       opLED[3].PADDO opLED_c[3]
  e 0.450ns          SLICE_33.Q0 to       opLED[4].PADDO opLED_c[4]
  e 0.450ns          SLICE_33.Q1 to       opLED[5].PADDO opLED_c[5]
  e 0.450ns          SLICE_32.Q0 to       opLED[6].PADDO opLED_c[6]

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2399 paths, 1 nets, and 2922 connections (92.73% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
