// Seed: 3562156258
module module_0 (
    input  tri   id_0,
    input  wor   id_1,
    output uwire id_2,
    output wor   id_3
);
  wire id_5;
  notif1 (id_2, id_0, id_1);
  module_2(
      id_0, id_0, id_0
  );
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input supply0 id_4
);
  assign id_0 = 1'd0;
  wire id_6;
  module_0(
      id_1, id_4, id_2, id_3
  );
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2
);
  assign id_4 = |id_4;
endmodule
