INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documts/Pelka/Digital-electronics/Labs/03-vivado/7_seg/7_seg.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documts/Pelka/Digital-electronics/Labs/03-vivado/7_seg/7_seg.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
