# DPLL-FPGA
The Digital Phase-locked Loop implemented on Spartan-6 FPGA.
