#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__DR EQU CYREG_GPIO_PRT0_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__0__HSIOM_MASK EQU 0x0000F000
LED__0__HSIOM_SHIFT EQU 12
LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__0__MASK EQU 0x08
LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__0__PC EQU CYREG_GPIO_PRT0_PC
LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__0__PORT EQU 0
LED__0__PS EQU CYREG_GPIO_PRT0_PS
LED__0__SHIFT EQU 3
LED__DR EQU CYREG_GPIO_PRT0_DR
LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT0_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__MASK EQU 0x08
LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__PC EQU CYREG_GPIO_PRT0_PC
LED__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__PORT EQU 0
LED__PS EQU CYREG_GPIO_PRT0_PS
LED__SHIFT EQU 3

/* SW2 */
SW2__0__DR EQU CYREG_GPIO_PRT2_DR
SW2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW2__0__HSIOM_MASK EQU 0xF0000000
SW2__0__HSIOM_SHIFT EQU 28
SW2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__0__MASK EQU 0x80
SW2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__0__PC EQU CYREG_GPIO_PRT2_PC
SW2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__0__PORT EQU 2
SW2__0__PS EQU CYREG_GPIO_PRT2_PS
SW2__0__SHIFT EQU 7
SW2__DR EQU CYREG_GPIO_PRT2_DR
SW2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__MASK EQU 0x80
SW2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__PC EQU CYREG_GPIO_PRT2_PC
SW2__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__PORT EQU 2
SW2__PS EQU CYREG_GPIO_PRT2_PS
SW2__SHIFT EQU 7
SW2__SNAP EQU CYREG_GPIO_PRT2_INTR

/* SW2_Interrupt */
SW2_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SW2_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SW2_Interrupt__INTC_MASK EQU 0x04
SW2_Interrupt__INTC_NUMBER EQU 2
SW2_Interrupt__INTC_PRIOR_MASK EQU 0xC00000
SW2_Interrupt__INTC_PRIOR_NUM EQU 3
SW2_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SW2_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SW2_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* WDT_Interrupt */
WDT_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_Interrupt__INTC_MASK EQU 0x100
WDT_Interrupt__INTC_NUMBER EQU 8
WDT_Interrupt__INTC_PRIOR_MASK EQU 0xC0
WDT_Interrupt__INTC_PRIOR_NUM EQU 3
WDT_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WDT_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CYBLE_bless_isr */
CYBLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CYBLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CYBLE_bless_isr__INTC_MASK EQU 0x1000
CYBLE_bless_isr__INTC_NUMBER EQU 12
CYBLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
CYBLE_bless_isr__INTC_PRIOR_NUM EQU 3
CYBLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CYBLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CYBLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CYBLE_cy_m0s8_ble */
CYBLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
CYBLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
CYBLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
CYBLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
CYBLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
CYBLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
CYBLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
CYBLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
CYBLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
CYBLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
CYBLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
CYBLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
CYBLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
CYBLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
CYBLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
CYBLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
CYBLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
CYBLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
CYBLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
CYBLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
CYBLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
CYBLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
CYBLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
CYBLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
CYBLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
CYBLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
CYBLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
CYBLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
CYBLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
CYBLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
CYBLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
CYBLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
CYBLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
CYBLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
CYBLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
CYBLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
CYBLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
CYBLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
CYBLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
CYBLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
CYBLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
CYBLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
CYBLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
CYBLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
CYBLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
CYBLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
CYBLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
CYBLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
CYBLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
CYBLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
CYBLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
CYBLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
CYBLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
CYBLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
CYBLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
CYBLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
CYBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
CYBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
CYBLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
CYBLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
CYBLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
CYBLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
CYBLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
CYBLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
CYBLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
CYBLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
CYBLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
CYBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
CYBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
CYBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
CYBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
CYBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
CYBLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
CYBLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
CYBLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
CYBLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
CYBLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
CYBLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
CYBLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
CYBLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
CYBLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
CYBLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
CYBLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
CYBLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
CYBLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
CYBLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
CYBLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
CYBLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
CYBLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
CYBLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
CYBLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
CYBLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
CYBLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
CYBLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
CYBLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
CYBLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
CYBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
CYBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
CYBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
CYBLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
CYBLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
CYBLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
CYBLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
CYBLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
CYBLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
CYBLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
CYBLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
CYBLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
CYBLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
CYBLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
CYBLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
CYBLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
CYBLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
CYBLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
CYBLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
CYBLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
CYBLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
CYBLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
CYBLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
CYBLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
CYBLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
CYBLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
CYBLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
CYBLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
CYBLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
CYBLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
CYBLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
CYBLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
CYBLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
CYBLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
CYBLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
CYBLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
CYBLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
CYBLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
CYBLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
CYBLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
CYBLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
CYBLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
CYBLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
CYBLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
CYBLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
CYBLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
CYBLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
CYBLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
CYBLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
CYBLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
CYBLE_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
CYBLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
CYBLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
CYBLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
CYBLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
CYBLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
CYBLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
CYBLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
CYBLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
CYBLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
CYBLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
CYBLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
CYBLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
CYBLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
CYBLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
CYBLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
CYBLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
CYBLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
CYBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
CYBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
CYBLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
CYBLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
CYBLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
CYBLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
CYBLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
CYBLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
CYBLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
CYBLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
CYBLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
CYBLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
CYBLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
CYBLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
CYBLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
CYBLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
CYBLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
CYBLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
CYBLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
CYBLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
CYBLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
CYBLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
CYBLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
CYBLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
CYBLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
CYBLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
CYBLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
CYBLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
CYBLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
CYBLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
CYBLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
CYBLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
CYBLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
CYBLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
CYBLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
CYBLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
CYBLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
CYBLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
CYBLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
CYBLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
CYBLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
CYBLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
CYBLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
CYBLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
CYBLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
CYBLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
CYBLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
CYBLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
CYBLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
CYBLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
CYBLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
CYBLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
CYBLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
CYBLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
CYBLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
CYBLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
CYBLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
CYBLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
CYBLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
CYBLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
CYBLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
CYBLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_MASK EQU 0xC000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer_1_TimerUDB */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A03
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A13
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D03
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D13
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F03
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F13
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

/* UART_DEB_rx */
UART_DEB_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DEB_rx__0__HSIOM_MASK EQU 0x000F0000
UART_DEB_rx__0__HSIOM_SHIFT EQU 16
UART_DEB_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__0__MASK EQU 0x10
UART_DEB_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_rx__0__PORT EQU 1
UART_DEB_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_rx__0__SHIFT EQU 4
UART_DEB_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__MASK EQU 0x10
UART_DEB_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_rx__PORT EQU 1
UART_DEB_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_rx__SHIFT EQU 4

/* UART_DEB_SCB */
UART_DEB_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_DEB_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_DEB_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_DEB_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_DEB_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_DEB_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_DEB_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_DEB_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_DEB_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_DEB_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_DEB_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_DEB_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_DEB_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_DEB_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_DEB_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_DEB_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_DEB_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_DEB_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_DEB_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_DEB_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_DEB_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_DEB_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_DEB_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_DEB_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_DEB_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_DEB_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_DEB_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_DEB_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_DEB_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_DEB_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_DEB_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_DEB_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_DEB_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_DEB_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_DEB_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_DEB_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_DEB_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_DEB_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_DEB_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_DEB_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_DEB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_DEB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_DEB_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_DEB_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_DEB_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_DEB_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_DEB_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_DEB_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_DEB_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_DEB_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_DEB_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_DEB_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_DEB_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_DEB_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_DEB_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_DEB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_DEB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_DEB_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_DEB_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_DEB_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_DEB_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_DEB_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_DEB_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_DEB_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_DEB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_DEB_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_DEB_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_DEB_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_DEB_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_DEB_SCB__SS0_POSISTION EQU 0
UART_DEB_SCB__SS1_POSISTION EQU 1
UART_DEB_SCB__SS2_POSISTION EQU 2
UART_DEB_SCB__SS3_POSISTION EQU 3
UART_DEB_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_DEB_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_DEB_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_DEB_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_DEB_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_DEB_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_DEB_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_DEB_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_DEB_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_DEB_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_DEB_SCBCLK */
UART_DEB_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_DEB_SCBCLK__DIV_ID EQU 0x00000041
UART_DEB_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_DEB_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_DEB_tx */
UART_DEB_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DEB_tx__0__HSIOM_MASK EQU 0x00F00000
UART_DEB_tx__0__HSIOM_SHIFT EQU 20
UART_DEB_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__0__MASK EQU 0x20
UART_DEB_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__0__OUT_SEL_SHIFT EQU 10
UART_DEB_tx__0__OUT_SEL_VAL EQU -1
UART_DEB_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_tx__0__PORT EQU 1
UART_DEB_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_tx__0__SHIFT EQU 5
UART_DEB_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__MASK EQU 0x20
UART_DEB_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_tx__PORT EQU 1
UART_DEB_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_tx__SHIFT EQU 5

/* Alert_LED */
Alert_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Alert_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Alert_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Alert_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Alert_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Alert_LED__0__HSIOM_MASK EQU 0xF0000000
Alert_LED__0__HSIOM_SHIFT EQU 28
Alert_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Alert_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Alert_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Alert_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Alert_LED__0__MASK EQU 0x80
Alert_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Alert_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Alert_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Alert_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Alert_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Alert_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Alert_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Alert_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Alert_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Alert_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Alert_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Alert_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Alert_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Alert_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Alert_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Alert_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Alert_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Alert_LED__0__PORT EQU 3
Alert_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Alert_LED__0__SHIFT EQU 7
Alert_LED__DR EQU CYREG_GPIO_PRT3_DR
Alert_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Alert_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Alert_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Alert_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Alert_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Alert_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Alert_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Alert_LED__MASK EQU 0x80
Alert_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Alert_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Alert_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Alert_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Alert_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Alert_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Alert_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Alert_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Alert_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Alert_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Alert_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Alert_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Alert_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Alert_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Alert_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Alert_LED__PC EQU CYREG_GPIO_PRT3_PC
Alert_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Alert_LED__PORT EQU 3
Alert_LED__PS EQU CYREG_GPIO_PRT3_PS
Alert_LED__SHIFT EQU 7

/* Connect_LED */
Connect_LED__0__DR EQU CYREG_GPIO_PRT0_DR
Connect_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Connect_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Connect_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Connect_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Connect_LED__0__HSIOM_MASK EQU 0x0000000F
Connect_LED__0__HSIOM_SHIFT EQU 0
Connect_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Connect_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
Connect_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Connect_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Connect_LED__0__MASK EQU 0x01
Connect_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Connect_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Connect_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Connect_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Connect_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Connect_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Connect_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Connect_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Connect_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Connect_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Connect_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Connect_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Connect_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Connect_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Connect_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Connect_LED__0__PC EQU CYREG_GPIO_PRT0_PC
Connect_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Connect_LED__0__PORT EQU 0
Connect_LED__0__PS EQU CYREG_GPIO_PRT0_PS
Connect_LED__0__SHIFT EQU 0
Connect_LED__DR EQU CYREG_GPIO_PRT0_DR
Connect_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Connect_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Connect_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Connect_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Connect_LED__INTR EQU CYREG_GPIO_PRT0_INTR
Connect_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Connect_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Connect_LED__MASK EQU 0x01
Connect_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Connect_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Connect_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Connect_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Connect_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Connect_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Connect_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Connect_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Connect_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Connect_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Connect_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Connect_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Connect_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Connect_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Connect_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Connect_LED__PC EQU CYREG_GPIO_PRT0_PC
Connect_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
Connect_LED__PORT EQU 0
Connect_LED__PS EQU CYREG_GPIO_PRT0_PS
Connect_LED__SHIFT EQU 0

/* timer_clock */
timer_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
timer_clock__DIV_ID EQU 0x00000040
timer_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
timer_clock__PA_DIV_ID EQU 0x000000FF

/* Disconnect_LED */
Disconnect_LED__0__DR EQU CYREG_GPIO_PRT2_DR
Disconnect_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Disconnect_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Disconnect_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Disconnect_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Disconnect_LED__0__HSIOM_MASK EQU 0x0F000000
Disconnect_LED__0__HSIOM_SHIFT EQU 24
Disconnect_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__0__MASK EQU 0x40
Disconnect_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Disconnect_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Disconnect_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Disconnect_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Disconnect_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Disconnect_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Disconnect_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Disconnect_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Disconnect_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Disconnect_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Disconnect_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Disconnect_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Disconnect_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Disconnect_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Disconnect_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Disconnect_LED__0__PC EQU CYREG_GPIO_PRT2_PC
Disconnect_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Disconnect_LED__0__PORT EQU 2
Disconnect_LED__0__PS EQU CYREG_GPIO_PRT2_PS
Disconnect_LED__0__SHIFT EQU 6
Disconnect_LED__DR EQU CYREG_GPIO_PRT2_DR
Disconnect_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Disconnect_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Disconnect_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Disconnect_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__INTR EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__MASK EQU 0x40
Disconnect_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Disconnect_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Disconnect_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Disconnect_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Disconnect_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Disconnect_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Disconnect_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Disconnect_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Disconnect_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Disconnect_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Disconnect_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Disconnect_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Disconnect_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Disconnect_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Disconnect_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Disconnect_LED__PC EQU CYREG_GPIO_PRT2_PC
Disconnect_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
Disconnect_LED__PORT EQU 2
Disconnect_LED__PS EQU CYREG_GPIO_PRT2_PS
Disconnect_LED__SHIFT EQU 6

/* Advertising_LED */
Advertising_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Advertising_LED__0__HSIOM_MASK EQU 0x0F000000
Advertising_LED__0__HSIOM_SHIFT EQU 24
Advertising_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__MASK EQU 0x40
Advertising_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__0__PORT EQU 3
Advertising_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__0__SHIFT EQU 6
Advertising_LED__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__MASK EQU 0x40
Advertising_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__PORT EQU 3
Advertising_LED__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__SHIFT EQU 6

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
