Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/Division_Division_sch_tb_isim_beh.exe -prj H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/Division_Division_sch_tb_beh.prj work.Division_Division_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/divisionPkg.vhd" into library work
Parsing VHDL file "H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/DivRegister.vhd" into library work
Parsing VHDL file "H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/Control.vhd" into library work
Parsing VHDL file "H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/ALU.vhd" into library work
Parsing VHDL file "H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/Division.vhf" into library work
Parsing VHDL file "H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/TopModule.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package divisionpkg
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavioral of entity DivRegister [divregister_default]
Compiling architecture behavioral of entity Division [division_default]
Compiling architecture behavioral of entity division_division_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable H:/Documents/city college the first semester/spring 2018 semester/CSC 343/labs/lab2/Samuel_Youssef_Lab_02_Source/Division_Division_sch_tb_isim_beh.exe
Fuse Memory Usage: 49308 KB
Fuse CPU Usage: 1030 ms
