{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500086581819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500086581819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 22:43:00 2017 " "Processing started: Fri Jul 14 22:43:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500086581819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086581819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab5 -c LogicalStep_Lab5_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab5 -c LogicalStep_Lab5_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086581819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500086583289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab5_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab5_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab5_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab5_top-SimpleCircuit" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609300 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab5_top " "Found entity 1: LogicalStep_Lab5_top" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab5/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609380 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab5/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cycle_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycle_generator-counter " "Found design unit 1: cycle_generator-counter" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609460 ""} { "Info" "ISGN_ENTITY_NAME" "1 cycle_generator " "Found entity 1: cycle_generator" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moore_state-definition " "Found design unit 1: Moore_state-definition" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Moore_state " "Found entity 1: Moore_state" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab5_top " "Elaborating entity \"LogicalStep_Lab5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500086609770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clken1 LogicalStep_Lab5_top.vhd(72) " "Verilog HDL or VHDL warning at LogicalStep_Lab5_top.vhd(72): object \"clken1\" assigned a value but never read" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500086609780 "|LogicalStep_Lab5_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clken2 LogicalStep_Lab5_top.vhd(72) " "Verilog HDL or VHDL warning at LogicalStep_Lab5_top.vhd(72): object \"clken2\" assigned a value but never read" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500086609780 "|LogicalStep_Lab5_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[4..2\] LogicalStep_Lab5_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[4..2\]\" at LogicalStep_Lab5_top.vhd(13)" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609780 "|LogicalStep_Lab5_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_generator cycle_generator:GEN1 " "Elaborating entity \"cycle_generator\" for hierarchy \"cycle_generator:GEN1\"" {  } { { "LogicalStep_Lab5_top.vhd" "GEN1" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500086609790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "half_cycle cycle_generator.vhd(18) " "Verilog HDL or VHDL warning at cycle_generator.vhd(18): object \"half_cycle\" assigned a value but never read" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500086609800 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "modulo cycle_generator.vhd(32) " "VHDL Process Statement warning at cycle_generator.vhd(32): signal \"modulo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500086609800 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin_counter cycle_generator.vhd(45) " "VHDL Process Statement warning at cycle_generator.vhd(45): signal \"bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500086609800 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "terminal_count cycle_generator.vhd(46) " "VHDL Process Statement warning at cycle_generator.vhd(46): signal \"terminal_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500086609810 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strobe cycle_generator.vhd(59) " "VHDL Process Statement warning at cycle_generator.vhd(59): signal \"strobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500086609810 "|LogicalStep_Lab5_top|cycle_generator:GEN1"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegment.vhd 2 1 " "Using design file sevensegment.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "sevensegment.vhd" "" { Text "N:/VHDL/Lab5/sevensegment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609910 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "sevensegment.vhd" "" { Text "N:/VHDL/Lab5/sevensegment.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500086609910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500086609910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:Left_Segment " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:Left_Segment\"" {  } { { "LogicalStep_Lab5_top.vhd" "Left_Segment" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500086609920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:Display_driver " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:Display_driver\"" {  } { { "LogicalStep_Lab5_top.vhd" "Display_driver" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500086609930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moore_state Moore_state:state_machine " "Elaborating entity \"Moore_state\" for hierarchy \"Moore_state:state_machine\"" {  } { { "LogicalStep_Lab5_top.vhd" "state_machine" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500086609950 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Moore_state.vhd(34) " "VHDL Process Statement warning at Moore_state.vhd(34): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500086609950 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "east_west\[0\] Moore_state.vhd(117) " "Inferred latch for \"east_west\[0\]\" at Moore_state.vhd(117)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "east_west\[1\] Moore_state.vhd(117) " "Inferred latch for \"east_west\[1\]\" at Moore_state.vhd(117)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "east_west\[2\] Moore_state.vhd(117) " "Inferred latch for \"east_west\[2\]\" at Moore_state.vhd(117)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "east_west\[3\] Moore_state.vhd(117) " "Inferred latch for \"east_west\[3\]\" at Moore_state.vhd(117)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "east_west\[4\] Moore_state.vhd(117) " "Inferred latch for \"east_west\[4\]\" at Moore_state.vhd(117)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "east_west\[5\] Moore_state.vhd(117) " "Inferred latch for \"east_west\[5\]\" at Moore_state.vhd(117)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "north_south\[0\] Moore_state.vhd(97) " "Inferred latch for \"north_south\[0\]\" at Moore_state.vhd(97)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "north_south\[1\] Moore_state.vhd(97) " "Inferred latch for \"north_south\[1\]\" at Moore_state.vhd(97)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "north_south\[2\] Moore_state.vhd(97) " "Inferred latch for \"north_south\[2\]\" at Moore_state.vhd(97)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "north_south\[3\] Moore_state.vhd(97) " "Inferred latch for \"north_south\[3\]\" at Moore_state.vhd(97)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "north_south\[4\] Moore_state.vhd(97) " "Inferred latch for \"north_south\[4\]\" at Moore_state.vhd(97)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "north_south\[5\] Moore_state.vhd(97) " "Inferred latch for \"north_south\[5\]\" at Moore_state.vhd(97)" {  } { { "Moore_state.vhd" "" { Text "N:/VHDL/Lab5/Moore_state.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086609960 "|LogicalStep_Lab5_top|Moore_state:state_machine"}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:Display_driver\|DOUT\[1\] seg7_data\[1\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:Display_driver\|DOUT\[1\]\" to the output pin \"seg7_data\[1\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab5/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1500086612090 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:Display_driver\|DOUT\[5\] seg7_data\[5\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:Display_driver\|DOUT\[5\]\" to the output pin \"seg7_data\[5\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab5/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1500086612090 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1500086612090 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cycle_generator.vhd" "" { Text "N:/VHDL/Lab5/cycle_generator.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1500086612090 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1500086612090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500086612170 "|LogicalStep_Lab5_top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500086612170 "|LogicalStep_Lab5_top|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500086612170 "|LogicalStep_Lab5_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500086612170 "|LogicalStep_Lab5_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500086612170 "|LogicalStep_Lab5_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500086612170 "|LogicalStep_Lab5_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500086612170 "|LogicalStep_Lab5_top|seg7_data[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500086612170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500086612861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500086614871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500086614871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[0\] " "No output dependent on input pin \"pb\[0\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab5_top.vhd" "" { Text "N:/VHDL/Lab5/LogicalStep_Lab5_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500086615311 "|LogicalStep_Lab5_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500086615311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500086615321 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500086615321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500086615321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500086615321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500086615431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 22:43:35 2017 " "Processing ended: Fri Jul 14 22:43:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500086615431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500086615431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500086615431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500086615431 ""}
