Classic Timing Analyzer report for course-project
Sun Apr 30 04:09:44 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLC'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                               ; To                                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.280 ns                         ; NEXT                                                                                                                               ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11]                  ; --         ; CLC      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.072 ns                        ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7] ; MOV_REG_MEM                                                                                             ; CLC        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.041 ns                        ; NEXT                                                                                                                               ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11]                  ; --         ; CLC      ; 0            ;
; Clock Setup: 'CLC'           ; N/A   ; None          ; 74.70 MHz ( period = 13.386 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]                                              ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; CLC        ; CLC      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                    ;                                                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLC             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLC'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                  ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.70 MHz ( period = 13.386 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.478 ns                ;
; N/A                                     ; 74.70 MHz ( period = 13.386 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.478 ns                ;
; N/A                                     ; 75.06 MHz ( period = 13.322 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 75.06 MHz ( period = 13.322 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 75.10 MHz ( period = 13.316 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 75.10 MHz ( period = 13.316 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 75.88 MHz ( period = 13.178 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 75.88 MHz ( period = 13.178 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 76.53 MHz ( period = 13.066 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 76.64 MHz ( period = 13.048 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 76.64 MHz ( period = 13.048 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 76.64 MHz ( period = 13.048 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 76.66 MHz ( period = 13.044 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; 76.66 MHz ( period = 13.044 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; 76.78 MHz ( period = 13.024 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 76.78 MHz ( period = 13.024 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 76.91 MHz ( period = 13.002 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.284 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.281 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]    ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]    ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 76.98 MHz ( period = 12.990 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 77.02 MHz ( period = 12.984 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 77.05 MHz ( period = 12.978 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                        ; None                      ; 6.290 ns                ;
; N/A                                     ; 77.05 MHz ( period = 12.978 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                        ; None                      ; 6.290 ns                ;
; N/A                                     ; 77.05 MHz ( period = 12.978 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                        ; None                      ; 6.290 ns                ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]   ; CLC        ; CLC      ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 77.20 MHz ( period = 12.954 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 77.20 MHz ( period = 12.954 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 77.20 MHz ( period = 12.954 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 77.20 MHz ( period = 12.954 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]   ; CLC        ; CLC      ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 77.22 MHz ( period = 12.950 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[18]     ; CLC        ; CLC      ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 77.22 MHz ( period = 12.950 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[17]     ; CLC        ; CLC      ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 77.22 MHz ( period = 12.950 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]     ; CLC        ; CLC      ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 77.22 MHz ( period = 12.950 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]     ; CLC        ; CLC      ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 77.22 MHz ( period = 12.950 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]     ; CLC        ; CLC      ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 77.22 MHz ( period = 12.950 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]    ; CLC        ; CLC      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]    ; CLC        ; CLC      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.38 MHz ( period = 12.924 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.40 MHz ( period = 12.920 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]    ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.40 MHz ( period = 12.920 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]    ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.40 MHz ( period = 12.920 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.40 MHz ( period = 12.920 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.40 MHz ( period = 12.920 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.40 MHz ( period = 12.920 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.40 MHz ( period = 12.920 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 77.41 MHz ( period = 12.918 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 77.41 MHz ( period = 12.918 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 77.41 MHz ( period = 12.918 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 77.41 MHz ( period = 12.918 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 77.41 MHz ( period = 12.918 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 77.41 MHz ( period = 12.918 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 77.45 MHz ( period = 12.912 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 77.45 MHz ( period = 12.912 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 77.45 MHz ( period = 12.912 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 77.45 MHz ( period = 12.912 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]   ; CLC        ; CLC      ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 77.50 MHz ( period = 12.904 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]   ; CLC        ; CLC      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 77.50 MHz ( period = 12.904 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]   ; CLC        ; CLC      ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] ; CLC        ; CLC      ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 77.60 MHz ( period = 12.886 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[18]     ; CLC        ; CLC      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 77.60 MHz ( period = 12.886 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[17]     ; CLC        ; CLC      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 77.60 MHz ( period = 12.886 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]     ; CLC        ; CLC      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 77.60 MHz ( period = 12.886 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]     ; CLC        ; CLC      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 77.60 MHz ( period = 12.886 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]     ; CLC        ; CLC      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]   ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[18]     ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[17]     ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]     ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]     ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]     ; CLC        ; CLC      ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]    ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]    ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10]   ; CLC        ; CLC      ; None                        ; None                      ; 6.211 ns                ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]    ; CLC        ; CLC      ; None                        ; None                      ; 6.211 ns                ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.854 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]    ; CLC        ; CLC      ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.854 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]    ; CLC        ; CLC      ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.854 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.854 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.854 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 77.83 MHz ( period = 12.848 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 77.83 MHz ( period = 12.848 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 77.83 MHz ( period = 12.848 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 77.83 MHz ( period = 12.848 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 77.87 MHz ( period = 12.842 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 77.87 MHz ( period = 12.842 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 77.87 MHz ( period = 12.842 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 77.87 MHz ( period = 12.842 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]   ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]   ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]   ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 77.89 MHz ( period = 12.838 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]   ; CLC        ; CLC      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 77.89 MHz ( period = 12.838 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]   ; CLC        ; CLC      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 77.89 MHz ( period = 12.838 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]   ; CLC        ; CLC      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 77.89 MHz ( period = 12.838 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]   ; CLC        ; CLC      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[18]     ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[17]     ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16]     ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]     ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11]     ; CLC        ; CLC      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 77.97 MHz ( period = 12.826 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 77.97 MHz ( period = 12.826 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 77.98 MHz ( period = 12.824 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] ; CLC        ; CLC      ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 77.98 MHz ( period = 12.824 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 77.98 MHz ( period = 12.824 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 77.98 MHz ( period = 12.824 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 77.98 MHz ( period = 12.824 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[16] ; CLC        ; CLC      ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC        ; CLC      ; None                        ; None                      ; 6.191 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14] ; CLC        ; CLC      ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13] ; CLC        ; CLC      ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; CLC        ; CLC      ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC        ; CLC      ; None                        ; None                      ; 6.191 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC        ; CLC      ; None                        ; None                      ; 6.191 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC        ; CLC      ; None                        ; None                      ; 6.191 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC        ; CLC      ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]    ; CLC        ; CLC      ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]    ; CLC        ; CLC      ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 78.20 MHz ( period = 12.788 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]    ; CLC        ; CLC      ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 78.20 MHz ( period = 12.788 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]    ; CLC        ; CLC      ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 78.20 MHz ( period = 12.788 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]    ; CLC        ; CLC      ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 78.21 MHz ( period = 12.786 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12]   ; CLC        ; CLC      ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]    ; CLC        ; CLC      ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]    ; CLC        ; CLC      ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC        ; CLC      ; None                        ; None                      ; 6.201 ns                ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC        ; CLC      ; None                        ; None                      ; 6.201 ns                ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0] ; CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC        ; CLC      ; None                        ; None                      ; 6.201 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                       ;                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                          ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                     ; To Clock ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC      ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                 ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 18.072 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 18.063 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.944 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.920 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.916 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.889 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.886 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.787 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.759 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.726 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.710 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.670 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.669 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.662 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.579 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.559 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.551 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.545 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.525 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.516 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.509 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.488 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.484 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.481 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.458 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.458 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.450 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.448 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.436 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.435 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.430 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.425 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.421 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.406 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.404 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.399 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.363 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.360 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.360 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.355 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.345 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.337 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.330 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.327 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.323 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.313 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.302 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.298 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.278 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.274 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.272 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.257 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.251 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.247 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.244 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.244 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.243 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.235 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.226 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.207 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.190 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.175 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.174 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.145 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.117 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.106 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.097 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.094 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.084 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.079 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.079 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.077 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.068 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.067 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.063 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.028 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.027 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.021 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 17.020 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 17.012 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.970 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]                                                ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.968 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.942 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.939 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]   ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.937 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.936 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.935 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.930 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.926 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.921 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.917 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.910 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.909 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.907 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.906 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10]                                               ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.903 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.901 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.899 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.895 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.893 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]   ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.884 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.884 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.883 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.874 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                            ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.874 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.867 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.865 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.862 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.846 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.842 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.840 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11]                                               ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.839 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.838 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.833 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.831 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.825 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.816 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.816 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.812 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.811 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.808 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.806 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.797 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.794 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.793 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.787 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]   ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.784 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.783 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.783 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.771 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.765 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.764 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.762 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.762 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.761 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.757 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.756 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.753 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.750 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]          ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.741 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]   ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.741 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.737 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.734 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.729 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.721 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.718 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.718 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[1]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.713 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.710 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10] ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.707 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.706 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.703 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.697 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.695 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.695 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.688 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.685 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.685 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.681 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.671 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.669 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.659 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.656 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.654 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.637 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]   ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.630 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.630 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.629 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.626 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.615 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[10]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.609 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.608 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.602 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]   ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.601 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.599 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.593 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.593 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]                                                ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.591 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[8]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.586 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]          ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.584 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.580 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.577 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.571 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.569 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.565 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[5]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.562 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.548 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.547 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[6]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.537 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.536 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.533 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[9]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.532 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[4]  ; MOV_MEM_REG ; CLC        ;
; N/A                                     ; None                                                ; 16.531 ns  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]                                                ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.531 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.529 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; REG_NUM[0]  ; CLC        ;
; N/A                                     ; None                                                ; 16.509 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[3]  ; MOV_REG_MEM ; CLC        ;
; N/A                                     ; None                                                ; 16.491 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11] ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.490 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[11]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.483 ns  ; CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]  ; ABUS[7]     ; CLC        ;
; N/A                                     ; None                                                ; 16.480 ns  ; CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[2]  ; MOV_REG_MEM ; CLC        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                      ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                 ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                     ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[8]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[7]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[6]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[5]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[4]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[3]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[2]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[1]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]  ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[10] ; CLC      ;
; N/A           ; None        ; -3.041 ns ; NEXT ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[11] ; CLC      ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Apr 30 04:09:43 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLC" is an undefined clock
Info: Clock "CLC" has Internal fmax of 74.7 MHz between source register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]" and destination register "CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]" (period= 13.386 ns)
    Info: + Longest register to register delay is 6.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N27; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]'
        Info: 2: + IC(0.305 ns) + CELL(0.309 ns) = 0.614 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.649 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.684 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.719 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.754 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.789 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.824 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26'
        Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.948 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.983 ns; Loc. = LCCOMB_X26_Y12_N16; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.018 ns; Loc. = LCCOMB_X26_Y12_N18; Fanout = 2; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.053 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42'
        Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.178 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 26; COMB Node = 'lpm_add_sub0:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45'
        Info: 14: + IC(1.947 ns) + CELL(0.053 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y12_N2; Fanout = 8; COMB Node = 'CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]'
        Info: 15: + IC(0.247 ns) + CELL(0.225 ns) = 3.650 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 25; COMB Node = 'CASH:inst3|SET:inst10|TAG_MEM:inst|inst35~2'
        Info: 16: + IC(1.199 ns) + CELL(0.272 ns) = 5.121 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 19; COMB Node = 'CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|inst2~0'
        Info: 17: + IC(0.611 ns) + CELL(0.746 ns) = 6.478 ns; Loc. = LCFF_X18_Y16_N25; Fanout = 1; REG Node = 'CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 2.169 ns ( 33.48 % )
        Info: Total interconnect delay = 4.309 ns ( 66.52 % )
    Info: - Smallest clock skew is -0.031 ns
        Info: + Shortest clock path from clock "CLC" to destination register is 2.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1082; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N25; Fanout = 1; REG Node = 'CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 1.472 ns ( 59.86 % )
            Info: Total interconnect delay = 0.987 ns ( 40.14 % )
        Info: - Longest clock path from clock "CLC" to source register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1082; COMB Node = 'CLC~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X27_Y12_N27; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]" (data pin = "NEXT", clock pin = "CLC") is 3.280 ns
    Info: + Longest pin to register delay is 5.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 12; PIN Node = 'NEXT'
        Info: 2: + IC(4.070 ns) + CELL(0.746 ns) = 5.680 ns; Loc. = LCFF_X27_Y12_N19; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]'
        Info: Total cell delay = 1.610 ns ( 28.35 % )
        Info: Total interconnect delay = 4.070 ns ( 71.65 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLC" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1082; COMB Node = 'CLC~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X27_Y12_N19; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
Info: tco from clock "CLC" to destination pin "MOV_REG_MEM" through register "CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]" is 18.072 ns
    Info: + Longest clock path from clock "CLC" to source register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1082; COMB Node = 'CLC~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X23_Y10_N15; Fanout = 8; REG Node = 'CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 15.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N15; Fanout = 8; REG Node = 'CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[7]'
        Info: 2: + IC(0.787 ns) + CELL(0.228 ns) = 1.015 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; COMB Node = 'CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~2'
        Info: 3: + IC(0.826 ns) + CELL(0.053 ns) = 1.894 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 1; COMB Node = 'CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~3'
        Info: 4: + IC(0.250 ns) + CELL(0.272 ns) = 2.416 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10'
        Info: 5: + IC(1.502 ns) + CELL(0.053 ns) = 3.971 ns; Loc. = LCCOMB_X27_Y15_N6; Fanout = 5; COMB Node = 'CASH:inst3|SET:inst11|TAG_MEM:inst|inst21~0'
        Info: 6: + IC(0.832 ns) + CELL(0.154 ns) = 4.957 ns; Loc. = LCCOMB_X22_Y18_N2; Fanout = 8; COMB Node = 'CASH:inst3|SET:inst11|DATA_MEM:inst3|inst12'
        Info: 7: + IC(1.220 ns) + CELL(0.346 ns) = 6.523 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 19; COMB Node = 'CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|gdfx_temp0[0]~1'
        Info: 8: + IC(2.438 ns) + CELL(0.357 ns) = 9.318 ns; Loc. = LCCOMB_X26_Y18_N24; Fanout = 1; COMB Node = 'lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[18]~5'
        Info: 9: + IC(0.622 ns) + CELL(0.357 ns) = 10.297 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 1; COMB Node = 'lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[18]~6'
        Info: 10: + IC(0.240 ns) + CELL(0.272 ns) = 10.809 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 2; COMB Node = 'lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[18]~13'
        Info: 11: + IC(0.575 ns) + CELL(0.378 ns) = 11.762 ns; Loc. = LCCOMB_X27_Y17_N8; Fanout = 1; COMB Node = 'lpm_decode4:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]'
        Info: 12: + IC(1.752 ns) + CELL(1.982 ns) = 15.496 ns; Loc. = PIN_AA8; Fanout = 0; PIN Node = 'MOV_REG_MEM'
        Info: Total cell delay = 4.452 ns ( 28.73 % )
        Info: Total interconnect delay = 11.044 ns ( 71.27 % )
Info: th for register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]" (data pin = "NEXT", clock pin = "CLC") is -3.041 ns
    Info: + Longest clock path from clock "CLC" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1082; COMB Node = 'CLC~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X27_Y12_N19; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 12; PIN Node = 'NEXT'
        Info: 2: + IC(4.070 ns) + CELL(0.746 ns) = 5.680 ns; Loc. = LCFF_X27_Y12_N19; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0ci:auto_generated|safe_q[9]'
        Info: Total cell delay = 1.610 ns ( 28.35 % )
        Info: Total interconnect delay = 4.070 ns ( 71.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Sun Apr 30 04:09:44 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


