@mastersthesis{FPGA-CPU,
  title={基于 FPGA 流水线 CPU 的设计与实现},
  author={赖兆磬},
  year={2008},
  school={桂林电子科技大学}
}

@online{zhihu453232311,
  author       = {Ansis11},
  title        = {{基于RISC-V架构-五级流水线CPU）}},
  year         = {2022},
  url          = {https://zhuanlan.zhihu.com/p/453232311},
  note         = {知乎专栏，访问于 2025年4月10日}
}
@online{fifo,
  author       = {菜鸟教程},
  title        = {{Verilog FIFO设计}},
  year         = {2020},
  url          = {https://www.runoob.com/w3cnote/verilog2-fifo.html},
  note         = {访问于 2025年4月13日}
}