{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:15:11 2013 " "Info: Processing started: Fri Nov 22 16:15:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 241Project2 -c 241Project2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 241Project2 -c 241Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info (12023): Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "W:/241ProjectForRealz/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_rom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pacman_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_rom " "Info (12023): Found entity 1: pacman_rom" {  } { { "pacman_rom.v" "" { Text "W:/241ProjectForRealz/pacman_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "W:/241ProjectForRealz/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info (12023): Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "W:/241ProjectForRealz/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info (12023): Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "W:/241ProjectForRealz/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "toplevel 241Project2.v(21) " "Warning (10238): Verilog Module Declaration warning at 241Project2.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"toplevel\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "241Project2.v(1177) " "Warning (10268): Verilog HDL information at 241Project2.v(1177): always construct contains both blocking and non-blocking assignments" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1177 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "241Project2.v(1360) " "Warning (10268): Verilog HDL information at 241Project2.v(1360): always construct contains both blocking and non-blocking assignments" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1360 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "241Project2.v(1542) " "Warning (10268): Verilog HDL information at 241Project2.v(1542): always construct contains both blocking and non-blocking assignments" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1542 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "241project2.v 21 21 " "Info (12021): Found 21 design units, including 21 entities, in source file 241project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Info (12023): Found entity 1: toplevel" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 eatghosts " "Info (12023): Found entity 2: eatghosts" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cherrypacpillLight " "Info (12023): Found entity 3: cherrypacpillLight" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 scorecounter " "Info (12023): Found entity 4: scorecounter" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 hexerpoutput " "Info (12023): Found entity 5: hexerpoutput" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 gameovermod " "Info (12023): Found entity 6: gameovermod" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ghostai " "Info (12023): Found entity 7: ghostai" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ghostai2 " "Info (12023): Found entity 8: ghostai2" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 xycounter " "Info (12023): Found entity 9: xycounter" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 xycounterG " "Info (12023): Found entity 10: xycounterG" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 xycounterG2 " "Info (12023): Found entity 11: xycounterG2" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 update_food_reg " "Info (12023): Found entity 12: update_food_reg" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 statecollisionG " "Info (12023): Found entity 13: statecollisionG" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 statecollisionG2 " "Info (12023): Found entity 14: statecollisionG2" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 2584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 statecollision " "Info (12023): Found entity 15: statecollision" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 enablercount " "Info (12023): Found entity 16: enablercount" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 animation " "Info (12023): Found entity 17: animation" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 moduloy " "Info (12023): Found entity 18: moduloy" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6460 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 modulox " "Info (12023): Found entity 19: modulox" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 keyboard " "Info (12023): Found entity 20: keyboard" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 PS2_Demo " "Info (12023): Found entity 21: PS2_Demo" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "closedpac.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file closedpac.v" { { "Info" "ISGN_ENTITY_NAME" "1 closedpac " "Info (12023): Found entity 1: closedpac" {  } { { "closedpac.v" "" { Text "W:/241ProjectForRealz/closedpac.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanleft.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pacmanleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacmanleft " "Info (12023): Found entity 1: pacmanleft" {  } { { "pacmanleft.v" "" { Text "W:/241ProjectForRealz/pacmanleft.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanupp.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pacmanupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacmanupp " "Info (12023): Found entity 1: pacmanupp" {  } { { "pacmanupp.v" "" { Text "W:/241ProjectForRealz/pacmanupp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmandownn.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pacmandownn.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacmandownn " "Info (12023): Found entity 1: pacmandownn" {  } { { "pacmandownn.v" "" { Text "W:/241ProjectForRealz/pacmandownn.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ghostrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghostrom " "Info (12023): Found entity 1: ghostrom" {  } { { "ghostrom.v" "" { Text "W:/241ProjectForRealz/ghostrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostromblue.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ghostromblue.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghostromblue " "Info (12023): Found entity 1: ghostromblue" {  } { { "ghostromblue.v" "" { Text "W:/241ProjectForRealz/ghostromblue.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cherryrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cherryrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cherryrom " "Info (12023): Found entity 1: cherryrom" {  } { { "cherryrom.v" "" { Text "W:/241ProjectForRealz/cherryrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eatghost 241Project2.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(54): created implicit net for \"eatghost\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetwireg1 241Project2.v(66) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(66): created implicit net for \"resetwireg1\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetwireg2 241Project2.v(67) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(67): created implicit net for \"resetwireg2\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetwirepac 241Project2.v(68) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(68): created implicit net for \"resetwirepac\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetlevgame 241Project2.v(69) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(69): created implicit net for \"resetlevgame\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direction_regG 241Project2.v(71) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(71): created implicit net for \"direction_regG\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_0g2 241Project2.v(72) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(72): created implicit net for \"is_0g2\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direction_regG2 241Project2.v(72) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(72): created implicit net for \"direction_regG2\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_out 241Project2.v(109) " "Warning (10236): Verilog HDL Implicit Net warning at 241Project2.v(109): created implicit net for \"enable_out\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Info (12127): Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameovermod gameovermod:m1 " "Info (12128): Elaborating entity \"gameovermod\" for hierarchy \"gameovermod:m1\"" {  } { { "241Project2.v" "m1" { Text "W:/241ProjectForRealz/241Project2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xycounter xycounter:U0 " "Info (12128): Elaborating entity \"xycounter\" for hierarchy \"xycounter:U0\"" {  } { { "241Project2.v" "U0" { Text "W:/241ProjectForRealz/241Project2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction 241Project2.v(1177) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(1177): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 241Project2.v(1253) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1253): truncated value with size 32 to match size of target (8)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 241Project2.v(1258) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1258): truncated value with size 32 to match size of target (8)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 241Project2.v(1264) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1264): truncated value with size 32 to match size of target (7)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 241Project2.v(1269) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1269): truncated value with size 32 to match size of target (7)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.100 241Project2.v(1180) " "Info (10041): Inferred latch for \"direction.100\" at 241Project2.v(1180)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.011 241Project2.v(1180) " "Info (10041): Inferred latch for \"direction.011\" at 241Project2.v(1180)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.010 241Project2.v(1180) " "Info (10041): Inferred latch for \"direction.010\" at 241Project2.v(1180)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.001 241Project2.v(1180) " "Info (10041): Inferred latch for \"direction.001\" at 241Project2.v(1180)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.000 241Project2.v(1180) " "Info (10041): Inferred latch for \"direction.000\" at 241Project2.v(1180)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulox xycounter:U0\|modulox:m1531 " "Info (12128): Elaborating entity \"modulox\" for hierarchy \"xycounter:U0\|modulox:m1531\"" {  } { { "241Project2.v" "m1531" { Text "W:/241ProjectForRealz/241Project2.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable 241Project2.v(6484) " "Warning (10235): Verilog HDL Always Construct warning at 241Project2.v(6484): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6484 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xpositionW 241Project2.v(6486) " "Warning (10235): Verilog HDL Always Construct warning at 241Project2.v(6486): variable \"xpositionW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6486 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is0 241Project2.v(6483) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(6483): inferring latch(es) for variable \"is0\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6483 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is0 241Project2.v(6484) " "Info (10041): Inferred latch for \"is0\" at 241Project2.v(6484)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6484 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloy xycounter:U0\|moduloy:m1596 " "Info (12128): Elaborating entity \"moduloy\" for hierarchy \"xycounter:U0\|moduloy:m1596\"" {  } { { "241Project2.v" "m1596" { Text "W:/241ProjectForRealz/241Project2.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable 241Project2.v(6467) " "Warning (10235): Verilog HDL Always Construct warning at 241Project2.v(6467): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6467 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ypositionW 241Project2.v(6469) " "Warning (10235): Verilog HDL Always Construct warning at 241Project2.v(6469): variable \"ypositionW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6469 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is0 241Project2.v(6466) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(6466): inferring latch(es) for variable \"is0\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6466 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is0 241Project2.v(6467) " "Info (10041): Inferred latch for \"is0\" at 241Project2.v(6467)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6467 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xycounterG xycounterG:GHOST " "Info (12128): Elaborating entity \"xycounterG\" for hierarchy \"xycounterG:GHOST\"" {  } { { "241Project2.v" "GHOST" { Text "W:/241ProjectForRealz/241Project2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction 241Project2.v(1360) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(1360): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1360 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 241Project2.v(1437) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1437): truncated value with size 32 to match size of target (8)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 241Project2.v(1442) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1442): truncated value with size 32 to match size of target (8)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 241Project2.v(1448) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1448): truncated value with size 32 to match size of target (7)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 241Project2.v(1453) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1453): truncated value with size 32 to match size of target (7)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.100 241Project2.v(1363) " "Info (10041): Inferred latch for \"direction.100\" at 241Project2.v(1363)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.011 241Project2.v(1363) " "Info (10041): Inferred latch for \"direction.011\" at 241Project2.v(1363)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.010 241Project2.v(1363) " "Info (10041): Inferred latch for \"direction.010\" at 241Project2.v(1363)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.001 241Project2.v(1363) " "Info (10041): Inferred latch for \"direction.001\" at 241Project2.v(1363)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.000 241Project2.v(1363) " "Info (10041): Inferred latch for \"direction.000\" at 241Project2.v(1363)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xycounterG2 xycounterG2:GHOST2 " "Info (12128): Elaborating entity \"xycounterG2\" for hierarchy \"xycounterG2:GHOST2\"" {  } { { "241Project2.v" "GHOST2" { Text "W:/241ProjectForRealz/241Project2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction 241Project2.v(1542) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(1542): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1542 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 241Project2.v(1619) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1619): truncated value with size 32 to match size of target (8)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 241Project2.v(1624) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1624): truncated value with size 32 to match size of target (8)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 241Project2.v(1630) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1630): truncated value with size 32 to match size of target (7)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 241Project2.v(1635) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1635): truncated value with size 32 to match size of target (7)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.100 241Project2.v(1545) " "Info (10041): Inferred latch for \"direction.100\" at 241Project2.v(1545)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.011 241Project2.v(1545) " "Info (10041): Inferred latch for \"direction.011\" at 241Project2.v(1545)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.010 241Project2.v(1545) " "Info (10041): Inferred latch for \"direction.010\" at 241Project2.v(1545)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.001 241Project2.v(1545) " "Info (10041): Inferred latch for \"direction.001\" at 241Project2.v(1545)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.000 241Project2.v(1545) " "Info (10041): Inferred latch for \"direction.000\" at 241Project2.v(1545)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statecollision statecollision:U1 " "Info (12128): Elaborating entity \"statecollision\" for hierarchy \"statecollision:U1\"" {  } { { "241Project2.v" "U1" { Text "W:/241ProjectForRealz/241Project2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statecollisionG statecollisionG:GHOST1 " "Info (12128): Elaborating entity \"statecollisionG\" for hierarchy \"statecollisionG:GHOST1\"" {  } { { "241Project2.v" "GHOST1" { Text "W:/241ProjectForRealz/241Project2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statecollisionG2 statecollisionG2:GHOST23 " "Info (12128): Elaborating entity \"statecollisionG2\" for hierarchy \"statecollisionG2:GHOST23\"" {  } { { "241Project2.v" "GHOST23" { Text "W:/241ProjectForRealz/241Project2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enablercount enablercount:U2 " "Info (12128): Elaborating entity \"enablercount\" for hierarchy \"enablercount:U2\"" {  } { { "241Project2.v" "U2" { Text "W:/241ProjectForRealz/241Project2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:U3 " "Info (12128): Elaborating entity \"keyboard\" for hierarchy \"keyboard:U3\"" {  } { { "241Project2.v" "U3" { Text "W:/241ProjectForRealz/241Project2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostai ghostai:U9 " "Info (12128): Elaborating entity \"ghostai\" for hierarchy \"ghostai:U9\"" {  } { { "241Project2.v" "U9" { Text "W:/241ProjectForRealz/241Project2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostai2 ghostai2:U9a " "Info (12128): Elaborating entity \"ghostai2\" for hierarchy \"ghostai2:U9a\"" {  } { { "241Project2.v" "U9a" { Text "W:/241ProjectForRealz/241Project2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scorecounter scorecounter:sc " "Info (12128): Elaborating entity \"scorecounter\" for hierarchy \"scorecounter:sc\"" {  } { { "241Project2.v" "sc" { Text "W:/241ProjectForRealz/241Project2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 241Project2.v(674) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(674): truncated value with size 32 to match size of target (4)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexerpoutput scorecounter:sc\|hexerpoutput:H0 " "Info (12128): Elaborating entity \"hexerpoutput\" for hierarchy \"scorecounter:sc\|hexerpoutput:H0\"" {  } { { "241Project2.v" "H0" { Text "W:/241ProjectForRealz/241Project2.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "241Project2.v(723) " "Warning (10270): Verilog HDL Case Statement warning at 241Project2.v(723): incomplete case statement has no default case item" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "241Project2.v(735) " "Warning (10270): Verilog HDL Case Statement warning at 241Project2.v(735): incomplete case statement has no default case item" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 735 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "241Project2.v(747) " "Warning (10270): Verilog HDL Case Statement warning at 241Project2.v(747): incomplete case statement has no default case item" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 747 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 241Project2.v(723) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(723): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 241Project2.v(723) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(723): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 241Project2.v(723) " "Warning (10240): Verilog HDL Always Construct warning at 241Project2.v(723): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX2\[0\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX2\[1\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX2\[2\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX2\[3\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX2\[4\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX2\[5\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX2\[6\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX1\[0\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX1\[1\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX1\[2\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX1\[3\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX1\[4\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX1\[5\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX1\[6\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX0\[0\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX0\[1\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX0\[2\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX0\[3\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX0\[4\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX0\[5\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] 241Project2.v(723) " "Info (10041): Inferred latch for \"HEX0\[6\]\" at 241Project2.v(723)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cherrypacpillLight cherrypacpillLight:CCPPL " "Info (12128): Elaborating entity \"cherrypacpillLight\" for hierarchy \"cherrypacpillLight:CCPPL\"" {  } { { "241Project2.v" "CCPPL" { Text "W:/241ProjectForRealz/241Project2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_food_reg update_food_reg:U29 " "Info (12128): Elaborating entity \"update_food_reg\" for hierarchy \"update_food_reg:U29\"" {  } { { "241Project2.v" "U29" { Text "W:/241ProjectForRealz/241Project2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 241Project2.v(1688) " "Warning (10230): Verilog HDL assignment warning at 241Project2.v(1688): truncated value with size 32 to match size of target (3)" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enable_out\[0\] 241Project2.v(1650) " "Warning (10034): Output port \"enable_out\[0\]\" at 241Project2.v(1650) has no driver" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1650 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eatghosts eatghosts:EG " "Info (12128): Elaborating entity \"eatghosts\" for hierarchy \"eatghosts:EG\"" {  } { { "241Project2.v" "EG" { Text "W:/241ProjectForRealz/241Project2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:U5 " "Info (12128): Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:U5\"" {  } { { "241Project2.v" "U5" { Text "W:/241ProjectForRealz/241Project2.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Demo:U5\|PS2_Controller:PS2 " "Info (12128): Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Demo:U5\|PS2_Controller:PS2\"" {  } { { "241Project2.v" "PS2" { Text "W:/241ProjectForRealz/241Project2.v" 6645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info (12128): Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "W:/241ProjectForRealz/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info (12128): Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "W:/241ProjectForRealz/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment PS2_Demo:U5\|Hexadecimal_To_Seven_Segment:Segment0 " "Info (12128): Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"PS2_Demo:U5\|Hexadecimal_To_Seven_Segment:Segment0\"" {  } { { "241Project2.v" "Segment0" { Text "W:/241ProjectForRealz/241Project2.v" 6655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation animation:ANIM " "Info (12128): Elaborating entity \"animation\" for hierarchy \"animation:ANIM\"" {  } { { "241Project2.v" "ANIM" { Text "W:/241ProjectForRealz/241Project2.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "241Project2.v(3621) " "Info (10264): Verilog HDL Case Statement information at 241Project2.v(3621): all case item expressions in this case statement are onehot" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter animation:ANIM\|vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\"" {  } { { "241Project2.v" "VGA" { Text "W:/241ProjectForRealz/241Project2.v" 3559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator animation:ANIM\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Info (12134): Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Info (12134): Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE pacman_background.mif " "Info (12134): Parameter \"INIT_FILE\" = \"pacman_background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3h1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3h1 " "Info (12023): Found entity 1: altsyncram_c3h1" {  } { { "db/altsyncram_c3h1.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_c3h1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3h1 animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_c3h1\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctr1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctr1 " "Info (12023): Found entity 1: altsyncram_ctr1" {  } { { "db/altsyncram_ctr1.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_ctr1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ctr1 animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_ctr1\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1\"" {  } { { "db/altsyncram_c3h1.tdf" "altsyncram1" { Text "W:/241ProjectForRealz/db/altsyncram_c3h1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_ctr1.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_ctr1.tdf" 37 2 0 } } { "db/altsyncram_c3h1.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_c3h1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 213 0 0 } } { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 2688 0 0 } } { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 166 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "W:/241ProjectForRealz/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_ctr1.tdf" "decode3" { Text "W:/241ProjectForRealz/db/altsyncram_ctr1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_ctr1.tdf" "decode_a" { Text "W:/241ProjectForRealz/db/altsyncram_ctr1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info (12023): Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "W:/241ProjectForRealz/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1\|mux_kib:mux5 " "Info (12128): Elaborating entity \"mux_kib\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_c3h1:auto_generated\|altsyncram_ctr1:altsyncram1\|mux_kib:mux5\"" {  } { { "db/altsyncram_ctr1.tdf" "mux5" { Text "W:/241ProjectForRealz/db/altsyncram_ctr1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/241ProjectForRealz/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/241ProjectForRealz/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller animation:ANIM\|vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"animation:ANIM\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/241ProjectForRealz/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman_rom animation:ANIM\|pacman_rom:PACROM " "Info (12128): Elaborating entity \"pacman_rom\" for hierarchy \"animation:ANIM\|pacman_rom:PACROM\"" {  } { { "241Project2.v" "PACROM" { Text "W:/241ProjectForRealz/241Project2.v" 3565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component\"" {  } { { "pacman_rom.v" "altsyncram_component" { Text "W:/241ProjectForRealz/pacman_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component\"" {  } { { "pacman_rom.v" "" { Text "W:/241ProjectForRealz/pacman_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pacman_1.mif " "Info (12134): Parameter \"init_file\" = \"pacman_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pacman_rom.v" "" { Text "W:/241ProjectForRealz/pacman_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h771.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h771 " "Info (12023): Found entity 1: altsyncram_h771" {  } { { "db/altsyncram_h771.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_h771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h771 animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component\|altsyncram_h771:auto_generated " "Info (12128): Elaborating entity \"altsyncram_h771\" for hierarchy \"animation:ANIM\|pacman_rom:PACROM\|altsyncram:altsyncram_component\|altsyncram_h771:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "closedpac animation:ANIM\|closedpac:PAC2ROM " "Info (12128): Elaborating entity \"closedpac\" for hierarchy \"animation:ANIM\|closedpac:PAC2ROM\"" {  } { { "241Project2.v" "PAC2ROM" { Text "W:/241ProjectForRealz/241Project2.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component\"" {  } { { "closedpac.v" "altsyncram_component" { Text "W:/241ProjectForRealz/closedpac.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component\"" {  } { { "closedpac.v" "" { Text "W:/241ProjectForRealz/closedpac.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pacman_1 - Copy.mif " "Info (12134): Parameter \"init_file\" = \"pacman_1 - Copy.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "closedpac.v" "" { Text "W:/241ProjectForRealz/closedpac.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_po71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po71 " "Info (12023): Found entity 1: altsyncram_po71" {  } { { "db/altsyncram_po71.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_po71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po71 animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_po71\" for hierarchy \"animation:ANIM\|closedpac:PAC2ROM\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacmanleft animation:ANIM\|pacmanleft:PAC3ROM " "Info (12128): Elaborating entity \"pacmanleft\" for hierarchy \"animation:ANIM\|pacmanleft:PAC3ROM\"" {  } { { "241Project2.v" "PAC3ROM" { Text "W:/241ProjectForRealz/241Project2.v" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component\"" {  } { { "pacmanleft.v" "altsyncram_component" { Text "W:/241ProjectForRealz/pacmanleft.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component\"" {  } { { "pacmanleft.v" "" { Text "W:/241ProjectForRealz/pacmanleft.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pacmanopenleft.mif " "Info (12134): Parameter \"init_file\" = \"pacmanopenleft.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pacmanleft.v" "" { Text "W:/241ProjectForRealz/pacmanleft.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ut71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ut71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ut71 " "Info (12023): Found entity 1: altsyncram_ut71" {  } { { "db/altsyncram_ut71.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_ut71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ut71 animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component\|altsyncram_ut71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ut71\" for hierarchy \"animation:ANIM\|pacmanleft:PAC3ROM\|altsyncram:altsyncram_component\|altsyncram_ut71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacmanupp animation:ANIM\|pacmanupp:PAC4ROM " "Info (12128): Elaborating entity \"pacmanupp\" for hierarchy \"animation:ANIM\|pacmanupp:PAC4ROM\"" {  } { { "241Project2.v" "PAC4ROM" { Text "W:/241ProjectForRealz/241Project2.v" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component\"" {  } { { "pacmanupp.v" "altsyncram_component" { Text "W:/241ProjectForRealz/pacmanupp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component\"" {  } { { "pacmanupp.v" "" { Text "W:/241ProjectForRealz/pacmanupp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pacmanup.mif " "Info (12134): Parameter \"init_file\" = \"pacmanup.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pacmanupp.v" "" { Text "W:/241ProjectForRealz/pacmanupp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6a71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6a71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6a71 " "Info (12023): Found entity 1: altsyncram_6a71" {  } { { "db/altsyncram_6a71.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_6a71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6a71 animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component\|altsyncram_6a71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_6a71\" for hierarchy \"animation:ANIM\|pacmanupp:PAC4ROM\|altsyncram:altsyncram_component\|altsyncram_6a71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacmandownn animation:ANIM\|pacmandownn:PAC5ROM " "Info (12128): Elaborating entity \"pacmandownn\" for hierarchy \"animation:ANIM\|pacmandownn:PAC5ROM\"" {  } { { "241Project2.v" "PAC5ROM" { Text "W:/241ProjectForRealz/241Project2.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component\"" {  } { { "pacmandownn.v" "altsyncram_component" { Text "W:/241ProjectForRealz/pacmandownn.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component\"" {  } { { "pacmandownn.v" "" { Text "W:/241ProjectForRealz/pacmandownn.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pacmandown.mif " "Info (12134): Parameter \"init_file\" = \"pacmandown.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pacmandownn.v" "" { Text "W:/241ProjectForRealz/pacmandownn.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pg71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pg71 " "Info (12023): Found entity 1: altsyncram_pg71" {  } { { "db/altsyncram_pg71.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_pg71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pg71 animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component\|altsyncram_pg71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_pg71\" for hierarchy \"animation:ANIM\|pacmandownn:PAC5ROM\|altsyncram:altsyncram_component\|altsyncram_pg71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostrom animation:ANIM\|ghostrom:GHOST " "Info (12128): Elaborating entity \"ghostrom\" for hierarchy \"animation:ANIM\|ghostrom:GHOST\"" {  } { { "241Project2.v" "GHOST" { Text "W:/241ProjectForRealz/241Project2.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component\"" {  } { { "ghostrom.v" "altsyncram_component" { Text "W:/241ProjectForRealz/ghostrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component\"" {  } { { "ghostrom.v" "" { Text "W:/241ProjectForRealz/ghostrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ghost.mif " "Info (12134): Parameter \"init_file\" = \"ghost.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ghostrom.v" "" { Text "W:/241ProjectForRealz/ghostrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m071.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m071 " "Info (12023): Found entity 1: altsyncram_m071" {  } { { "db/altsyncram_m071.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_m071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m071 animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component\|altsyncram_m071:auto_generated " "Info (12128): Elaborating entity \"altsyncram_m071\" for hierarchy \"animation:ANIM\|ghostrom:GHOST\|altsyncram:altsyncram_component\|altsyncram_m071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostromblue animation:ANIM\|ghostromblue:GHOSTB " "Info (12128): Elaborating entity \"ghostromblue\" for hierarchy \"animation:ANIM\|ghostromblue:GHOSTB\"" {  } { { "241Project2.v" "GHOSTB" { Text "W:/241ProjectForRealz/241Project2.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component\"" {  } { { "ghostromblue.v" "altsyncram_component" { Text "W:/241ProjectForRealz/ghostromblue.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component\"" {  } { { "ghostromblue.v" "" { Text "W:/241ProjectForRealz/ghostromblue.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ghost - Copy.mif " "Info (12134): Parameter \"init_file\" = \"ghost - Copy.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ghostromblue.v" "" { Text "W:/241ProjectForRealz/ghostromblue.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uh71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uh71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uh71 " "Info (12023): Found entity 1: altsyncram_uh71" {  } { { "db/altsyncram_uh71.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_uh71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uh71 animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component\|altsyncram_uh71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_uh71\" for hierarchy \"animation:ANIM\|ghostromblue:GHOSTB\|altsyncram:altsyncram_component\|altsyncram_uh71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cherryrom animation:ANIM\|cherryrom:CHERRIE " "Info (12128): Elaborating entity \"cherryrom\" for hierarchy \"animation:ANIM\|cherryrom:CHERRIE\"" {  } { { "241Project2.v" "CHERRIE" { Text "W:/241ProjectForRealz/241Project2.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component\"" {  } { { "cherryrom.v" "altsyncram_component" { Text "W:/241ProjectForRealz/cherryrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component\"" {  } { { "cherryrom.v" "" { Text "W:/241ProjectForRealz/cherryrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cherry.mif " "Info (12134): Parameter \"init_file\" = \"cherry.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info (12134): Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cherryrom.v" "" { Text "W:/241ProjectForRealz/cherryrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u371.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u371 " "Info (12023): Found entity 1: altsyncram_u371" {  } { { "db/altsyncram_u371.tdf" "" { Text "W:/241ProjectForRealz/db/altsyncram_u371.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u371 animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component\|altsyncram_u371:auto_generated " "Info (12128): Elaborating entity \"altsyncram_u371\" for hierarchy \"animation:ANIM\|cherryrom:CHERRIE\|altsyncram:altsyncram_component\|altsyncram_u371:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                 } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info (278001): Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "scorecounter:sc\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"scorecounter:sc\|Mod0\"" {  } { { "241Project2.v" "Mod0" { Text "W:/241ProjectForRealz/241Project2.v" 674 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "scorecounter:sc\|Mod9 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"scorecounter:sc\|Mod9\"" {  } { { "241Project2.v" "Mod9" { Text "W:/241ProjectForRealz/241Project2.v" 691 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "xycounter:U0\|modulox:m1531\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"xycounter:U0\|modulox:m1531\|Mod0\"" {  } { { "241Project2.v" "Mod0" { Text "W:/241ProjectForRealz/241Project2.v" 6486 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "xycounter:U0\|moduloy:m1596\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"xycounter:U0\|moduloy:m1596\|Mod0\"" {  } { { "241Project2.v" "Mod0" { Text "W:/241ProjectForRealz/241Project2.v" 6469 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "xycounterG:GHOST\|modulox:Ulaa\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"xycounterG:GHOST\|modulox:Ulaa\|Mod0\"" {  } { { "241Project2.v" "Mod0" { Text "W:/241ProjectForRealz/241Project2.v" 6486 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "xycounterG:GHOST\|moduloy:Unaa\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"xycounterG:GHOST\|moduloy:Unaa\|Mod0\"" {  } { { "241Project2.v" "Mod0" { Text "W:/241ProjectForRealz/241Project2.v" 6469 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "xycounterG2:GHOST2\|modulox:U7\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"xycounterG2:GHOST2\|modulox:U7\|Mod0\"" {  } { { "241Project2.v" "Mod0" { Text "W:/241ProjectForRealz/241Project2.v" 6486 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "xycounterG2:GHOST2\|moduloy:U8\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"xycounterG2:GHOST2\|moduloy:U8\|Mod0\"" {  } { { "241Project2.v" "Mod0" { Text "W:/241ProjectForRealz/241Project2.v" 6469 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scorecounter:sc\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"scorecounter:sc\|lpm_divide:Mod0\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 674 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scorecounter:sc\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"scorecounter:sc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 674 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6m.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6m " "Info (12023): Found entity 1: lpm_divide_d6m" {  } { { "db/lpm_divide_d6m.tdf" "" { Text "W:/241ProjectForRealz/db/lpm_divide_d6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Info (12023): Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "W:/241ProjectForRealz/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Info (12023): Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "W:/241ProjectForRealz/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "W:/241ProjectForRealz/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "W:/241ProjectForRealz/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scorecounter:sc\|lpm_divide:Mod9 " "Info (12130): Elaborated megafunction instantiation \"scorecounter:sc\|lpm_divide:Mod9\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 691 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scorecounter:sc\|lpm_divide:Mod9 " "Info (12133): Instantiated megafunction \"scorecounter:sc\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 691 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k6m.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k6m " "Info (12023): Found entity 1: lpm_divide_k6m" {  } { { "db/lpm_divide_k6m.tdf" "" { Text "W:/241ProjectForRealz/db/lpm_divide_k6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info (12023): Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "W:/241ProjectForRealz/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Info (12023): Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "W:/241ProjectForRealz/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xycounter:U0\|modulox:m1531\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"xycounter:U0\|modulox:m1531\|lpm_divide:Mod0\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6486 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xycounter:U0\|modulox:m1531\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"xycounter:U0\|modulox:m1531\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6486 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Info (12023): Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "W:/241ProjectForRealz/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info (12023): Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "W:/241ProjectForRealz/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info (12023): Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "W:/241ProjectForRealz/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xycounter:U0\|moduloy:m1596\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"xycounter:U0\|moduloy:m1596\|lpm_divide:Mod0\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6469 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xycounter:U0\|moduloy:m1596\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"xycounter:U0\|moduloy:m1596\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6469 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info (12023): Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "W:/241ProjectForRealz/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info (12023): Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "W:/241ProjectForRealz/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info (12023): Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "W:/241ProjectForRealz/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX0\[0\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA update_food_reg:U29\|score\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal update_food_reg:U29\|score\[1\]" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX0\[1\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA update_food_reg:U29\|score\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal update_food_reg:U29\|score\[1\]" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX0\[2\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA update_food_reg:U29\|score\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal update_food_reg:U29\|score\[1\]" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX0\[3\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA update_food_reg:U29\|score\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal update_food_reg:U29\|score\[1\]" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX0\[4\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA update_food_reg:U29\|score\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal update_food_reg:U29\|score\[1\]" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX0\[5\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA update_food_reg:U29\|score\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal update_food_reg:U29\|score\[1\]" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX0\[6\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA update_food_reg:U29\|score\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal update_food_reg:U29\|score\[1\]" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX1\[0\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert1\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert1\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX1\[1\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert1\[2\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert1\[2\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX1\[2\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert1\[2\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert1\[2\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX1\[3\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert1\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert1\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX1\[4\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert1\[2\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert1\[2\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX1\[5\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert1\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert1\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX1\[6\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert1\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert1\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX2\[0\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert2\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert2\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX2\[1\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert2\[2\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert2\[2\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX2\[2\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert2\[2\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert2\[2\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX2\[3\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert2\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert2\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX2\[4\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert2\[2\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert2\[2\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX2\[5\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert2\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert2\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "scorecounter:sc\|hexerpoutput:H0\|HEX2\[6\] " "Warning (13012): Latch scorecounter:sc\|hexerpoutput:H0\|HEX2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scorecounter:sc\|hexconvert2\[3\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal scorecounter:sc\|hexconvert2\[3\]~synth" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 661 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 723 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounter:U0\|direction.010_1213 " "Warning (13012): Latch xycounter:U0\|direction.010_1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xycounter:U0\|direction.010_1213 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xycounter:U0\|direction.010_1213" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounter:U0\|direction.011_1174 " "Warning (13012): Latch xycounter:U0\|direction.011_1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xycounter:U0\|direction.010_1213 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xycounter:U0\|direction.010_1213" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounter:U0\|direction.001_1252 " "Warning (13012): Latch xycounter:U0\|direction.001_1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:U3\|keyleft " "Warning (13013): Ports D and ENA on the latch are fed by the same signal keyboard:U3\|keyleft" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6498 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounter:U0\|direction.000_1291 " "Warning (13012): Latch xycounter:U0\|direction.000_1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:U3\|keyleft " "Warning (13013): Ports D and ENA on the latch are fed by the same signal keyboard:U3\|keyleft" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 6498 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1180 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG:GHOST\|direction.011_1174 " "Warning (13012): Latch xycounterG:GHOST\|direction.011_1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xycounterG:GHOST\|direction.010_1213 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xycounterG:GHOST\|direction.010_1213" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG:GHOST\|direction.010_1213 " "Warning (13012): Latch xycounterG:GHOST\|direction.010_1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xycounterG:GHOST\|direction.010_1213 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xycounterG:GHOST\|direction.010_1213" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG:GHOST\|direction.000_1291 " "Warning (13012): Latch xycounterG:GHOST\|direction.000_1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ghostai:U9\|ghostleft " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ghostai:U9\|ghostleft" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 858 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG:GHOST\|direction.001_1252 " "Warning (13012): Latch xycounterG:GHOST\|direction.001_1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ghostai:U9\|ghostleft " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ghostai:U9\|ghostleft" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 858 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1363 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG2:GHOST2\|direction.010_1213 " "Warning (13012): Latch xycounterG2:GHOST2\|direction.010_1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xycounterG2:GHOST2\|direction.010_1213 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xycounterG2:GHOST2\|direction.010_1213" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG2:GHOST2\|direction.011_1174 " "Warning (13012): Latch xycounterG2:GHOST2\|direction.011_1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xycounterG2:GHOST2\|direction.010_1213 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal xycounterG2:GHOST2\|direction.010_1213" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG2:GHOST2\|direction.000_1291 " "Warning (13012): Latch xycounterG2:GHOST2\|direction.000_1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ghostai2:U9a\|ghostleft " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ghostai2:U9a\|ghostleft" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 989 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xycounterG2:GHOST2\|direction.001_1252 " "Warning (13012): Latch xycounterG2:GHOST2\|direction.001_1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ghostai2:U9a\|ghostleft " "Warning (13013): Ports D and ENA on the latch are fed by the same signal ghostai2:U9a\|ghostleft" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 989 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1545 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1658 -1 0 } } { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 1682 -1 0 } } { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3406 -1 0 } } { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 2576 -1 0 } } { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 2991 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "animation:ANIM\|color\[4\] animation:ANIM\|color\[4\]~_emulated animation:ANIM\|color\[4\]~latch " "Warning (13310): Register \"animation:ANIM\|color\[4\]\" is converted into an equivalent circuit using register \"animation:ANIM\|color\[4\]~_emulated\" and latch \"animation:ANIM\|color\[4\]~latch\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "animation:ANIM\|color\[5\] animation:ANIM\|color\[5\]~_emulated animation:ANIM\|color\[5\]~latch " "Warning (13310): Register \"animation:ANIM\|color\[5\]\" is converted into an equivalent circuit using register \"animation:ANIM\|color\[5\]~_emulated\" and latch \"animation:ANIM\|color\[5\]~latch\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "animation:ANIM\|color\[2\] animation:ANIM\|color\[2\]~_emulated animation:ANIM\|color\[2\]~latch " "Warning (13310): Register \"animation:ANIM\|color\[2\]\" is converted into an equivalent circuit using register \"animation:ANIM\|color\[2\]~_emulated\" and latch \"animation:ANIM\|color\[2\]~latch\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "animation:ANIM\|color\[3\] animation:ANIM\|color\[3\]~_emulated animation:ANIM\|color\[3\]~latch " "Warning (13310): Register \"animation:ANIM\|color\[3\]\" is converted into an equivalent circuit using register \"animation:ANIM\|color\[3\]~_emulated\" and latch \"animation:ANIM\|color\[3\]~latch\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "animation:ANIM\|color\[0\] animation:ANIM\|color\[0\]~_emulated animation:ANIM\|color\[0\]~latch " "Warning (13310): Register \"animation:ANIM\|color\[0\]\" is converted into an equivalent circuit using register \"animation:ANIM\|color\[0\]~_emulated\" and latch \"animation:ANIM\|color\[0\]~latch\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "animation:ANIM\|color\[1\] animation:ANIM\|color\[1\]~_emulated animation:ANIM\|color\[1\]~latch " "Warning (13310): Register \"animation:ANIM\|color\[1\]\" is converted into an equivalent circuit using register \"animation:ANIM\|color\[1\]~_emulated\" and latch \"animation:ANIM\|color\[1\]~latch\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning (18061): Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "animation:ANIM\|address10\[1\] High " "Critical Warning (18010): Register animation:ANIM\|address10\[1\] will power up to High" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 3621 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info (17049): 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[3\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[2\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[1\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[0\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[4\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[5\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[6\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[7\] " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|idle_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "animation:ANIM\|stater~5 " "Info (17050): Register \"animation:ANIM\|stater~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "animation:ANIM\|stater~6 " "Info (17050): Register \"animation:ANIM\|stater~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "animation:ANIM\|stater~7 " "Info (17050): Register \"animation:ANIM\|stater~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|s_ps2_transceiver~2 " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|s_ps2_transceiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|s_ps2_transceiver~3 " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|s_ps2_transceiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2 " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3 " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4 " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2 " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3 " "Info (17050): Register \"PS2_Demo:U5\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info (17016): Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "xycounter:U0\|modulox:m1531\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[0\]~10 " "Info (17048): Logic cell \"xycounter:U0\|modulox:m1531\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_4_result_int\[0\]~10" { Text "W:/241ProjectForRealz/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "xycounter:U0\|modulox:m1531\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10 " "Info (17048): Logic cell \"xycounter:U0\|modulox:m1531\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_6_result_int\[0\]~10" { Text "W:/241ProjectForRealz/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "xycounter:U0\|moduloy:m1596\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[0\]~10 " "Info (17048): Logic cell \"xycounter:U0\|moduloy:m1596\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mve.tdf" "add_sub_4_result_int\[0\]~10" { Text "W:/241ProjectForRealz/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "xycounterG:GHOST\|modulox:Ulaa\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[0\]~8 " "Info (17048): Logic cell \"xycounterG:GHOST\|modulox:Ulaa\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_3_result_int\[0\]~8" { Text "W:/241ProjectForRealz/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "xycounterG:GHOST\|modulox:Ulaa\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10 " "Info (17048): Logic cell \"xycounterG:GHOST\|modulox:Ulaa\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_6_result_int\[0\]~10" { Text "W:/241ProjectForRealz/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "xycounterG:GHOST\|moduloy:Unaa\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[0\]~8 " "Info (17048): Logic cell \"xycounterG:GHOST\|moduloy:Unaa\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_mve.tdf" "add_sub_3_result_int\[0\]~8" { Text "W:/241ProjectForRealz/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "xycounterG2:GHOST2\|modulox:U7\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[0\]~10 " "Info (17048): Logic cell \"xycounterG2:GHOST2\|modulox:U7\|lpm_divide:Mod0\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_5_result_int\[0\]~10" { Text "W:/241ProjectForRealz/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "xycounterG2:GHOST2\|moduloy:U8\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[0\]~8 " "Info (17048): Logic cell \"xycounterG2:GHOST2\|moduloy:U8\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_mve.tdf" "add_sub_3_result_int\[0\]~8" { Text "W:/241ProjectForRealz/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/241ProjectForRealz/241Project2.map.smsg " "Info (144001): Generated suppressed messages file W:/241ProjectForRealz/241Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"animation:ANIM\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning (21074): Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "241Project2.v" "" { Text "W:/241ProjectForRealz/241Project2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3898 " "Info (21057): Implemented 3898 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info (21058): Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Info (21059): Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info (21060): Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3703 " "Info (21061): Implemented 3703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Info (21064): Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Info: Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:17:52 2013 " "Info: Processing ended: Fri Nov 22 16:17:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Info: Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Info: Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
