$comment
	File created using the following command:
		vcd file adcproject2.msim.vcd -direction
$end
$date
	Mon Dec 09 23:41:28 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adcproject2_vlg_vec_tst $end
$var reg 1 ! i0 $end
$var reg 1 " i2 $end
$var reg 1 # i3 $end
$var reg 1 $ i4 $end
$var reg 1 % i5 $end
$var reg 1 & i6 $end
$var reg 1 ' i7 $end
$var reg 1 ( ia $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 , d $end
$var wire 1 - e $end
$var wire 1 . e0 $end
$var wire 1 / e1 $end
$var wire 1 0 e2 $end
$var wire 1 1 f $end
$var wire 1 2 g $end
$var wire 1 3 q0 $end
$var wire 1 4 q1 $end
$var wire 1 5 q2 $end
$var wire 1 6 w0 $end
$var wire 1 7 w1 $end
$var wire 1 8 w2 $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? a~output_o $end
$var wire 1 @ b~output_o $end
$var wire 1 A c~output_o $end
$var wire 1 B d~output_o $end
$var wire 1 C e~output_o $end
$var wire 1 D f~output_o $end
$var wire 1 E g~output_o $end
$var wire 1 F q0~output_o $end
$var wire 1 G w0~output_o $end
$var wire 1 H e0~output_o $end
$var wire 1 I q1~output_o $end
$var wire 1 J w1~output_o $end
$var wire 1 K e1~output_o $end
$var wire 1 L q2~output_o $end
$var wire 1 M w2~output_o $end
$var wire 1 N e2~output_o $end
$var wire 1 O i0~input_o $end
$var wire 1 P i4~input_o $end
$var wire 1 Q i5~input_o $end
$var wire 1 R i2~input_o $end
$var wire 1 S i3~input_o $end
$var wire 1 T af|K~0_combout $end
$var wire 1 U i6~input_o $end
$var wire 1 V i7~input_o $end
$var wire 1 W af|L~0_combout $end
$var wire 1 X ia~input_o $end
$var wire 1 Y af|M~0_combout $end
$var wire 1 Z af|K~1_combout $end
$var wire 1 [ af|L~1_combout $end
$var wire 1 \ af|L~2_combout $end
$var wire 1 ] ab|L~0_combout $end
$var wire 1 ^ ab|M~4_combout $end
$var wire 1 _ ab|L~1_combout $end
$var wire 1 ` ab|L~2_combout $end
$var wire 1 a ab|L~combout $end
$var wire 1 b ad|L~0_combout $end
$var wire 1 c ad|K~0_combout $end
$var wire 1 d a~0_combout $end
$var wire 1 e a~1_combout $end
$var wire 1 f ad|L~1_combout $end
$var wire 1 g ad|L~combout $end
$var wire 1 h ad|M~0_combout $end
$var wire 1 i ad|M~combout $end
$var wire 1 j a~2_combout $end
$var wire 1 k a~3_combout $end
$var wire 1 l a~4_combout $end
$var wire 1 m a~5_combout $end
$var wire 1 n c~0_combout $end
$var wire 1 o c~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
12
13
14
15
06
07
08
09
1:
x;
1<
1=
1>
0?
0@
0A
0B
0C
0D
1E
1F
0G
0H
1I
0J
0K
1L
0M
0N
1O
1P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
1]
0^
0_
0`
0a
0b
1c
1d
0e
0f
0g
1h
0i
1j
1k
0l
1m
1n
1o
$end
#10000000
1%
0$
0#
1"
1(
0!
1Q
0P
0S
1R
1X
0O
1_
0d
1D
0F
0j
03
11
1d
0D
1F
0k
1j
13
01
1C
0m
1k
1-
0C
1B
1?
1m
1)
1,
0-
0B
0?
0)
0,
#20000000
1&
0%
1#
0"
1!
1U
0Q
1S
0R
1O
0]
0_
0d
1^
1D
1H
0F
0j
03
1.
11
0k
1C
0m
1-
1B
1?
1)
1,
#30000000
1$
1%
0#
1P
1Q
0S
1b
0h
#40000000
1'
0&
0!
0$
1#
1V
0U
0O
0P
1S
0b
1h
1i
0c
0E
0I
1K
0n
1e
1/
04
02
0o
1j
1A
1k
1+
0C
1m
0-
0B
0?
0)
0,
#50000000
0(
0%
1&
1!
0#
0X
0Q
1U
1O
0S
0h
1T
1W
1_
0Z
0L
1l
0k
05
1Z
1L
1C
0m
0l
1k
1-
15
0C
1B
1?
1m
1)
1,
0-
0B
0?
0)
0,
#60000000
1"
1(
1%
0!
1R
1X
1Q
0O
1h
0T
0Z
0L
1l
0k
05
1Y
1N
1C
1o
1-
10
0A
0+
#70000000
1$
1#
1!
1P
1S
1O
1b
0_
1`
#80000000
0'
0&
0"
0(
0%
0$
0#
0!
0V
0U
0R
0X
0Q
0P
0S
0O
1]
0W
0b
0h
0`
1T
1_
1c
1Z
1L
1E
1I
0e
0l
14
12
15
1d
0^
0Y
0i
0D
0K
0N
0H
1F
0o
0m
1k
1n
13
0.
00
0/
01
0C
1B
1?
1A
1m
1o
1+
1)
1,
0-
0A
0B
0?
0)
0,
0+
#100000000
