// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that prints the output
module print( input in, output out );
// print out the output

// Design a module that prints the input
module print_in( input in, output out );
// print in the input

// Design a module that prints the output
module print_out( input in, output out );
// print out the output

// Design a module that prints the input
module print_in_out( input in, output out );
// print in the input and out the output

// Design a module that prints the output
module print_out_in( input in, output out );
// print out the output and in the input

// Design a module that prints the input
module print_in_out_out( input in, output out );
// print in the input, out the output and out the output

// Design a module that prints the input
endmodule
