

================================================================
== Vitis HLS Report for 'cmul'
================================================================
* Date:           Wed Jun 25 09:29:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt4_just_pipe_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     12|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     28|    -|
|Register         |        -|    -|     205|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     205|     40|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_14s_16s_28_1_0_U18  |mul_14s_16s_28_1_0  |        0|   1|  0|   6|    0|
    |mul_14s_16s_28_1_0_U19  |mul_14s_16s_28_1_0  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  12|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_14s_16s_28s_28_4_0_U21  |mac_muladd_14s_16s_28s_28_4_0  |  i0 + i1 * i2|
    |mac_mulsub_14s_16s_28s_28_4_0_U20  |mac_mulsub_14s_16s_28s_28_4_0  |  i0 - i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  28|          6|   32|         96|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_ce_reg                       |   1|   0|    1|          0|
    |ap_return_0_int_reg             |  16|   0|   16|          0|
    |ap_return_1_int_reg             |  16|   0|   16|          0|
    |mul_ln10_reg_134                |  28|   0|   28|          0|
    |mul_ln10_reg_134_pp0_iter1_reg  |  28|   0|   28|          0|
    |mul_ln11_reg_139                |  28|   0|   28|          0|
    |mul_ln11_reg_139_pp0_iter1_reg  |  28|   0|   28|          0|
    |w_imag_val_int_reg              |  14|   0|   14|          0|
    |w_real_val_int_reg              |  14|   0|   14|          0|
    |x_imag_val_int_reg              |  16|   0|   16|          0|
    |x_real_val_int_reg              |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 205|   0|  205|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|          cmul|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|          cmul|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|          cmul|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|          cmul|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|          cmul|  return value|
|x_real_val   |   in|   16|     ap_none|    x_real_val|        scalar|
|x_imag_val   |   in|   16|     ap_none|    x_imag_val|        scalar|
|w_real_val   |   in|   14|     ap_none|    w_real_val|        scalar|
|w_imag_val   |   in|   14|     ap_none|    w_imag_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

