Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  4 01:16:55 2023
| Host         : LAPTOP-QUANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3635 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.510      -40.370                    213                10010        0.059        0.000                      0                10010        2.833        0.000                       0                  3637  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.510      -40.370                    213                10010        0.139        0.000                      0                10010        2.833        0.000                       0                  3633  
  clkfbout_sys_clk                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.509      -40.105                    213                10010        0.139        0.000                      0                10010        2.833        0.000                       0                  3633  
  clkfbout_sys_clk_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.510      -40.370                    213                10010        0.059        0.000                      0                10010  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.510      -40.370                    213                10010        0.059        0.000                      0                10010  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          213  Failing Endpoints,  Worst Slack       -0.510ns,  Total Violation      -40.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.428ns (36.457%)  route 4.232ns (63.543%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.602     6.314    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X49Y60         FDRE (Setup_fdre_C_R)       -0.314     5.805    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
  -------------------------------------------------------------------
                         required time                          5.805    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.080     6.121    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.807    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                          5.807    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.080     6.121    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.807    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]
  -------------------------------------------------------------------
                         required time                          5.807    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.552    -0.612    sigma/udm/udm_controller/clk_out1
    SLICE_X57Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.385    sigma/sigma_tile/sfr/in45[11]
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  sigma/sigma_tile/sfr/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    sigma/udm/udm_controller/D[11]
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.819    -0.854    sigma/udm/udm_controller/clk_out1
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.120    -0.479    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.096    -0.372    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.823    -0.850    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.120    -0.476    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.916%)  route 0.347ns (65.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X51Y87         FDRE                                         r  sigma/elem_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/elem_reg[5][18]/Q
                         net (fo=3, routed)           0.347    -0.115    sigma/sigma_tile/riscv/elem_reg[6][31]_0[18]
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  sigma/sigma_tile/riscv/elem[6][18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.070    sigma/sigma_tile_n_161
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120    -0.220    sigma/elem_reg[6][18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.200%)  route 0.118ns (38.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X44Y77         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.347    sigma/sigma_tile/riscv/csr_rdata_reg[31][24]
    SLICE_X46Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile_n_419
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.824    -0.849    sigma/clk_out1
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.121    -0.453    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.196%)  route 0.099ns (34.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.630    -0.534    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X57Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/Q
                         net (fo=2, routed)           0.099    -0.293    sigma/sigma_tile/riscv/divisor_q_reg[61][48]
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/divisor_q[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[16]
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.904    -0.769    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                         clock pessimism              0.249    -0.521    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.120    -0.401    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/Q
                         net (fo=1, routed)           0.049    -0.384    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr_n_0_][15]
    SLICE_X61Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.339 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.838    -0.835    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.732%)  route 0.108ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.108    -0.346    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.076    -0.502    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.529%)  route 0.113ns (44.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.113    -0.340    sigma/udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.078    -0.500    sigma/udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/clk_out1
    SLICE_X51Y84         FDRE                                         r  sigma/elem_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/elem_reg[5][12]/Q
                         net (fo=3, routed)           0.107    -0.355    sigma/sigma_tile/riscv/elem_reg[6][31]_0[12]
    SLICE_X50Y84         LUT3 (Prop_lut3_I2_O)        0.045    -0.310 r  sigma/sigma_tile/riscv/elem[6][12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile_n_167
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.120    -0.470    sigma/elem_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y77         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.378    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X33Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.091    -0.499    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X59Y52     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X59Y52     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y53     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X59Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y53     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X45Y70     sigma/csr_rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y52     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y42     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X45Y70     sigma/csr_rdata_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X41Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y46     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y84     sigma/debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y84     sigma/debouncer/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          213  Failing Endpoints,  Worst Slack       -0.509ns,  Total Violation      -40.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.428ns (36.457%)  route 4.232ns (63.543%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.602     6.314    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X49Y60         FDRE (Setup_fdre_C_R)       -0.314     5.806    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
  -------------------------------------------------------------------
                         required time                          5.806    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.079     6.122    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.808    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                          5.808    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.079     6.122    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.808    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]
  -------------------------------------------------------------------
                         required time                          5.808    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.747    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.747    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.747    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.747    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.747    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.747    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.079     6.120    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.747    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.552    -0.612    sigma/udm/udm_controller/clk_out1
    SLICE_X57Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.385    sigma/sigma_tile/sfr/in45[11]
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  sigma/sigma_tile/sfr/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    sigma/udm/udm_controller/D[11]
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.819    -0.854    sigma/udm/udm_controller/clk_out1
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.120    -0.479    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.096    -0.372    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.823    -0.850    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.120    -0.476    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.916%)  route 0.347ns (65.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X51Y87         FDRE                                         r  sigma/elem_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/elem_reg[5][18]/Q
                         net (fo=3, routed)           0.347    -0.115    sigma/sigma_tile/riscv/elem_reg[6][31]_0[18]
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  sigma/sigma_tile/riscv/elem[6][18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.070    sigma/sigma_tile_n_161
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120    -0.220    sigma/elem_reg[6][18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.200%)  route 0.118ns (38.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X44Y77         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.347    sigma/sigma_tile/riscv/csr_rdata_reg[31][24]
    SLICE_X46Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile_n_419
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.824    -0.849    sigma/clk_out1
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.121    -0.453    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.196%)  route 0.099ns (34.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.630    -0.534    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X57Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/Q
                         net (fo=2, routed)           0.099    -0.293    sigma/sigma_tile/riscv/divisor_q_reg[61][48]
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/divisor_q[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[16]
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.904    -0.769    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                         clock pessimism              0.249    -0.521    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.120    -0.401    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/Q
                         net (fo=1, routed)           0.049    -0.384    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr_n_0_][15]
    SLICE_X61Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.339 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.838    -0.835    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.732%)  route 0.108ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.108    -0.346    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.076    -0.502    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.529%)  route 0.113ns (44.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.113    -0.340    sigma/udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.078    -0.500    sigma/udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/clk_out1
    SLICE_X51Y84         FDRE                                         r  sigma/elem_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/elem_reg[5][12]/Q
                         net (fo=3, routed)           0.107    -0.355    sigma/sigma_tile/riscv/elem_reg[6][31]_0[12]
    SLICE_X50Y84         LUT3 (Prop_lut3_I2_O)        0.045    -0.310 r  sigma/sigma_tile/riscv/elem[6][12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile_n_167
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.120    -0.470    sigma/elem_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y77         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.378    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X33Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.091    -0.499    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y13     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X59Y52     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X59Y52     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y53     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X59Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y53     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X45Y70     sigma/csr_rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y52     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y42     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X45Y70     sigma/csr_rdata_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X41Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y46     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y84     sigma/debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X58Y84     sigma/debouncer/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          213  Failing Endpoints,  Worst Slack       -0.510ns,  Total Violation      -40.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.428ns (36.457%)  route 4.232ns (63.543%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.602     6.314    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X49Y60         FDRE (Setup_fdre_C_R)       -0.314     5.805    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
  -------------------------------------------------------------------
                         required time                          5.805    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.080     6.121    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.807    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                          5.807    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.080     6.121    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.807    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]
  -------------------------------------------------------------------
                         required time                          5.807    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.552    -0.612    sigma/udm/udm_controller/clk_out1
    SLICE_X57Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.385    sigma/sigma_tile/sfr/in45[11]
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  sigma/sigma_tile/sfr/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    sigma/udm/udm_controller/D[11]
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.819    -0.854    sigma/udm/udm_controller/clk_out1
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.080    -0.519    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.120    -0.399    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.096    -0.372    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.823    -0.850    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.080    -0.516    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.120    -0.396    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.916%)  route 0.347ns (65.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X51Y87         FDRE                                         r  sigma/elem_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/elem_reg[5][18]/Q
                         net (fo=3, routed)           0.347    -0.115    sigma/sigma_tile/riscv/elem_reg[6][31]_0[18]
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  sigma/sigma_tile/riscv/elem[6][18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.070    sigma/sigma_tile_n_161
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.080    -0.260    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120    -0.140    sigma/elem_reg[6][18]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.200%)  route 0.118ns (38.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X44Y77         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.347    sigma/sigma_tile/riscv/csr_rdata_reg[31][24]
    SLICE_X46Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile_n_419
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.824    -0.849    sigma/clk_out1
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.080    -0.494    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.121    -0.373    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.196%)  route 0.099ns (34.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.630    -0.534    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X57Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/Q
                         net (fo=2, routed)           0.099    -0.293    sigma/sigma_tile/riscv/divisor_q_reg[61][48]
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/divisor_q[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[16]
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.904    -0.769    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.080    -0.441    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.120    -0.321    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/Q
                         net (fo=1, routed)           0.049    -0.384    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr_n_0_][15]
    SLICE_X61Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.339 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.838    -0.835    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.080    -0.504    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.092    -0.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.732%)  route 0.108ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.108    -0.346    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.080    -0.498    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.076    -0.422    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.529%)  route 0.113ns (44.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.113    -0.340    sigma/udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.080    -0.498    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.078    -0.420    sigma/udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/clk_out1
    SLICE_X51Y84         FDRE                                         r  sigma/elem_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/elem_reg[5][12]/Q
                         net (fo=3, routed)           0.107    -0.355    sigma/sigma_tile/riscv/elem_reg[6][31]_0[12]
    SLICE_X50Y84         LUT3 (Prop_lut3_I2_O)        0.045    -0.310 r  sigma/sigma_tile/riscv/elem[6][12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile_n_167
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.080    -0.510    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.120    -0.390    sigma/elem_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y77         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.378    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X33Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.080    -0.510    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.091    -0.419    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          213  Failing Endpoints,  Worst Slack       -0.510ns,  Total Violation      -40.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.428ns (36.457%)  route 4.232ns (63.543%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.602     6.314    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y60         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X49Y60         FDRE (Setup_fdre_C_R)       -0.314     5.805    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
  -------------------------------------------------------------------
                         required time                          5.805    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.080     6.121    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.807    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                          5.807    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.428ns (36.654%)  route 4.196ns (63.346%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.566     6.279    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.145     5.907    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y50         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]/C
                         clock pessimism              0.293     6.201    
                         clock uncertainty           -0.080     6.121    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.314     5.807    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][2]
  -------------------------------------------------------------------
                         required time                          5.807    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.428ns (37.045%)  route 4.126ns (62.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 5.905 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.271    -0.346    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.500 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[0]
                         net (fo=4, routed)           0.573     2.073    sigma/sigma_tile/riscv/dat0_o[20]
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.097     2.170 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4/O
                         net (fo=235, routed)         1.002     3.172    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][20]_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.097     3.269 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22/O
                         net (fo=1, routed)           0.417     3.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_22_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.097     3.783 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=2, routed)           0.365     4.148    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.097     4.245 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.611     4.856    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.097     4.953 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=112, routed)         0.663     5.615    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.097     5.712 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.496     6.209    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        1.143     5.905    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y53         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]/C
                         clock pessimism              0.293     6.199    
                         clock uncertainty           -0.080     6.119    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.373     5.746    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][28]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 -0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.552    -0.612    sigma/udm/udm_controller/clk_out1
    SLICE_X57Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.086    -0.385    sigma/sigma_tile/sfr/in45[11]
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  sigma/sigma_tile/sfr/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    sigma/udm/udm_controller/D[11]
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.819    -0.854    sigma/udm/udm_controller/clk_out1
    SLICE_X56Y75         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.080    -0.519    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.120    -0.399    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.096    -0.372    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.823    -0.850    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y79         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.080    -0.516    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.120    -0.396    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.916%)  route 0.347ns (65.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.562    -0.602    sigma/clk_out1
    SLICE_X51Y87         FDRE                                         r  sigma/elem_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/elem_reg[5][18]/Q
                         net (fo=3, routed)           0.347    -0.115    sigma/sigma_tile/riscv/elem_reg[6][31]_0[18]
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  sigma/sigma_tile/riscv/elem[6][18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.070    sigma/sigma_tile_n_161
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X54Y86         FDRE                                         r  sigma/elem_reg[6][18]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.080    -0.260    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120    -0.140    sigma/elem_reg[6][18]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.200%)  route 0.118ns (38.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.558    -0.606    sigma/clk_out1
    SLICE_X44Y77         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.347    sigma/sigma_tile/riscv/csr_rdata_reg[31][24]
    SLICE_X46Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile_n_419
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.824    -0.849    sigma/clk_out1
    SLICE_X46Y77         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.080    -0.494    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.121    -0.373    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.196%)  route 0.099ns (34.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.630    -0.534    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X57Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[48]/Q
                         net (fo=2, routed)           0.099    -0.293    sigma/sigma_tile/riscv/divisor_q_reg[61][48]
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  sigma/sigma_tile/riscv/divisor_q[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/D[16]
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.904    -0.769    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X56Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.080    -0.441    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.120    -0.321    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr][15]/Q
                         net (fo=1, routed)           0.049    -0.384    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][curinstr_addr_n_0_][15]
    SLICE_X61Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.339 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][15]
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.838    -0.835    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y52         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.080    -0.504    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.092    -0.412    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.732%)  route 0.108ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.108    -0.346    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.080    -0.498    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.076    -0.422    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.529%)  route 0.113ns (44.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.570    -0.594    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y90         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.113    -0.340    sigma/udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.841    -0.832    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y90         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.080    -0.498    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.078    -0.420    sigma/udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/elem_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/elem_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/clk_out1
    SLICE_X51Y84         FDRE                                         r  sigma/elem_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/elem_reg[5][12]/Q
                         net (fo=3, routed)           0.107    -0.355    sigma/sigma_tile/riscv/elem_reg[6][31]_0[12]
    SLICE_X50Y84         LUT3 (Prop_lut3_I2_O)        0.045    -0.310 r  sigma/sigma_tile/riscv/elem[6][12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile_n_167
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/clk_out1
    SLICE_X50Y84         FDRE                                         r  sigma/elem_reg[6][12]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.080    -0.510    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.120    -0.390    sigma/elem_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.561    -0.603    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y77         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.084    -0.378    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X33Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    sigma/udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3635, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.080    -0.510    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.091    -0.419    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.086    





