<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="/home/hpark/equus/FPGA_TOP/CREATED_BITS"/>
	<item key="bootgen_files_selection" value="/home/hpark/equus/VITIS/app_v12_0/Debug"/>
</section>
