{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544839003154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544839003155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 05:26:43 2018 " "Processing started: Sat Dec 15 05:26:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544839003155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544839003155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAD961Test -c CAD961Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAD961Test -c CAD961Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544839003155 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544839005222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Square-Behavioral " "Found design unit 1: Square-Behavioral" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005677 ""} { "Info" "ISGN_ENTITY_NAME" "1 Square " "Found entity 1: Square" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544839005677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_square.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Square-Behavioral " "Found design unit 1: VGA_Square-Behavioral" {  } { { "VGA/VGA_Square.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_Square.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005680 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Square " "Found entity 1: VGA_Square" {  } { { "VGA/VGA_Square.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_Square.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544839005680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_controller-Behavioral " "Found design unit 1: VGA_controller-Behavioral" {  } { { "VGA/VGA_controller.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005684 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA/VGA_controller.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/VGA_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544839005684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cad961test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cad961test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAD961Test-CAD961Test " "Found design unit 1: CAD961Test-CAD961Test" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005688 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAD961Test " "Found entity 1: CAD961Test" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544839005688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544839005688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAD961Test " "Elaborating entity \"CAD961Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544839005726 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR CAD961Test.vhd(33) " "VHDL Signal Declaration warning at CAD961Test.vhd(33): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR CAD961Test.vhd(39) " "VHDL Signal Declaration warning at CAD961Test.vhd(39): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA CAD961Test.vhd(40) " "VHDL Signal Declaration warning at CAD961Test.vhd(40): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N CAD961Test.vhd(41) " "VHDL Signal Declaration warning at CAD961Test.vhd(41): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE CAD961Test.vhd(42) " "VHDL Signal Declaration warning at CAD961Test.vhd(42): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK CAD961Test.vhd(43) " "VHDL Signal Declaration warning at CAD961Test.vhd(43): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N CAD961Test.vhd(44) " "VHDL Signal Declaration warning at CAD961Test.vhd(44): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM CAD961Test.vhd(46) " "VHDL Signal Declaration warning at CAD961Test.vhd(46): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005728 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N CAD961Test.vhd(47) " "VHDL Signal Declaration warning at CAD961Test.vhd(47): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM CAD961Test.vhd(48) " "VHDL Signal Declaration warning at CAD961Test.vhd(48): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N CAD961Test.vhd(49) " "VHDL Signal Declaration warning at CAD961Test.vhd(49): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK CAD961Test.vhd(52) " "VHDL Signal Declaration warning at CAD961Test.vhd(52): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_ADC_CS_N CAD961Test.vhd(65) " "VHDL Signal Declaration warning at CAD961Test.vhd(65): used implicit default value for signal \"MyLCDLT24_ADC_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_ADC_DCLK CAD961Test.vhd(66) " "VHDL Signal Declaration warning at CAD961Test.vhd(66): used implicit default value for signal \"MyLCDLT24_ADC_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_ADC_DIN CAD961Test.vhd(67) " "VHDL Signal Declaration warning at CAD961Test.vhd(67): used implicit default value for signal \"MyLCDLT24_ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_CS_N CAD961Test.vhd(70) " "VHDL Signal Declaration warning at CAD961Test.vhd(70): used implicit default value for signal \"MyLCDLT24_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_D CAD961Test.vhd(71) " "VHDL Signal Declaration warning at CAD961Test.vhd(71): used implicit default value for signal \"MyLCDLT24_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_LCD_ON CAD961Test.vhd(72) " "VHDL Signal Declaration warning at CAD961Test.vhd(72): used implicit default value for signal \"MyLCDLT24_LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005729 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_RD_N CAD961Test.vhd(73) " "VHDL Signal Declaration warning at CAD961Test.vhd(73): used implicit default value for signal \"MyLCDLT24_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005730 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_RESET_N CAD961Test.vhd(74) " "VHDL Signal Declaration warning at CAD961Test.vhd(74): used implicit default value for signal \"MyLCDLT24_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005730 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_RS CAD961Test.vhd(75) " "VHDL Signal Declaration warning at CAD961Test.vhd(75): used implicit default value for signal \"MyLCDLT24_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005730 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_WR_N CAD961Test.vhd(76) " "VHDL Signal Declaration warning at CAD961Test.vhd(76): used implicit default value for signal \"MyLCDLT24_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1544839005730 "|CAD961Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_Control " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_Control\"" {  } { { "CAD961Test.vhd" "VGA_Control" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544839005732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square Square:VGA_SQ " "Elaborating entity \"Square\" for hierarchy \"Square:VGA_SQ\"" {  } { { "CAD961Test.vhd" "VGA_SQ" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544839005735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SquareX Board.vhd(27) " "Verilog HDL or VHDL warning at Board.vhd(27): object \"SquareX\" assigned a value but never read" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544839005737 "|CAD961Test|Square:VGA_SQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SquareY Board.vhd(28) " "Verilog HDL or VHDL warning at Board.vhd(28): object \"SquareY\" assigned a value but never read" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544839005738 "|CAD961Test|Square:VGA_SQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SquareXMoveDir Board.vhd(29) " "Verilog HDL or VHDL warning at Board.vhd(29): object \"SquareXMoveDir\" assigned a value but never read" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544839005738 "|CAD961Test|Square:VGA_SQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SquareYMoveDir Board.vhd(29) " "Verilog HDL or VHDL warning at Board.vhd(29): object \"SquareYMoveDir\" assigned a value but never read" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544839005738 "|CAD961Test|Square:VGA_SQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SquareXmax Board.vhd(32) " "Verilog HDL or VHDL warning at Board.vhd(32): object \"SquareXmax\" assigned a value but never read" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544839005738 "|CAD961Test|Square:VGA_SQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SquareYmax Board.vhd(34) " "Verilog HDL or VHDL warning at Board.vhd(34): object \"SquareYmax\" assigned a value but never read" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544839005738 "|CAD961Test|Square:VGA_SQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColorSelect Board.vhd(35) " "Verilog HDL or VHDL warning at Board.vhd(35): object \"ColorSelect\" assigned a value but never read" {  } { { "VGA/Board.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/VGA/Board.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544839005738 "|CAD961Test|Square:VGA_SQ"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544839006628 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1544839006628 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_ADC_CS_N GND " "Pin \"MyLCDLT24_ADC_CS_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_ADC_DCLK GND " "Pin \"MyLCDLT24_ADC_DCLK\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_ADC_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_ADC_DIN GND " "Pin \"MyLCDLT24_ADC_DIN\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_CS_N GND " "Pin \"MyLCDLT24_CS_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[0\] GND " "Pin \"MyLCDLT24_D\[0\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[1\] GND " "Pin \"MyLCDLT24_D\[1\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[2\] GND " "Pin \"MyLCDLT24_D\[2\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[3\] GND " "Pin \"MyLCDLT24_D\[3\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[4\] GND " "Pin \"MyLCDLT24_D\[4\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[5\] GND " "Pin \"MyLCDLT24_D\[5\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[6\] GND " "Pin \"MyLCDLT24_D\[6\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[7\] GND " "Pin \"MyLCDLT24_D\[7\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[8\] GND " "Pin \"MyLCDLT24_D\[8\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[9\] GND " "Pin \"MyLCDLT24_D\[9\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[10\] GND " "Pin \"MyLCDLT24_D\[10\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[11\] GND " "Pin \"MyLCDLT24_D\[11\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[12\] GND " "Pin \"MyLCDLT24_D\[12\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[13\] GND " "Pin \"MyLCDLT24_D\[13\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[14\] GND " "Pin \"MyLCDLT24_D\[14\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_D\[15\] GND " "Pin \"MyLCDLT24_D\[15\]\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_LCD_ON GND " "Pin \"MyLCDLT24_LCD_ON\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_RD_N GND " "Pin \"MyLCDLT24_RD_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_RESET_N GND " "Pin \"MyLCDLT24_RESET_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_RS GND " "Pin \"MyLCDLT24_RS\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MyLCDLT24_WR_N GND " "Pin \"MyLCDLT24_WR_N\" is stuck at GND" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544839006860 "|CAD961Test|MyLCDLT24_WR_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544839006860 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Counter\[31\] Low " "Register Counter\[31\] will power up to Low" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 168 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1544839006890 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Counter\[0\] Low " "Register Counter\[0\] will power up to Low" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 168 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1544839006890 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1544839006890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544839007059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544839007493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007493 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[0\] " "No output dependent on input pin \"Key\[0\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[1\] " "No output dependent on input pin \"Key\[1\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[2\] " "No output dependent on input pin \"Key\[2\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[3\] " "No output dependent on input pin \"Key\[3\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[0\] " "No output dependent on input pin \"Switch\[0\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[1\] " "No output dependent on input pin \"Switch\[1\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[2\] " "No output dependent on input pin \"Switch\[2\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[3\] " "No output dependent on input pin \"Switch\[3\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[4\] " "No output dependent on input pin \"Switch\[4\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[5\] " "No output dependent on input pin \"Switch\[5\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[6\] " "No output dependent on input pin \"Switch\[6\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[7\] " "No output dependent on input pin \"Switch\[7\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[8\] " "No output dependent on input pin \"Switch\[8\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[9\] " "No output dependent on input pin \"Switch\[9\]\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|Switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MyLCDLT24_ADC_BUSY " "No output dependent on input pin \"MyLCDLT24_ADC_BUSY\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|MyLCDLT24_ADC_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MyLCDLT24_ADC_DOUT " "No output dependent on input pin \"MyLCDLT24_ADC_DOUT\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|MyLCDLT24_ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MyLCDLT24_ADC_PENIRQ_N " "No output dependent on input pin \"MyLCDLT24_ADC_PENIRQ_N\"" {  } { { "CAD961Test.vhd" "" { Text "D:/university/bachelor degree/seventh semester/Digital Circuits/Projects/First Phase/CAD961VGA/CAD961Test.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544839007609 "|CAD961Test|MyLCDLT24_ADC_PENIRQ_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544839007609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "601 " "Implemented 601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544839007613 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544839007613 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1544839007613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544839007613 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1544839007613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544839007613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544839007659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 05:26:47 2018 " "Processing ended: Sat Dec 15 05:26:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544839007659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544839007659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544839007659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544839007659 ""}
