/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire [35:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [37:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [17:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [14:0] celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_63z;
  wire [10:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [32:0] celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [24:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_5z ? celloutsig_1_1z[8] : celloutsig_1_1z[4];
  assign celloutsig_0_12z = celloutsig_0_3z[7] ? celloutsig_0_5z[1] : celloutsig_0_1z;
  assign celloutsig_0_21z = celloutsig_0_16z ? celloutsig_0_5z[1] : in_data[19];
  assign celloutsig_0_27z = celloutsig_0_23z ? celloutsig_0_12z : celloutsig_0_21z;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[5] & celloutsig_0_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | celloutsig_1_1z[8]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z[0] | celloutsig_1_5z);
  assign celloutsig_0_23z = ~(in_data[9] | celloutsig_0_21z);
  assign celloutsig_0_25z = ~(celloutsig_0_5z[1] | celloutsig_0_11z[4]);
  assign celloutsig_0_29z = ~(celloutsig_0_5z[2] | celloutsig_0_3z[2]);
  assign celloutsig_0_41z = ~celloutsig_0_13z;
  assign celloutsig_0_20z = ~celloutsig_0_6z;
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_0z = ~((in_data[189] | in_data[171]) & in_data[130]);
  assign celloutsig_1_12z = ~((celloutsig_1_1z[8] | celloutsig_1_3z) & celloutsig_1_10z);
  assign celloutsig_1_18z = ~((celloutsig_1_4z[3] | celloutsig_1_14z) & (celloutsig_1_16z | celloutsig_1_17z[14]));
  assign celloutsig_0_13z = ~((celloutsig_0_5z[0] | celloutsig_0_6z) & (celloutsig_0_12z | celloutsig_0_3z[1]));
  assign celloutsig_1_3z = celloutsig_1_1z[2] | ~(celloutsig_1_2z);
  assign celloutsig_0_59z = celloutsig_0_43z[14:0] + { celloutsig_0_9z[19:6], celloutsig_0_29z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 13'h0000;
    else _00_ <= { in_data[64:63], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_3z[6:3] & { celloutsig_0_0z[7:5], celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_8z[22:4], celloutsig_0_4z } & { celloutsig_0_8z[31:27], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[71:50], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[58:42], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, in_data[41:25], celloutsig_0_6z, celloutsig_0_5z, _00_, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_11z[33:27], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_13z } / { 1'h1, celloutsig_0_3z[5], celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_30z };
  assign celloutsig_0_64z = { celloutsig_0_59z[3:0], celloutsig_0_24z, celloutsig_0_50z, celloutsig_0_4z } / { 1'h1, _00_[8:3], celloutsig_0_41z, celloutsig_0_49z, celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_1_10z = { in_data[176:168], celloutsig_1_4z } == { celloutsig_1_6z[12:11], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z } === celloutsig_0_3z[8:2];
  assign celloutsig_0_18z = { celloutsig_0_8z[17:15], celloutsig_0_13z } >= celloutsig_0_8z[23:20];
  assign celloutsig_1_16z = celloutsig_1_10z & ~(celloutsig_1_11z[3]);
  assign celloutsig_0_1z = in_data[44] & ~(in_data[46]);
  assign celloutsig_0_3z = { celloutsig_0_0z[6:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[68:61] * in_data[60:53];
  assign celloutsig_0_43z = { in_data[70:54], celloutsig_0_28z } * { in_data[14:1], celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[165:157] * { in_data[156:149], celloutsig_1_0z };
  assign celloutsig_1_4z = - { in_data[137:134], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_10z } !== celloutsig_1_6z[11:6];
  assign celloutsig_0_16z = celloutsig_0_11z[29:17] !== { celloutsig_0_11z[10:3], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_49z = & { celloutsig_0_26z[26:17], celloutsig_0_7z };
  assign celloutsig_0_15z = & celloutsig_0_11z[20:11];
  assign celloutsig_1_2z = ~^ in_data[160:150];
  assign celloutsig_0_47z = _00_[8:5] >> in_data[47:44];
  assign celloutsig_1_9z = { celloutsig_1_1z[3:2], celloutsig_1_8z, celloutsig_1_2z } << { celloutsig_1_1z[5:4], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_15z = { in_data[101:99], celloutsig_1_2z, celloutsig_1_13z } << { celloutsig_1_11z[3:0], celloutsig_1_2z };
  assign celloutsig_0_50z = { celloutsig_0_5z[1], celloutsig_0_47z } >> { celloutsig_0_9z[18], celloutsig_0_7z };
  assign celloutsig_1_6z = in_data[190:174] >> { in_data[164:150], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_19z = { in_data[68:58], celloutsig_0_6z } >> celloutsig_0_8z[11:0];
  assign celloutsig_0_30z = { celloutsig_0_19z[8:7], celloutsig_0_1z, celloutsig_0_13z } <<< { celloutsig_0_7z[3:1], celloutsig_0_27z };
  assign celloutsig_0_5z = celloutsig_0_3z[7:5] ~^ in_data[61:59];
  assign celloutsig_1_11z = { celloutsig_1_9z[2:0], celloutsig_1_9z } ~^ { celloutsig_1_4z[5:3], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_6z[6], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z } ~^ { celloutsig_1_1z[7:2], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_63z = { celloutsig_0_16z, celloutsig_0_41z, celloutsig_0_15z } ^ { celloutsig_0_31z[11:10], celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_9z[15:1], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_3z } ^ { celloutsig_0_11z[31:7], _00_ };
  assign celloutsig_1_8z = ~((celloutsig_1_7z & celloutsig_1_5z) | (celloutsig_1_5z & celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_11z[3] & celloutsig_1_15z[3]) | (celloutsig_1_6z[4] & celloutsig_1_15z[0]));
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_9z[14]) | (celloutsig_0_16z & celloutsig_0_0z[5]));
  assign celloutsig_0_24z = ~((celloutsig_0_21z & celloutsig_0_20z) | (celloutsig_0_4z & celloutsig_0_5z[1]));
  assign celloutsig_0_28z = ~((celloutsig_0_6z & celloutsig_0_0z[0]) | (celloutsig_0_19z[4] & celloutsig_0_18z));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
