

================================================================
== Vitis HLS Report for 'input_bucket_parallel_1'
================================================================
* Date:           Mon Apr 17 11:21:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      126|      126|  1.260 us|  1.260 us|  127|  127|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |input_bucket_1_1_U0  |input_bucket_1_1  |      126|      126|  1.260 us|  1.260 us|  126|  126|       no|
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|       55|      231|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       55|      231|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------+------------------+---------+----+----+-----+-----+
    |input_bucket_1_1_U0  |input_bucket_1_1  |        0|   1|  55|  231|    0|
    +---------------------+------------------+---------+----+----+-----+-----+
    |Total                |                  |        0|   1|  55|  231|    0|
    +---------------------+------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|i                         |   in|    3|     ap_none|                        i|        scalar|
|i_ap_vld                  |   in|    1|     ap_none|                        i|        scalar|
|sorted_data_address0      |  out|    6|   ap_memory|              sorted_data|         array|
|sorted_data_ce0           |  out|    1|   ap_memory|              sorted_data|         array|
|sorted_data_d0            |  out|   32|   ap_memory|              sorted_data|         array|
|sorted_data_q0            |   in|   32|   ap_memory|              sorted_data|         array|
|sorted_data_we0           |  out|    1|   ap_memory|              sorted_data|         array|
|sorted_data_address1      |  out|    6|   ap_memory|              sorted_data|         array|
|sorted_data_ce1           |  out|    1|   ap_memory|              sorted_data|         array|
|sorted_data_d1            |  out|   32|   ap_memory|              sorted_data|         array|
|sorted_data_q1            |   in|   32|   ap_memory|              sorted_data|         array|
|sorted_data_we1           |  out|    1|   ap_memory|              sorted_data|         array|
|bucket1_address0          |  out|    9|   ap_memory|                  bucket1|         array|
|bucket1_ce0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d0                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q0                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_address1          |  out|    9|   ap_memory|                  bucket1|         array|
|bucket1_ce1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d1                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q1                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket_pointer1_address0  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d0        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q0        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_address1  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d1        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q1        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  input_bucket_parallel.1|  return value|
+--------------------------+-----+-----+------------+-------------------------+--------------+

