0.6
2019.1
May 24 2019
15:06:07
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_BRAM/AHB2BRAM.v,1731256498,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_BUS/AHBDCD.v,,AHB2MEM,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_25M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_BUS/AHBDCD.v,1500359074,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_BUS/AHBMUX.v,,AHBDCD,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_BUS/AHBMUX.v,1379313012,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/AHBVGASYS.v,,AHBMUX,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/AHBVGASYS.v,1731228327,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/ARMSOC_TOP.v,,AHBVGA,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/counter.v,1590593905,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/dual_port_ram_sync.v,,GenericCounter,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/dual_port_ram_sync.v,1731206440,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/font_rom.v,,dual_port_ram_sync,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/font_rom.v,1337002010,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/vga_console.v,,font_rom,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/vga_console.v,1730910008,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/vga_image.v,,vga_console,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/vga_image.v,1731206442,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/vga_sync.v,,vga_image,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/vga_sync.v,1730906659,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/ARMSOC_TOP_TB.v,,VGAInterface,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/ARMSOC_TOP.v,1731229100,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/CortexM3-DS/CORTEXM3INTEGRATIONDS.v,,ARMSOC_TOP,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/ARMSOC_TOP_TB.v,1729590622,verilog,,,,ARMSOC_TOP_TB,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/CortexM3-DS/CORTEXM3INTEGRATIONDS.v,1602826070,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_VGA/counter.v,,CORTEXM3INTEGRATIONDS,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_25M/clk_25M.v,1731256038,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_50M/clk_50M_clk_wiz.v,,clk_25M,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_25M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_25M/clk_25M_clk_wiz.v,1731256037,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_25M/clk_25M.v,,clk_25M_clk_wiz,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_25M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_40M/clk_40M.v,1731232586,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_50M/clk_50M_clk_wiz.v,,clk_40M,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_40M/clk_40M_clk_wiz.v,1731232586,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_40M/clk_40M.v,,clk_40M_clk_wiz,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_40M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_50M/clk_50M.v,1731222275,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/FPGA/AHB_BRAM/AHB2BRAM.v,,clk_50M,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_25M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_50M/clk_50M_clk_wiz.v,1731222275,verilog,,D:/Digital_IC/Digital_IC_Lab/Lab2_VGA/Lab2_VGA.srcs/sources_1/ip/clk_50M/clk_50M.v,,clk_50M_clk_wiz,,,../../../../Lab2_VGA.srcs/sources_1/ip/clk_25M;../../../../Lab2_VGA.srcs/sources_1/ip/clk_50M,,,,,
