# 2024.02.26-2.4 Sequential Logic

## Registers

A `Reg` holds its output value until the rising edge of its clock, at which time it takes on the value of its input.

```scala
class RegisterModule extends Module {
  val io = IO(new Bundle {
    val in  = Input(UInt(12.W))
    val out = Output(UInt(12.W))
  })

	// val register : UInt = Reg(UInt(12.W))
  val register = Reg(UInt(12.W))
  register := io.in + 1.U
  io.out := register
}

test(new RegisterModule) { c =>
  for (i <- 0 until 100) {
    c.io.in.poke(i.U)
    c.clock.step(1)
    c.io.out.expect((i + 1).U)
  }
}
println("SUCCESS!!")
```

Notice: One important note is that Chisel distinguishes between types (like `UInt`) and hardware nodes (like the literal `2.U`, or the output of `myReg`).

```scala
// legal because a Reg needs a data type as a model
val myReg = Reg(UInt(2.W))
// error because `2.U` is already a hardware node and can't be used as a model
val myReg = Reg(2.U)
```

### `RegInit`

The register in `RegisterModule` was initialized to random data for simulation. Unless otherwised specified, registers do not have a reset value (or a reset). The way to create a register that resets to a given value is with `RegInit`.

```scala
// The first argument is a type node that specified the datatype and its width.
// The second argument is a hardware node that specified the reset value, in this case 0.
val myReg = RegInit(UInt(12.W), 0.U)

// It is a hardware node that specifies the reset value, but normally `0.U`.
val myReg = RegInit(0.U(12.W))
```

`RegInit` 不仅初始化，也创建了这个 reg，因此不需要先创建再 init

```scala
class RegInitModule extends Module {
  val io = IO(new Bundle {
    val in  = Input(UInt(12.W))
    val out = Output(UInt(12.W))
  })

  val register = RegInit(0.U(12.W))
  register := io.in + 1.U
  io.out := register
}
```

### `RegNext`

`RegNext` 在 Chisel 中是一个用于创建寄存器并在下一个时钟周期将输入信号的值传递给该寄存器的便捷方法。它简化了寄存器的声明和初始化，使得您可以轻松地创建一个将当前输入信号的值保存到下一个时钟周期的寄存器。使用`RegNext`时，可以指定一个初始值，如果不指定，则寄存器在复位时的值是未定义的

在 Chisel 中使用 `RegNext` 的基本语法如下：

```scala
val myReg = RegNext(inputSignal, initValue)
```

- `inputSignal` 是你希望在下一个时钟周期传递给寄存器的信号。
- `initValue` 是可选参数，用于指定寄存器在复位时的初始值。如果不提供初始值，寄存器在复位时的值是未定义的。

## Shift Register

![Untitled](./ShiftRegister.svg)

```scala
class MyShiftRegister(val init: Int = 1) extends Module {
  val io = IO(new Bundle {
    val in  = Input(Bool())
    val out = Output(UInt(4.W))
  })

  val state = RegInit(UInt(4.W), init.U)
  val stateTemp = (state << 1.U) + io.in.asUInt
  state := stateTemp
  io.out := state
}

test(new MyShiftRegister()) { c =>
  var state = c.init
  for (i <- 0 until 10) {
    // poke in LSB of i (i % 2)
    c.io.in.poke(((i % 2) != 0).B)
    // update expected state
    state = ((state * 2) + (i % 2)) & 0xf
    c.clock.step(1)
    c.io.out.expect(state.U)
  }
}
println("SUCCESS!!")
```

### Parameterized Shift Register

```scala
// n is the output width (number of delays - 1)
// init state to init
class MyOptionalShiftRegister(val n: Int, val init: BigInt = 1) extends Module {
  val io = IO(new Bundle {
    val en  = Input(Bool())
    val in  = Input(Bool())
    val out = Output(UInt(n.W))
  })

  val state = RegInit(init.U(n.W))

  when(io.en){
    state := state << 1 | io.in
  }
  io.out := state
}

// test different depths
for (i <- Seq(3, 4, 8, 24, 65)) {
  println(s"Testing n=$i")
  test(new MyOptionalShiftRegister(n = i)) { c =>
    val inSeq = Seq(0, 1, 1, 1, 0, 1, 1, 0, 0, 1)
    var state = c.init
    var i = 0
    c.io.en.poke(true.B)
    while (i < 10 * c.n) {
      // poke in repeated inSeq
      val toPoke = inSeq(i % inSeq.length)
      c.io.in.poke((toPoke != 0).B)
      // update expected state
      state = ((state * 2) + toPoke) & BigInt("1"*c.n, 2)
      c.clock.step(1)
      c.io.out.expect(state.U)

      i += 1
    }
  }
}
println("SUCCESS!!")
```

Notice: Chisel 中变量被声明为常量`val`，因此一个变量只能被赋值一次，因为这表示硬件电路连接，但是会根据输入等的不同而具有不同的值。因此不能多次给一个变量赋值，如果需要，可以把中间值重新命名为一个`val`来调用

## Appendix: Explicit clock and reset

Chisel 模块默认使用隐式的时钟和复位信号，每个内部创建的寄存器都会使用这些默认信号。在某些情况下，你可能需要覆盖这种默认行为，比如使用生成时钟或复位信号的黑盒，或者设计多时钟系统。Chisel 提供了`withClock() {}`、`withReset() {}`和`withClockAndReset() {}`等构造来处理这些情况，允许分别或同时覆盖时钟和复位。需要注意的是，至本教程编写时，复位信号总是同步的并且是`Bool`类型。时钟在 Chisel 中有其自身的类型（`Clock`），并且应该相应声明。`Bool`类型可以通过调用`asClock()`转换为`Clock`类型，但需要确保这样做是合理的。同时，`chisel-testers`目前对多时钟设计的支持并不完全。

### Example: Multi-Clock Module

```scala
// we need to import multi-clock features
import chisel3.experimental.{withClock, withReset, withClockAndReset}

class ClockExamples extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(10.W))
    val alternateReset    = Input(Bool())
    val alternateClock    = Input(Clock())
    val outImplicit       = Output(UInt())
    val outAlternateReset = Output(UInt())
    val outAlternateClock = Output(UInt())
    val outAlternateBoth  = Output(UInt())
  })

  val imp = RegInit(0.U(10.W))
  imp := io.in
  io.outImplicit := imp

  withReset(io.alternateReset) {
    // everything in this scope with have alternateReset as the reset
    val altRst = RegInit(0.U(10.W))
    altRst := io.in
    io.outAlternateReset := altRst
  }

  withClock(io.alternateClock) {
    val altClk = RegInit(0.U(10.W))
    altClk := io.in
    io.outAlternateClock := altClk
  }

  withClockAndReset(io.alternateClock, io.alternateReset) {
    val alt = RegInit(0.U(10.W))
    alt := io.in
    io.outAlternateBoth := alt
  }
}

println(getVerilog(new ClockExamples))
```

通过`import chisel3.experimental.{withClock, withReset, withClockAndReset}`引入了多时钟特性。`ClockExamples`模块定义了一个 10 位宽的输入`io.in`，以及替代的复位和时钟信号`io.alternateReset`和`io.alternateClock`。模块输出了四种不同情况下的寄存器值：使用默认时钟和复位、只替换复位、只替换时钟、同时替换时钟和复位。

1. `withReset(io.alternateReset) {...}`块定义了一个新的作用域，其中所有寄存器的复位信号被替换为`io.alternateReset`。在这个作用域内，`altRst`寄存器在被替代复位信号复位时初始化为 0，并在每个时钟周期将`io.in`的值赋给它。
2. `withClock(io.alternateClock) {...}`块定义了另一个作用域，其中所有寄存器的时钟信号被替换为`io.alternateClock`。在这个作用域内，`altClk`寄存器在被替代时钟信号驱动时初始化为 0，并在每个时钟周期将`io.in`的值赋给它。
3. `withClockAndReset(io.alternateClock, io.alternateReset) {...}`块同时替换了寄存器的时钟和复位信号为`io.alternateClock`和`io.alternateReset`。在这个作用域内，`alt`寄存器同时被替代的时钟和复位信号控制，初始化为 0，并在每个时钟周期将`io.in`的值赋给它。
