// Seed: 1992506972
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wor  id_3 = id_1;
  tri0 id_4 = {1, 1, id_4, 1, id_1};
  module_2();
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1
);
  id_3 :
  assert property (@(posedge 1'b0) 1 == 1)
  else $display(id_3);
  module_0(
      id_3, id_3
  );
endmodule
module module_2 ();
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  tri1 id_4;
  assign id_1[1'd0] = id_2;
  module_2();
  assign id_3 = 1 * id_4 - 1;
endmodule
