
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284431 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 1 min 25 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 1 min 46 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 14345013 heartbeat IPC: 1.41631 cumulative IPC: 0.954285 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 24842933 heartbeat IPC: 0.952569 cumulative IPC: 0.953141 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 35329540 heartbeat IPC: 0.953597 cumulative IPC: 0.953323 (Simulation time: 0 hr 5 min 7 sec) 
Finished CPU 0 instructions: 25000001 cycles: 26224052 cumulative IPC: 0.953323 (Simulation time: 0 hr 5 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.953323 instructions: 25000001 cycles: 26224052
cpu0_DTLB TOTAL     ACCESS:    8038125  HIT:    8009851  MISS:      28274
cpu0_DTLB LOAD      ACCESS:    7468233  HIT:    7444766  MISS:      23467
cpu0_DTLB RFO       ACCESS:     569892  HIT:     565085  MISS:       4807
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 75.4155 cycles
cpu0_ITLB TOTAL     ACCESS:    2220531  HIT:    2220531  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2220531  HIT:    2220531  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      28274  HIT:      20850  MISS:       7424
cpu0_STLB LOAD      ACCESS:      23467  HIT:      16233  MISS:       7234
cpu0_STLB RFO       ACCESS:       4807  HIT:       4617  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.242 cycles
cpu0_L1D TOTAL     ACCESS:    8344369  HIT:    7841140  MISS:     503229
cpu0_L1D LOAD      ACCESS:    6895952  HIT:    6408318  MISS:     487634
cpu0_L1D RFO       ACCESS:    1372099  HIT:    1359918  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:      68894  HIT:      66018  MISS:       2876
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6886  MISS:        538
cpu0_L1D PREFETCH  REQUESTED:     187830  ISSUED:      69009  USEFUL:       2580  USELESS:        294
cpu0_L1D AVERAGE MISS LATENCY: 169.706 cycles
cpu0_L2C TOTAL     ACCESS:    1910464  HIT:    1435150  MISS:     475314
cpu0_L2C LOAD      ACCESS:     487634  HIT:     319313  MISS:     168321
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:    1397745  HIT:    1102966  MISS:     294779
cpu0_L2C WRITEBACK ACCESS:      12366  HIT:      12366  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        538  HIT:        505  MISS:         33
cpu0_L2C PREFETCH  REQUESTED:    2344026  ISSUED:    1700845  USEFUL:     383590  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 421.885 cycles
LLC TOTAL     ACCESS:     629553  HIT:     154372  MISS:     475181
LLC LOAD      ACCESS:      79415  HIT:      20296  MISS:      59119
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     525711  HIT:     121852  MISS:     403859
LLC WRITEBACK ACCESS:      12213  HIT:      12211  MISS:          2
LLC TRANSLATION ACCESS:         33  HIT:         13  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 879.493 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      64779  ROW_BUFFER_MISS:     410400
 DBUS AVG_CONGESTED_CYCLE:    3.98449
 WQ ROW_BUFFER_HIT:       4121  ROW_BUFFER_MISS:       8308  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.492
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

