const INTERNAL_RAM_BEG: u16 = 0x0000;
const INTERNAL_RAM_SIZE: u16 = 0x0800;
const INTERNAL_RAM_END: u16 = 0x07ff;

const MIRRORED_BLOCK_1_BEG: u16 = 0x0800;
const MIRRORED_BLOCK_1_SIZE: u16 = 0x0800;
const MIRRORED_BLOCK_1_END: u16 = 0x0fff;

const MIRRORED_BLOCK_2_BEG: u16 = 0x1000;
const MIRRORED_BLOCK_2_SIZE: u16 = 0x0800;
const MIRRORED_BLOCK_2_END: u16 = 0x17ff;

const MIRRORED_BLOCK_3_BEG: u16 = 0x1800;
const MIRRORED_BLOCK_3_SIZE: u16 = 0x0800;
const MIRRORED_BLOCK_3_END: u16 = 0x1fff;

const NES_PPU_REGS_BEG: u16 = 0x2000;
const NES_PPU_REGS_SIZE: u16 = 0x0008;
const NES_PPU_REGS_END: u16 = 0x2007;

const NES_PPU_MIRRORS_BEG: u16 = 0x2008;
const NES_PPU_MIRRORS_SIZE: u16 = 0x1ff8;
const NES_PPU_MIRRORS_END: u16 = 0x3fff;

const APU_IO_REGS_BEG: u16 = 0x4000;
const APU_IO_REGS_SIZE: u16 = 0x0020;
const APU_IO_REGS_END: u16 = 0x401f;

const CARTIRIDGE_SPACE_BEG: u16 = 0x4020;
const CARTIRIDGE_SPACE_SIZE: u16 = 0xbfe0;
const CARTIRIDGE_SPACE_END: u16 = 0xfff;

pub enum Addr {
}
