# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all -fsmdebug 
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all -fsmdebug 
# Start time: 20:20:38 on Apr 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: top/top.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'slave'.  Expected 9, found 7.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_data'.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_valid'.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.SPI_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_reset_sequence_pkg(fast)
# Loading work.SPI_slave_main_sequence_pkg(fast)
# Loading work.SPI_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_ram_seq_item_pkg(fast)
# Loading work.SPI_ram_monitor_pkg(fast)
# Loading work.SPI_ram_sequencer_pkg(fast)
# Loading work.SPI_ram_main_sequence_pkg(fast)
# Loading work.SPI_ram_driver_pkg(fast)
# Loading work.SPI_ram_agent_pkg(fast)
# Loading work.SPI_scoreboard_pkg(fast)
# Loading work.SPI_coverage_pkg(fast)
# Loading work.SPI_env_pkg(fast)
# Loading work.SPI_test_pkg(fast)
# Loading work.spi_defines_svh_unit(fast)
# Loading work.tb_top(fast)
# Loading work.SPI_if(fast)
# Loading work.SPI_slave(fast)
# Loading work.SPI_slave_sva(fast)
# Loading work.RAM_Sync_Single_port(fast)
# Loading work.golden_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top/top.sv(61): [PCDPC] - Port size (8) does not match connection size (1) for port 'tx_data'. The port definition is at: design/SPI_Assertions/SPI_slave_sva.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/slave/SPI_ram_sva_inst File: design/SPI_Assertions/SPI_slave_sva.sv
# Loading G:/QuestaSim/installed/uvm-1.1d\win64\uvm_dpi.dll
# log -r /*
# # Add signals to the wave window
# add wave /tb_top/RAM/*
# add wave /tb_top/slave/*
# Code Coverage
# coverage save top.ucdb -onexit -du work.RAM_Sync_Single_port -du work.SPI_slave
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 57 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   SPI_config
#   SPI_coverage
#   SPI_env
#   SPI_ram_agent
#   SPI_ram_driver
#   SPI_ram_main_sequence
#   SPI_ram_monitor
#   SPI_ram_seq_item
#   SPI_ram_sequencer
#   SPI_scoreboard
#   SPI_slave_agent
#   SPI_slave_driver
#   SPI_slave_main_sequence
#   SPI_slave_monitor
#   SPI_slave_reset_sequence
#   SPI_slave_seq_item
#   SPI_slave_sequencer
#   SPI_test
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(64) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(66) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(68) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# ** Error: Failed to assert reset
#    Time: 25 ps Started: 25 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 45 ps Started: 45 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 65 ps Started: 65 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 225 ps Started: 225 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 315 ps Started: 315 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 345 ps Started: 345 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 545 ps Started: 545 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 575 ps Started: 575 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 615 ps Started: 615 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 635 ps Started: 635 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 655 ps Started: 655 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 695 ps Started: 695 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 795 ps Started: 795 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 865 ps Started: 865 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 895 ps Started: 895 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 995 ps Started: 995 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# UVM_INFO top/test/test.sv(71) @ 1010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/SPI_scoreboard.sv(57) @ 1010: uvm_test_top.env.spi_sb [report_phase] At time 1010: Simulation Ends and Error count= 0, Correct count= 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     4
# ** Note: $stop    : top/top.sv(89)
#    Time: 1010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 89
# Stopped at top/top.sv line 89
# Disable the transcript
# transcript off
# ** Error: QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 20:20:45 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code, Assertions, and Directives.txt 
# Usage:
#        vcover report <rpt_options> <ucdb_or_coverstore_test>
#        <rpt_options> = [-above <percent> | -below <percent>] [-all]
#                    [-append] [-assert] [-bydu] [-byfile] [-byinstance] [-coverenhanced]
#                    [-code [bcesf(t|x)]] [-codeAll] [-comment] [-concurrent|-immediate] [-config]
#                    [-covered] [-cvg] [-cvp <coverpoint_cross_path>] [-binrhs] [-details] [-directive]
#                    [-du <du_name>] [-duplicates] [-totals | [-lines [-dumptables] ] [-zeros]]
#                    [-file <filename>] [-filter <string>] [-select <inputs|outputs|inouts|ports|internals>]
#                    [-flat [-primarykey <type|path|value>] [-secondarykey <type|path|value>]]
#                    [-hidecvginsts] [-hidecvginstspi0] [-instance <pathname>]
#                    [-lang sva|psl|vhdl] [-library <libname>] [-option]
#                    [-noexcludedhits] [-noignorebins] [-nocvpbinsummary] [-nocrossbinsummary]
#                    [-package <pkgname>] [-portmode <inputs|outputs|inouts|ports|internals>]
#                    [-precision <int>] [-recursive [-depth <n>]] [-nocomment] [-nocvgbin]
#                    [-nofec] [-noudp] [-nomissing] [-samples ([-le|-ge] <int> | <int>-<int>)
#                    [-severity info|note|warning|error|failure|fatal]
#                    [-source <filename>] [-testattr]
#                    [-testextract <test_name_or_pattern>] [-toggles] [-top]
#                    [-showexcluded] [-unattemptedimmed] [-usecnpm] [-uselimit] [-verbose] [-version] [-xml]
#        <ucdb_or_coverstore_test>  = ([<ucdbfile>|<coverstore[:testname]])
#        vcover report -html [-htmldir <outdir>] [-verbose] [-code [bcesf(t|x)]] [-assert]
#                            [-cvg] [-instance <pathname>] [-du <du name>] 
#                            [-directive] [-noinstance] [-source] [-details[=abcdefgst]]
#                            [-nodu] [-noframes] [-notestplan] [-nofec] [-noudp]
#                            [-notimestamps] [-nozeroweights] [-noignorebins] [-binrhs]
#                            [-hidecvginsts] [-hidecvginstspi0] [-usecnpm] [-testhitdata[=<int>]] [-testhitdataAll]
#                            [-precision <int>] [-threshH <pct>] [-threshL <pct>] [-summary]
#                            [-stmtaltflow] [-showexcluded] [-showcvggaolpcnt] [-dynamic]
#                            [-servermode] [-stopserver] [-port <number>] [-testdetails] <ucdb_or_coverstore_test>
#        vcover report -html -trend [-htmldir <outdir>] [-verbose] [-noframes] [-assert]
#                            [-descendants] [-code [bces(t|x)f]] [-cvg] [-directive]
#                            [-below <pct>] [-above <pct>] [-precision <int>] [-summary] [-linegraph]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            <ucdb-file>
#        vcover report <rpt_rank_options> <rankfile>
#        <rpt_rank_options> =
#                    [-assert] [-code [bcesf(t|x)]] [-codeAll] [-cvg] [-directive]
#                    [-precision <int>]
#                    [-showattr <attr>[,<attr>...]] [-showbincounts] [-showincr] [-showucdb]
#                    [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                    [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -html -rank [-attribute=<name>+...] -attributeAll [-htmldir <outdir>] [-details[=abcdefgpst]]
#                                  -nobins -nographs -nononcontrib -nosummary -precision <rank-file>
#        vcover report -nocollect [-file <filename>] [-append]
#        vcover report -excluded <excl_options> <file>
#        <excl_options>   = [-pragma] [-user] [-file <filename>] [-append]
#        <common options> = [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                           [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -trend <-byinstance|-bydu|-byplan|-byattribute> [-csv|-html|-xml] [-above <pct>] [-below <pct>]
#                            [-attribute <key>] [-assert] [-directive] [-code [bcesf(t|x)]] [-codeAll] [-cvg]
#                            [-descendants] [-instance|-path <path>] [-du <duname>] [-plansection <path>]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            [-precision <int>] [-output <filename>] [-recursive [-depth]] <ucdb-file>
# End time: 20:20:45 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: (vcover-4003) Invalid option '-annotate'.
# Error in macro ./scripts/run.tcl line 32
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 20:20:45 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code, Assertions, and Directives.txt 
# Usage:
#        vcover report <rpt_options> <ucdb_or_coverstore_test>
#        <rpt_options> = [-above <percent> | -below <percent>] [-all]
#                    [-append] [-assert] [-bydu] [-byfile] [-byinstance] [-coverenhanced]
#                    [-code [bcesf(t|x)]] [-codeAll] [-comment] [-concurrent|-immediate] [-config]
#                    [-covered] [-cvg] [-cvp <coverpoint_cross_path>] [-binrhs] [-details] [-directive]
#                    [-du <du_name>] [-duplicates] [-totals | [-lines [-dumptables] ] [-zeros]]
#                    [-file <filename>] [-filter <string>] [-select <inputs|outputs|inouts|ports|internals>]
#                    [-flat [-primarykey <type|path|value>] [-secondarykey <type|path|value>]]
#                    [-hidecvginsts] [-hidecvginstspi0] [-instance <pathname>]
#                    [-lang sva|psl|vhdl] [-library <libname>] [-option]
#                    [-noexcludedhits] [-noignorebins] [-nocvpbinsummary] [-nocrossbinsummary]
#                    [-package <pkgname>] [-portmode <inputs|outputs|inouts|ports|internals>]
#                    [-precision <int>] [-recursive [-depth <n>]] [-nocomment] [-nocvgbin]
#                    [-nofec] [-noudp] [-nomissing] [-samples ([-le|-ge] <int> | <int>-<int>)
#                    [-severity info|note|warning|error|failure|fatal]
#                    [-source <filename>] [-testattr]
#                    [-testextract <test_name_or_pattern>] [-toggles] [-top]
#                    [-showexcluded] [-unattemptedimmed] [-usecnpm] [-uselimit] [-verbose] [-version] [-xml]
#        <ucdb_or_coverstore_test>  = ([<ucdbfile>|<coverstore[:testname]])
#        vcover report -html [-htmldir <outdir>] [-verbose] [-code [bcesf(t|x)]] [-assert]
#                            [-cvg] [-instance <pathname>] [-du <du name>] 
#                            [-directive] [-noinstance] [-source] [-details[=abcdefgst]]
#                            [-nodu] [-noframes] [-notestplan] [-nofec] [-noudp]
#                            [-notimestamps] [-nozeroweights] [-noignorebins] [-binrhs]
#                            [-hidecvginsts] [-hidecvginstspi0] [-usecnpm] [-testhitdata[=<int>]] [-testhitdataAll]
#                            [-precision <int>] [-threshH <pct>] [-threshL <pct>] [-summary]
#                            [-stmtaltflow] [-showexcluded] [-showcvggaolpcnt] [-dynamic]
#                            [-servermode] [-stopserver] [-port <number>] [-testdetails] <ucdb_or_coverstore_test>
#        vcover report -html -trend [-htmldir <outdir>] [-verbose] [-noframes] [-assert]
#                            [-descendants] [-code [bces(t|x)f]] [-cvg] [-directive]
#                            [-below <pct>] [-above <pct>] [-precision <int>] [-summary] [-linegraph]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            <ucdb-file>
#        vcover report <rpt_rank_options> <rankfile>
#        <rpt_rank_options> =
#                    [-assert] [-code [bcesf(t|x)]] [-codeAll] [-cvg] [-directive]
#                    [-precision <int>]
#                    [-showattr <attr>[,<attr>...]] [-showbincounts] [-showincr] [-showucdb]
#                    [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                    [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -html -rank [-attribute=<name>+...] -attributeAll [-htmldir <outdir>] [-details[=abcdefgpst]]
#                                  -nobins -nographs -nononcontrib -nosummary -precision <rank-file>
#        vcover report -nocollect [-file <filename>] [-append]
#        vcover report -excluded <excl_options> <file>
#        <excl_options>   = [-pragma] [-user] [-file <filename>] [-append]
#        <common options> = [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                           [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -trend <-byinstance|-bydu|-byplan|-byattribute> [-csv|-html|-xml] [-above <pct>] [-below <pct>]
#                            [-attribute <key>] [-assert] [-directive] [-code [bcesf(t|x)]] [-codeAll] [-cvg]
#                            [-descendants] [-instance|-path <path>] [-du <duname>] [-plansection <path>]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            [-precision <int>] [-output <filename>] [-recursive [-depth]] <ucdb-file>
# End time: 20:20:45 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: (vcover-4003) Invalid option '-annotate'.
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vcover" line 24)
#     invoked from within
# "vcover report top.ucdb -details -annotate -all -output "reports/Coverage Report - Code, Assertions, and Directives.txt""
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:27:01 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# -- Compiling package shared_pkg
# ** Note: (vlog-2286) objects/SPI_config.sv(4): Using implicit +incdir+G:/QuestaSim/installed/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package spi_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package SPI_env_pkg
# -- Importing package SPI_ram_driver_pkg
# -- Importing package SPI_config_pkg
# -- Importing package SPI_ram_main_sequence_pkg
# -- Importing package SPI_ram_seq_item_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_main_sequence_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_reset_sequence_pkg
# -- Importing package SPI_scoreboard_pkg
# -- Importing package SPI_ram_sequencer_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_ram_monitor_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_ram_agent_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_coverage_pkg
# -- Importing package SPI_test_pkg
# -- Compiling interface SPI_if
# -- Compiling module golden_model
# -- Compiling module RAM_Sync_Single_port
# -- Compiling module SPI_slave
# -- Compiling module SPI_slave_sva
# -- Compiling module SPI_ram_sva
# -- Compiling package SPI_config_pkg
# -- Compiling package SPI_slave_seq_item_pkg
# -- Compiling package SPI_slave_main_sequence_pkg
# -- Compiling package SPI_slave_reset_sequence_pkg
# -- Compiling package SPI_ram_seq_item_pkg
# -- Compiling package SPI_ram_main_sequence_pkg
# -- Compiling package SPI_ram_reset_sequence_pkg
# -- Compiling package SPI_slave_driver_pkg
# -- Compiling package SPI_ram_driver_pkg
# -- Compiling package SPI_slave_monitor_pkg
# -- Compiling package SPI_ram_monitor_pkg
# -- Compiling package SPI_slave_sequencer_pkg
# -- Compiling package SPI_ram_sequencer_pkg
# -- Compiling package SPI_slave_agent_pkg
# -- Compiling package SPI_ram_agent_pkg
# -- Compiling package SPI_scoreboard_pkg
# -- Compiling package SPI_coverage_pkg
# -- Compiling package SPI_env_pkg
# -- Compiling package SPI_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	SPI_ram_sva
# 	tb_top
# End time: 20:27:02 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all -fsmdebug 
# Saving coverage database on exit...
# End time: 20:27:03 on Apr 03,2025, Elapsed time: 0:06:25
# Errors: 19, Warnings: 4
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all -fsmdebug 
# Start time: 20:27:03 on Apr 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.SPI_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_reset_sequence_pkg(fast)
# Loading work.SPI_slave_main_sequence_pkg(fast)
# Loading work.SPI_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_ram_seq_item_pkg(fast)
# Loading work.SPI_ram_monitor_pkg(fast)
# Loading work.SPI_ram_sequencer_pkg(fast)
# Loading work.SPI_ram_main_sequence_pkg(fast)
# Loading work.SPI_ram_driver_pkg(fast)
# Loading work.SPI_ram_agent_pkg(fast)
# Loading work.SPI_scoreboard_pkg(fast)
# Loading work.SPI_coverage_pkg(fast)
# Loading work.SPI_env_pkg(fast)
# Loading work.SPI_test_pkg(fast)
# Loading work.spi_defines_svh_unit(fast)
# Loading work.tb_top(fast)
# Loading work.SPI_if(fast)
# Loading work.SPI_slave(fast)
# Loading work.SPI_slave_sva(fast)
# Loading work.RAM_Sync_Single_port(fast)
# Loading work.golden_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top/top.sv(61): [PCDPC] - Port size (8) does not match connection size (1) for port 'tx_data'. The port definition is at: design/SPI_Assertions/SPI_slave_sva.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/slave/SPI_ram_sva_inst File: design/SPI_Assertions/SPI_slave_sva.sv
# Loading G:/QuestaSim/installed/uvm-1.1d\win64\uvm_dpi.dll
# log -r /*
# # Add signals to the wave window
# add wave /tb_top/RAM/*
# add wave /tb_top/slave/*
# Code Coverage
# coverage save top.ucdb -onexit -du work.RAM_Sync_Single_port -du work.SPI_slave
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 57 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   SPI_config
#   SPI_coverage
#   SPI_env
#   SPI_ram_agent
#   SPI_ram_driver
#   SPI_ram_main_sequence
#   SPI_ram_monitor
#   SPI_ram_seq_item
#   SPI_ram_sequencer
#   SPI_scoreboard
#   SPI_slave_agent
#   SPI_slave_driver
#   SPI_slave_main_sequence
#   SPI_slave_monitor
#   SPI_slave_reset_sequence
#   SPI_slave_seq_item
#   SPI_slave_sequencer
#   SPI_test
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(64) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(66) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(68) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# ** Error: Failed to assert reset
#    Time: 25 ps Started: 25 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 45 ps Started: 45 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 65 ps Started: 65 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 225 ps Started: 225 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 315 ps Started: 315 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 345 ps Started: 345 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 545 ps Started: 545 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 575 ps Started: 575 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 615 ps Started: 615 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 635 ps Started: 635 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 655 ps Started: 655 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 695 ps Started: 695 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 795 ps Started: 795 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 865 ps Started: 865 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 895 ps Started: 895 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 995 ps Started: 995 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# UVM_INFO top/test/test.sv(71) @ 1010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/SPI_scoreboard.sv(57) @ 1010: uvm_test_top.env.spi_sb [report_phase] At time 1010: Simulation Ends and Error count= 0, Correct count= 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     4
# ** Note: $stop    : top/top.sv(89)
#    Time: 1010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 89
# Stopped at top/top.sv line 89
# Disable the transcript
# transcript off
# ** Error: QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 20:27:06 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code, Assertions, and Directives.txt 
# Usage:
#        vcover report <rpt_options> <ucdb_or_coverstore_test>
#        <rpt_options> = [-above <percent> | -below <percent>] [-all]
#                    [-append] [-assert] [-bydu] [-byfile] [-byinstance] [-coverenhanced]
#                    [-code [bcesf(t|x)]] [-codeAll] [-comment] [-concurrent|-immediate] [-config]
#                    [-covered] [-cvg] [-cvp <coverpoint_cross_path>] [-binrhs] [-details] [-directive]
#                    [-du <du_name>] [-duplicates] [-totals | [-lines [-dumptables] ] [-zeros]]
#                    [-file <filename>] [-filter <string>] [-select <inputs|outputs|inouts|ports|internals>]
#                    [-flat [-primarykey <type|path|value>] [-secondarykey <type|path|value>]]
#                    [-hidecvginsts] [-hidecvginstspi0] [-instance <pathname>]
#                    [-lang sva|psl|vhdl] [-library <libname>] [-option]
#                    [-noexcludedhits] [-noignorebins] [-nocvpbinsummary] [-nocrossbinsummary]
#                    [-package <pkgname>] [-portmode <inputs|outputs|inouts|ports|internals>]
#                    [-precision <int>] [-recursive [-depth <n>]] [-nocomment] [-nocvgbin]
#                    [-nofec] [-noudp] [-nomissing] [-samples ([-le|-ge] <int> | <int>-<int>)
#                    [-severity info|note|warning|error|failure|fatal]
#                    [-source <filename>] [-testattr]
#                    [-testextract <test_name_or_pattern>] [-toggles] [-top]
#                    [-showexcluded] [-unattemptedimmed] [-usecnpm] [-uselimit] [-verbose] [-version] [-xml]
#        <ucdb_or_coverstore_test>  = ([<ucdbfile>|<coverstore[:testname]])
#        vcover report -html [-htmldir <outdir>] [-verbose] [-code [bcesf(t|x)]] [-assert]
#                            [-cvg] [-instance <pathname>] [-du <du name>] 
#                            [-directive] [-noinstance] [-source] [-details[=abcdefgst]]
#                            [-nodu] [-noframes] [-notestplan] [-nofec] [-noudp]
#                            [-notimestamps] [-nozeroweights] [-noignorebins] [-binrhs]
#                            [-hidecvginsts] [-hidecvginstspi0] [-usecnpm] [-testhitdata[=<int>]] [-testhitdataAll]
#                            [-precision <int>] [-threshH <pct>] [-threshL <pct>] [-summary]
#                            [-stmtaltflow] [-showexcluded] [-showcvggaolpcnt] [-dynamic]
#                            [-servermode] [-stopserver] [-port <number>] [-testdetails] <ucdb_or_coverstore_test>
#        vcover report -html -trend [-htmldir <outdir>] [-verbose] [-noframes] [-assert]
#                            [-descendants] [-code [bces(t|x)f]] [-cvg] [-directive]
#                            [-below <pct>] [-above <pct>] [-precision <int>] [-summary] [-linegraph]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            <ucdb-file>
#        vcover report <rpt_rank_options> <rankfile>
#        <rpt_rank_options> =
#                    [-assert] [-code [bcesf(t|x)]] [-codeAll] [-cvg] [-directive]
#                    [-precision <int>]
#                    [-showattr <attr>[,<attr>...]] [-showbincounts] [-showincr] [-showucdb]
#                    [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                    [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -html -rank [-attribute=<name>+...] -attributeAll [-htmldir <outdir>] [-details[=abcdefgpst]]
#                                  -nobins -nographs -nononcontrib -nosummary -precision <rank-file>
#        vcover report -nocollect [-file <filename>] [-append]
#        vcover report -excluded <excl_options> <file>
#        <excl_options>   = [-pragma] [-user] [-file <filename>] [-append]
#        <common options> = [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                           [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -trend <-byinstance|-bydu|-byplan|-byattribute> [-csv|-html|-xml] [-above <pct>] [-below <pct>]
#                            [-attribute <key>] [-assert] [-directive] [-code [bcesf(t|x)]] [-codeAll] [-cvg]
#                            [-descendants] [-instance|-path <path>] [-du <duname>] [-plansection <path>]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            [-precision <int>] [-output <filename>] [-recursive [-depth]] <ucdb-file>
# End time: 20:27:06 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: (vcover-4003) Invalid option '-annotate'.
# Error in macro ./scripts/run.tcl line 32
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 20:27:06 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code, Assertions, and Directives.txt 
# Usage:
#        vcover report <rpt_options> <ucdb_or_coverstore_test>
#        <rpt_options> = [-above <percent> | -below <percent>] [-all]
#                    [-append] [-assert] [-bydu] [-byfile] [-byinstance] [-coverenhanced]
#                    [-code [bcesf(t|x)]] [-codeAll] [-comment] [-concurrent|-immediate] [-config]
#                    [-covered] [-cvg] [-cvp <coverpoint_cross_path>] [-binrhs] [-details] [-directive]
#                    [-du <du_name>] [-duplicates] [-totals | [-lines [-dumptables] ] [-zeros]]
#                    [-file <filename>] [-filter <string>] [-select <inputs|outputs|inouts|ports|internals>]
#                    [-flat [-primarykey <type|path|value>] [-secondarykey <type|path|value>]]
#                    [-hidecvginsts] [-hidecvginstspi0] [-instance <pathname>]
#                    [-lang sva|psl|vhdl] [-library <libname>] [-option]
#                    [-noexcludedhits] [-noignorebins] [-nocvpbinsummary] [-nocrossbinsummary]
#                    [-package <pkgname>] [-portmode <inputs|outputs|inouts|ports|internals>]
#                    [-precision <int>] [-recursive [-depth <n>]] [-nocomment] [-nocvgbin]
#                    [-nofec] [-noudp] [-nomissing] [-samples ([-le|-ge] <int> | <int>-<int>)
#                    [-severity info|note|warning|error|failure|fatal]
#                    [-source <filename>] [-testattr]
#                    [-testextract <test_name_or_pattern>] [-toggles] [-top]
#                    [-showexcluded] [-unattemptedimmed] [-usecnpm] [-uselimit] [-verbose] [-version] [-xml]
#        <ucdb_or_coverstore_test>  = ([<ucdbfile>|<coverstore[:testname]])
#        vcover report -html [-htmldir <outdir>] [-verbose] [-code [bcesf(t|x)]] [-assert]
#                            [-cvg] [-instance <pathname>] [-du <du name>] 
#                            [-directive] [-noinstance] [-source] [-details[=abcdefgst]]
#                            [-nodu] [-noframes] [-notestplan] [-nofec] [-noudp]
#                            [-notimestamps] [-nozeroweights] [-noignorebins] [-binrhs]
#                            [-hidecvginsts] [-hidecvginstspi0] [-usecnpm] [-testhitdata[=<int>]] [-testhitdataAll]
#                            [-precision <int>] [-threshH <pct>] [-threshL <pct>] [-summary]
#                            [-stmtaltflow] [-showexcluded] [-showcvggaolpcnt] [-dynamic]
#                            [-servermode] [-stopserver] [-port <number>] [-testdetails] <ucdb_or_coverstore_test>
#        vcover report -html -trend [-htmldir <outdir>] [-verbose] [-noframes] [-assert]
#                            [-descendants] [-code [bces(t|x)f]] [-cvg] [-directive]
#                            [-below <pct>] [-above <pct>] [-precision <int>] [-summary] [-linegraph]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            <ucdb-file>
#        vcover report <rpt_rank_options> <rankfile>
#        <rpt_rank_options> =
#                    [-assert] [-code [bcesf(t|x)]] [-codeAll] [-cvg] [-directive]
#                    [-precision <int>]
#                    [-showattr <attr>[,<attr>...]] [-showbincounts] [-showincr] [-showucdb]
#                    [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                    [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -html -rank [-attribute=<name>+...] -attributeAll [-htmldir <outdir>] [-details[=abcdefgpst]]
#                                  -nobins -nographs -nononcontrib -nosummary -precision <rank-file>
#        vcover report -nocollect [-file <filename>] [-append]
#        vcover report -excluded <excl_options> <file>
#        <excl_options>   = [-pragma] [-user] [-file <filename>] [-append]
#        <common options> = [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#                           [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
#        vcover report -trend <-byinstance|-bydu|-byplan|-byattribute> [-csv|-html|-xml] [-above <pct>] [-below <pct>]
#                            [-attribute <key>] [-assert] [-directive] [-code [bcesf(t|x)]] [-codeAll] [-cvg]
#                            [-descendants] [-instance|-path <path>] [-du <duname>] [-plansection <path>]
#                            (([-from <YYYYMMDDHHMMSS | first>] | [-to <YYYYMMDDHHMMSS | last>]) [-numsamples <int>])
#                            [-precision <int>] [-output <filename>] [-recursive [-depth]] <ucdb-file>
# End time: 20:27:06 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: (vcover-4003) Invalid option '-annotate'.
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vcover" line 24)
#     invoked from within
# "vcover report top.ucdb -details -annotate -all -output "reports/Coverage Report - Code, Assertions, and Directives.txt""
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:27:31 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# -- Compiling package shared_pkg
# ** Note: (vlog-2286) objects/SPI_config.sv(4): Using implicit +incdir+G:/QuestaSim/installed/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package spi_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package SPI_env_pkg
# -- Importing package SPI_ram_driver_pkg
# -- Importing package SPI_config_pkg
# -- Importing package SPI_ram_main_sequence_pkg
# -- Importing package SPI_ram_seq_item_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_main_sequence_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_reset_sequence_pkg
# -- Importing package SPI_scoreboard_pkg
# -- Importing package SPI_ram_sequencer_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_ram_monitor_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_ram_agent_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_coverage_pkg
# -- Importing package SPI_test_pkg
# -- Compiling interface SPI_if
# -- Compiling module golden_model
# -- Compiling module RAM_Sync_Single_port
# -- Compiling module SPI_slave
# -- Compiling module SPI_slave_sva
# -- Compiling module SPI_ram_sva
# -- Compiling package SPI_config_pkg
# -- Compiling package SPI_slave_seq_item_pkg
# -- Compiling package SPI_slave_main_sequence_pkg
# -- Compiling package SPI_slave_reset_sequence_pkg
# -- Compiling package SPI_ram_seq_item_pkg
# -- Compiling package SPI_ram_main_sequence_pkg
# -- Compiling package SPI_ram_reset_sequence_pkg
# -- Compiling package SPI_slave_driver_pkg
# -- Compiling package SPI_ram_driver_pkg
# -- Compiling package SPI_slave_monitor_pkg
# -- Compiling package SPI_ram_monitor_pkg
# -- Compiling package SPI_slave_sequencer_pkg
# -- Compiling package SPI_ram_sequencer_pkg
# -- Compiling package SPI_slave_agent_pkg
# -- Compiling package SPI_ram_agent_pkg
# -- Compiling package SPI_scoreboard_pkg
# -- Compiling package SPI_coverage_pkg
# -- Compiling package SPI_env_pkg
# -- Compiling package SPI_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	SPI_ram_sva
# 	tb_top
# End time: 20:27:31 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all -fsmdebug 
# Saving coverage database on exit...
# End time: 20:27:32 on Apr 03,2025, Elapsed time: 0:00:29
# Errors: 19, Warnings: 1
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all -fsmdebug 
# Start time: 20:27:32 on Apr 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.SPI_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_reset_sequence_pkg(fast)
# Loading work.SPI_slave_main_sequence_pkg(fast)
# Loading work.SPI_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_ram_seq_item_pkg(fast)
# Loading work.SPI_ram_monitor_pkg(fast)
# Loading work.SPI_ram_sequencer_pkg(fast)
# Loading work.SPI_ram_main_sequence_pkg(fast)
# Loading work.SPI_ram_driver_pkg(fast)
# Loading work.SPI_ram_agent_pkg(fast)
# Loading work.SPI_scoreboard_pkg(fast)
# Loading work.SPI_coverage_pkg(fast)
# Loading work.SPI_env_pkg(fast)
# Loading work.SPI_test_pkg(fast)
# Loading work.spi_defines_svh_unit(fast)
# Loading work.tb_top(fast)
# Loading work.SPI_if(fast)
# Loading work.SPI_slave(fast)
# Loading work.SPI_slave_sva(fast)
# Loading work.RAM_Sync_Single_port(fast)
# Loading work.golden_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top/top.sv(61): [PCDPC] - Port size (8) does not match connection size (1) for port 'tx_data'. The port definition is at: design/SPI_Assertions/SPI_slave_sva.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/slave/SPI_ram_sva_inst File: design/SPI_Assertions/SPI_slave_sva.sv
# Loading G:/QuestaSim/installed/uvm-1.1d\win64\uvm_dpi.dll
# log -r /*
# # Add signals to the wave window
# add wave /tb_top/RAM/*
# add wave /tb_top/slave/*
# Code Coverage
# coverage save top.ucdb -onexit -du work.RAM_Sync_Single_port -du work.SPI_slave
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 57 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   SPI_config
#   SPI_coverage
#   SPI_env
#   SPI_ram_agent
#   SPI_ram_driver
#   SPI_ram_main_sequence
#   SPI_ram_monitor
#   SPI_ram_seq_item
#   SPI_ram_sequencer
#   SPI_scoreboard
#   SPI_slave_agent
#   SPI_slave_driver
#   SPI_slave_main_sequence
#   SPI_slave_monitor
#   SPI_slave_reset_sequence
#   SPI_slave_seq_item
#   SPI_slave_sequencer
#   SPI_test
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(64) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(66) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(68) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# ** Error: Failed to assert reset
#    Time: 25 ps Started: 25 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 45 ps Started: 45 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 65 ps Started: 65 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 225 ps Started: 225 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 315 ps Started: 315 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 345 ps Started: 345 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 545 ps Started: 545 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 575 ps Started: 575 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 615 ps Started: 615 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 635 ps Started: 635 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 655 ps Started: 655 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 695 ps Started: 695 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 795 ps Started: 795 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 865 ps Started: 865 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 895 ps Started: 895 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 995 ps Started: 995 ps  Scope: tb_top.slave.SPI_ram_sva_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# UVM_INFO top/test/test.sv(71) @ 1010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/SPI_scoreboard.sv(57) @ 1010: uvm_test_top.env.spi_sb [report_phase] At time 1010: Simulation Ends and Error count= 0, Correct count= 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     4
# ** Note: $stop    : top/top.sv(89)
#    Time: 1010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 89
# Stopped at top/top.sv line 89
# Disable the transcript
# transcript off
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:29:31 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# -- Compiling package shared_pkg
# ** Note: (vlog-2286) objects/SPI_config.sv(4): Using implicit +incdir+G:/QuestaSim/installed/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package spi_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package SPI_env_pkg
# -- Importing package SPI_ram_driver_pkg
# -- Importing package SPI_config_pkg
# -- Importing package SPI_ram_main_sequence_pkg
# -- Importing package SPI_ram_seq_item_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_main_sequence_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_reset_sequence_pkg
# -- Importing package SPI_scoreboard_pkg
# -- Importing package SPI_ram_sequencer_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_ram_monitor_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_ram_agent_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_coverage_pkg
# -- Importing package SPI_test_pkg
# -- Compiling interface SPI_if
# -- Compiling module golden_model
# -- Compiling module RAM_Sync_Single_port
# -- Compiling module SPI_slave
# -- Compiling module SPI_slave_sva
# -- Compiling module SPI_ram_sva
# -- Compiling package SPI_config_pkg
# -- Compiling package SPI_slave_seq_item_pkg
# -- Compiling package SPI_slave_main_sequence_pkg
# -- Compiling package SPI_slave_reset_sequence_pkg
# -- Compiling package SPI_ram_seq_item_pkg
# -- Compiling package SPI_ram_main_sequence_pkg
# -- Compiling package SPI_ram_reset_sequence_pkg
# -- Compiling package SPI_slave_driver_pkg
# -- Compiling package SPI_ram_driver_pkg
# -- Compiling package SPI_slave_monitor_pkg
# -- Compiling package SPI_ram_monitor_pkg
# -- Compiling package SPI_slave_sequencer_pkg
# -- Compiling package SPI_ram_sequencer_pkg
# -- Compiling package SPI_slave_agent_pkg
# -- Compiling package SPI_ram_agent_pkg
# -- Compiling package SPI_scoreboard_pkg
# -- Compiling package SPI_coverage_pkg
# -- Compiling package SPI_env_pkg
# -- Compiling package SPI_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	SPI_ram_sva
# 	tb_top
# End time: 20:29:32 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all -fsmdebug 
# Saving coverage database on exit...
# End time: 20:29:32 on Apr 03,2025, Elapsed time: 0:02:00
# Errors: 16, Warnings: 1
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all -fsmdebug 
# Start time: 20:29:32 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/top.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'slave'.  Expected 9, found 7.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_data'.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_valid'.
# Loading sv_std.std
# Loading work.SPI_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_reset_sequence_pkg(fast)
# Loading work.SPI_slave_main_sequence_pkg(fast)
# Loading work.SPI_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_ram_seq_item_pkg(fast)
# Loading work.SPI_ram_monitor_pkg(fast)
# Loading work.SPI_ram_sequencer_pkg(fast)
# Loading work.SPI_ram_main_sequence_pkg(fast)
# Loading work.SPI_ram_driver_pkg(fast)
# Loading work.SPI_ram_agent_pkg(fast)
# Loading work.SPI_scoreboard_pkg(fast)
# Loading work.SPI_coverage_pkg(fast)
# Loading work.SPI_env_pkg(fast)
# Loading work.SPI_test_pkg(fast)
# Loading work.spi_defines_svh_unit(fast)
# Loading work.tb_top(fast)
# Loading work.SPI_if(fast)
# Loading work.SPI_slave(fast)
# Loading work.SPI_slave_sva(fast)
# Loading work.RAM_Sync_Single_port(fast)
# Loading work.golden_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top/top.sv(61): [PCDPC] - Port size (8) does not match connection size (1) for port 'tx_data'. The port definition is at: design/SPI_Assertions/SPI_slave_sva.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/slave/SPI_slave_inst File: design/SPI_Assertions/SPI_slave_sva.sv
# Loading G:/QuestaSim/installed/uvm-1.1d\win64\uvm_dpi.dll
# log -r /*
# # Add signals to the wave window
# add wave /tb_top/RAM/*
# add wave /tb_top/slave/*
# Code Coverage
# coverage save top.ucdb -onexit -du work.RAM_Sync_Single_port -du work.SPI_slave
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 57 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   SPI_config
#   SPI_coverage
#   SPI_env
#   SPI_ram_agent
#   SPI_ram_driver
#   SPI_ram_main_sequence
#   SPI_ram_monitor
#   SPI_ram_seq_item
#   SPI_ram_sequencer
#   SPI_scoreboard
#   SPI_slave_agent
#   SPI_slave_driver
#   SPI_slave_main_sequence
#   SPI_slave_monitor
#   SPI_slave_reset_sequence
#   SPI_slave_seq_item
#   SPI_slave_sequencer
#   SPI_test
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(64) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(66) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(68) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# ** Error: Failed to assert reset
#    Time: 25 ps Started: 25 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 45 ps Started: 45 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 65 ps Started: 65 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 225 ps Started: 225 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 315 ps Started: 315 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 345 ps Started: 345 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 545 ps Started: 545 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 575 ps Started: 575 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 615 ps Started: 615 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 635 ps Started: 635 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 655 ps Started: 655 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 695 ps Started: 695 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 795 ps Started: 795 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 865 ps Started: 865 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 895 ps Started: 895 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# ** Error: Failed to assert reset
#    Time: 995 ps Started: 995 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# UVM_INFO top/test/test.sv(71) @ 1010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/SPI_scoreboard.sv(57) @ 1010: uvm_test_top.env.spi_sb [report_phase] At time 1010: Simulation Ends and Error count= 0, Correct count= 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     4
# ** Note: $stop    : top/top.sv(89)
#    Time: 1010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 89
# Stopped at top/top.sv line 89
# Disable the transcript
# transcript off
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:32:59 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# -- Compiling package shared_pkg
# ** Note: (vlog-2286) objects/SPI_config.sv(4): Using implicit +incdir+G:/QuestaSim/installed/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package spi_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package SPI_env_pkg
# -- Importing package SPI_ram_driver_pkg
# -- Importing package SPI_config_pkg
# -- Importing package SPI_ram_main_sequence_pkg
# -- Importing package SPI_ram_seq_item_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_main_sequence_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_reset_sequence_pkg
# -- Importing package SPI_scoreboard_pkg
# -- Importing package SPI_ram_sequencer_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_ram_monitor_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_ram_agent_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_coverage_pkg
# -- Importing package SPI_test_pkg
# -- Compiling interface SPI_if
# -- Compiling module golden_model
# -- Compiling module RAM_Sync_Single_port
# -- Compiling module SPI_slave
# -- Compiling module SPI_slave_sva
# -- Compiling module SPI_ram_sva
# -- Compiling package SPI_config_pkg
# -- Compiling package SPI_slave_seq_item_pkg
# -- Compiling package SPI_slave_main_sequence_pkg
# -- Compiling package SPI_slave_reset_sequence_pkg
# -- Compiling package SPI_ram_seq_item_pkg
# -- Compiling package SPI_ram_main_sequence_pkg
# -- Compiling package SPI_ram_reset_sequence_pkg
# -- Compiling package SPI_slave_driver_pkg
# -- Compiling package SPI_ram_driver_pkg
# -- Compiling package SPI_slave_monitor_pkg
# -- Compiling package SPI_ram_monitor_pkg
# -- Compiling package SPI_slave_sequencer_pkg
# -- Compiling package SPI_ram_sequencer_pkg
# -- Compiling package SPI_slave_agent_pkg
# -- Compiling package SPI_ram_agent_pkg
# -- Compiling package SPI_scoreboard_pkg
# -- Compiling package SPI_coverage_pkg
# -- Compiling package SPI_env_pkg
# -- Compiling package SPI_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	SPI_ram_sva
# 	tb_top
# End time: 20:33:00 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all -fsmdebug 
# Saving coverage database on exit...
# End time: 20:33:00 on Apr 03,2025, Elapsed time: 0:03:28
# Errors: 16, Warnings: 4
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all -fsmdebug 
# Start time: 20:33:00 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.SPI_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_reset_sequence_pkg(fast)
# Loading work.SPI_slave_main_sequence_pkg(fast)
# Loading work.SPI_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_ram_seq_item_pkg(fast)
# Loading work.SPI_ram_monitor_pkg(fast)
# Loading work.SPI_ram_sequencer_pkg(fast)
# Loading work.SPI_ram_main_sequence_pkg(fast)
# Loading work.SPI_ram_driver_pkg(fast)
# Loading work.SPI_ram_agent_pkg(fast)
# Loading work.SPI_scoreboard_pkg(fast)
# Loading work.SPI_coverage_pkg(fast)
# Loading work.SPI_env_pkg(fast)
# Loading work.SPI_test_pkg(fast)
# Loading work.spi_defines_svh_unit(fast)
# Loading work.tb_top(fast)
# Loading work.SPI_if(fast)
# Loading work.SPI_slave(fast)
# Loading work.SPI_slave_sva(fast)
# Loading work.RAM_Sync_Single_port(fast)
# Loading work.golden_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top/top.sv(61): [PCDPC] - Port size (8) does not match connection size (1) for port 'tx_data'. The port definition is at: design/SPI_Assertions/SPI_slave_sva.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/slave/SPI_slave_inst File: design/SPI_Assertions/SPI_slave_sva.sv
# Loading G:/QuestaSim/installed/uvm-1.1d\win64\uvm_dpi.dll
# log -r /*
# # Add signals to the wave window
# add wave /tb_top/RAM/*
# add wave /tb_top/slave/*
# Code Coverage
# coverage save top.ucdb -onexit -du work.RAM_Sync_Single_port -du work.SPI_slave
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 57 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   SPI_config
#   SPI_coverage
#   SPI_env
#   SPI_ram_agent
#   SPI_ram_driver
#   SPI_ram_main_sequence
#   SPI_ram_monitor
#   SPI_ram_seq_item
#   SPI_ram_sequencer
#   SPI_scoreboard
#   SPI_slave_agent
#   SPI_slave_driver
#   SPI_slave_main_sequence
#   SPI_slave_monitor
#   SPI_slave_reset_sequence
#   SPI_slave_seq_item
#   SPI_slave_sequencer
#   SPI_test
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(64) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(66) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(68) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# ** Error: Failed to assert reset
#    Time: 35 ps Started: 25 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# UVM_INFO top/test/test.sv(71) @ 1010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/SPI_scoreboard.sv(57) @ 1010: uvm_test_top.env.spi_sb [report_phase] At time 1010: Simulation Ends and Error count= 0, Correct count= 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     4
# ** Note: $stop    : top/top.sv(89)
#    Time: 1010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 89
# Stopped at top/top.sv line 89
# Disable the transcript
# transcript off
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:38:41 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# -- Compiling package shared_pkg
# ** Note: (vlog-2286) objects/SPI_config.sv(4): Using implicit +incdir+G:/QuestaSim/installed/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package spi_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package SPI_env_pkg
# -- Importing package SPI_ram_driver_pkg
# -- Importing package SPI_config_pkg
# -- Importing package SPI_ram_main_sequence_pkg
# -- Importing package SPI_ram_seq_item_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_main_sequence_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_reset_sequence_pkg
# -- Importing package SPI_scoreboard_pkg
# -- Importing package SPI_ram_sequencer_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_ram_monitor_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_ram_agent_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_coverage_pkg
# -- Importing package SPI_test_pkg
# -- Compiling interface SPI_if
# -- Compiling module golden_model
# -- Compiling module RAM_Sync_Single_port
# -- Compiling module SPI_slave
# -- Compiling module SPI_slave_sva
# -- Compiling module SPI_ram_sva
# -- Compiling package SPI_config_pkg
# -- Compiling package SPI_slave_seq_item_pkg
# -- Compiling package SPI_slave_main_sequence_pkg
# -- Compiling package SPI_slave_reset_sequence_pkg
# -- Compiling package SPI_ram_seq_item_pkg
# -- Compiling package SPI_ram_main_sequence_pkg
# -- Compiling package SPI_ram_reset_sequence_pkg
# -- Compiling package SPI_slave_driver_pkg
# -- Compiling package SPI_ram_driver_pkg
# -- Compiling package SPI_slave_monitor_pkg
# -- Compiling package SPI_ram_monitor_pkg
# -- Compiling package SPI_slave_sequencer_pkg
# -- Compiling package SPI_ram_sequencer_pkg
# -- Compiling package SPI_slave_agent_pkg
# -- Compiling package SPI_ram_agent_pkg
# -- Compiling package SPI_scoreboard_pkg
# -- Compiling package SPI_coverage_pkg
# -- Compiling package SPI_env_pkg
# -- Compiling package SPI_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	SPI_ram_sva
# 	tb_top
# End time: 20:38:42 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all -fsmdebug 
# Saving coverage database on exit...
# End time: 20:38:42 on Apr 03,2025, Elapsed time: 0:05:42
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all -fsmdebug 
# Start time: 20:38:42 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/top.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'slave'.  Expected 9, found 7.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_data'.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_valid'.
# Loading sv_std.std
# Loading work.SPI_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_reset_sequence_pkg(fast)
# Loading work.SPI_slave_main_sequence_pkg(fast)
# Loading work.SPI_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_ram_seq_item_pkg(fast)
# Loading work.SPI_ram_monitor_pkg(fast)
# Loading work.SPI_ram_sequencer_pkg(fast)
# Loading work.SPI_ram_main_sequence_pkg(fast)
# Loading work.SPI_ram_driver_pkg(fast)
# Loading work.SPI_ram_agent_pkg(fast)
# Loading work.SPI_scoreboard_pkg(fast)
# Loading work.SPI_coverage_pkg(fast)
# Loading work.SPI_env_pkg(fast)
# Loading work.SPI_test_pkg(fast)
# Loading work.spi_defines_svh_unit(fast)
# Loading work.tb_top(fast)
# Loading work.SPI_if(fast)
# Loading work.SPI_slave(fast)
# Loading work.SPI_slave_sva(fast)
# Loading work.RAM_Sync_Single_port(fast)
# Loading work.golden_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top/top.sv(61): [PCDPC] - Port size (8) does not match connection size (1) for port 'tx_data'. The port definition is at: design/SPI_Assertions/SPI_slave_sva.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/slave/SPI_slave_inst File: design/SPI_Assertions/SPI_slave_sva.sv
# Loading G:/QuestaSim/installed/uvm-1.1d\win64\uvm_dpi.dll
# log -r /*
# # Add signals to the wave window
# add wave /tb_top/RAM/*
# add wave /tb_top/slave/*
# Code Coverage
# coverage save top.ucdb -onexit -du work.RAM_Sync_Single_port -du work.SPI_slave
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 57 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   SPI_config
#   SPI_coverage
#   SPI_env
#   SPI_ram_agent
#   SPI_ram_driver
#   SPI_ram_main_sequence
#   SPI_ram_monitor
#   SPI_ram_seq_item
#   SPI_ram_sequencer
#   SPI_scoreboard
#   SPI_slave_agent
#   SPI_slave_driver
#   SPI_slave_main_sequence
#   SPI_slave_monitor
#   SPI_slave_reset_sequence
#   SPI_slave_seq_item
#   SPI_slave_sequencer
#   SPI_test
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(64) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(66) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(68) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# ** Error: Failed to assert reset
#    Time: 35 ps Started: 25 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset File: design/SPI_Assertions/SPI_slave_sva.sv Line: 34
# MISO = 0, MOSI = x, rx_valid = 0, cs = 001, rx_data = 000
# UVM_INFO top/test/test.sv(71) @ 1010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/SPI_scoreboard.sv(57) @ 1010: uvm_test_top.env.spi_sb [report_phase] At time 1010: Simulation Ends and Error count= 0, Correct count= 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     4
# ** Note: $stop    : top/top.sv(89)
#    Time: 1010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 89
# Stopped at top/top.sv line 89
# Disable the transcript
# transcript off
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:44:07 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# -- Compiling package shared_pkg
# ** Note: (vlog-2286) objects/SPI_config.sv(4): Using implicit +incdir+G:/QuestaSim/installed/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package spi_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package SPI_env_pkg
# -- Importing package SPI_ram_driver_pkg
# -- Importing package SPI_config_pkg
# -- Importing package SPI_ram_main_sequence_pkg
# -- Importing package SPI_ram_seq_item_pkg
# -- Importing package SPI_slave_driver_pkg
# -- Importing package SPI_slave_main_sequence_pkg
# -- Importing package SPI_slave_seq_item_pkg
# -- Importing package SPI_slave_reset_sequence_pkg
# -- Importing package SPI_scoreboard_pkg
# -- Importing package SPI_ram_sequencer_pkg
# -- Importing package SPI_slave_sequencer_pkg
# -- Importing package SPI_ram_monitor_pkg
# -- Importing package SPI_slave_monitor_pkg
# -- Importing package SPI_ram_agent_pkg
# -- Importing package SPI_slave_agent_pkg
# -- Importing package SPI_coverage_pkg
# -- Importing package SPI_test_pkg
# -- Compiling interface SPI_if
# -- Compiling module golden_model
# -- Compiling module RAM_Sync_Single_port
# -- Compiling module SPI_slave
# -- Compiling module SPI_slave_sva
# -- Compiling module SPI_ram_sva
# -- Compiling package SPI_config_pkg
# -- Compiling package SPI_slave_seq_item_pkg
# -- Compiling package SPI_slave_main_sequence_pkg
# -- Compiling package SPI_slave_reset_sequence_pkg
# -- Compiling package SPI_ram_seq_item_pkg
# -- Compiling package SPI_ram_main_sequence_pkg
# -- Compiling package SPI_ram_reset_sequence_pkg
# -- Compiling package SPI_slave_driver_pkg
# -- Compiling package SPI_ram_driver_pkg
# -- Compiling package SPI_slave_monitor_pkg
# -- Compiling package SPI_ram_monitor_pkg
# -- Compiling package SPI_slave_sequencer_pkg
# -- Compiling package SPI_ram_sequencer_pkg
# -- Compiling package SPI_slave_agent_pkg
# -- Compiling package SPI_ram_agent_pkg
# -- Compiling package SPI_scoreboard_pkg
# -- Compiling package SPI_coverage_pkg
# -- Compiling package SPI_env_pkg
# -- Compiling package SPI_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	SPI_ram_sva
# 	tb_top
# End time: 20:44:08 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all -fsmdebug 
# Saving coverage database on exit...
# End time: 20:44:09 on Apr 03,2025, Elapsed time: 0:05:27
# Errors: 1, Warnings: 4
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all -fsmdebug 
# Start time: 20:44:09 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/top.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'slave'.  Expected 9, found 7.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_data'.
# ** Warning: top/top.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'tx_valid'.
# Loading sv_std.std
# Loading work.SPI_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.SPI_slave_seq_item_pkg(fast)
# Loading work.SPI_slave_monitor_pkg(fast)
# Loading work.SPI_slave_sequencer_pkg(fast)
# Loading work.SPI_slave_reset_sequence_pkg(fast)
# Loading work.SPI_slave_main_sequence_pkg(fast)
# Loading work.SPI_config_pkg(fast)
# Loading work.SPI_slave_driver_pkg(fast)
# Loading work.SPI_slave_agent_pkg(fast)
# Loading work.SPI_ram_seq_item_pkg(fast)
# Loading work.SPI_ram_monitor_pkg(fast)
# Loading work.SPI_ram_sequencer_pkg(fast)
# Loading work.SPI_ram_main_sequence_pkg(fast)
# Loading work.SPI_ram_driver_pkg(fast)
# Loading work.SPI_ram_agent_pkg(fast)
# Loading work.SPI_scoreboard_pkg(fast)
# Loading work.SPI_coverage_pkg(fast)
# Loading work.SPI_env_pkg(fast)
# Loading work.SPI_test_pkg(fast)
# Loading work.spi_defines_svh_unit(fast)
# Loading work.tb_top(fast)
# Loading work.SPI_if(fast)
# Loading work.SPI_slave(fast)
# Loading work.SPI_slave_sva(fast)
# Loading work.RAM_Sync_Single_port(fast)
# Loading work.golden_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top/top.sv(61): [PCDPC] - Port size (8) does not match connection size (1) for port 'tx_data'. The port definition is at: design/SPI_Assertions/SPI_slave_sva.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/slave/SPI_slave_inst File: design/SPI_Assertions/SPI_slave_sva.sv
# Loading G:/QuestaSim/installed/uvm-1.1d\win64\uvm_dpi.dll
# log -r /*
# # Add signals to the wave window
# add wave /tb_top/RAM/*
# add wave /tb_top/slave/*
# Code Coverage
# coverage save top.ucdb -onexit -du work.RAM_Sync_Single_port -du work.SPI_slave
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test SPI_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 57 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   SPI_config
#   SPI_coverage
#   SPI_env
#   SPI_ram_agent
#   SPI_ram_driver
#   SPI_ram_main_sequence
#   SPI_ram_monitor
#   SPI_ram_seq_item
#   SPI_ram_sequencer
#   SPI_scoreboard
#   SPI_slave_agent
#   SPI_slave_driver
#   SPI_slave_main_sequence
#   SPI_slave_monitor
#   SPI_slave_reset_sequence
#   SPI_slave_seq_item
#   SPI_slave_sequencer
#   SPI_test
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(64) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(66) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(68) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# ** Error: Failed to assert reset state
#    Time: 25 ps Started: 25 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = x, MOSI = x, rx_valid = x, cs = 000, rx_data = xxx
# ** Error: Failed to assert reset data
#    Time: 35 ps Started: 25 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_data File: design/SPI_Assertions/SPI_slave_sva.sv Line: 33
# MISO = 0, MOSI = x, rx_valid = 0, cs = 001, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 45 ps Started: 45 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 65 ps Started: 65 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 225 ps Started: 225 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 315 ps Started: 315 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 345 ps Started: 345 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 545 ps Started: 545 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 575 ps Started: 575 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 615 ps Started: 615 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 635 ps Started: 635 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 655 ps Started: 655 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 695 ps Started: 695 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 795 ps Started: 795 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 865 ps Started: 865 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 895 ps Started: 895 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# ** Error: Failed to assert reset state
#    Time: 995 ps Started: 995 ps  Scope: tb_top.slave.SPI_slave_inst.assert_reset_state File: design/SPI_Assertions/SPI_slave_sva.sv Line: 46
# MISO = 0, MOSI = x, rx_valid = 0, cs = 000, rx_data = 000
# UVM_INFO top/test/test.sv(71) @ 1010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/SPI_scoreboard.sv(57) @ 1010: uvm_test_top.env.spi_sb [report_phase] At time 1010: Simulation Ends and Error count= 0, Correct count= 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     4
# ** Note: $stop    : top/top.sv(89)
#    Time: 1010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 89
# Stopped at top/top.sv line 89
# Disable the transcript
# transcript off
