Analysis & Synthesis report for skeleton
Thu Apr 18 00:28:03 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Apr 18 00:28:03 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; guitar_synth                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; guitar_synth       ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Apr 18 00:27:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file guitar_synth.v
    Info (12023): Found entity 1: guitar_synth File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/guitar_synth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor_imem.v
    Info (12023): Found entity 1: processor_imem File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/processor_imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor_dmem.v
    Info (12023): Found entity 1: processor_dmem File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/processor_dmem.v Line: 40
Warning (12019): Can't analyze file -- file processor/imem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_sign_extend_17_32.v
    Info (12023): Found entity 1: z_sign_extend_17_32 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_sign_extend_17_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_shiftreg_32.v
    Info (12023): Found entity 1: z_shiftreg_32 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_shiftreg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_64.v
    Info (12023): Found entity 1: z_reg_64 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_reg_64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_32.v
    Info (12023): Found entity 1: z_reg_32 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_reg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_27.v
    Info (12023): Found entity 1: z_reg_27 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_reg_27.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_12.v
    Info (12023): Found entity 1: z_reg_12 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_reg_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_pmux_3.v
    Info (12023): Found entity 1: z_pmux_3 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_pmux_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_neq0_32.v
    Info (12023): Found entity 1: z_neq0_32 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_neq0_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_neq_12.v
    Info (12023): Found entity 1: z_neq_12 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_neq_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_mux_8.v
    Info (12023): Found entity 1: z_mux_8 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_mux_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_mux_4.v
    Info (12023): Found entity 1: z_mux_4 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_mux_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_latch_assert.v
    Info (12023): Found entity 1: z_latch_assert File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_latch_assert.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_equals_5.v
    Info (12023): Found entity 1: z_equals_5 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_equals_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_dflipflop.v
    Info (12023): Found entity 1: z_dflipflop File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_dflipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_32.v
    Info (12023): Found entity 1: z_decoder_32 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_decoder_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_16.v
    Info (12023): Found entity 1: z_decoder_16 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_decoder_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_4.v
    Info (12023): Found entity 1: z_decoder_4 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_decoder_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_2.v
    Info (12023): Found entity 1: z_decoder_2 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_decoder_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_branch_predictor.v
    Info (12023): Found entity 1: z_branch_predictor File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_branch_predictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_adder_select_4x8.v
    Info (12023): Found entity 1: z_adder_select_4x8 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_adder_select_4x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_adder_cl_8x1.v
    Info (12023): Found entity 1: z_adder_cl_8x1 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/z_adder_cl_8x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_rshift.v
    Info (12023): Found entity 1: x_rshift File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_rshift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_negator.v
    Info (12023): Found entity 1: x_negator File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_negator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_mult_shiftreg.v
    Info (12023): Found entity 1: x_mult_shiftreg File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_mult_shiftreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_mult.v
    Info (12023): Found entity 1: x_mult File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_mult.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_lshift.v
    Info (12023): Found entity 1: x_lshift File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_lshift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div_subtractor.v
    Info (12023): Found entity 1: x_div_subtractor File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_div_subtractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div_partial.v
    Info (12023): Found entity 1: x_div_partial File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_div_partial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div_lshift.v
    Info (12023): Found entity 1: x_div_lshift File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_div_lshift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div.v
    Info (12023): Found entity 1: x_div File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_comparator.v
    Info (12023): Found entity 1: x_comparator File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_alu.v
    Info (12023): Found entity 1: x_alu File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_adder_select_4x8.v
    Info (12023): Found entity 1: x_adder_select_4x8 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_adder_select_4x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_adder_cl_8x1.v
    Info (12023): Found entity 1: x_adder_cl_8x1 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/x_adder_cl_8x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor_skeleton.v
    Info (12023): Found entity 1: processor_skeleton File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/processor_skeleton.v Line: 12
Warning (10238): Verilog Module Declaration warning at processor.v(76): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "processor_processor" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/processor.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor.v
    Info (12023): Found entity 1: processor_processor File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/processor.v Line: 51
Warning (12019): Can't analyze file -- file processor/dmem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file processor/d_reg_32.v
    Info (12023): Found entity 1: d_reg_32 File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/d_reg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/d_dffe_ref.v
    Info (12023): Found entity 1: d_dffe_ref File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/d_dffe_ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/adder_half.v
    Info (12023): Found entity 1: adder_half File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/adder_half.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/adder_full.v
    Info (12023): Found entity 1: adder_full File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor/adder_full.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/Reset_Delay.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at skeleton.v(131): ignored dangling comma in List of Port Connections File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 131
Info (12021): Found 2 design units, including 2 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 1
    Info (12023): Found entity 2: clock_divider File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 169
Warning (12019): Can't analyze file -- file PS2_Interface.v is missing
Warning (12019): Can't analyze file -- file PS2_Controller.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/Altera_UP_PS2_Command_Out.v Line: 10
Warning (10261): Verilog HDL Event Control warning at vga_controller.v(173): Event Control contains a complex event expression File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/vga_controller.v Line: 173
Info (12021): Found 3 design units, including 3 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/vga_controller.v Line: 1
    Info (12023): Found entity 2: color_object File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/vga_controller.v Line: 188
    Info (12023): Found entity 3: calcCord File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/vga_controller.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/img_data.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "resetn" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "ps2_out" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "lcd_data" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "lcd_rw" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "lcd_en" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "lcd_rs" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "lcd_on" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(29): created implicit net for "lcd_blon" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(68): created implicit net for "DLY_RST" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(69): created implicit net for "VGA_CTRL_CLK" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(69): created implicit net for "AUD_CTRL_CLK" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/skeleton.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at processor.v(29): created implicit net for "debug_data" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/processor.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at vga_controller.v(162): created implicit net for "VGA_CLK_n" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/vga_controller.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at vga_controller.v(163): created implicit net for "background_index" File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/vga_controller.v Line: 163
Error (10773): Verilog HDL error at guitar_synth.v(7): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Users/gc124/Desktop/repos/350final/project/guitarpong/guitar_synth.v Line: 7
Info (144001): Generated suppressed messages file C:/Users/gc124/Desktop/repos/350final/project/guitarpong/output_files/skeleton.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings
    Error: Peak virtual memory: 4732 megabytes
    Error: Processing ended: Thu Apr 18 00:28:03 2019
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gc124/Desktop/repos/350final/project/guitarpong/output_files/skeleton.map.smsg.


