variable,score,fan_out,is_control,logic_depth,dist_pi_cycles,dist_po_cycles,reachable_pos,llm_identified_property,llm_confidence,llm_reasoning
i2c_master_top.byte_controller.bit_controller.c_state,0.6795238095238095,1,1.0,5,inf,1.0,4,FSM_State_Register,0.95,"Signal is a sequential register with 'c_state' in its name, has 24 conditional assignments with complex state transitions, controls its own next state through feedback in assignment conditions, and is used as a control variable in state comparisons like 'c_state == idle', 'c_state == start_a', etc., indicating it holds the current state of a finite state machine."
i2c_master_top.byte_controller.bit_controller.sSCL,0.6507142857142857,5,1.0,2,3.0,2.0,6,Data_Register,0.85,"The signal is a 1-bit sequential register that stores the filtered SCL (Serial Clock) value from fSCL. It serves as a stable, registered version of the filtered clock signal that drives multiple downstream signals including dSCL, scl_sync, slave_wait, sta_condition, and sto_condition. While it has isControlVariable: true, its primary role appears to be data storage and propagation rather than complex control logic or state machine functionality."
i2c_master_top.byte_controller.c_state,0.65,0,1.0,7,inf,inf,0,FSM_State_Register,0.95,"The signal is a 5-bit sequential register with 'state' in its name, is marked as a control variable, and its assignments show complex conditional logic comparing it against state constants (ST_IDLE, ST_START, ST_READ, ST_WRITE, ST_ACK, ST_STOP) to determine next state transitions, indicating it holds the current state of a finite state machine."
i2c_master_top.byte_controller.shift,0.6214285714285714,0,1.0,5,inf,inf,0,Control_Signal,0.85,"The signal is a sequential register (logicType: sequential) with isControlVariable: true, indicating it controls conditional logic. It has multiple conditional assignments based on FSM states (c_state), reset conditions, and control signals like core_ack and cnt_done, but does not show self-increment behavior or typical state register feedback patterns. The assignments are all constant values under complex conditions, suggesting it's a control signal generated by the FSM to coordinate operations."
i2c_master_top.byte_controller.bit_controller.al,0.6166666666666667,1,1.0,2,2.0,0.0,4,Control_Signal,0.9,"The signal is a 1-bit sequential register (logicType: sequential) that is used as a control variable (isControlVariable: true) and drives an output (drivesOutput: true). It is set based on conditions involving state machine signals (c_state), I2C commands (cmd_stop), and bus monitoring signals (sSDA, sda_chk, sto_condition). Its primary role appears to be generating an arbitration loss (al) signal that controls state transitions and resets throughout the I2C bit controller, as evidenced by its use in multiple conditional assignments of the state machine and its fan-out to higher-level arbitration loss reporting."
i2c_master_top.byte_controller.ld,0.6071428571428572,0,1.0,4,inf,inf,0,Control_Signal,0.8,"The signal is a sequential register (logicType: sequential) with isControlVariable: true, indicating it's used in control logic conditions. It has multiple conditional assignments based on FSM states (c_state), control signals (go, core_ack), and reset conditions, but doesn't show self-feedback patterns typical of FSM state registers or counters. The assignments are all constant values under complex conditions, suggesting it's a control register that enables or disables operations based on the byte controller's state machine."
i2c_master_top.byte_controller.bit_controller.clk_en,0.5928571428571429,0,1.0,3,inf,inf,0,Control_Signal,0.85,"The signal is a sequential register (logicType: sequential) with isControlVariable: true, indicating it controls other logic. It has multiple conditional assignments based on control conditions (rst, cnt, ena, scl_sync, slave_wait, nReset) and is sensitive to clock and reset. The name 'clk_en' suggests it functions as a clock enable control signal, and it has no driving signals or fan-out in the provided data, consistent with a control register that gates clock operations."
i2c_master_top.byte_controller.bit_controller.cnt,0.5892857142857143,1,1.0,3,1.0,inf,0,Counter,0.9,"The signal is a 16-bit sequential register that appears in its own driving signals list in multiple assignments, indicating self-referential behavior typical of counters. It has isControlVariable: true and is used in complex conditional logic involving enable, reset, and synchronization signals, which aligns with counter control patterns in I2C bit timing controllers."
i2c_master_top.byte_controller.bit_controller.filter_cnt,0.5892857142857143,1,1.0,3,1.0,inf,0,Counter,0.9,"The signal is a sequential register (logicType: sequential) that appears in self-referential assignments where it drives itself, indicating counting behavior. It has type 'reg[13:0]' with 14-bit width suitable for counting, and the name 'filter_cnt' strongly suggests a counter function for filtering purposes. The assignments show conditional increment/decrement patterns typical of counters."
i2c_master_top.byte_controller.bit_controller.cmd,0.578095238095238,1,1.0,0,0.0,2.0,4,Control_Signal,0.9,"The signal is a combinational input (logicType: combinational, direction: input) that serves as a control command from the byte controller to the bit controller. It has isControlVariable: true, drives cmd_stop in the bit controller, and is sourced from core_cmd which is assigned constant values based on FSM states in the byte controller, indicating it carries control commands between controller modules."
i2c_master_top.byte_controller.i2c_al,0.5714285714285715,1,1.0,0,2.0,0.0,3,Control_Signal,0.85,"The signal is combinational (logicType: combinational), is marked as a control variable (isControlVariable: true), and serves as an intermediate control signal that propagates the 'al' (arbitration lost) status from the bit controller to the top-level module through a simple port connection assignment."
i2c_master_top.byte_controller.nReset,0.5714285714285714,1,1.0,0,0.0,inf,0,Clock_Or_Reset,0.95,"Signal has 'nReset' in name, is an input port, has isControlVariable: true, drives only reset signals downstream (bit_controller.nReset), and originates from rst_i which comes from arst_i - all consistent with a reset signal chain."
i2c_master_top.byte_controller.read,0.5714285714285714,1,1.0,0,0.0,inf,0,Control_Signal,0.85,"The signal is a combinational input (logicType: combinational, direction: input) that serves as a control variable (isControlVariable: true) driving the 'go' signal in the byte controller. It originates from the 'rd' signal in the top module and controls operation flow without being a state register, counter, or data signal."
i2c_master_top.byte_controller.rst,0.5714285714285714,1,1.0,0,0.0,inf,0,Clock_Or_Reset,0.95,"Signal has 'rst' in name, is a 1-bit input, directly driven by primary reset input wb_rst_i, propagates reset to downstream module bit_controller.rst, and is used as a control variable for reset distribution."
i2c_master_top.byte_controller.stop,0.5714285714285714,1,1.0,0,0.0,inf,0,Control_Signal,0.9,"The signal is a combinational input (logicType: combinational, direction: input) that drives the 'go' signal and is used as a control variable (isControlVariable: true). It originates from a higher-level 'sto' signal and participates in controlling the byte controller's operation flow, making it a control signal rather than a state register or data signal."
i2c_master_top.byte_controller.write,0.5714285714285714,1,1.0,0,0.0,inf,0,Control_Signal,0.9,"The signal is a combinational input (logicType: combinational, direction: input) that serves as a control variable (isControlVariable: true) and drives the 'go' signal in the byte controller, indicating it controls the activation of byte-level operations in the I2C master."
i2c_master_top.rst_i,0.5714285714285714,1,1.0,0,0.0,inf,0,Clock_Or_Reset,0.9,"Signal has 'rst' in name, is a combinational logic signal that directly drives a reset signal (nReset) to a submodule, has isControlVariable: true indicating it controls conditional logic, and serves as an intermediate reset distribution signal between primary input arst_i and downstream reset logic."
i2c_master_top.wb_rst_i,0.5714285714285714,1,1.0,0,0.0,inf,0,Clock_Or_Reset,0.95,"Signal is a primary input with name containing 'rst', has direction 'input', drives a reset signal chain (fanOut to byte_controller.rst which further drives bit_controller.rst), and is used as a control variable, matching typical reset signal characteristics."
i2c_master_top.cr,0.5688095238095238,7,0.0,4,1.0,1.0,7,Configuration_Register,0.9,"The signal is an 8-bit register that is written from the bus data input (wb_dat_i) when specific address and write conditions are met, and its individual bits drive multiple control signals (ack, iack, rd, sta, sto) that configure I2C master behavior, matching the pattern of a configuration register."
i2c_master_top.byte_controller.bit_controller.ena,0.55,0,1.0,0,0.0,inf,0,Control_Signal,0.85,"Signal is combinational (logicType: combinational), acts as a control variable (isControlVariable: true), and serves as an enable input to the bit controller module, propagating the core enable signal through the hierarchy without being a state register or counter."
i2c_master_top.byte_controller.bit_controller.nReset,0.55,0,1.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.bit_controller.rst,0.55,0,1.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.cnt_done,0.55,0,1.0,0,inf,inf,0,,,
i2c_master_top.byte_controller.core_ack,0.55,0,1.0,0,inf,inf,0,,,
i2c_master_top.byte_controller.go,0.55,0,1.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.start,0.55,0,1.0,0,0.0,inf,0,,,
i2c_master_top.wb_adr_i,0.55,0,1.0,0,0.0,inf,0,,,
i2c_master_top.wb_wacc,0.55,0,1.0,0,0.0,inf,0,,,
i2c_master_top.core_en,0.5464285714285714,1,1.0,0,1.0,inf,0,,,
i2c_master_top.done,0.5447619047619047,1,1.0,0,inf,2.0,2,,,
i2c_master_top.byte_controller.bit_controller.sSDA,0.5307142857142857,5,0.0,2,3.0,1.0,12,,,
i2c_master_top.byte_controller.sr,0.5297619047619048,3,0.0,4,1.0,0.0,8,,,
i2c_master_top.i2c_al,0.5161904761904762,2,1.0,0,2.0,2.0,2,,,
i2c_master_top.byte_controller.bit_controller.scl_oen,0.5142857142857143,5,0.0,4,inf,0.0,3,,,
i2c_master_top.byte_controller.bit_controller.sda_oen,0.513095238095238,3,0.0,4,1.0,0.0,7,,,
i2c_master_top.byte_controller.bit_controller.dSCL,0.5,1,1.0,2,4.0,inf,0,,,
i2c_master_top.byte_controller.bit_controller.slave_wait,0.48571428571428565,1,1.0,1,4.0,inf,0,,,
i2c_master_top.txr,0.4783333333333333,2,0.0,4,1.0,1.0,8,,,
i2c_master_top.byte_controller.bit_controller.fSDA,0.4757142857142857,2,0.0,3,2.0,2.0,12,,,
i2c_master_top.byte_controller.bit_controller.scl_sync,0.475,0,1.0,0,3.0,inf,0,,,
i2c_master_top.byte_controller.cmd_ack,0.46428571428571425,2,0.0,5,inf,0.0,3,,,
i2c_master_top.wb_dat_i,0.45904761904761904,4,0.0,0,0.0,2.0,8,,,
i2c_master_top.byte_controller.bit_controller.cSDA,0.45642857142857146,2,0.0,2,1.0,3.0,12,,,
i2c_master_top.byte_controller.core_txd,0.44023809523809526,1,0.0,4,1.0,1.0,7,,,
i2c_master_top.byte_controller.core_cmd,0.4280952380952381,1,0.0,7,inf,2.0,4,,,
i2c_master_top.byte_controller.din,0.4247619047619048,1,0.0,0,0.0,1.0,8,,,
i2c_master_top.byte_controller.bit_controller.sda_chk,0.4152380952380952,1,0.0,4,inf,1.0,4,,,
i2c_master_top.byte_controller.bit_controller.din,0.4080952380952381,1,0.0,0,0.0,1.0,7,,,
i2c_master_top.byte_controller.bit_controller.dout,0.4023809523809524,1,0.0,1,4.0,0.0,10,,,
i2c_master_top.byte_controller.bit_controller.sda_i,0.40142857142857147,1,0.0,0,0.0,4.0,12,,,
i2c_master_top.byte_controller.sda_i,0.40142857142857147,1,0.0,0,0.0,4.0,12,,,
i2c_master_top.sda_pad_i,0.40142857142857147,1,0.0,0,0.0,4.0,12,,,
i2c_master_top.byte_controller.dcnt,0.4,2,0.0,4,inf,inf,0,,,
i2c_master_top.ctr,0.39976190476190476,3,0.0,4,1.0,1.0,2,,,
i2c_master_top.byte_controller.bit_controller.cmd_ack,0.3952380952380952,1,0.0,4,inf,0.0,1,,,
i2c_master_top.byte_controller.ack_in,0.37809523809523815,1,0.0,0,0.0,2.0,7,,,
i2c_master_top.byte_controller.bit_controller.cmd_stop,0.3759523809523809,1,0.0,3,1.0,1.0,4,,,
i2c_master_top.byte_controller.bit_controller.scl_o,0.3714285714285714,1,0.0,0,inf,0.0,3,,,
i2c_master_top.byte_controller.bit_controller.sda_o,0.3714285714285714,1,0.0,0,inf,0.0,3,,,
i2c_master_top.byte_controller.core_rxd,0.3628571428571429,2,0.0,0,4.0,1.0,9,,,
i2c_master_top.prer,0.36166666666666664,2,0.0,4,1.0,1.0,1,,,
i2c_master_top.byte_controller.scl_o,0.3547619047619047,1,0.0,0,inf,0.0,2,,,
i2c_master_top.byte_controller.scl_oen,0.3547619047619047,1,0.0,0,inf,0.0,2,,,
i2c_master_top.byte_controller.sda_o,0.3547619047619047,1,0.0,0,inf,0.0,2,,,
i2c_master_top.ack,0.35309523809523813,1,0.0,0,1.0,2.0,7,,,
i2c_master_top.irq_flag,0.34619047619047616,3,0.0,2,2.0,1.0,2,,,
i2c_master_top.byte_controller.bit_controller.fSCL,0.34571428571428575,2,0.0,3,2.0,3.0,6,,,
i2c_master_top.byte_controller.bit_controller.clk_cnt,0.34285714285714286,2,0.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.bit_controller.sto_condition,0.3414285714285714,2,0.0,2,4.0,1.0,6,,,
i2c_master_top.wb_ack_o,0.3345238095238095,2,0.0,0,1.0,0.0,1,,,
i2c_master_top.byte_controller.dout,0.32976190476190476,1,0.0,0,1.0,0.0,2,,,
i2c_master_top.byte_controller.sda_oen,0.32976190476190476,1,0.0,0,1.0,0.0,2,,,
i2c_master_top.byte_controller.bit_controller.cSCL,0.3264285714285714,2,0.0,2,1.0,4.0,6,,,
i2c_master_top.arst_i,0.3214285714285714,1,0.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.bit_controller.dscl_oen,0.3214285714285714,1,0.0,0,inf,inf,0,,,
i2c_master_top.byte_controller.clk,0.3214285714285714,1,0.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.clk_cnt,0.3214285714285714,1,0.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.ena,0.3214285714285714,1,0.0,0,0.0,inf,0,,,
i2c_master_top.wb_clk_i,0.3214285714285714,1,0.0,0,0.0,inf,0,,,
i2c_master_top.wb_we_i,0.3214285714285714,1,0.0,0,0.0,inf,0,,,
i2c_master_top.scl_pad_o,0.31666666666666665,0,0.0,0,inf,0.0,1,,,
i2c_master_top.scl_padoen_o,0.31666666666666665,0,0.0,0,inf,0.0,1,,,
i2c_master_top.sda_pad_o,0.31666666666666665,0,0.0,0,inf,0.0,1,,,
i2c_master_top.byte_controller.bit_controller.dSDA,0.3114285714285714,2,0.0,2,4.0,2.0,6,,,
i2c_master_top.al,0.3080952380952381,2,0.0,2,2.0,1.0,1,,,
i2c_master_top.wb_cyc_i,0.3080952380952381,1,0.0,0,0.0,1.0,1,,,
i2c_master_top.wb_stb_i,0.3080952380952381,1,0.0,0,0.0,1.0,1,,,
i2c_master_top.byte_controller.bit_controller.clk,0.3,0,0.0,0,0.0,inf,0,,,
i2c_master_top.byte_controller.bit_controller.busy,0.29642857142857143,2,0.0,2,5.0,0.0,3,,,
i2c_master_top.sto,0.29642857142857143,1,0.0,0,1.0,inf,0,,,
i2c_master_top.wb_inta_o,0.29523809523809524,0,0.0,2,2.0,0.0,1,,,
i2c_master_top.sda_padoen_o,0.2916666666666667,0,0.0,0,1.0,0.0,1,,,
i2c_master_top.byte_controller.ack_out,0.2869047619047619,1,0.0,4,5.0,0.0,2,,,
i2c_master_top.tip,0.2866666666666667,1,0.0,2,2.0,1.0,1,,,
i2c_master_top.ien,0.2830952380952381,1,0.0,0,1.0,1.0,1,,,
i2c_master_top.rxr,0.2830952380952381,1,0.0,0,1.0,1.0,1,,,
i2c_master_top.wb_dat_o,0.28095238095238095,0,0.0,1,2.0,0.0,1,,,
i2c_master_top.rd,0.2745238095238095,2,0.0,0,1.0,2.0,1,,,
i2c_master_top.sta,0.2745238095238095,2,0.0,0,1.0,2.0,1,,,
i2c_master_top.wr,0.2745238095238095,2,0.0,0,1.0,2.0,1,,,
i2c_master_top.byte_controller.bit_controller.scl_i,0.27142857142857146,1,0.0,0,0.0,5.0,6,,,
i2c_master_top.byte_controller.scl_i,0.27142857142857146,1,0.0,0,0.0,5.0,6,,,
i2c_master_top.scl_pad_i,0.27142857142857146,1,0.0,0,0.0,5.0,6,,,
i2c_master_top.byte_controller.bit_controller.sta_condition,0.27,1,0.0,2,4.0,1.0,3,,,
i2c_master_top.iack,0.26976190476190476,1,0.0,0,1.0,2.0,2,,,
i2c_master_top.sr,0.2580952380952381,1,0.0,0,2.0,1.0,1,,,
i2c_master_top.byte_controller.i2c_busy,0.22976190476190472,1,0.0,0,5.0,0.0,2,,,
i2c_master_top.rxack,0.18666666666666665,1,0.0,2,6.0,1.0,1,,,
i2c_master_top.i2c_busy,0.1830952380952381,1,0.0,0,5.0,1.0,1,,,
i2c_master_top.irxack,0.15309523809523806,1,0.0,0,5.0,2.0,1,,,
