Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 14:45:44 2022
| Host         : EECS-DIGITAL-11 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.UlnmaS/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 eth_buffer/output_register.doutb_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_buffer/output_register.doutb_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (eth_clk_clk_wiz_0 rise@140.000ns - vga_clk_clk_wiz_0 rise@138.462ns)
  Data Path Delay:        1.543ns  (logic 0.580ns (37.589%)  route 0.963ns (62.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 138.430 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 137.483 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                    138.462   138.462 r  
    E3                                                0.000   138.462 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   138.462    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   139.943 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   141.176    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154   134.022 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719   135.741    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   135.837 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      1.646   137.483    eth_buffer/vga_clk
    SLICE_X15Y94         FDRE                                         r  eth_buffer/output_register.doutb_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456   137.939 r  eth_buffer/output_register.doutb_reg_reg[3]_replica/Q
                         net (fo=1, estimated)        0.305   138.244    eth_buffer/Q[0]_repN
    SLICE_X14Y93         LUT2 (Prop_lut2_I1_O)        0.124   138.368 r  eth_buffer/BRAM_reg_i_1__5/O
                         net (fo=107, estimated)      0.658   139.026    vga_buffer/sys_rst
    SLICE_X10Y94         FDRE                                         r  vga_buffer/output_register.doutb_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                    140.000   140.000 r  
    E3                                                0.000   140.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   140.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   141.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   142.583    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404   135.179 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633   136.812    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   136.903 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     1.527   138.430    vga_buffer/eth_clk
    SLICE_X10Y94         FDRE                                         r  vga_buffer/output_register.doutb_reg_reg[13]/C
                         clock pessimism              0.382   138.812    
                         clock uncertainty           -0.201   138.611    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.524   138.087    vga_buffer/output_register.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        138.087    
                         arrival time                        -139.026    
  -------------------------------------------------------------------
                         slack                                 -0.940    




