# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap PolarFire C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:56 on May 17,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/EXT_Signals_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EXT_Signals_Controller
# -- Compiling architecture rtl of EXT_Signals_Controller
# End time: 14:37:56 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:56 on May 17,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/EXT_Signals_OutputSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EXT_Signals_OutputSwitch
# -- Compiling architecture rtl of EXT_Signals_OutputSwitch
# End time: 14:37:56 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:56 on May 17,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_IO/2.0.104/core/vlog/PF_IO.v 
# -- Compiling module PF_IO
# 
# Top level modules:
# 	PF_IO
# End time: 14:37:57 on May 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:57 on May 17,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_IO_C0/PF_IO_C0.v 
# -- Compiling module PF_IO_C0
# 
# Top level modules:
# 	PF_IO_C0
# End time: 14:37:57 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:57 on May 17,2024
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/EXT_Signals/EXT_Signals.v 
# -- Compiling module EXT_Signals
# 
# Top level modules:
# 	EXT_Signals
# End time: 14:37:57 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:57 on May 17,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table
# End time: 14:37:57 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:57 on May 17,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table_trigger
# End time: 14:37:57 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:37:57 on May 17,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_EXT_Signals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_EXT_Signals
# -- Compiling architecture behavioral of TB_EXT_Signals
# End time: 14:37:57 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -L CORESPI_LIB -t 1ps -pli "C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.TB_EXT_Signals -gSIM_PA5M300T=0 
# Start time: 14:37:57 on May 17,2024
# //  ModelSim Microsemi Pro 2021.3 Jul 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_ext_signals(behavioral)
# Loading sv_std.std
# Loading presynth.EXT_Signals
# Loading presynth.PF_IO_C0
# Loading presynth.PF_IO
# Loading PolarFire.IOD
# Loading PolarFire.IOD_IP
# Loading PolarFire.DLL_DELAY_BLOCK
# Loading PolarFire.BIBUF
# Loading ieee.numeric_std(body)
# Loading presynth.ext_signals_controller(rtl)
# Loading presynth.ext_signals_outputswitch(rtl)
# Loading C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tomáš  Hostname: DESKTOP-TDPVUTD  ProcessID: 61208
#           Attempting to use alternate WLF file "./wlftv21krz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv21krz
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tb_ext_signals/EXT_Signals_0/EXT_Signals_OutputSwitch_0/SelectedArray_GEN(0)
do C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/simulation/wave16.do
run -all
# Break key hit
# Break in Architecture behavioral at C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_EXT_Signals.vhd line 142
