(module "NL27WZ02MU1TCG" (layer F.Cu) (tedit 620D35BD)
  (descr "NL27WZ02MU1TCG, UDFN-8 Gates ROHS")
  (tags "UDFN-8 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.100025) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NL27WZ02MU1TCG (at 0 3.100025) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 0.81999 0.759995) (end 0.870003 0.759995) (layer F.SilkS) (width 0.1))
  (fp_line (start 0.5 -1.054204) (end 0.5 -1.100025) (layer F.SilkS) (width 0.1))
  (fp_line (start 0.5 1.100025) (end 0.5 1.054128) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.5 -1.054204) (end -0.5 -1.100025) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.5 1.100025) (end -0.5 1.054204) (layer F.SilkS) (width 0.1))
  (fp_line (start -0.5 -1.100025) (end 0.5 -1.100025) (layer F.SilkS) (width 0.1))
  (fp_line (start 0.5 1.100025) (end -0.5 1.100025) (layer F.SilkS) (width 0.1))
  (pad 1 smd rect (at 0.375006 0.750064 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.375006 0.249936 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.375006 -0.249936 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.375006 -0.750064 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -0.375006 -0.750064 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.375006 -0.249936 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 7 smd rect (at -0.375006 0.249936 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 8 smd rect (at -0.375006 0.750064 90) (size 0.3 0.489992) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.100025) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/NL27WZ02MU1TCG.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)