
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 667076 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9076576 heartbeat IPC: 1.10174 cumulative IPC: 1.07022 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18358196 heartbeat IPC: 1.0774 cumulative IPC: 1.07399 (Simulation time: 0 hr 1 min 13 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 27622751 heartbeat IPC: 1.07938 cumulative IPC: 1.07584 (Simulation time: 0 hr 1 min 49 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26955675 cumulative IPC: 1.07584 (Simulation time: 0 hr 1 min 49 sec) 

CPU 0 Branch Prediction Accuracy: 99.5438% MPKI: 0.21931

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07584 instructions: 29000000 cycles: 26955675
L1D TOTAL     ACCESS:   17515512  HIT:   17346395  MISS:     169117
L1D LOAD      ACCESS:    9271447  HIT:    9262274  MISS:       9173
L1D RFO       ACCESS:    2524865  HIT:    2493317  MISS:      31548
L1D PREFETCH  ACCESS:    5719200  HIT:    5590804  MISS:     128396
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9681964  ISSUED:    9566643  USEFUL:     126837  USELESS:       6375
L1I TOTAL     ACCESS:    7401921  HIT:    7401564  MISS:        357
L1I LOAD      ACCESS:    7401921  HIT:    7401564  MISS:        357
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     255420  HIT:     160560  MISS:      94860
L2C LOAD      ACCESS:       9484  HIT:       6884  MISS:       2600
L2C RFO       ACCESS:      29971  HIT:        208  MISS:      29763
L2C PREFETCH  ACCESS:     129972  HIT:      67484  MISS:      62488
L2C WRITEBACK ACCESS:      85993  HIT:      85984  MISS:          9
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1176  USELESS:      61381
LLC TOTAL     ACCESS:     180189  HIT:      90937  MISS:      89252
LLC LOAD      ACCESS:       2600  HIT:        662  MISS:       1938
LLC RFO       ACCESS:      29763  HIT:         48  MISS:      29715
LLC PREFETCH  ACCESS:      62488  HIT:       4895  MISS:      57593
LLC WRITEBACK ACCESS:      85338  HIT:      85332  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        490  USELESS:      49252
Major fault: 0 Minor fault: 621
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47754  ROW_BUFFER_MISS:      41492
 DBUS_CONGESTED:      79357
 WQ ROW_BUFFER_HIT:      26034  ROW_BUFFER_MISS:      46826  FULL:          0

 AVG_CONGESTED_CYCLE: 14
