// Seed: 2316830690
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    input  tri  id_2,
    output tri0 id_3
);
  assign id_3 = id_2 == id_0;
  assign id_3 = 1'd0;
endmodule
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri0 module_1,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5
);
  wire id_7;
  module_0(
      id_3, id_1, id_3, id_1
  );
  wire id_8;
  always_comb @(posedge 1) $display(1'b0, 1);
endmodule
