{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555047890091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555047890093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 02:44:49 2019 " "Processing started: Fri Apr 12 02:44:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555047890093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555047890093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555047890093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555047891867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor-Behavioral " "Found design unit 1: conversor-Behavioral" {  } { { "conversor.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/conversor.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892954 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/conversor.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047892954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/somador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892962 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/somador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047892962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_quatro_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_quatro_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_quatro_bits-comportamento " "Found design unit 1: somador_quatro_bits-comportamento" {  } { { "somador_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/somador_quatro_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892971 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_quatro_bits " "Found entity 1: somador_quatro_bits" {  } { { "somador_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/somador_quatro_bits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047892971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-comportamento " "Found design unit 1: calculadora-comportamento" {  } { { "calculadora.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/calculadora.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892980 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/calculadora.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047892980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-comportamento " "Found design unit 1: subtrator-comportamento" {  } { { "subtrator.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/subtrator.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892988 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/subtrator.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047892988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_quatro_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator_quatro_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator_quatro_bits-comportamento " "Found design unit 1: subtrator_quatro_bits-comportamento" {  } { { "subtrator_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/subtrator_quatro_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892996 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator_quatro_bits " "Found entity 1: subtrator_quatro_bits" {  } { { "subtrator_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/subtrator_quatro_bits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047892996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047892996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_quatro_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_quatro_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_quatro_bits-comportamento " "Found design unit 1: comparador_quatro_bits-comportamento" {  } { { "comparador_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/comparador_quatro_bits.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893006 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_quatro_bits " "Found entity 1: comparador_quatro_bits" {  } { { "comparador_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/comparador_quatro_bits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comportamento " "Found design unit 1: comparador-comportamento" {  } { { "comparador.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/comparador.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893017 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/comparador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-comportamento " "Found design unit 1: multiplexador-comportamento" {  } { { "multiplexador.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/multiplexador.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893027 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/multiplexador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_quatro_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor_quatro_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor_quatro_bits-comportamento " "Found design unit 1: inversor_quatro_bits-comportamento" {  } { { "inversor_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/inversor_quatro_bits.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893036 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor_quatro_bits " "Found entity 1: inversor_quatro_bits" {  } { { "inversor_quatro_bits.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/inversor_quatro_bits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-comportamento " "Found design unit 1: display-comportamento" {  } { { "display.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893051 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/display.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desligamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desligamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desligamento-comportamento " "Found design unit 1: desligamento-comportamento" {  } { { "desligamento.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/desligamento.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893060 ""} { "Info" "ISGN_ENTITY_NAME" "1 desligamento " "Found entity 1: desligamento" {  } { { "desligamento.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/desligamento.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_display-comportamento " "Found design unit 1: conversor_display-comportamento" {  } { { "conversor_display.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/conversor_display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893069 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_display " "Found entity 1: conversor_display" {  } { { "conversor_display.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/conversor_display.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador2-comportamento " "Found design unit 1: multiplexador2-comportamento" {  } { { "multiplexador2.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/multiplexador2.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893077 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2 " "Found entity 1: multiplexador2" {  } { { "multiplexador2.vhd" "" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/multiplexador2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555047893077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555047893077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "subtrator_quatro_bits " "Elaborating entity \"subtrator_quatro_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555047893195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:\\gen:0:ut " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:\\gen:0:ut\"" {  } { { "subtrator_quatro_bits.vhd" "\\gen:0:ut" { Text "C:/Users/bennb/OneDrive/햞ea de Trabalho/project_vhdl/subtrator_quatro_bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555047893227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555047895882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555047895882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555047896017 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555047896017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555047896017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555047896017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555047896102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 02:44:56 2019 " "Processing ended: Fri Apr 12 02:44:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555047896102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555047896102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555047896102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555047896102 ""}
