Anant Agarwal. 2007. The tile processor: A 64-core multicore for embedded processing. In Proceedings of the 11th Annual Workshop on High Performance Embedded Computing (HPEC).
John Aynsley. 2009. TLM-2.0 Language Reference Manual. Open SystemC Initiative (OSCI).
Marco Bekooij, Rob Hoes, Orlando Moreira, Peter Poplark, Milan Pastrnak, Bart Mesman, Jan David Mol, Sander Stuijk, Valentin Gheorghita, and Jef Van Meerbergen. 2005. Dataflow analysis for real-time embedded multiprocessor system design. In Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices. Philips Research, vol. 3, Springer, Berlin, 81--108.
T. Bjerregaard and J. Sparso. 2004. Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip. In Proceedings of the NORCHIP Conference. 269--272.
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004[doi>10.1016/j.sysarc.2003.07.004]
Alan Burns , Andy Wellings, Real-Time Systems and Programming Languages: Ada, Real-Time Java and C/Real-Time POSIX, Addison-Wesley Educational Publishers Inc, 2009
Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944651]
M. Eggenberger and M. Radetzki. 2013. Scalable parallel simulation of networks on chip. In Proceedings of the 7th IEEE/ACM International Symposium on Networks on Chip (NoCS). 1--8.
J. Eker, J. W. Janneck, E. A. Lee, J. Liu, X. Liu, J. Luding, S. Neuendorffer, S. Sachs, and Y. Xiong. 2003. Taming heterogeneity - the Ptolemy approach. Proc. IEEE 91, 1 (2003), 127--144.
N. Genko, D. Atienza, G. De Micheli, L. Benini, J. M. Mendias, R. Hermida, and F. Catthoor. 2005. A novel approach for network on chip emulation. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 2365--2368.
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Kris Heid, Haoyuan Ying, Christian Hochberger, and Klaus Hofmann. 2014. LatEst: Latency estimation and high speed evaluation for wormhole switched networks-on-chip. In Proceedings of the 9th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC). IEEE.
Mohammad Hosseinabady and Jose L. Nunez-Yanez. 2010. SystemC architectural transaction level modelling for large NoCs. In Proceedings of the ECSI Forum on Specification and Design Languages (FDL).
Leandro Soares Indrusiak. 2014. End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration. J. Syst. Archit. 60, 7 (2014), 553--561.
L. S. Indrusiak, L. C. Ost, F. G. Moraes, S. Maatta, J. Nurmi, L. Moller, and M. Glesner. 2010. Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: a layered approach. In Proceedings of the 8th IEEE International Conference on Industrial Informatics (INDIN).
Leandro Soares Indrusiak and Osmar Marchi dos Santos. 2011. Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration. In Proceedings of the Design Automation and Test in Europe Conference (DATE). 1089--1094.
Nan Jiang, D. U. Becker, G. Michelogiamakis, J. Balfour, B. Towles, D. E. Shaw, J. Kim, and W. J. Dally. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 86--96.
H. Kashif and H. Patel. 2014. Bounding buffer space requirements for real-time priority-aware networks. In Proceedings of the 19th Asia and South Pacific Design Automation Conference (ASP-DAC). 113--118.
Abbas Eslami Kiasari , Axel Jantsch , Zhonghai Lu, Mathematical formalisms for performance evaluation of networks-on-chip, ACM Computing Surveys (CSUR), v.45 n.3, p.1-41, June 2013[doi>10.1145/2480741.2480755]
A. Kohler and M. Radetzki. 2009. A systemc TLM2 model of communication in wormhole switched networks-on-chip. In Proceedings of the Forum on Specification Design Languages (FDL). 1--4.
Kai-Li Lin , Chen-Kang Lo , Ren-Song Tsay, Source-level timing annotation for fast and accurate TLM computation model generation, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Weichen Liu , Jiang Xu , Xiaowen Wu , Yaoyao Ye , Xuan Wang , Wei Zhang , Mahdi Nikdast , Zhehui Wang, A NoC Traffic Suite Based on Real Applications, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.66-71, July 04-06, 2011[doi>10.1109/ISVLSI.2011.49]
Peter Marwedel, Embedded System Design, Springer Publishing Company, Incorporated, 2011
Aline Mello , Leonel Tedesco , Ney Calazans , Fernando Moraes, Virtual channels in networks on chip: implementation and evaluation on hermes NoC, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil[doi>10.1145/1081081.1081128]
Aline Mello, L. Copello Ost, F. G. Moraes, and Ney Calazans. 2004. Evaluation of routing algorithms on mesh based NoCs. Technical Report, Faculdade de Informatica - PUCRS.
B. Nikolic, P. Meumeu Yomsi, and S. M. Petters. 2014. Worst-case communication delay analysis for many-cores using a limited migrative model. In Proceedings of the IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 1--10.
Luciano Ost , Marcelo Mandelli , Gabriel Marchesan Almeida , Leandro Moller , Leandro Soares Indrusiak , Gilles Sassatelli , Pascal Benoit , Manfred Glesner , Michel Robert , Fernando Moraes, Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.3, p.1-22, March 2013[doi>10.1145/2442116.2442125]
Luciano Ost , Guilherme Guindani , Leandro Soares Indrusiak , Cezar Reinbrecht , Thiago Raupp , Fernando Moraes, A high abstraction, high accuracy power estimation model for networks-on-chip, Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes, August 31-September 03, 2009, Natal, Brazil[doi>10.1145/1601896.1601936]
Yue Qian , Zhonghai Lu , Wenhua Dou, Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.44-53, May 10-13, 2009[doi>10.1109/NOCS.2009.5071444]
G. Schirner , R. Domer, Result-Oriented Modeling—A Novel Technique for Fast and Accurate TLM, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.9, p.1688-1699, September 2007[doi>10.1109/TCAD.2007.895757]
Gunar Schirner , Rainer Dömer, Quantitative analysis of the speed/accuracy trade-off in transaction level modeling, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.1, p.1-29, December 2008[doi>10.1145/1457246.1457250]
Zheng Shi , Alan Burns, Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.161-170, April 07-10, 2008
Alan Burns , Leandro Soares Indrusiak , Zheng Shi, Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching, International Journal of Embedded and Real-Time Communication Systems, v.1 n.2, p.1-22, April 2010[doi>10.4018/jertcs.2010040101]
H. W. M. van Moll , H. Corporaal , V. Reyes , M. Boonen, Fast and accurate protocol specific bus modeling using TLM 2.0, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Emmanuel Viaud , François Pêcheux , Alain Greiner, An efficient TLM/T modeling and simulation environment based on conservative parallel discrete event principles, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Ke Yu , Neil C. Audsley, A Mixed Timing System-Level Embedded Software Modelling and Simulation Approach, Proceedings of the 2009 International Conference on Embedded Software and Systems, p.193-200, May 25-27, 2009[doi>10.1109/ICESS.2009.9]
