#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16fe580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16fe710 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x16e9dc0 .functor NOT 1, L_0x172a680, C4<0>, C4<0>, C4<0>;
L_0x172a3e0 .functor XOR 4, L_0x172a2a0, L_0x172a340, C4<0000>, C4<0000>;
L_0x172a570 .functor XOR 4, L_0x172a3e0, L_0x172a4a0, C4<0000>, C4<0000>;
v0x1728450_0 .net *"_ivl_10", 3 0, L_0x172a4a0;  1 drivers
v0x1728550_0 .net *"_ivl_12", 3 0, L_0x172a570;  1 drivers
v0x1728630_0 .net *"_ivl_2", 3 0, L_0x172a200;  1 drivers
v0x17286f0_0 .net *"_ivl_4", 3 0, L_0x172a2a0;  1 drivers
v0x17287d0_0 .net *"_ivl_6", 3 0, L_0x172a340;  1 drivers
v0x1728900_0 .net *"_ivl_8", 3 0, L_0x172a3e0;  1 drivers
v0x17289e0_0 .net "c", 0 0, v0x1726de0_0;  1 drivers
v0x1728a80_0 .var "clk", 0 0;
v0x1728b20_0 .net "d", 0 0, v0x1726f20_0;  1 drivers
v0x1728c50_0 .net "mux_in_dut", 3 0, L_0x1729f60;  1 drivers
v0x1728cf0_0 .net "mux_in_ref", 3 0, L_0x17293d0;  1 drivers
v0x1728d90_0 .var/2u "stats1", 159 0;
v0x1728e50_0 .var/2u "strobe", 0 0;
v0x1728f10_0 .net "tb_match", 0 0, L_0x172a680;  1 drivers
v0x1728fd0_0 .net "tb_mismatch", 0 0, L_0x16e9dc0;  1 drivers
v0x1729090_0 .net "wavedrom_enable", 0 0, v0x1726fc0_0;  1 drivers
v0x1729160_0 .net "wavedrom_title", 511 0, v0x1727060_0;  1 drivers
L_0x172a200 .concat [ 4 0 0 0], L_0x17293d0;
L_0x172a2a0 .concat [ 4 0 0 0], L_0x17293d0;
L_0x172a340 .concat [ 4 0 0 0], L_0x1729f60;
L_0x172a4a0 .concat [ 4 0 0 0], L_0x17293d0;
L_0x172a680 .cmp/eeq 4, L_0x172a200, L_0x172a570;
S_0x16fe8a0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x16fe710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x16ea0c0 .functor OR 1, v0x1726de0_0, v0x1726f20_0, C4<0>, C4<0>;
L_0x16ea400 .functor NOT 1, v0x1726f20_0, C4<0>, C4<0>, C4<0>;
L_0x16ff010 .functor AND 1, v0x1726de0_0, v0x1726f20_0, C4<1>, C4<1>;
v0x16efa40_0 .net *"_ivl_10", 0 0, L_0x16ea400;  1 drivers
v0x16f34a0_0 .net *"_ivl_15", 0 0, L_0x16ff010;  1 drivers
v0x16e9b80_0 .net *"_ivl_2", 0 0, L_0x16ea0c0;  1 drivers
L_0x7f3d2723f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16e9e90_0 .net/2s *"_ivl_6", 0 0, L_0x7f3d2723f018;  1 drivers
v0x16ea1d0_0 .net "c", 0 0, v0x1726de0_0;  alias, 1 drivers
v0x16ea510_0 .net "d", 0 0, v0x1726f20_0;  alias, 1 drivers
v0x1726490_0 .net "mux_in", 3 0, L_0x17293d0;  alias, 1 drivers
L_0x17293d0 .concat8 [ 1 1 1 1], L_0x16ea0c0, L_0x7f3d2723f018, L_0x16ea400, L_0x16ff010;
S_0x17265f0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x16fe710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1726de0_0 .var "c", 0 0;
v0x1726e80_0 .net "clk", 0 0, v0x1728a80_0;  1 drivers
v0x1726f20_0 .var "d", 0 0;
v0x1726fc0_0 .var "wavedrom_enable", 0 0;
v0x1727060_0 .var "wavedrom_title", 511 0;
E_0x16f8ac0/0 .event negedge, v0x1726e80_0;
E_0x16f8ac0/1 .event posedge, v0x1726e80_0;
E_0x16f8ac0 .event/or E_0x16f8ac0/0, E_0x16f8ac0/1;
E_0x16f8d30 .event negedge, v0x1726e80_0;
E_0x16f90d0 .event posedge, v0x1726e80_0;
S_0x17268e0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x17265f0;
 .timescale -12 -12;
v0x1726ae0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1726be0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x17265f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1727210 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x16fe710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x16f32a0 .functor AND 1, v0x1726de0_0, v0x1726f20_0, C4<1>, C4<1>;
L_0x1729560 .functor NOT 1, v0x1726de0_0, C4<0>, C4<0>, C4<0>;
L_0x17295f0 .functor AND 1, L_0x1729560, v0x1726f20_0, C4<1>, C4<1>;
L_0x17297c0 .functor OR 1, L_0x16f32a0, L_0x17295f0, C4<0>, C4<0>;
L_0x1729900 .functor NOT 1, v0x1726f20_0, C4<0>, C4<0>, C4<0>;
L_0x1729970 .functor AND 1, v0x1726de0_0, L_0x1729900, C4<1>, C4<1>;
L_0x1729b80 .functor NOT 1, v0x1726de0_0, C4<0>, C4<0>, C4<0>;
L_0x1729bf0 .functor AND 1, L_0x1729b80, v0x1726f20_0, C4<1>, C4<1>;
L_0x1729d00 .functor OR 1, L_0x1729970, L_0x1729bf0, C4<0>, C4<0>;
L_0x1729e10 .functor BUFZ 1, L_0x1729d00, C4<0>, C4<0>, C4<0>;
L_0x172a0f0 .functor BUFZ 1, L_0x17297c0, C4<0>, C4<0>, C4<0>;
v0x17273f0_0 .net *"_ivl_0", 0 0, L_0x16f32a0;  1 drivers
v0x17274f0_0 .net *"_ivl_10", 0 0, L_0x1729970;  1 drivers
v0x17275d0_0 .net *"_ivl_12", 0 0, L_0x1729b80;  1 drivers
v0x1727690_0 .net *"_ivl_14", 0 0, L_0x1729bf0;  1 drivers
v0x1727770_0 .net *"_ivl_2", 0 0, L_0x1729560;  1 drivers
L_0x7f3d2723f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x17278a0_0 .net/2u *"_ivl_20", 0 0, L_0x7f3d2723f060;  1 drivers
L_0x7f3d2723f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1727980_0 .net/2u *"_ivl_24", 0 0, L_0x7f3d2723f0a8;  1 drivers
v0x1727a60_0 .net *"_ivl_29", 0 0, L_0x1729e10;  1 drivers
v0x1727b40_0 .net *"_ivl_34", 0 0, L_0x172a0f0;  1 drivers
v0x1727c20_0 .net *"_ivl_4", 0 0, L_0x17295f0;  1 drivers
v0x1727d00_0 .net *"_ivl_8", 0 0, L_0x1729900;  1 drivers
v0x1727de0_0 .net "c", 0 0, v0x1726de0_0;  alias, 1 drivers
v0x1727e80_0 .net "d", 0 0, v0x1726f20_0;  alias, 1 drivers
v0x1727f70_0 .net "mux_in", 3 0, L_0x1729f60;  alias, 1 drivers
v0x1728050_0 .net "w1", 0 0, L_0x17297c0;  1 drivers
v0x1728110_0 .net "w2", 0 0, L_0x1729d00;  1 drivers
L_0x1729f60 .concat8 [ 1 1 1 1], L_0x7f3d2723f060, L_0x7f3d2723f0a8, L_0x1729e10, L_0x172a0f0;
S_0x1728250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x16fe710;
 .timescale -12 -12;
E_0x16e39f0 .event anyedge, v0x1728e50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1728e50_0;
    %nor/r;
    %assign/vec4 v0x1728e50_0, 0;
    %wait E_0x16e39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17265f0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1726f20_0, 0;
    %assign/vec4 v0x1726de0_0, 0;
    %wait E_0x16f8d30;
    %wait E_0x16f90d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1726f20_0, 0;
    %assign/vec4 v0x1726de0_0, 0;
    %wait E_0x16f90d0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1726f20_0, 0;
    %assign/vec4 v0x1726de0_0, 0;
    %wait E_0x16f90d0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1726f20_0, 0;
    %assign/vec4 v0x1726de0_0, 0;
    %wait E_0x16f90d0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1726f20_0, 0;
    %assign/vec4 v0x1726de0_0, 0;
    %wait E_0x16f8d30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1726be0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f8ac0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1726f20_0, 0;
    %assign/vec4 v0x1726de0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16fe710;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1728a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1728e50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16fe710;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1728a80_0;
    %inv;
    %store/vec4 v0x1728a80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16fe710;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1726e80_0, v0x1728fd0_0, v0x17289e0_0, v0x1728b20_0, v0x1728cf0_0, v0x1728c50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16fe710;
T_7 ;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16fe710;
T_8 ;
    %wait E_0x16f8ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1728d90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1728d90_0, 4, 32;
    %load/vec4 v0x1728f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1728d90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1728d90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1728d90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1728cf0_0;
    %load/vec4 v0x1728cf0_0;
    %load/vec4 v0x1728c50_0;
    %xor;
    %load/vec4 v0x1728cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1728d90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1728d90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1728d90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2014_q3/iter0/response27/top_module.sv";
