

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pad_0'
================================================================
* Date:           Sat Jun  1 06:31:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      326|      326|  3.260 us|  3.260 us|  326|  326|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pad_0  |      324|      324|         2|          1|          1|   324|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %InModel, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln5 = store i9 0, i9 %n" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 7 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n_1 = load i9 %n" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 9 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.77ns)   --->   "%icmp_ln5 = icmp_eq  i9 %n_1, i9 324" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 10 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln5 = add i9 %n_1, i9 1" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 11 'add' 'add_ln5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.body4.i.split_ifconv, void %loop_for_fc_0.i.preheader.exitStub" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 12 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%add_ln6 = add i9 %n_1, i9 510" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 13 'add' 'add_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i9 %add_ln6" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 14 'zext' 'zext_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%InModel_addr = getelementptr i32 %InModel, i64 0, i64 %zext_ln6" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 15 'getelementptr' 'InModel_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.23ns)   --->   "%InModel_load = load i9 %InModel_addr" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 16 'load' 'InModel_load' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 320> <RAM>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln5 = store i9 %add_ln5, i9 %n" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 17 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i9 %n_1" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 18 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 19 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 324, i64 324, i64 324" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 21 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %n_1, i32 1, i32 8" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.76ns)   --->   "%icmp_ln6 = icmp_eq  i8 %tmp, i8 0" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.77ns)   --->   "%icmp_ln6_1 = icmp_ugt  i9 %n_1, i9 321" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 24 'icmp' 'icmp_ln6_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%or_ln6 = or i1 %icmp_ln6, i1 %icmp_ln6_1" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 25 'or' 'or_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%OutPadConv0_addr = getelementptr i32 %OutPadConv0, i64 0, i64 %zext_ln5" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 26 'getelementptr' 'OutPadConv0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%InModel_load = load i9 %InModel_addr" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 27 'load' 'InModel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 320> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%bitcast_ln6 = bitcast i32 %InModel_load" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 28 'bitcast' 'bitcast_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln6 = select i1 %or_ln6, i32 0, i32 %bitcast_ln6" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 29 'select' 'select_ln6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.23ns)   --->   "%store_ln6 = store i32 %select_ln6, i9 %OutPadConv0_addr" [Conv.cpp:6->CNN.cpp:29]   --->   Operation 30 'store' 'store_ln6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 324> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.body4.i" [Conv.cpp:5->CNN.cpp:29]   --->   Operation 31 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.440ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln5', Conv.cpp:5->CNN.cpp:29) of constant 0 on local variable 'n', Conv.cpp:5->CNN.cpp:29 [5]  (0.427 ns)
	'load' operation 9 bit ('n', Conv.cpp:6->CNN.cpp:29) on local variable 'n', Conv.cpp:5->CNN.cpp:29 [8]  (0.000 ns)
	'add' operation 9 bit ('add_ln6', Conv.cpp:6->CNN.cpp:29) [22]  (0.776 ns)
	'getelementptr' operation 9 bit ('InModel_addr', Conv.cpp:6->CNN.cpp:29) [24]  (0.000 ns)
	'load' operation 32 bit ('InModel_load', Conv.cpp:6->CNN.cpp:29) on array 'InModel' [25]  (1.237 ns)

 <State 2>: 2.923ns
The critical path consists of the following:
	'load' operation 32 bit ('InModel_load', Conv.cpp:6->CNN.cpp:29) on array 'InModel' [25]  (1.237 ns)
	'select' operation 32 bit ('select_ln6', Conv.cpp:6->CNN.cpp:29) [27]  (0.449 ns)
	'store' operation 0 bit ('store_ln6', Conv.cpp:6->CNN.cpp:29) of variable 'select_ln6', Conv.cpp:6->CNN.cpp:29 on array 'OutPadConv0' [28]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
