

================================================================
== Synthesis Summary Report of 'interleave_manual_seq'
================================================================
+ General Information: 
    * Date:           Fri Jun  7 15:04:32 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        morgb
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+----+-----------+-----------+-----+
    |                 Modules                 | Issue|      | Latency |  Latency  | Iteration|         |   Trip  |          |           |    |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count  | Pipelined|   BRAM    | DSP|     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+----+-----------+-----------+-----+
    |+ interleave_manual_seq                  |     -|  3.68|  1228804|  1.229e+07|         -|  1228805|        -|        no|  600 (14%)|   -|  219 (~0%)|  554 (~0%)|    -|
    | + interleave_manual_seq_Pipeline_WRITE  |     -|  3.68|   409602|  4.096e+06|         -|   409602|        -|        no|          -|   -|   41 (~0%)|  116 (~0%)|    -|
    |  o WRITE                                |     -|  7.30|   409600|  4.096e+06|         2|        1|   409600|       yes|          -|   -|          -|          -|    -|
    | + interleave_manual_seq_Pipeline_LOAD   |     -|  4.71|  1228802|  1.229e+07|         -|  1228802|        -|        no|          -|   -|   94 (~0%)|  246 (~0%)|    -|
    |  o LOAD                                 |     -|  7.30|  1228800|  1.229e+07|         2|        1|  1228800|       yes|          -|   -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+-----------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | load     | 0x10   | 32    | W      | Data signal of load              |                                                                        |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* BRAM
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| x_in_PORTA | 8          | 32            |
| y_PORTA    | 8          | 32            |
+------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| x_in     | in        | ap_int<8>* |
| y        | out       | ap_int<8>* |
| load     | in        | bool       |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+-----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                        |
+----------+---------------+-----------+--------------------------------+
| x_in     | x_in_PORTA    | interface |                                |
| y        | y_PORTA       | interface |                                |
| load     | s_axi_control | register  | name=load offset=0x10 range=32 |
+----------+---------------+-----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+-------------+-----+--------+---------+
| + interleave_manual_seq                 | 0   |        |             |     |        |         |
|  + interleave_manual_seq_Pipeline_WRITE | 0   |        |             |     |        |         |
|    i_fu_116_p2                          | -   |        | i           | add | fabric | 0       |
|    add_ln70_fu_134_p2                   | -   |        | add_ln70    | add | tadder | 0       |
|    y_Din_A                              | -   |        | add_ln70_1  | add | tadder | 0       |
|  + interleave_manual_seq_Pipeline_LOAD  | 0   |        |             |     |        |         |
|    i_fu_224_p2                          | -   |        | i           | add | fabric | 0       |
|    add_ln885_fu_238_p2                  | -   |        | add_ln885   | add | fabric | 0       |
|    add_ln885_1_fu_244_p2                | -   |        | add_ln885_1 | add | fabric | 0       |
+-----------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------+------+------+--------+----------+---------+------+---------+
| Name                    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------------------+------+------+--------+----------+---------+------+---------+
| + interleave_manual_seq | 600  | 0    |        |          |         |      |         |
|   x_x0_V_U              | 200  | -    | pragma | x_x0_V   | ram_t2p | bram | 1       |
|   x_x1_V_U              | 200  | -    | pragma | x_x1_V   | ram_t2p | bram | 1       |
|   x_x2_V_U              | 200  | -    | pragma | x_x2_V   | ram_t2p | bram | 1       |
+-------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+-----------------------------------------------------------------------+
| Type            | Options                              | Location                                                              |
+-----------------+--------------------------------------+-----------------------------------------------------------------------+
| bind_storage    | variable=x0 type=RAM_T2P impl=BRAM   | ../../src/./interleave_mem_rnd.hpp:20 in interleave_mem_rnd<t, n>, x0 |
| bind_storage    | variable=x1 type=RAM_T2P impl=BRAM   | ../../src/./interleave_mem_rnd.hpp:21 in interleave_mem_rnd<t, n>, x1 |
| bind_storage    | variable=x2 type=RAM_T2P impl=BRAM   | ../../src/./interleave_mem_rnd.hpp:22 in interleave_mem_rnd<t, n>, x2 |
| bind_storage    | variable=x0 type=RAM_T2P impl=BRAM   | ../../src/./interleave_mem_seq.hpp:22 in interleave_mem_seq<t, n>, x0 |
| bind_storage    | variable=x1 type=RAM_T2P impl=BRAM   | ../../src/./interleave_mem_seq.hpp:23 in interleave_mem_seq<t, n>, x1 |
| bind_storage    | variable=x2 type=RAM_T2P impl=BRAM   | ../../src/./interleave_mem_seq.hpp:24 in interleave_mem_seq<t, n>, x2 |
| inline          |                                      | ../../src/./read_mem_rnd.hpp:11 in read_rnd                           |
| bind_storage    | variable=x_in type=RAM_T2P impl=BRAM | ../../src/./write_mem_rnd.hpp:10 in write_rnd, x_in                   |
| bind_storage    | variable=x_in type=RAM_T2P impl=BRAM | ../../src/./write_mem_seq.hpp:10 in write_seq, x_in                   |
| interface       | mode=BRAM port=x_in                  | ../../src/interleave.cpp:11 in interleave, x_in                       |
| interface       | mode=BRAM port=y                     | ../../src/interleave.cpp:12 in interleave, y                          |
| bind_storage    | variable=x type=RAM_T2P impl=BRAM    | ../../src/interleave.cpp:16 in interleave, x                          |
| array_partition | variable=x cyclic factor=3 dim=1     | ../../src/interleave.cpp:17 in interleave, x                          |
| pipeline        | II=1                                 | ../../src/interleave.cpp:24 in interleave                             |
| pipeline        | II=1                                 | ../../src/interleave.cpp:29 in interleave                             |
| interface       | mode=BRAM port=x_in                  | ../../src/interleave_manual_rnd.cpp:12 in interleave_manual_rnd, x_in |
| interface       | mode=BRAM port=y                     | ../../src/interleave_manual_rnd.cpp:15 in interleave_manual_rnd, y    |
| bind_storage    | variable=x type=RAM_T2P impl=BRAM    | ../../src/interleave_manual_rnd.cpp:19 in interleave_manual_rnd, x    |
| pipeline        | II=1                                 | ../../src/interleave_manual_rnd.cpp:25 in interleave_manual_rnd       |
| pipeline        | II=1                                 | ../../src/interleave_manual_rnd.cpp:30 in interleave_manual_rnd       |
| interface       | mode=BRAM port=x_in                  | ../../src/interleave_manual_seq.cpp:8 in interleave_manual_seq, x_in  |
| interface       | mode=BRAM port=y                     | ../../src/interleave_manual_seq.cpp:11 in interleave_manual_seq, y    |
| bind_storage    | variable=x type=RAM_T2P impl=BRAM    | ../../src/interleave_manual_seq.cpp:15 in interleave_manual_seq, x    |
| pipeline        | II=1                                 | ../../src/interleave_manual_seq.cpp:21 in interleave_manual_seq       |
| pipeline        | II=1                                 | ../../src/interleave_manual_seq.cpp:26 in interleave_manual_seq       |
+-----------------+--------------------------------------+-----------------------------------------------------------------------+


