dut_class: bag3_analog.layout.rdac.RDAC
impl_lib: AAA_RDAC_8B_1dec
impl_cell: AA_rdac_8B_1dec
root_dir: gen_outputs/rdac

params:
  tr_widths: &tr_widths
    sup: {2: 2, 3: 1, 4: 2, 5: 4, 6: 5, 7: 2, 8: 2}
    sig: {2: 1, 3: 1, 4: 2, 5: 3, 6: 4, 7: 1, 8: 1}
  tr_spaces: &tr_spaces
    !!python/tuple ['sup', '']: {2: 0.5, 3: 0, 4: 1, 5: 1, 6: 1, 7: 1, 8: 1}
    !!python/tuple ['sig', '']: {2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0}

  dec_params:
    seg_dict:
      and:
        nand: 2
        nor: 2
        inv: 2
      inv: 2
      pg: 2
    num_sel_col: 3
    num_sel_row: 5

    pinfo:
      lch: 36
      # top_layer: 6
      top_layer: 4
      # min_height: 2496
      options:
        same_col_sub: True
      row_specs:
        - mos_type: nch
          width: 4
          threshold: lvt
          bot_wires:
            data: ['sup', 'sig<0:1>']
            shared: ['sup']
          top_wires: ['sig<0:1>']
          flip: True
        - mos_type: pch
          width: 4
          threshold: lvt
          bot_wires: ['sig<0:1>']
          top_wires:
            data: ['sig<0:1>', 'sup']
            shared: ['sup']
      tr_widths: *tr_widths
      tr_spaces: *tr_spaces
  num_dec: 1

  res_params:
    pinfo:
      min_width: 720  # Min width to meet M3 track spacing
      min_height: 2880
      unit_specs:
        params:
          res_type: standard
          w: 36
          l: 1600
      wire_specs: {}
      tr_widths:
        <<: *tr_widths
        sig: {2: 1, 3: 1, 4: 1}
      tr_spaces: *tr_spaces
      top_layer: 4
      nx: 10
      ny: 34
    nx_dum: 1
    ny_dum: 1

  top_layer: 6
